{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf " "Source file: C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1720471197401 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1720471197401 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf " "Source file: C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1720471197507 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1720471197507 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf " "Source file: C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1720471197613 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1720471197613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720471198527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720471198543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 23:39:58 2024 " "Processing started: Mon Jul 08 23:39:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720471198543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471198543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471198543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720471199346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdintf.qxp 1 1 " "Found 1 design units, including 1 entities, in source file kbdintf.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "KBDINTF.qxp" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/KBDINTF.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_KBD " "Found entity 1: TOP_VGA_DEMO_KBD" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209501 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller.sv(90) " "Verilog HDL information at game_controller.sv(90): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/game_controller.sv" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1720471209504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/game_controller.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smiley_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smiley_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Smiley_Block_T " "Found entity 1: Smiley_Block_T" {  } { { "RTL/VGA/Smiley_Block_T.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/Smiley_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/smileyBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/back_ground_draw.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_hart_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_hart_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_Hart_object " "Found entity 1: square_Hart_object" {  } { { "RTL/VGA/square_Hart_object.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/square_Hart_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hartsmatrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hartsmatrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HartsMatrixBitMap " "Found entity 1: HartsMatrixBitMap" {  } { { "RTL/VGA/HartsMatrixBitMap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/HartsMatrixBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hart_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hart_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HART_DISPLAY " "Found entity 1: HART_DISPLAY" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/HART_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smiley_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smiley_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smiley_move " "Found entity 1: smiley_move" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/smiley_move.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/objects_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/top_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/top_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD " "Found entity 1: TOP_KBD" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/KEYBOARDX/TOP_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/KEYBOARDX/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARDX/simple_up_counter.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/KEYBOARDX/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/KEYBOARDX/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/top_audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_AUDIO " "Found entity 1: TOP_AUDIO" {  } { { "RTL/AUDIO/TOP_AUDIO.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/TOP_AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/i2c.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/dualserial2parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/dualserial2parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DualSerial2parallel " "Found entity 1: DualSerial2parallel" {  } { { "RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/clock_500.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/clock_500.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/clock_500.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209588 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "audio_codec_controller.sv(67) " "Verilog HDL Module Instantiation warning at audio_codec_controller.sv(67): ignored dangling comma in List of Port Connections" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1720471209591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/audio_codec_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/audio_codec_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_position.v 1 1 " "Found 1 design units, including 1 entities, in source file number_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_position " "Found entity 1: Number_position" {  } { { "Number_position.v" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/Number_position.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5 " "Found entity 1: CLK_31P5" {  } { { "CLK_31P5.v" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/CLK_31P5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5/clk_31p5_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5/clk_31p5_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5_0002 " "Found entity 1: CLK_31P5_0002" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/CLK_31P5/CLK_31P5_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/spaceship_projectile.sv 0 0 " "Found 0 design units, including 0 entities, in source file rtl/vga/spaceship_projectile.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/projectile_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/projectile_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectile_move " "Found entity 1: projectile_move" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/projectile_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/projectile_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectile_object " "Found entity 1: projectile_object" {  } { { "RTL/VGA/projectile_object.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_object.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/projectile_bitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/projectile_bitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectileBitMap " "Found entity 1: projectileBitMap" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/projectile_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/projectile_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projectile_Block_T " "Found entity 1: projectile_Block_T" {  } { { "output_files/projectile_Block_T.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471209617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209617 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_500_ena audio_codec_controller.sv(61) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for \"CLOCK_500_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209617 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_SDAT_ena audio_codec_controller.sv(63) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for \"CLOCK_SDAT_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_KBD " "Elaborating entity \"TOP_VGA_DEMO_KBD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720471209747 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE RTL/background.mif " "Can't find a definition for parameter LPM_FILE -- assuming RTL/background.mif was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 664 -1048 -704 776 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1720471209750 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 664 -1048 -704 776 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209750 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CARRY_CHAINS ON " "Can't find a definition for parameter AUTO_CARRY_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 664 -1048 -704 776 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1720471209750 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 664 -1048 -704 776 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209750 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CASCADE_CHAINS ON " "Can't find a definition for parameter AUTO_CASCADE_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 664 -1048 -704 776 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1720471209750 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 664 -1048 -704 776 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209750 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CARRY_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CARRY_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 664 -1048 -704 776 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1720471209750 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 664 -1048 -704 776 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209750 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CASCADE_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CASCADE_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 664 -1048 -704 776 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1720471209750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:inst18 " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:inst18\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst18" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 792 584 808 920 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller AUDIO:inst18\|audio_codec_controller:inst " "Elaborating entity \"audio_codec_controller\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/AUDIO.bdf" { { 128 1760 2016 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 audio_codec_controller.sv(69) " "Verilog HDL assignment warning at audio_codec_controller.sv(69): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209776 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst " "Elaborating entity \"CLOCK_500\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "CLOCK_500_inst" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_500.sv(94) " "Verilog HDL assignment warning at clock_500.sv(94): truncated value with size 32 to match size of target (11)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/clock_500.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209779 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(97) " "Verilog HDL assignment warning at clock_500.sv(97): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/clock_500.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209779 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(98) " "Verilog HDL assignment warning at clock_500.sv(98): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/clock_500.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209779 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_500.sv(132) " "Verilog HDL assignment warning at clock_500.sv(132): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/clock_500.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209779 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM\[11\] 0 clock_500.sv(67) " "Net \"ROM\[11\]\" at clock_500.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/clock_500.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1720471209779 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst " "Elaborating entity \"i2c\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "i2c_inst" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209780 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACK i2c.sv(71) " "Verilog HDL or VHDL warning at i2c.sv(71): object \"ACK\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/i2c.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720471209781 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i i2c.sv(73) " "Verilog HDL or VHDL warning at i2c.sv(73): object \"i\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/i2c.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720471209781 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_1 i2c.sv(85) " "Verilog HDL warning at i2c.sv(85): object I2C_clk_1 used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/i2c.sv" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1720471209781 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_0_clk i2c.sv(86) " "Verilog HDL warning at i2c.sv(86): object I2C_clk_0_clk used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/i2c.sv" 86 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1720471209781 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_I2C_SCLK_clk i2c.sv(87) " "Verilog HDL or VHDL warning at i2c.sv(87): object \"FPGA_I2C_SCLK_clk\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/i2c.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720471209781 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.sv(119) " "Verilog HDL assignment warning at i2c.sv(119): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/i2c.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209781 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK i2c.sv(52) " "Output port \"I2C_SCLK\" at i2c.sv(52) has no driver" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/i2c.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720471209782 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualSerial2parallel AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst " "Elaborating entity \"DualSerial2parallel\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "DualSerial2parallel_inst" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable AUDIO:inst18\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"AUDIO:inst18\|sintable:inst1\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst1" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/AUDIO.bdf" { { 104 536 784 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(24) " "Verilog HDL assignment warning at SinTable.sv(24): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/SinTable.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209788 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter AUDIO:inst18\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"AUDIO:inst18\|addr_counter:inst9\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst9" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/AUDIO.bdf" { { 448 968 1200 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209790 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler AUDIO:inst18\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"AUDIO:inst18\|prescaler:inst3\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst3" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/AUDIO.bdf" { { 496 632 872 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder AUDIO:inst18\|ToneDecoder:inst4 " "Elaborating entity \"ToneDecoder\" for hierarchy \"AUDIO:inst18\|ToneDecoder:inst4\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst4" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/AUDIO/AUDIO.bdf" { { 520 280 496 600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5 CLK_31P5:inst7 " "Elaborating entity \"CLK_31P5\" for hierarchy \"CLK_31P5:inst7\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst7" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { -16 64 224 128 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5_0002 CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst " "Elaborating entity \"CLK_31P5_0002\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\"" {  } { { "CLK_31P5.v" "clk_31p5_inst" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/CLK_31P5.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "altera_pll_i" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209836 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1720471209839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 31.500000 MHz " "Parameter \"output_clock_frequency0\" = \"31.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209840 ""}  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720471209840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:inst20 " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:inst20\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst20" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 608 544 808 752 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209842 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "collision_smiley_number game_controller.sv(87) " "Verilog HDL or VHDL warning at game_controller.sv(87): object \"collision_smiley_number\" assigned a value but never read" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/game_controller.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720471209843 "|TOP_VGA_DEMO_KBD|game_controller:inst20"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "collision_smiley_projectile game_controller.sv(88) " "Verilog HDL warning at game_controller.sv(88): object collision_smiley_projectile used but never assigned" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/game_controller.sv" 88 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1720471209843 "|TOP_VGA_DEMO_KBD|game_controller:inst20"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "collision_smiley_projectile 0 game_controller.sv(88) " "Net \"collision_smiley_projectile\" at game_controller.sv(88) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/game_controller.sv" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1720471209843 "|TOP_VGA_DEMO_KBD|game_controller:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 360 888 1096 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(61) " "Verilog HDL assignment warning at VGA_Controller.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/VGA_Controller.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209845 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(62) " "Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/VGA_Controller.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209845 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGA_Controller.sv(64) " "Verilog HDL assignment warning at VGA_Controller.sv(64): truncated value with size 32 to match size of target (19)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/VGA_Controller.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209845 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 VGA_Controller.sv(74) " "Verilog HDL assignment warning at VGA_Controller.sv(74): truncated value with size 11 to match size of target (1)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/VGA_Controller.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209845 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:inst19 " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:inst19\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst19" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 360 544 800 600 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Smiley_Block_T Smiley_Block_T:inst1 " "Elaborating entity \"Smiley_Block_T\" for hierarchy \"Smiley_Block_T:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst1" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 112 576 832 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyBitMap Smiley_Block_T:inst1\|smileyBitMap:inst1 " "Elaborating entity \"smileyBitMap\" for hierarchy \"Smiley_Block_T:inst1\|smileyBitMap:inst1\"" {  } { { "RTL/VGA/Smiley_Block_T.bdf" "inst1" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/Smiley_Block_T.bdf" { { 344 1272 1512 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209850 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1720471209853 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1720471209853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Smiley_Block_T:inst1\|square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"Smiley_Block_T:inst1\|square_object:inst6\"" {  } { { "RTL/VGA/Smiley_Block_T.bdf" "inst6" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/Smiley_Block_T.bdf" { { 376 936 1160 520 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smiley_move Smiley_Block_T:inst1\|smiley_move:inst " "Elaborating entity \"smiley_move\" for hierarchy \"Smiley_Block_T:inst1\|smiley_move:inst\"" {  } { { "RTL/VGA/Smiley_Block_T.bdf" "inst" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/Smiley_Block_T.bdf" { { 448 568 800 624 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAX_Y_SPEED smiley_move.sv(34) " "Verilog HDL or VHDL warning at smiley_move.sv(34): object \"MAX_Y_SPEED\" assigned a value but never read" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/smiley_move.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720471209858 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst1|smiley_move:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_TOP smiley_move.sv(47) " "Verilog HDL or VHDL warning at smiley_move.sv(47): object \"y_FRAME_TOP\" assigned a value but never read" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/smiley_move.sv" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720471209858 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst1|smiley_move:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_BOTTOM smiley_move.sv(48) " "Verilog HDL or VHDL warning at smiley_move.sv(48): object \"y_FRAME_BOTTOM\" assigned a value but never read" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/smiley_move.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720471209858 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst1|smiley_move:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toggle_x_key_D smiley_move.sv(63) " "Verilog HDL or VHDL warning at smiley_move.sv(63): object \"toggle_x_key_D\" assigned a value but never read" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/smiley_move.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720471209858 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst1|smiley_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smiley_move.sv(159) " "Verilog HDL assignment warning at smiley_move.sv(159): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/smiley_move.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209858 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst1|smiley_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smiley_move.sv(160) " "Verilog HDL assignment warning at smiley_move.sv(160): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/smiley_move.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209859 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst1|smiley_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD TOP_KBD:inst16 " "Elaborating entity \"TOP_KBD\" for hierarchy \"TOP_KBD:inst16\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst16" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 144 -104 120 368 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder TOP_KBD:inst16\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"TOP_KBD:inst16\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst2" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/KEYBOARDX/TOP_KBD.bdf" { { 480 216 448 720 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(47) " "Verilog HDL assignment warning at keyPad_decoder.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/KEYBOARDX/keyPad_decoder.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209863 "|TOP_VGA_DEMO_KBD|TOP_KBD:inst16|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF TOP_KBD:inst16\|KBDINTF:inst " "Elaborating entity \"KBDINTF\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/KEYBOARDX/TOP_KBD.bdf" { { 280 584 784 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectile_Block_T projectile_Block_T:inst2 " "Elaborating entity \"projectile_Block_T\" for hierarchy \"projectile_Block_T:inst2\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst2" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1096 -480 -264 1288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectileBitMap projectile_Block_T:inst2\|projectileBitMap:inst2 " "Elaborating entity \"projectileBitMap\" for hierarchy \"projectile_Block_T:inst2\|projectileBitMap:inst2\"" {  } { { "output_files/projectile_Block_T.bdf" "inst2" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_Block_T.bdf" { { 128 1088 1328 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209883 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1720471209885 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1720471209885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectile_object projectile_Block_T:inst2\|projectile_object:inst1 " "Elaborating entity \"projectile_object\" for hierarchy \"projectile_Block_T:inst2\|projectile_object:inst1\"" {  } { { "output_files/projectile_Block_T.bdf" "inst1" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_Block_T.bdf" { { 136 576 792 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectile_move projectile_Block_T:inst2\|projectile_move:inst " "Elaborating entity \"projectile_move\" for hierarchy \"projectile_Block_T:inst2\|projectile_move:inst\"" {  } { { "output_files/projectile_Block_T.bdf" "inst" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_Block_T.bdf" { { 104 200 424 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209888 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAX_Y_SPEED projectile_move.sv(25) " "Verilog HDL or VHDL warning at projectile_move.sv(25): object \"MAX_Y_SPEED\" assigned a value but never read" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OBJECT_WIDTH_X projectile_move.sv(32) " "Verilog HDL or VHDL warning at projectile_move.sv(32): object \"OBJECT_WIDTH_X\" assigned a value but never read" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SM_Motion projectile_move.sv(56) " "Verilog HDL Always Construct warning at projectile_move.sv(56): inferring latch(es) for variable \"SM_Motion\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yspeed projectile_move.sv(56) " "Verilog HDL Always Construct warning at projectile_move.sv(56): inferring latch(es) for variable \"Yspeed\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Xposition projectile_move.sv(56) " "Verilog HDL Always Construct warning at projectile_move.sv(56): inferring latch(es) for variable \"Xposition\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yposition projectile_move.sv(56) " "Verilog HDL Always Construct warning at projectile_move.sv(56): inferring latch(es) for variable \"Yposition\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hit_reg projectile_move.sv(56) " "Verilog HDL Always Construct warning at projectile_move.sv(56): inferring latch(es) for variable \"hit_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "active projectile_move.sv(56) " "Verilog HDL Always Construct warning at projectile_move.sv(56): inferring latch(es) for variable \"active\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 projectile_move.sv(144) " "Verilog HDL assignment warning at projectile_move.sv(144): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 projectile_move.sv(145) " "Verilog HDL assignment warning at projectile_move.sv(145): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "active projectile_move.sv(56) " "Inferred latch for \"active\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[0\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[0\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[1\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[1\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[2\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[2\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[3\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[3\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[4\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[4\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[5\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[5\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[6\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[6\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[7\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[7\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[8\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[8\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[9\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[9\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[10\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[10\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209891 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[11\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[11\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[12\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[12\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[13\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[13\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[14\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[14\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit_reg\[15\] projectile_move.sv(56) " "Inferred latch for \"hit_reg\[15\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[0\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[0\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[1\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[1\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[2\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[2\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[3\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[3\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[4\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[4\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[5\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[5\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[6\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[6\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[7\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[7\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[8\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[8\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[9\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[9\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[10\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[10\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[11\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[11\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[12\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[12\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[13\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[13\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[14\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[14\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[15\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[15\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[16\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[16\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[17\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[17\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[18\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[18\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[19\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[19\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[20\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[20\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[21\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[21\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209892 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[22\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[22\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[23\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[23\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[24\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[24\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[25\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[25\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[26\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[26\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[27\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[27\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[28\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[28\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[29\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[29\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[30\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[30\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yposition\[31\] projectile_move.sv(56) " "Inferred latch for \"Yposition\[31\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[0\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[0\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[1\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[1\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[2\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[2\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[3\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[3\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[4\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[4\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[5\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[5\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[6\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[6\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[7\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[7\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[8\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[8\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[9\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[9\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[10\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[10\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[11\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[11\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[12\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[12\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[13\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[13\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[14\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[14\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[15\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[15\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[16\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[16\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[17\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[17\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209893 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[18\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[18\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[19\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[19\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[20\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[20\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[21\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[21\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[22\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[22\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[23\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[23\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[24\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[24\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[25\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[25\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[26\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[26\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[27\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[27\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[28\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[28\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[29\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[29\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[30\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[30\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xposition\[31\] projectile_move.sv(56) " "Inferred latch for \"Xposition\[31\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[0\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[0\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[1\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[1\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[2\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[2\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[3\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[3\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[4\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[4\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[5\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[5\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[6\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[6\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[7\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[7\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[8\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[8\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[9\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[9\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[10\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[10\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[11\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[11\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[12\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[12\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209894 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[13\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[13\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[14\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[14\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[15\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[15\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[16\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[16\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[17\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[17\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[18\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[18\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[19\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[19\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[20\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[20\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[21\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[21\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[22\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[22\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[23\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[23\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[24\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[24\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[25\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[25\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[26\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[26\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[27\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[27\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[28\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[28\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[29\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[29\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[30\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[30\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[31\] projectile_move.sv(56) " "Inferred latch for \"Yspeed\[31\]\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_Motion.POSITION_LIMITS_ST projectile_move.sv(56) " "Inferred latch for \"SM_Motion.POSITION_LIMITS_ST\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_Motion.POSITION_CHANGE_ST projectile_move.sv(56) " "Inferred latch for \"SM_Motion.POSITION_CHANGE_ST\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_Motion.START_OF_FRAME_ST projectile_move.sv(56) " "Inferred latch for \"SM_Motion.START_OF_FRAME_ST\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209895 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_Motion.MOVE_ST projectile_move.sv(56) " "Inferred latch for \"SM_Motion.MOVE_ST\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209896 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_Motion.IDLE_ST projectile_move.sv(56) " "Inferred latch for \"SM_Motion.IDLE_ST\" at projectile_move.sv(56)" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471209896 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw back_ground_draw:inst4 " "Elaborating entity \"back_ground_draw\" for hierarchy \"back_ground_draw:inst4\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst4" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 512 -456 -232 624 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209897 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COLOR_MARTIX_SIZE back_ground_draw.sv(19) " "Verilog HDL or VHDL warning at back_ground_draw.sv(19): object \"COLOR_MARTIX_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/back_ground_draw.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720471209898 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(57) " "Verilog HDL assignment warning at back_ground_draw.sv(57): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/back_ground_draw.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209898 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(74) " "Verilog HDL assignment warning at back_ground_draw.sv(74): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/back_ground_draw.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209898 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 back_ground_draw.sv(85) " "Verilog HDL assignment warning at back_ground_draw.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/back_ground_draw.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720471209898 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom:inst5 " "Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst5" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 664 -1048 -704 776 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 664 -1048 -704 776 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom:inst5 " "Instantiated megafunction \"lpm_rom:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CARRY_CHAINS ON " "Parameter \"AUTO_CARRY_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CASCADE_CHAINS ON " "Parameter \"AUTO_CASCADE_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CARRY_BUFFERS OFF " "Parameter \"IGNORE_CARRY_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CASCADE_BUFFERS OFF " "Parameter \"IGNORE_CASCADE_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE RTL/background.mif " "Parameter \"LPM_FILE\" = \"RTL/background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 307200 " "Parameter \"LPM_NUMWORDS\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 19 " "Parameter \"LPM_WIDTHAD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471209929 ""}  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 664 -1048 -704 776 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720471209929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom:inst5\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"lpm_rom:inst5\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/users/maora/desktop/technion/lab/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209983 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:inst5\|altrom:srom lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom:inst5\"" {  } { { "lpm_rom.tdf" "" { Text "c:/users/maora/desktop/technion/lab/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 664 -1048 -704 776 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471209985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/users/maora/desktop/technion/lab/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471210032 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block lpm_rom:inst5 " "Elaborated megafunction instantiation \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"lpm_rom:inst5\"" {  } { { "altrom.tdf" "" { Text "c:/users/maora/desktop/technion/lab/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 664 -1048 -704 776 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471210054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2e71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2e71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2e71 " "Found entity 1: altsyncram_2e71" {  } { { "db/altsyncram_2e71.tdf" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/altsyncram_2e71.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471210150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471210150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2e71 lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_2e71:auto_generated " "Elaborating entity \"altsyncram_2e71\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_2e71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/maora/desktop/technion/lab/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471210151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471210209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471210209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_2e71:auto_generated\|decode_s2a:rden_decode " "Elaborating entity \"decode_s2a\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_2e71:auto_generated\|decode_s2a:rden_decode\"" {  } { { "db/altsyncram_2e71.tdf" "rden_decode" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/altsyncram_2e71.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471210210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471210275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471210275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_2e71:auto_generated\|mux_jhb:mux2 " "Elaborating entity \"mux_jhb\" for hierarchy \"lpm_rom:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_2e71:auto_generated\|mux_jhb:mux2\"" {  } { { "db/altsyncram_2e71.tdf" "mux2" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/altsyncram_2e71.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471210275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst10 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst10\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst10" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 840 848 1032 920 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471210309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ch84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ch84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ch84 " "Found entity 1: altsyncram_ch84" {  } { { "db/altsyncram_ch84.tdf" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/altsyncram_ch84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471212443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471212443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471212741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471212741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471212868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471212868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/cntr_v8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471213043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471213043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471213102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471213102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471213189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471213189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471213467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471213467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471213557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471213557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471213637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471213637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471213700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471213700 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471214317 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720471214429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.07.08.23:40:18 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2024.07.08.23:40:18 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471218853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471221929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471222068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471225856 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471225958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471226058 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471226177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471226186 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471226189 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720471226896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471227116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471227116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471227191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471227191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471227194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471227194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471227255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471227255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471227336 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471227336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471227336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720471227400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471227400 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1720471228461 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[7\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/users/maora/desktop/technion/lab/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720471228938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[6\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/users/maora/desktop/technion/lab/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720471228938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[5\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/users/maora/desktop/technion/lab/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720471228938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[4\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/users/maora/desktop/technion/lab/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720471228938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[3\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/users/maora/desktop/technion/lab/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720471228938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[2\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/users/maora/desktop/technion/lab/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720471228938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[1\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/users/maora/desktop/technion/lab/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720471228938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[0\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/users/maora/desktop/technion/lab/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1720471228938 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1720471228938 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720471229968 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[6\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[6\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720471230071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[5\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[5\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720471230071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[3\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[3\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720471230071 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1720471230071 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720471230071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720471230071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720471230071 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720471230071 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1720471230071 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "projectile_Block_T:inst2\|projectile_move:inst\|Yspeed\[3\] projectile_Block_T:inst2\|projectile_move:inst\|Yspeed\[1\] " "Duplicate LATCH primitive \"projectile_Block_T:inst2\|projectile_move:inst\|Yspeed\[3\]\" merged with LATCH primitive \"projectile_Block_T:inst2\|projectile_move:inst\|Yspeed\[1\]\"" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720471230076 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1720471230076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|active " "Latch projectile_Block_T:inst2\|projectile_move:inst\|active has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230078 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 " "Latch projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_Controller:inst\|startOfFrame " "Ports D and ENA on the latch are fed by the same signal VGA_Controller:inst\|startOfFrame" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/VGA_Controller.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230078 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 " "Latch projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_Controller:inst\|startOfFrame " "Ports D and ENA on the latch are fed by the same signal VGA_Controller:inst\|startOfFrame" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/VGA_Controller.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230078 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.START_OF_FRAME_ST_2101 " "Latch projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.START_OF_FRAME_ST_2101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_Controller:inst\|startOfFrame " "Ports D and ENA on the latch are fed by the same signal VGA_Controller:inst\|startOfFrame" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/VGA_Controller.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230078 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[4\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230078 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[3\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230078 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[2\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230078 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[1\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230078 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[0\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230078 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[6\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230079 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[7\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230079 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[8\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230079 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[9\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230079 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[10\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230079 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[11\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230079 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[12\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230079 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[13\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230079 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[14\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230079 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[15\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230079 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[5\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|hit_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\] " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectileBitMap:inst2\|HitEdgeCode\[3\]" {  } { { "output_files/projectile_bitmap.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/projectile_bitmap.sv" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230079 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[16\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230079 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[15\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230080 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[14\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230080 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[13\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230080 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[12\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230080 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[11\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230080 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[10\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230080 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[9\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230080 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[8\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230080 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[7\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230080 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[6\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230080 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[31\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230081 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[30\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230081 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[17\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230081 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[18\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230081 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[19\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230081 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[20\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230081 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[21\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230081 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[22\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230081 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[23\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230081 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[24\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230081 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[25\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230082 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[26\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230082 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[27\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230082 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[28\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230082 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[29\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075 " "Ports D and ENA on the latch are fed by the same signal projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.POSITION_LIMITS_ST_2075" {  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230082 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "projectile_Block_T:inst2\|projectile_move:inst\|Yspeed\[1\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yspeed\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP_KBD:inst16\|keyPad_decoder:inst2\|keyIsPressed\[14\] " "Ports D and ENA on the latch are fed by the same signal TOP_KBD:inst16\|keyPad_decoder:inst2\|keyIsPressed\[14\]" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/KEYBOARDX/keyPad_decoder.sv" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720471230082 ""}  } { { "RTL/VGA/projectile_move.sv" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/projectile_move.sv" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720471230082 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471231069 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471231069 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471231069 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720471231069 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "redLight GND " "Pin \"redLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1208 1328 1504 1224 "redLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720471231069 "|TOP_VGA_DEMO_KBD|redLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "yellowLight GND " "Pin \"yellowLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1224 1328 1504 1240 "yellowLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720471231069 "|TOP_VGA_DEMO_KBD|yellowLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenLight GND " "Pin \"greenLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1240 1328 1504 1256 "greenLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720471231069 "|TOP_VGA_DEMO_KBD|greenLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVGA\[26\] VCC " "Pin \"OVGA\[26\]\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 432 1192 1368 448 "OVGA\[28..0\]" "" } { 424 1096 1192 441 "OVGA\[28..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720471231069 "|TOP_VGA_DEMO_KBD|OVGA[26]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720471231069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471231212 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720471232224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471232570 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 37 61 0 0 24 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 37 of its 61 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 24 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1720471233774 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "26 " "Attempting to remove 26 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|make~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|make~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|make " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|make\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|break~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|break~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|break " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|break\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50~input " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50 " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|resetN~input " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|resetN " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471233781 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1720471233781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 1 0 0 " "Adding 17 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720471233839 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720471233839 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 360 536 832 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720471234200 "|TOP_VGA_DEMO_KBD|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720471234200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2417 " "Implemented 2417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720471234206 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720471234206 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1720471234206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2041 " "Implemented 2041 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720471234206 ""} { "Info" "ICUT_CUT_TM_RAMS" "318 " "Implemented 318 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1720471234206 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1720471234206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720471234206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 181 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720471234264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 23:40:34 2024 " "Processing ended: Mon Jul 08 23:40:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720471234264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720471234264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720471234264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720471234264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1720471236276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720471236292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 23:40:35 2024 " "Processing started: Mon Jul 08 23:40:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720471236292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720471236292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720471236292 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720471236552 ""}
{ "Info" "0" "" "Project  = Lab1Demo" {  } {  } 0 0 "Project  = Lab1Demo" 0 0 "Fitter" 0 0 1720471236553 ""}
{ "Info" "0" "" "Revision = Lab1Demo" {  } {  } 0 0 "Revision = Lab1Demo" 0 0 "Fitter" 0 0 1720471236553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1720471236761 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1Demo 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Lab1Demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720471236803 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1720471236857 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1720471236858 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720471237581 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1720471237608 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1720471237884 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1720471237980 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1720471250268 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 658 global CLKCTRL_G7 " "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 658 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720471250500 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1720471250500 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 270 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 270 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1720471250500 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1720471250500 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720471250501 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "66 " "TimeQuest Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1720471251811 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720471251815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720471251815 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720471251815 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720471251815 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1720471251815 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Audio.sdc " "Reading SDC File: 'DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1720471251826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251828 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251828 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251829 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251830 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251830 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 17 AUD_XCK port " "Ignored filter at DE10_Standard_Audio.sdc(17): AUD_XCK could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251831 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 18 AUD_BCLK port " "Ignored filter at DE10_Standard_Audio.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251831 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 20 VGA_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251831 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251831 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251831 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1720471251832 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 63 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 63 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720471251833 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720471251833 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1720471251833 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251833 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251833 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251833 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251833 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1720471251833 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251833 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251834 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251834 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251834 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251834 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251834 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251835 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251835 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251836 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251836 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251836 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251836 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1720471251836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251836 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471251836 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1720471251836 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TOP_KBD:inst16\|keyPad_decoder:inst2\|keyIsPressed\[14\] " "Node: TOP_KBD:inst16\|keyPad_decoder:inst2\|keyIsPressed\[14\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yspeed\[1\] TOP_KBD:inst16\|keyPad_decoder:inst2\|keyIsPressed\[14\] " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yspeed\[1\] is being clocked by TOP_KBD:inst16\|keyPad_decoder:inst2\|keyIsPressed\[14\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471251849 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1720471251849 "|TOP_VGA_DEMO_KBD|TOP_KBD:inst16|keyPad_decoder:inst2|keyIsPressed[14]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 " "Node: projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[10\] projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[10\] is being clocked by projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471251849 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1720471251849 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst|SM_Motion.MOVE_ST_2114"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:inst\|VGA_VS_d " "Node: VGA_Controller:inst\|VGA_VS_d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 VGA_Controller:inst\|VGA_VS_d " "Latch projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 is being clocked by VGA_Controller:inst\|VGA_VS_d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471251849 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1720471251849 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst|VGA_VS_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 " "Node: projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|Xposition\[10\] projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Xposition\[10\] is being clocked by projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471251849 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1720471251849 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst|SM_Motion.IDLE_ST_2127"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471251853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471251853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471251853 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1720471251853 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1720471251873 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1720471251874 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720471251874 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720471251874 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720471251874 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720471251874 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.587 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.587 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720471251874 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.746 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  31.746 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720471251874 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1720471251874 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720471251963 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720471251965 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720471251972 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1720471251977 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1720471251977 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720471251980 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720471252267 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1720471252269 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720471252269 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ball_toggle " "Node \"ball_toggle\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ball_toggle" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_write " "Node \"ir_write\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_write" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[0\] " "Node \"numKey\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[1\] " "Node \"numKey\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[2\] " "Node \"numKey\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[3\] " "Node \"numKey\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sound_on " "Node \"sound_on\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sound_on" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720471252460 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1720471252460 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720471252463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720471258937 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1720471259578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720471265695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720471274334 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720471280244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720471280245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720471282185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1720471290623 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720471290623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1720471295392 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720471295392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720471295396 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.25 " "Total time spent on timing analysis during the Fitter is 5.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1720471299935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720471300005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720471301833 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720471301835 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720471303613 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720471310788 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1720471311207 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "7 " "Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[6\] a permanently enabled " "Pin AUDOUT\[6\] has a permanently enabled output enable" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/maora/desktop/technion/lab/quartus/bin64/pin_planner.ppl" { AUDOUT[6] } } } { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[6\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720471311228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[5\] a permanently enabled " "Pin AUDOUT\[5\] has a permanently enabled output enable" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/maora/desktop/technion/lab/quartus/bin64/pin_planner.ppl" { AUDOUT[5] } } } { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[5\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720471311228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[4\] a permanently disabled " "Pin AUDOUT\[4\] has a permanently disabled output enable" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/maora/desktop/technion/lab/quartus/bin64/pin_planner.ppl" { AUDOUT[4] } } } { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[4\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720471311228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[3\] a permanently enabled " "Pin AUDOUT\[3\] has a permanently enabled output enable" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/maora/desktop/technion/lab/quartus/bin64/pin_planner.ppl" { AUDOUT[3] } } } { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[3\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720471311228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[2\] a permanently disabled " "Pin AUDOUT\[2\] has a permanently disabled output enable" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/maora/desktop/technion/lab/quartus/bin64/pin_planner.ppl" { AUDOUT[2] } } } { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[2\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720471311228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[1\] a permanently disabled " "Pin AUDOUT\[1\] has a permanently disabled output enable" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/maora/desktop/technion/lab/quartus/bin64/pin_planner.ppl" { AUDOUT[1] } } } { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[1\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720471311228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[0\] a permanently disabled " "Pin AUDOUT\[0\] has a permanently disabled output enable" {  } { { "c:/users/maora/desktop/technion/lab/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/maora/desktop/technion/lab/quartus/bin64/pin_planner.ppl" { AUDOUT[0] } } } { "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maora/desktop/technion/lab/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[0\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 928 1104 832 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1720471311228 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1720471311228 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/Lab1Demo.fit.smsg " "Generated suppressed messages file C:/Users/maora/Desktop/Technion/lab/Space-Invaders/output_files/Lab1Demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720471311459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 116 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6683 " "Peak virtual memory: 6683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720471313012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 23:41:53 2024 " "Processing ended: Mon Jul 08 23:41:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720471313012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720471313012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:29 " "Total CPU time (on all processors): 00:02:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720471313012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720471313012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1720471314514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720471314532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 23:41:54 2024 " "Processing started: Mon Jul 08 23:41:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720471314532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1720471314532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1720471314532 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1720471325373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720471325910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 23:42:05 2024 " "Processing ended: Mon Jul 08 23:42:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720471325910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720471325910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720471325910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1720471325910 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1720471326585 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1720471327723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720471327739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 23:42:07 2024 " "Processing started: Mon Jul 08 23:42:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720471327739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471327739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab1Demo -c Lab1Demo " "Command: quartus_sta Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471327739 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1720471327985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471329252 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471329307 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471329307 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "66 " "TimeQuest Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471329991 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720471330107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720471330107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720471330107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720471330107 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330107 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Audio.sdc " "Reading SDC File: 'DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330127 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330130 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330130 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330131 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330131 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330132 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330132 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 17 AUD_XCK port " "Ignored filter at DE10_Standard_Audio.sdc(17): AUD_XCK could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330133 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 18 AUD_BCLK port " "Ignored filter at DE10_Standard_Audio.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330133 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 20 VGA_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330133 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330133 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330134 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 63 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 63 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720471330135 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1720471330135 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330136 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330136 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330136 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330136 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330136 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330136 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330137 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330137 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330138 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330138 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330139 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1720471330139 ""}  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" "" { Text "C:/Users/maora/Desktop/Technion/lab/Space-Invaders/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330139 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 " "Node: projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[9\] projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[9\] is being clocked by projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471330158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330158 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst|SM_Motion.MOVE_ST_2114"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:inst\|VGA_VS_d " "Node: VGA_Controller:inst\|VGA_VS_d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.START_OF_FRAME_ST_2101 VGA_Controller:inst\|VGA_VS_d " "Latch projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.START_OF_FRAME_ST_2101 is being clocked by VGA_Controller:inst\|VGA_VS_d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471330158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330158 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst|VGA_VS_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 " "Node: projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|Xposition\[7\] projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Xposition\[7\] is being clocked by projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471330158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330158 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst|SM_Motion.IDLE_ST_2127"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471330167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471330167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471330167 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330639 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1720471330641 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1720471330659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1720471330789 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.721 " "Worst-case setup slack is -4.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.721              -9.235 CLOCK_50  " "   -4.721              -9.235 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.300               0.000 altera_reserved_tck  " "   10.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.845               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.845               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 altera_reserved_tck  " "    0.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 CLOCK_50  " "    0.296               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.311               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.566 " "Worst-case recovery slack is 36.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.566               0.000 altera_reserved_tck  " "   36.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.630 " "Worst-case removal slack is 0.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 altera_reserved_tck  " "    0.630               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.793 " "Worst-case minimum pulse width slack is 0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.885               0.000 CLOCK_50  " "    8.885               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.636               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.636               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.409               0.000 altera_reserved_tck  " "   18.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471330845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330845 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471330897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471330897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471330897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471330897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 53.095 ns " "Worst Case Available Settling Time: 53.095 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471330897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471330897 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330897 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1720471330905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471330944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471333922 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 " "Node: projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[9\] projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[9\] is being clocked by projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471334159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471334159 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst|SM_Motion.MOVE_ST_2114"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:inst\|VGA_VS_d " "Node: VGA_Controller:inst\|VGA_VS_d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.START_OF_FRAME_ST_2101 VGA_Controller:inst\|VGA_VS_d " "Latch projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.START_OF_FRAME_ST_2101 is being clocked by VGA_Controller:inst\|VGA_VS_d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471334159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471334159 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst|VGA_VS_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 " "Node: projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|Xposition\[7\] projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Xposition\[7\] is being clocked by projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471334159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471334159 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst|SM_Motion.IDLE_ST_2127"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471334168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471334168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471334168 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471334168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471334618 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1720471334691 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471334691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.660 " "Worst-case setup slack is -4.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.660              -9.101 CLOCK_50  " "   -4.660              -9.101 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.378               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.378               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471334698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 altera_reserved_tck  " "    0.143               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 CLOCK_50  " "    0.274               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.290               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471334725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.712 " "Worst-case recovery slack is 36.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.712               0.000 altera_reserved_tck  " "   36.712               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471334791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.577 " "Worst-case removal slack is 0.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 altera_reserved_tck  " "    0.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471334800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.793 " "Worst-case minimum pulse width slack is 0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.915               0.000 CLOCK_50  " "    8.915               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.612               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.612               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.420               0.000 altera_reserved_tck  " "   18.420               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471334812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471334812 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471334860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471334860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471334860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471334860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 53.291 ns " "Worst Case Available Settling Time: 53.291 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471334860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471334860 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471334860 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1720471334867 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471335162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471337922 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 " "Node: projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[9\] projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[9\] is being clocked by projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471338157 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471338157 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst|SM_Motion.MOVE_ST_2114"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:inst\|VGA_VS_d " "Node: VGA_Controller:inst\|VGA_VS_d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.START_OF_FRAME_ST_2101 VGA_Controller:inst\|VGA_VS_d " "Latch projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.START_OF_FRAME_ST_2101 is being clocked by VGA_Controller:inst\|VGA_VS_d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471338158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471338158 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst|VGA_VS_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 " "Node: projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|Xposition\[7\] projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Xposition\[7\] is being clocked by projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471338158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471338158 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst|SM_Motion.IDLE_ST_2127"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471338166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471338166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471338166 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471338166 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471338631 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1720471338656 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471338656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.775 " "Worst-case setup slack is -2.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.775              -5.464 CLOCK_50  " "   -2.775              -5.464 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 altera_reserved_tck  " "   12.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.758               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   20.758               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471338662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.042 " "Worst-case hold slack is 0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 altera_reserved_tck  " "    0.042               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 CLOCK_50  " "    0.177               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471338687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.572 " "Worst-case recovery slack is 37.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.572               0.000 altera_reserved_tck  " "   37.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471338696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.254 " "Worst-case removal slack is 0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 altera_reserved_tck  " "    0.254               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471338705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.793 " "Worst-case minimum pulse width slack is 0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.479               0.000 CLOCK_50  " "    8.479               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.753               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.753               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.099               0.000 altera_reserved_tck  " "   18.099               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471338713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471338713 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471338760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471338760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471338760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471338760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 55.926 ns " "Worst Case Available Settling Time: 55.926 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471338760 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471338760 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471338760 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1720471338769 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 " "Node: projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[9\] projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114 " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Yposition\[9\] is being clocked by projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.MOVE_ST_2114" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471339058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471339058 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst|SM_Motion.MOVE_ST_2114"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:inst\|VGA_VS_d " "Node: VGA_Controller:inst\|VGA_VS_d was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.START_OF_FRAME_ST_2101 VGA_Controller:inst\|VGA_VS_d " "Latch projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.START_OF_FRAME_ST_2101 is being clocked by VGA_Controller:inst\|VGA_VS_d" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471339058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471339058 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst|VGA_VS_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 " "Node: projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch projectile_Block_T:inst2\|projectile_move:inst\|Xposition\[7\] projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127 " "Latch projectile_Block_T:inst2\|projectile_move:inst\|Xposition\[7\] is being clocked by projectile_Block_T:inst2\|projectile_move:inst\|SM_Motion.IDLE_ST_2127" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720471339058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471339058 "|TOP_VGA_DEMO_KBD|projectile_Block_T:inst2|projectile_move:inst|SM_Motion.IDLE_ST_2127"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471339067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471339067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1720471339067 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471339067 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471339521 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1720471339543 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471339543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.723 " "Worst-case setup slack is -2.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.723              -5.355 CLOCK_50  " "   -2.723              -5.355 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.117               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   22.117               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471339549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.029 " "Worst-case hold slack is 0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 altera_reserved_tck  " "    0.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 CLOCK_50  " "    0.120               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.147               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471339573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.831 " "Worst-case recovery slack is 37.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.831               0.000 altera_reserved_tck  " "   37.831               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471339582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.215 " "Worst-case removal slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 altera_reserved_tck  " "    0.215               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471339591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.793 " "Worst-case minimum pulse width slack is 0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.793               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.436               0.000 CLOCK_50  " "    8.436               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.753               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.753               0.000 inst7\|clk_31p5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.100               0.000 altera_reserved_tck  " "   18.100               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720471339635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471339635 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471339683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471339683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471339683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471339683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 56.393 ns " "Worst Case Available Settling Time: 56.393 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471339683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720471339683 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471339683 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471341642 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471341643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 62 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5232 " "Peak virtual memory: 5232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720471341780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 23:42:21 2024 " "Processing ended: Mon Jul 08 23:42:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720471341780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720471341780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720471341780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471341780 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 359 s " "Quartus Prime Full Compilation was successful. 0 errors, 359 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1720471342566 ""}
