<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › alpha › kernel › sys_rawhide.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sys_rawhide.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	linux/arch/alpha/kernel/sys_rawhide.c</span>
<span class="cm"> *</span>
<span class="cm"> *	Copyright (C) 1995 David A Rusling</span>
<span class="cm"> *	Copyright (C) 1996 Jay A Estabrook</span>
<span class="cm"> *	Copyright (C) 1998, 1999 Richard Henderson</span>
<span class="cm"> *</span>
<span class="cm"> * Code supporting the RAWHIDE.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/core_mcpcia.h&gt;</span>
<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>

<span class="cp">#include &quot;proto.h&quot;</span>
<span class="cp">#include &quot;irq_impl.h&quot;</span>
<span class="cp">#include &quot;pci_impl.h&quot;</span>
<span class="cp">#include &quot;machvec_impl.h&quot;</span>


<span class="cm">/*</span>
<span class="cm"> * HACK ALERT! only the boot cpu is used for interrupts.</span>
<span class="cm"> */</span>


<span class="cm">/* Note mask bit is true for ENABLED irqs.  */</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hose_irq_masks</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0xff0000</span><span class="p">,</span> <span class="mh">0xfe0000</span><span class="p">,</span> <span class="mh">0xff0000</span><span class="p">,</span> <span class="mh">0xff0000</span>
<span class="p">};</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cached_irq_masks</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">rawhide_irq_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">rawhide_update_irq_hw</span><span class="p">(</span><span class="kt">int</span> <span class="n">hose</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vuip</span><span class="p">)</span><span class="n">MCPCIA_INT_MASK0</span><span class="p">(</span><span class="n">MCPCIA_HOSE2MID</span><span class="p">(</span><span class="n">hose</span><span class="p">))</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">mb</span><span class="p">();</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vuip</span><span class="p">)</span><span class="n">MCPCIA_INT_MASK0</span><span class="p">(</span><span class="n">MCPCIA_HOSE2MID</span><span class="p">(</span><span class="n">hose</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#define hose_exists(h) \</span>
<span class="cp">  (((h) &lt; MCPCIA_MAX_HOSES) &amp;&amp; (cached_irq_masks[(h)] != 0))</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> 
<span class="nf">rawhide_enable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">,</span> <span class="n">hose</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">-=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">hose</span> <span class="o">=</span> <span class="n">irq</span> <span class="o">/</span> <span class="mi">24</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hose_exists</span><span class="p">(</span><span class="n">hose</span><span class="p">))</span> <span class="cm">/* if hose non-existent, exit */</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">-=</span> <span class="n">hose</span> <span class="o">*</span> <span class="mi">24</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rawhide_irq_lock</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">|=</span> <span class="n">cached_irq_masks</span><span class="p">[</span><span class="n">hose</span><span class="p">];</span>
	<span class="n">cached_irq_masks</span><span class="p">[</span><span class="n">hose</span><span class="p">]</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">rawhide_update_irq_hw</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rawhide_irq_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> 
<span class="nf">rawhide_disable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">,</span> <span class="n">hose</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">-=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">hose</span> <span class="o">=</span> <span class="n">irq</span> <span class="o">/</span> <span class="mi">24</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hose_exists</span><span class="p">(</span><span class="n">hose</span><span class="p">))</span> <span class="cm">/* if hose non-existent, exit */</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">-=</span> <span class="n">hose</span> <span class="o">*</span> <span class="mi">24</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">)</span> <span class="o">|</span> <span class="n">hose_irq_masks</span><span class="p">[</span><span class="n">hose</span><span class="p">];</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rawhide_irq_lock</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="n">cached_irq_masks</span><span class="p">[</span><span class="n">hose</span><span class="p">];</span>
	<span class="n">cached_irq_masks</span><span class="p">[</span><span class="n">hose</span><span class="p">]</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">rawhide_update_irq_hw</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rawhide_irq_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">rawhide_mask_and_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">,</span> <span class="n">mask1</span><span class="p">,</span> <span class="n">hose</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">-=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">hose</span> <span class="o">=</span> <span class="n">irq</span> <span class="o">/</span> <span class="mi">24</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hose_exists</span><span class="p">(</span><span class="n">hose</span><span class="p">))</span> <span class="cm">/* if hose non-existent, exit */</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">-=</span> <span class="n">hose</span> <span class="o">*</span> <span class="mi">24</span><span class="p">;</span>
	<span class="n">mask1</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="o">~</span><span class="n">mask1</span> <span class="o">|</span> <span class="n">hose_irq_masks</span><span class="p">[</span><span class="n">hose</span><span class="p">];</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rawhide_irq_lock</span><span class="p">);</span>

	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="n">cached_irq_masks</span><span class="p">[</span><span class="n">hose</span><span class="p">];</span>
	<span class="n">cached_irq_masks</span><span class="p">[</span><span class="n">hose</span><span class="p">]</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">rawhide_update_irq_hw</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>

	<span class="cm">/* Clear the interrupt.  */</span>
	<span class="o">*</span><span class="p">(</span><span class="n">vuip</span><span class="p">)</span><span class="n">MCPCIA_INT_REQ</span><span class="p">(</span><span class="n">MCPCIA_HOSE2MID</span><span class="p">(</span><span class="n">hose</span><span class="p">))</span> <span class="o">=</span> <span class="n">mask1</span><span class="p">;</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rawhide_irq_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">rawhide_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;RAWHIDE&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">rawhide_enable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">rawhide_disable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">rawhide_mask_and_ack_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> 
<span class="nf">rawhide_srm_device_interrupt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="p">(</span><span class="n">vector</span> <span class="o">-</span> <span class="mh">0x800</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>

        <span class="cm">/*</span>
<span class="cm">         * The RAWHIDE SRM console reports PCI interrupts with a vector</span>
<span class="cm">	 * 0x80 *higher* than one might expect, as PCI IRQ 0 (ie bit 0)</span>
<span class="cm">	 * shows up as IRQ 24, etc, etc. We adjust it down by 8 to have</span>
<span class="cm">	 * it line up with the actual bit numbers from the REQ registers,</span>
<span class="cm">	 * which is how we manage the interrupts/mask. Sigh...</span>
<span class="cm">	 *</span>
<span class="cm">	 * Also, PCI #1 interrupts are offset some more... :-(</span>
<span class="cm">         */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="mi">52</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* SCSI on PCI1 is special.  */</span>
		<span class="n">irq</span> <span class="o">=</span> <span class="mi">72</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Adjust by which hose it is from.  */</span>
	<span class="n">irq</span> <span class="o">-=</span> <span class="p">((</span><span class="n">irq</span> <span class="o">+</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x38</span><span class="p">;</span>

	<span class="n">handle_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">rawhide_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">mcpcia_init_hoses</span><span class="p">();</span>

	<span class="cm">/* Clear them all; only hoses that exist will be non-zero. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MCPCIA_MAX_HOSES</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="n">cached_irq_masks</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">hose</span> <span class="o">=</span> <span class="n">hose_head</span><span class="p">;</span> <span class="n">hose</span><span class="p">;</span> <span class="n">hose</span> <span class="o">=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">next</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h</span> <span class="o">=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span> <span class="o">=</span> <span class="n">hose_irq_masks</span><span class="p">[</span><span class="n">h</span><span class="p">];</span>

		<span class="n">cached_irq_masks</span><span class="p">[</span><span class="n">h</span><span class="p">]</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>
		<span class="o">*</span><span class="p">(</span><span class="n">vuip</span><span class="p">)</span><span class="n">MCPCIA_INT_MASK0</span><span class="p">(</span><span class="n">MCPCIA_HOSE2MID</span><span class="p">(</span><span class="n">h</span><span class="p">))</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>
		<span class="o">*</span><span class="p">(</span><span class="n">vuip</span><span class="p">)</span><span class="n">MCPCIA_INT_MASK1</span><span class="p">(</span><span class="n">MCPCIA_HOSE2MID</span><span class="p">(</span><span class="n">h</span><span class="p">))</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">128</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rawhide_irq_type</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">IRQ_LEVEL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">init_i8259a_irqs</span><span class="p">();</span>
	<span class="n">common_init_isa_dma</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Fixup configuration.</span>
<span class="cm"> *</span>
<span class="cm"> * Summary @ MCPCIA_PCI0_INT_REQ:</span>
<span class="cm"> * Bit      Meaning</span>
<span class="cm"> * 0        Interrupt Line A from slot 2 PCI0</span>
<span class="cm"> * 1        Interrupt Line B from slot 2 PCI0</span>
<span class="cm"> * 2        Interrupt Line C from slot 2 PCI0</span>
<span class="cm"> * 3        Interrupt Line D from slot 2 PCI0</span>
<span class="cm"> * 4        Interrupt Line A from slot 3 PCI0</span>
<span class="cm"> * 5        Interrupt Line B from slot 3 PCI0</span>
<span class="cm"> * 6        Interrupt Line C from slot 3 PCI0</span>
<span class="cm"> * 7        Interrupt Line D from slot 3 PCI0</span>
<span class="cm"> * 8        Interrupt Line A from slot 4 PCI0</span>
<span class="cm"> * 9        Interrupt Line B from slot 4 PCI0</span>
<span class="cm"> * 10       Interrupt Line C from slot 4 PCI0</span>
<span class="cm"> * 11       Interrupt Line D from slot 4 PCI0</span>
<span class="cm"> * 12       Interrupt Line A from slot 5 PCI0</span>
<span class="cm"> * 13       Interrupt Line B from slot 5 PCI0</span>
<span class="cm"> * 14       Interrupt Line C from slot 5 PCI0</span>
<span class="cm"> * 15       Interrupt Line D from slot 5 PCI0</span>
<span class="cm"> * 16       EISA interrupt (PCI 0) or SCSI interrupt (PCI 1)</span>
<span class="cm"> * 17-23    NA</span>
<span class="cm"> *</span>
<span class="cm"> * IdSel	</span>
<span class="cm"> *   1	 EISA bridge (PCI bus 0 only)</span>
<span class="cm"> *   2 	 PCI option slot 2</span>
<span class="cm"> *   3	 PCI option slot 3</span>
<span class="cm"> *   4   PCI option slot 4</span>
<span class="cm"> *   5   PCI option slot 5</span>
<span class="cm"> * </span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">rawhide_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab</span><span class="p">[</span><span class="mi">5</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*INT    INTA   INTB   INTC   INTD */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">16</span><span class="p">},</span> <span class="cm">/* IdSel 1 SCSI PCI 1 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">3</span><span class="p">},</span> <span class="cm">/* IdSel 2 slot 2 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">7</span><span class="p">},</span> <span class="cm">/* IdSel 3 slot 3 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">10</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">11</span><span class="p">},</span> <span class="cm">/* IdSel 4 slot 4 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">13</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">14</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">15</span><span class="p">}</span>  <span class="cm">/* IdSel 5 slot 5 */</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="kt">long</span> <span class="n">min_idsel</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">max_idsel</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="n">irqs_per_slot</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">sysdata</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">COMMON_TABLE_LOOKUP</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">irq</span> <span class="o">+=</span> <span class="mi">24</span> <span class="o">*</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">irq</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * The System Vector</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">rawhide_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;Rawhide&quot;</span><span class="p">,</span>
	<span class="n">DO_EV5_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_MCPCIA_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">mcpcia_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">MCPCIA_DEFAULT_MEM_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_dac_offset</span>		<span class="o">=</span> <span class="n">MCPCIA_DAC_OFFSET</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">rawhide_srm_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">mcpcia_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">rawhide_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">common_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">rawhide_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">rawhide</span><span class="p">)</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
