;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL @42, #200
	SPL @42, #200
	SUB @0, @2
	SUB @0, @2
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	SLT 20, @12
	SPL -207, @-120
	MOV -4, <-20
	SUB @0, @2
	SLT 20, @12
	SPL -207, @-120
	MOV -4, <-20
	SPL -207, @-120
	MOV -4, <-20
	SUB @0, @2
	ADD 240, 60
	SUB -207, <-120
	SUB 12, @10
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	ADD 270, 60
	MOV -1, <-20
	SUB @121, 106
	SUB @0, @2
	SPL <-127, 100
	DJN -4, @-23
	SUB -10, <210
	SUB @0, @2
	SPL <-127, 100
	SUB @0, @2
	SUB 12, @10
	SPL 0, 90
	SPL 0, 90
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, 90
	CMP -207, <-120
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
