{"vcs1":{"timestamp_begin":1700286426.901463946, "rt":10.00, "ut":9.10, "st":0.55}}
{"vcselab":{"timestamp_begin":1700286436.972917871, "rt":1.12, "ut":0.35, "st":0.15}}
{"link":{"timestamp_begin":1700286438.165697042, "rt":0.41, "ut":0.10, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700286426.301688361}
{"VCS_COMP_START_TIME": 1700286426.301688361}
{"VCS_COMP_END_TIME": 1700286440.778209615}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370224}}
{"stitch_vcselab": {"peak_mem": 240016}}
