module compare (
    input z,
    input v,
    input n,
    input alufn[6],
    output cmp
) {
    
    always {
        // implement comparison logic here
        cmp = 0
        
    }
}