{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616968629940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616968629941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 18:57:09 2021 " "Processing started: Sun Mar 28 18:57:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616968629941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616968629941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off totalV -c totalV " "Command: quartus_map --read_settings_files=on --write_settings_files=off totalV -c totalV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616968629941 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1616968630521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/cont3_variavel/cont3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/cont3_variavel/cont3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont3-hardware " "Found design unit 1: cont3-hardware" {  } { { "../cont3_variavel/cont3.vhd" "" { Text "C:/altera/cont3_variavel/cont3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616968631225 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont3 " "Found entity 1: cont3" {  } { { "../cont3_variavel/cont3.vhd" "" { Text "C:/altera/cont3_variavel/cont3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616968631225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616968631225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "totalv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file totalv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 totalV-x " "Found design unit 1: totalV-x" {  } { { "totalV.vhd" "" { Text "C:/altera/totalizador_variaveis/totalV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616968631231 ""} { "Info" "ISGN_ENTITY_NAME" "1 totalV " "Found entity 1: totalV" {  } { { "totalV.vhd" "" { Text "C:/altera/totalizador_variaveis/totalV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616968631231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616968631231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "totalv_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file totalv_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 totalS_tb-x " "Found design unit 1: totalS_tb-x" {  } { { "totalV_tb.vhd" "" { Text "C:/altera/totalizador_variaveis/totalV_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616968631235 ""} { "Info" "ISGN_ENTITY_NAME" "1 totalS_tb " "Found entity 1: totalS_tb" {  } { { "totalV_tb.vhd" "" { Text "C:/altera/totalizador_variaveis/totalV_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616968631235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616968631235 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "totalV " "Elaborating entity \"totalV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616968631284 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count totalV.vhd(43) " "VHDL Process Statement warning at totalV.vhd(43): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "totalV.vhd" "" { Text "C:/altera/totalizador_variaveis/totalV.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616968631299 "|totalV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont3 cont3:totalizador " "Elaborating entity \"cont3\" for hierarchy \"cont3:totalizador\"" {  } { { "totalV.vhd" "totalizador" { Text "C:/altera/totalizador_variaveis/totalV.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616968631302 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Qout\[2\] GND " "Pin \"Qout\[2\]\" is stuck at GND" {  } { { "totalV.vhd" "" { Text "C:/altera/totalizador_variaveis/totalV.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616968631955 "|totalV|Qout[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1616968631955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1616968632261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616968632261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1616968632423 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1616968632423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1616968632423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1616968632423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616968632552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 18:57:12 2021 " "Processing ended: Sun Mar 28 18:57:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616968632552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616968632552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616968632552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616968632552 ""}
