// Seed: 2320174576
`default_nettype wire
`define pp_6 0
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output id_5
);
  assign id_3 = 1'h0;
  always @(posedge id_4 or posedge id_2) id_5 = id_4;
endmodule
