-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
-- Date        : Wed Dec 20 23:31:52 2023
-- Host        : ug3linux running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode synth_stub
--               /home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/recording_inst_0/ip/recording_inst_0_rhd_diff_to_single_0_0/recording_inst_0_rhd_diff_to_single_0_0_stub.vhdl
-- Design      : recording_inst_0_rhd_diff_to_single_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity recording_inst_0_rhd_diff_to_single_0_0 is
  Port ( 
    MISO1_I_P : in STD_LOGIC;
    MISO1_I_N : in STD_LOGIC;
    MISO1_I : out STD_LOGIC;
    MISO2_I_P : in STD_LOGIC;
    MISO2_I_N : in STD_LOGIC;
    MISO2_I : out STD_LOGIC;
    MISO1_J_P : in STD_LOGIC;
    MISO1_J_N : in STD_LOGIC;
    MISO1_J : out STD_LOGIC;
    MISO2_J_P : in STD_LOGIC;
    MISO2_J_N : in STD_LOGIC;
    MISO2_J : out STD_LOGIC;
    MISO1_K_P : in STD_LOGIC;
    MISO1_K_N : in STD_LOGIC;
    MISO1_K : out STD_LOGIC;
    MISO2_K_P : in STD_LOGIC;
    MISO2_K_N : in STD_LOGIC;
    MISO2_K : out STD_LOGIC;
    MISO1_L_P : in STD_LOGIC;
    MISO1_L_N : in STD_LOGIC;
    MISO1_L : out STD_LOGIC;
    MISO2_L_P : in STD_LOGIC;
    MISO2_L_N : in STD_LOGIC;
    MISO2_L : out STD_LOGIC;
    MISO1_M_P : in STD_LOGIC;
    MISO1_M_N : in STD_LOGIC;
    MISO1_M : out STD_LOGIC;
    MISO2_M_P : in STD_LOGIC;
    MISO2_M_N : in STD_LOGIC;
    MISO2_M : out STD_LOGIC;
    MISO1_N_P : in STD_LOGIC;
    MISO1_N_N : in STD_LOGIC;
    MISO1_N : out STD_LOGIC;
    MISO2_N_P : in STD_LOGIC;
    MISO2_N_N : in STD_LOGIC;
    MISO2_N : out STD_LOGIC;
    MISO1_O_P : in STD_LOGIC;
    MISO1_O_N : in STD_LOGIC;
    MISO1_O : out STD_LOGIC;
    MISO2_O_P : in STD_LOGIC;
    MISO2_O_N : in STD_LOGIC;
    MISO2_O : out STD_LOGIC;
    MISO1_P_P : in STD_LOGIC;
    MISO1_P_N : in STD_LOGIC;
    MISO1_P : out STD_LOGIC;
    MISO2_P_P : in STD_LOGIC;
    MISO2_P_N : in STD_LOGIC;
    MISO2_P : out STD_LOGIC
  );

end recording_inst_0_rhd_diff_to_single_0_0;

architecture stub of recording_inst_0_rhd_diff_to_single_0_0 is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "MISO1_I_P,MISO1_I_N,MISO1_I,MISO2_I_P,MISO2_I_N,MISO2_I,MISO1_J_P,MISO1_J_N,MISO1_J,MISO2_J_P,MISO2_J_N,MISO2_J,MISO1_K_P,MISO1_K_N,MISO1_K,MISO2_K_P,MISO2_K_N,MISO2_K,MISO1_L_P,MISO1_L_N,MISO1_L,MISO2_L_P,MISO2_L_N,MISO2_L,MISO1_M_P,MISO1_M_N,MISO1_M,MISO2_M_P,MISO2_M_N,MISO2_M,MISO1_N_P,MISO1_N_N,MISO1_N,MISO2_N_P,MISO2_N_N,MISO2_N,MISO1_O_P,MISO1_O_N,MISO1_O,MISO2_O_P,MISO2_O_N,MISO2_O,MISO1_P_P,MISO1_P_N,MISO1_P,MISO2_P_P,MISO2_P_N,MISO2_P";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "rhd_diff_to_single,Vivado 2023.1";
begin
end;
