// Seed: 363075380
module module_0 (
    output wand id_0
    , id_17,
    input supply0 id_1,
    input supply0 id_2,
    output uwire id_3,
    input tri id_4,
    input wire id_5,
    input wor id_6,
    input supply1 id_7,
    input tri1 id_8,
    output tri id_9
    , id_18,
    input tri1 id_10,
    input uwire id_11,
    input wand id_12,
    output supply0 id_13,
    input supply0 module_0
    , id_19,
    output wand id_15
);
  assign module_1.id_4 = 0;
  wire id_20;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd24
) (
    input wire id_0,
    output supply0 id_1,
    output uwire id_2,
    input supply0 id_3,
    output wor _id_4
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_0,
      id_2
  );
  assign id_2 = id_3 & id_3 == -1 ? 1 : 1'b0;
  logic [id_4 : -1] id_6;
endmodule
