# AUDIY_Verilog_IP
Verilog IP that AUDIY originally designed.

Code reviews are welcome!

## Notice: This repository is no longer maintained.
The author made a decision to shift HDL from Verilog to SystemVerilog.
So it means that the author doesn't maintain and use modules in this repository.

When the author is ready to upload new system verilog IPs, this repository will be archived.

Thanks.
