m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/simulation/modelsim
Efulladderbit
Z1 w1741224665
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/fulladderbit.vhd
Z5 FC:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/fulladderbit.vhd
l0
L3
VfSV<5V7C`ibD1fMfAkC>;1
!s100 cbNe7i7BTHPCViL3l9QB20
Z6 OV;C;10.5b;63
31
Z7 !s110 1741232573
!i10b 1
Z8 !s108 1741232573.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/fulladderbit.vhd|
Z10 !s107 C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/fulladderbit.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Asynth
R2
R3
DEx4 work 12 fulladderbit 0 22 fSV<5V7C`ibD1fMfAkC>;1
l12
L9
Vg0Q=f6fXbcPc9_]WJjkzi3
!s100 f]Ubm@==`S]WA4:]NZ32z1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Etb_top_full_adder
Z13 w1741231235
Z14 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z15 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R2
R3
R0
Z16 8C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/tb_Top_full_adder.vhd
Z17 FC:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/tb_Top_full_adder.vhd
l0
L6
V[_UDk^M0]9_;[?I1gLZ?f3
!s100 D_4Ofb[09RncS37e8daE61
R6
31
R7
!i10b 1
R8
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/tb_Top_full_adder.vhd|
Z19 !s107 C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/tb_Top_full_adder.vhd|
!i113 1
R11
R12
Atestbench
R14
R15
R2
R3
DEx4 work 17 tb_top_full_adder 0 22 [_UDk^M0]9_;[?I1gLZ?f3
l26
L9
V5_=FLG[TX]a9EOO?=fOLo0
!s100 P=7oiIfHZ][DVc@17D2M=2
R6
31
R7
!i10b 1
R8
R18
R19
!i113 1
R11
R12
Etop_full_adder
R1
R2
R3
R0
Z20 8C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Top_full_adder.vhd
Z21 FC:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Top_full_adder.vhd
l0
L4
Vgm1@<J7Q^BXU7K3;2dZo]0
!s100 A7edh=Ob>2hnTLjW9d>Go3
R6
31
R7
!i10b 1
R8
Z22 !s90 -reportprogress|300|-93|-work|work|C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Top_full_adder.vhd|
Z23 !s107 C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Top_full_adder.vhd|
!i113 1
R11
R12
Asynth
R2
R3
DEx4 work 14 top_full_adder 0 22 gm1@<J7Q^BXU7K3;2dZo]0
l25
L13
V=z<91ZDfLn5oojH77C[BV1
!s100 SWNbkB^Sj244oH5<]Ld=H0
R6
31
R7
!i10b 1
R8
R22
R23
!i113 1
R11
R12
