# Schematic Review – Week 27 (July 3, 2026)

**Team:** TeamVKU | **Track:** A – Foundational Building Blocks
**Project:** SFE Audio Frontend – Spiking Frequency Encoder Bank

---

## 1. Top-Level Architecture

```
┌──────────────────────────────────────────────────────────────┐
│                       chip_top                                │
│  ┌────────────────────────────────────────────────────────┐  │
│  │                    chip_core                             │  │
│  │  ┌──────────────────────────────────────────────────┐  │  │
│  │  │            sfe_audio_frontend_top                  │  │  │
│  │  │  ┌────────────────────────────────────────────┐  │  │  │
│  │  │  │      sfe_encoder_bank (parameterized)        │  │  │  │
│  │  │  │  ┌──────┐ ┌──────┐       ┌──────┐          │  │  │  │
│  │  │  │  │ Ch 0 │ │ Ch 1 │  ...  │ Ch31 │          │  │  │  │
│  │  │  │  └──┬───┘ └──┬───┘       └──┬───┘          │  │  │  │
│  │  │  │     │ spike_up/down          │               │  │  │  │
│  │  │  │     └──────────┬─────────────┘               │  │  │  │
│  │  │  │                │                             │  │  │  │
│  │  │  │   sfe_fanout_buffer (×7 control + multi-bit) │  │  │  │
│  │  │  └────────────────┬────────────────────────────┘  │  │  │
│  │  │                   │                                │  │  │
│  │  │  ┌────────────────┴────────────────────────────┐  │  │  │
│  │  │  │        sfe_event_packetizer                   │  │  │  │
│  │  │  │  Priority Encoder → FIFO(16) → AER Output     │  │  │  │
│  │  │  └────────────────┬────────────────────────────┘  │  │  │
│  │  └───────────────────┼───────────────────────────────┘  │  │
│  │                      │ event_valid/channel/dir/ts        │  │
│  │  ┌───────────────────┴───────────────────────────────┐  │  │
│  │  │  rst_core_n release gate (no reset buffer tree)    │  │  │
│  │  └───────────────────────────────────────────────────┘  │  │
│  └──────────────────────────┬──────────────────────────────┘  │
│                             │                                  │
│  ┌──────────────────────────┴──────────────────────────────┐  │
│  │              Workshop Padring                             │  │
│  │  60×Analog │ 20×Bidir │ 4×DVDD │ 4×DVSS │ clk │ rst_n    │  │
│  └──────────────────────────────────────────────────────────┘  │
└──────────────────────────────────────────────────────────────┘
```

---

## 2. SFE Channel (Integrate-and-Fire Neuron)

### Schematic Description
Each instantiated channel implements an adaptive integrate-and-fire encoder. The generic IP defaults to 32 channels; the current workshop-slot adapter instantiates 20 channels in `src/chip_core.sv`.

```
x[n] (16-bit) ──→ [Membrane Accumulator] ──→ [Comparator] ──→ spike
                       ↑                          │
                       │         ┌─────────────────┘
                       │         ▼
                   [Leakage]  [Threshold Adapt]
                       │         │
                   theta[n] ←──┘
```

### Parameters

| Parameter | Value | Description |
|-----------|-------|-------------|
| DATA_WIDTH | 16 | Input sample width |
| THETA_WIDTH | 16 | Adaptive threshold width |
| LEAK_SHIFT | 4 | Leakage rate (>>4 = /16 per tick) |
| THETA_DEC_SHIFT | 6 | Threshold adaptation rate |
| REFRACTORY_LEN | 4 | Refractory period (clock cycles) |
| THETA_MIN | 16 | Minimum threshold |
| THETA_MAX | 1024 | Maximum threshold |
| THETA_INIT | 32 | Initial threshold value |

### Spike Generation Logic
1. Accumulate input `x[n]` into membrane potential
2. Apply leakage: `membrane = membrane - (membrane >> LEAK_SHIFT)`
3. Compare `membrane >= theta` → if true, generate spike
4. On spike:
   - Increase theta (adaptive): `theta = theta + (theta >> THETA_DEC_SHIFT)`
   - Reset membrane
   - Enter refractory period (REFRACTORY_LEN cycles)
5. When idle (no spike), theta slowly decays toward THETA_MIN

---

## 3. AER Event Packetizer

### Protocol: Address Event Representation (AER)

```
spike_up[31:0]   ──→ [Priority Encoder] ──→ [FIFO (depth 16)] ──→ event_valid
spike_down[N-1:0] ─→                          │                 → event_channel
                                               │                 → event_direction
                                         [timestamp]             → event_timestamp[31:0]
                                         counter 32-bit          → fifo_full/overflow
```

### Output Interface

| Signal | Width | Description |
|--------|-------|-------------|
| event_valid | 1 | Strobe: event data valid this cycle |
| event_channel | derived | Source channel |
| event_direction | 1 | 0=spike_down, 1=spike_up |
| event_timestamp | 32 | Monotonic event timestamp |
| fifo_full | 1 | FIFO at capacity |
| fifo_overflow | 1 | Event dropped due to full FIFO |
| fifo_level | 5 | Current FIFO fill level |

---

## 4. Fanout Buffer Tree

### Problem
High-fanout control signals (rst_n, en, cfg signals) drive all instantiated channels simultaneously, causing max_fanout/max_slew risk without buffering.

### Solution: `sfe_fanout_buffer`
```
in ──→ [buf_1] ──→ out[0:9]   (fanout ≤ 10)
            └──→ [buf_2] ──→ out[10:19]
            └──→ [buf_3] ──→ out[20:29]
            └──→ [buf_4] ──→ out[30:31]
```
Each buffer stage drives at most MAX_FANOUT=10 loads. Multi-bit signals use per-bit buffer trees.

---

## 5. Padring Interface

### Workshop Slot (GF180MCU)

| Pad Type | Count | Usage |
|----------|-------|-------|
| analog (asig_5p0) | 60 | Reserved for future analog frontend |
| bidir (bi_24t) | 20 | **4× config in + 16× status out** |
| DVDD | 4 | Core + I/O power |
| DVSS | 4 | Ground |
| clk_pad (in_s) | 1 | 25 MHz system clock |
| rst_n_pad (in_c) | 1 | Active-low reset |
| corner | 4 | Auto-inserted by LibreLane |

### Bidir Pad Assignment

| Pad | Direction | Signal |
|-----|-----------|--------|
| bidir[0] | IN | run_en |
| bidir[1] | IN | fixed_threshold |
| bidir[2] | IN | decay_tick_2 |
| bidir[3] | IN | disable_refractory |
| bidir[4] | OUT | event_valid |
| bidir[5] | OUT | event_direction |
| bidir[10:6] | OUT | event_channel[4:0] |
| bidir[17:11] | OUT | event_timestamp[6:0] |
| bidir[18] | OUT | overflow_flag |
| bidir[19] | OUT | heartbeat |

---

## 6. Clock Domain Crossing (CDC)

### Reset Synchronizer
The external `rst_n` is an asynchronous active-low reset. `chip_core` implements a two-stage synchronizer to safely bring it into the core clock domain:

```
rst_n (async) ──→ [FF1] ──→ rst_meta_n ──→ [FF2] ──→ rst_core_n
                      ↑                    ↑
                    clk                  clk
```

- **Stage 1** (`rst_meta_n`): meta-stability capture
- **Stage 2** (`rst_core_n`): clean synchronous release with full recovery time
- Sequential state is cleared by the external async `rst_n`; `rst_core_n` is used as a release/enable gate, not as a distributed reset tree.

### Reset Timing Closure
The previous implementation buffered `rst_core_n` into the SFE reset tree. At `max_ss_125C_4v50`, this created reg-to-reg setup paths from the reset synchronizer output through inserted delay buffers. The closure fix keeps async reset assertion on `rst_n`, while `rst_core_n` only releases functional activity through `core_en`:

```
rst_n ──→ async clear of core state
rst_core_n ──→ core_en gate ──→ SFE starts after synchronized release
```

This removes the high-fanout timed reset-release path from the synchronizer flops. Final closure must be confirmed by rerunning LibreLane/OpenROAD and checking that `max_ss_125C_4v50` has WNS >= 0, TNS = 0, and 0 setup violations.

## 7. Power Domain Planning

```
┌─────────────────────────────────────────────────────────────┐
│                    Power Distribution                        │
│                                                              │
│  DVDD (1.8V Core)              DVDD (3.3V I/O)              │
│  ┌──────────────────┐         ┌──────────────────┐          │
│  │ 4× dvdd pads     │         │ I/O ring cells   │          │
│  │   · N: vdd_ana1  │         │   · bi_24t pads  │          │
│  │   · E: vdd_dig1  │         │   · in_c/in_s    │          │
│  │   · S: vdd_ana2  │         │   · asig_5p0     │          │
│  │   · W: vdd_dig4  │         │   · corner cells │          │
│  └──────┬───────────┘         └──────┬───────────┘          │
│         │                            │                       │
│  ┌──────┴────────────────────────────┴───────────┐          │
│  │            Core PDN Grid                       │          │
│  │  · Metal2 (vertical straps, 5µm, pitch 75µm)  │          │
│  │  · Metal3 (horizontal straps, 5µm, pitch 75µm)│          │
│  │  · Core ring: 25µm on Metal2/Metal3           │          │
│  │  · Ring connected to pads                      │          │
│  └────────────────────────────────────────────────┘          │
│                                                              │
│  DVSS (GND) - identical distribution via 4× dvss pads       │
│                                                              │
│  Total power (preliminary): 0.018 W                          │
│  IR drop report: pending (enable for sign-off)               │
└─────────────────────────────────────────────────────────────┘
```

## 8. input_en_q / input_in[0] Usage

The workshop slot has `NUM_INPUT_PADS=1` (a Yosys workaround for zero-width vector handling). This single input pad is wired to `input_in[0]` in `chip_core.sv`:

```systemverilog
input_en_q <= input_in[0];                          // External enable
wire core_en = run_en_q | input_en_q;               // Combined enable
```

- **Default state**: `input_in[0]` is pulled low externally (pad not driven → `input_pu=input_pd=0`)
- **`run_en_q`** from `bidir_in[0]` is the primary enable source
- **`input_en_q`** offers a secondary enable path (OR-gated) — can be used in future board designs or left unconnected

## 9. Known Issues

| Issue | Severity | Status |
|-------|----------|--------|
| max_slew / max_cap / max_fanout electrical warnings | Medium | Rebuild completed; final `metrics.csv` must be refreshed before claiming closure |
| stale committed metrics | Medium | `docs/build_metrics.csv/json` still show older DRV counts |
| gate-level regression | Medium | Pending after `make copy-final` |
| No analog frontend | Future | Reserve 60 analog pads for Phase 2 |

---

## 10. Review Checklist

- [ ] Architecture diagram reviewed
- [ ] Channel neuron schematic verified
- [ ] AER protocol timing confirmed
- [ ] Padring pinout validated
- [x] Clock domain crossing checked (rst_n async → sync, 2-stage FF + fanout buffer)
- [x] Power domain planning (VDD/VSS distribution, PDN grid, core ring)
- [x] Test plan: cocotb testbench rewritten for SFE core
- [x] DRC/LVS status: latest log reports clean DRC/LVS
- [ ] Electrical warning closure confirmed from final metrics
- [ ] Gate-level regression completed
