
F429ZITX_04_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020b8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08002268  08002268  00012268  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080022d8  080022d8  000122d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080022e0  080022e0  000122e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080022e4  080022e4  000122e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  080022e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  8 .bss          000000ec  20000070  20000070  00020070  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2000015c  2000015c  00020070  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 11 .debug_info   00013403  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000025fd  00000000  00000000  000334a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000063f8  00000000  00000000  00035aa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000928  00000000  00000000  0003be98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bf8  00000000  00000000  0003c7c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00004e1a  00000000  00000000  0003d3b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00003baa  00000000  00000000  000421d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00045d7c  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001db8  00000000  00000000  00045df8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08002250 	.word	0x08002250

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08002250 	.word	0x08002250

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b97a 	b.w	800059c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	468c      	mov	ip, r1
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	9e08      	ldr	r6, [sp, #32]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d151      	bne.n	8000374 <__udivmoddi4+0xb4>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d96d      	bls.n	80003b2 <__udivmoddi4+0xf2>
 80002d6:	fab2 fe82 	clz	lr, r2
 80002da:	f1be 0f00 	cmp.w	lr, #0
 80002de:	d00b      	beq.n	80002f8 <__udivmoddi4+0x38>
 80002e0:	f1ce 0c20 	rsb	ip, lr, #32
 80002e4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002ec:	fa02 f70e 	lsl.w	r7, r2, lr
 80002f0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002f4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002f8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002fc:	0c25      	lsrs	r5, r4, #16
 80002fe:	fbbc f8fa 	udiv	r8, ip, sl
 8000302:	fa1f f987 	uxth.w	r9, r7
 8000306:	fb0a cc18 	mls	ip, sl, r8, ip
 800030a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800030e:	fb08 f309 	mul.w	r3, r8, r9
 8000312:	42ab      	cmp	r3, r5
 8000314:	d90a      	bls.n	800032c <__udivmoddi4+0x6c>
 8000316:	19ed      	adds	r5, r5, r7
 8000318:	f108 32ff 	add.w	r2, r8, #4294967295
 800031c:	f080 8123 	bcs.w	8000566 <__udivmoddi4+0x2a6>
 8000320:	42ab      	cmp	r3, r5
 8000322:	f240 8120 	bls.w	8000566 <__udivmoddi4+0x2a6>
 8000326:	f1a8 0802 	sub.w	r8, r8, #2
 800032a:	443d      	add	r5, r7
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb5 f0fa 	udiv	r0, r5, sl
 8000334:	fb0a 5510 	mls	r5, sl, r0, r5
 8000338:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800033c:	fb00 f909 	mul.w	r9, r0, r9
 8000340:	45a1      	cmp	r9, r4
 8000342:	d909      	bls.n	8000358 <__udivmoddi4+0x98>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	f080 810a 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800034e:	45a1      	cmp	r9, r4
 8000350:	f240 8107 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000354:	3802      	subs	r0, #2
 8000356:	443c      	add	r4, r7
 8000358:	eba4 0409 	sub.w	r4, r4, r9
 800035c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000360:	2100      	movs	r1, #0
 8000362:	2e00      	cmp	r6, #0
 8000364:	d061      	beq.n	800042a <__udivmoddi4+0x16a>
 8000366:	fa24 f40e 	lsr.w	r4, r4, lr
 800036a:	2300      	movs	r3, #0
 800036c:	6034      	str	r4, [r6, #0]
 800036e:	6073      	str	r3, [r6, #4]
 8000370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000374:	428b      	cmp	r3, r1
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0xc8>
 8000378:	2e00      	cmp	r6, #0
 800037a:	d054      	beq.n	8000426 <__udivmoddi4+0x166>
 800037c:	2100      	movs	r1, #0
 800037e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000382:	4608      	mov	r0, r1
 8000384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000388:	fab3 f183 	clz	r1, r3
 800038c:	2900      	cmp	r1, #0
 800038e:	f040 808e 	bne.w	80004ae <__udivmoddi4+0x1ee>
 8000392:	42ab      	cmp	r3, r5
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xdc>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 80fa 	bhi.w	8000590 <__udivmoddi4+0x2d0>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb65 0503 	sbc.w	r5, r5, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	46ac      	mov	ip, r5
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d03f      	beq.n	800042a <__udivmoddi4+0x16a>
 80003aa:	e886 1010 	stmia.w	r6, {r4, ip}
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	b912      	cbnz	r2, 80003ba <__udivmoddi4+0xfa>
 80003b4:	2701      	movs	r7, #1
 80003b6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003ba:	fab7 fe87 	clz	lr, r7
 80003be:	f1be 0f00 	cmp.w	lr, #0
 80003c2:	d134      	bne.n	800042e <__udivmoddi4+0x16e>
 80003c4:	1beb      	subs	r3, r5, r7
 80003c6:	0c3a      	lsrs	r2, r7, #16
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb3 f8f2 	udiv	r8, r3, r2
 80003d2:	0c25      	lsrs	r5, r4, #16
 80003d4:	fb02 3318 	mls	r3, r2, r8, r3
 80003d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003dc:	fb0c f308 	mul.w	r3, ip, r8
 80003e0:	42ab      	cmp	r3, r5
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x134>
 80003e4:	19ed      	adds	r5, r5, r7
 80003e6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x132>
 80003ec:	42ab      	cmp	r3, r5
 80003ee:	f200 80d1 	bhi.w	8000594 <__udivmoddi4+0x2d4>
 80003f2:	4680      	mov	r8, r0
 80003f4:	1aed      	subs	r5, r5, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003fc:	fb02 5510 	mls	r5, r2, r0, r5
 8000400:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000404:	fb0c fc00 	mul.w	ip, ip, r0
 8000408:	45a4      	cmp	ip, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x15c>
 800040c:	19e4      	adds	r4, r4, r7
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x15a>
 8000414:	45a4      	cmp	ip, r4
 8000416:	f200 80b8 	bhi.w	800058a <__udivmoddi4+0x2ca>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 040c 	sub.w	r4, r4, ip
 8000420:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000424:	e79d      	b.n	8000362 <__udivmoddi4+0xa2>
 8000426:	4631      	mov	r1, r6
 8000428:	4630      	mov	r0, r6
 800042a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042e:	f1ce 0420 	rsb	r4, lr, #32
 8000432:	fa05 f30e 	lsl.w	r3, r5, lr
 8000436:	fa07 f70e 	lsl.w	r7, r7, lr
 800043a:	fa20 f804 	lsr.w	r8, r0, r4
 800043e:	0c3a      	lsrs	r2, r7, #16
 8000440:	fa25 f404 	lsr.w	r4, r5, r4
 8000444:	ea48 0803 	orr.w	r8, r8, r3
 8000448:	fbb4 f1f2 	udiv	r1, r4, r2
 800044c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000450:	fb02 4411 	mls	r4, r2, r1, r4
 8000454:	fa1f fc87 	uxth.w	ip, r7
 8000458:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800045c:	fb01 f30c 	mul.w	r3, r1, ip
 8000460:	42ab      	cmp	r3, r5
 8000462:	fa00 f40e 	lsl.w	r4, r0, lr
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x1bc>
 8000468:	19ed      	adds	r5, r5, r7
 800046a:	f101 30ff 	add.w	r0, r1, #4294967295
 800046e:	f080 808a 	bcs.w	8000586 <__udivmoddi4+0x2c6>
 8000472:	42ab      	cmp	r3, r5
 8000474:	f240 8087 	bls.w	8000586 <__udivmoddi4+0x2c6>
 8000478:	3902      	subs	r1, #2
 800047a:	443d      	add	r5, r7
 800047c:	1aeb      	subs	r3, r5, r3
 800047e:	fa1f f588 	uxth.w	r5, r8
 8000482:	fbb3 f0f2 	udiv	r0, r3, r2
 8000486:	fb02 3310 	mls	r3, r2, r0, r3
 800048a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800048e:	fb00 f30c 	mul.w	r3, r0, ip
 8000492:	42ab      	cmp	r3, r5
 8000494:	d907      	bls.n	80004a6 <__udivmoddi4+0x1e6>
 8000496:	19ed      	adds	r5, r5, r7
 8000498:	f100 38ff 	add.w	r8, r0, #4294967295
 800049c:	d26f      	bcs.n	800057e <__udivmoddi4+0x2be>
 800049e:	42ab      	cmp	r3, r5
 80004a0:	d96d      	bls.n	800057e <__udivmoddi4+0x2be>
 80004a2:	3802      	subs	r0, #2
 80004a4:	443d      	add	r5, r7
 80004a6:	1aeb      	subs	r3, r5, r3
 80004a8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004ac:	e78f      	b.n	80003ce <__udivmoddi4+0x10e>
 80004ae:	f1c1 0720 	rsb	r7, r1, #32
 80004b2:	fa22 f807 	lsr.w	r8, r2, r7
 80004b6:	408b      	lsls	r3, r1
 80004b8:	fa05 f401 	lsl.w	r4, r5, r1
 80004bc:	ea48 0303 	orr.w	r3, r8, r3
 80004c0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004c4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004c8:	40fd      	lsrs	r5, r7
 80004ca:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ce:	fbb5 f9fc 	udiv	r9, r5, ip
 80004d2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004d6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004da:	fa1f f883 	uxth.w	r8, r3
 80004de:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004e2:	fb09 f408 	mul.w	r4, r9, r8
 80004e6:	42ac      	cmp	r4, r5
 80004e8:	fa02 f201 	lsl.w	r2, r2, r1
 80004ec:	fa00 fa01 	lsl.w	sl, r0, r1
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x244>
 80004f2:	18ed      	adds	r5, r5, r3
 80004f4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f8:	d243      	bcs.n	8000582 <__udivmoddi4+0x2c2>
 80004fa:	42ac      	cmp	r4, r5
 80004fc:	d941      	bls.n	8000582 <__udivmoddi4+0x2c2>
 80004fe:	f1a9 0902 	sub.w	r9, r9, #2
 8000502:	441d      	add	r5, r3
 8000504:	1b2d      	subs	r5, r5, r4
 8000506:	fa1f fe8e 	uxth.w	lr, lr
 800050a:	fbb5 f0fc 	udiv	r0, r5, ip
 800050e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000512:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000516:	fb00 f808 	mul.w	r8, r0, r8
 800051a:	45a0      	cmp	r8, r4
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x26e>
 800051e:	18e4      	adds	r4, r4, r3
 8000520:	f100 35ff 	add.w	r5, r0, #4294967295
 8000524:	d229      	bcs.n	800057a <__udivmoddi4+0x2ba>
 8000526:	45a0      	cmp	r8, r4
 8000528:	d927      	bls.n	800057a <__udivmoddi4+0x2ba>
 800052a:	3802      	subs	r0, #2
 800052c:	441c      	add	r4, r3
 800052e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000532:	eba4 0408 	sub.w	r4, r4, r8
 8000536:	fba0 8902 	umull	r8, r9, r0, r2
 800053a:	454c      	cmp	r4, r9
 800053c:	46c6      	mov	lr, r8
 800053e:	464d      	mov	r5, r9
 8000540:	d315      	bcc.n	800056e <__udivmoddi4+0x2ae>
 8000542:	d012      	beq.n	800056a <__udivmoddi4+0x2aa>
 8000544:	b156      	cbz	r6, 800055c <__udivmoddi4+0x29c>
 8000546:	ebba 030e 	subs.w	r3, sl, lr
 800054a:	eb64 0405 	sbc.w	r4, r4, r5
 800054e:	fa04 f707 	lsl.w	r7, r4, r7
 8000552:	40cb      	lsrs	r3, r1
 8000554:	431f      	orrs	r7, r3
 8000556:	40cc      	lsrs	r4, r1
 8000558:	6037      	str	r7, [r6, #0]
 800055a:	6074      	str	r4, [r6, #4]
 800055c:	2100      	movs	r1, #0
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	4618      	mov	r0, r3
 8000564:	e6f8      	b.n	8000358 <__udivmoddi4+0x98>
 8000566:	4690      	mov	r8, r2
 8000568:	e6e0      	b.n	800032c <__udivmoddi4+0x6c>
 800056a:	45c2      	cmp	sl, r8
 800056c:	d2ea      	bcs.n	8000544 <__udivmoddi4+0x284>
 800056e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000572:	eb69 0503 	sbc.w	r5, r9, r3
 8000576:	3801      	subs	r0, #1
 8000578:	e7e4      	b.n	8000544 <__udivmoddi4+0x284>
 800057a:	4628      	mov	r0, r5
 800057c:	e7d7      	b.n	800052e <__udivmoddi4+0x26e>
 800057e:	4640      	mov	r0, r8
 8000580:	e791      	b.n	80004a6 <__udivmoddi4+0x1e6>
 8000582:	4681      	mov	r9, r0
 8000584:	e7be      	b.n	8000504 <__udivmoddi4+0x244>
 8000586:	4601      	mov	r1, r0
 8000588:	e778      	b.n	800047c <__udivmoddi4+0x1bc>
 800058a:	3802      	subs	r0, #2
 800058c:	443c      	add	r4, r7
 800058e:	e745      	b.n	800041c <__udivmoddi4+0x15c>
 8000590:	4608      	mov	r0, r1
 8000592:	e708      	b.n	80003a6 <__udivmoddi4+0xe6>
 8000594:	f1a8 0802 	sub.w	r8, r8, #2
 8000598:	443d      	add	r5, r7
 800059a:	e72b      	b.n	80003f4 <__udivmoddi4+0x134>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a2:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <HAL_InitTick+0x3c>)
 80005a4:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <HAL_InitTick+0x40>)
{
 80005a6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a8:	7818      	ldrb	r0, [r3, #0]
 80005aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ae:	fbb3 f3f0 	udiv	r3, r3, r0
 80005b2:	6810      	ldr	r0, [r2, #0]
 80005b4:	fbb0 f0f3 	udiv	r0, r0, r3
 80005b8:	f000 f894 	bl	80006e4 <HAL_SYSTICK_Config>
 80005bc:	4604      	mov	r4, r0
 80005be:	b958      	cbnz	r0, 80005d8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005c0:	2d0f      	cmp	r5, #15
 80005c2:	d809      	bhi.n	80005d8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005c4:	4602      	mov	r2, r0
 80005c6:	4629      	mov	r1, r5
 80005c8:	f04f 30ff 	mov.w	r0, #4294967295
 80005cc:	f000 f84a 	bl	8000664 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005d0:	4b04      	ldr	r3, [pc, #16]	; (80005e4 <HAL_InitTick+0x44>)
 80005d2:	4620      	mov	r0, r4
 80005d4:	601d      	str	r5, [r3, #0]
 80005d6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005d8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005da:	bd38      	pop	{r3, r4, r5, pc}
 80005dc:	20000008 	.word	0x20000008
 80005e0:	20000000 	.word	0x20000000
 80005e4:	20000004 	.word	0x20000004

080005e8 <HAL_Init>:
{
 80005e8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005ea:	4b0b      	ldr	r3, [pc, #44]	; (8000618 <HAL_Init+0x30>)
 80005ec:	681a      	ldr	r2, [r3, #0]
 80005ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005f2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005fa:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005fc:	681a      	ldr	r2, [r3, #0]
 80005fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000602:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000604:	2003      	movs	r0, #3
 8000606:	f000 f81b 	bl	8000640 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800060a:	2000      	movs	r0, #0
 800060c:	f7ff ffc8 	bl	80005a0 <HAL_InitTick>
  HAL_MspInit();
 8000610:	f001 f8c6 	bl	80017a0 <HAL_MspInit>
}
 8000614:	2000      	movs	r0, #0
 8000616:	bd08      	pop	{r3, pc}
 8000618:	40023c00 	.word	0x40023c00

0800061c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800061c:	4a03      	ldr	r2, [pc, #12]	; (800062c <HAL_IncTick+0x10>)
 800061e:	4b04      	ldr	r3, [pc, #16]	; (8000630 <HAL_IncTick+0x14>)
 8000620:	6811      	ldr	r1, [r2, #0]
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	440b      	add	r3, r1
 8000626:	6013      	str	r3, [r2, #0]
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	2000009c 	.word	0x2000009c
 8000630:	20000000 	.word	0x20000000

08000634 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000634:	4b01      	ldr	r3, [pc, #4]	; (800063c <HAL_GetTick+0x8>)
 8000636:	6818      	ldr	r0, [r3, #0]
}
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	2000009c 	.word	0x2000009c

08000640 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000640:	4a07      	ldr	r2, [pc, #28]	; (8000660 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000642:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000644:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000648:	041b      	lsls	r3, r3, #16
 800064a:	0c1b      	lsrs	r3, r3, #16
 800064c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000650:	0200      	lsls	r0, r0, #8
 8000652:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000656:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800065a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800065c:	60d3      	str	r3, [r2, #12]
 800065e:	4770      	bx	lr
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000664:	4b17      	ldr	r3, [pc, #92]	; (80006c4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000666:	b530      	push	{r4, r5, lr}
 8000668:	68dc      	ldr	r4, [r3, #12]
 800066a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800066e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000672:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000674:	2b04      	cmp	r3, #4
 8000676:	bf28      	it	cs
 8000678:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800067a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800067c:	f04f 0501 	mov.w	r5, #1
 8000680:	fa05 f303 	lsl.w	r3, r5, r3
 8000684:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000688:	bf8c      	ite	hi
 800068a:	3c03      	subhi	r4, #3
 800068c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800068e:	4019      	ands	r1, r3
 8000690:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000692:	fa05 f404 	lsl.w	r4, r5, r4
 8000696:	3c01      	subs	r4, #1
 8000698:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800069a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800069c:	ea42 0201 	orr.w	r2, r2, r1
 80006a0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a4:	bfaf      	iteee	ge
 80006a6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006aa:	f000 000f 	andlt.w	r0, r0, #15
 80006ae:	4b06      	ldrlt	r3, [pc, #24]	; (80006c8 <HAL_NVIC_SetPriority+0x64>)
 80006b0:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b2:	bfa5      	ittet	ge
 80006b4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80006b8:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ba:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006bc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	bf00      	nop
 80006c4:	e000ed00 	.word	0xe000ed00
 80006c8:	e000ed14 	.word	0xe000ed14

080006cc <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80006cc:	0942      	lsrs	r2, r0, #5
 80006ce:	2301      	movs	r3, #1
 80006d0:	f000 001f 	and.w	r0, r0, #31
 80006d4:	fa03 f000 	lsl.w	r0, r3, r0
 80006d8:	4b01      	ldr	r3, [pc, #4]	; (80006e0 <HAL_NVIC_EnableIRQ+0x14>)
 80006da:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80006de:	4770      	bx	lr
 80006e0:	e000e100 	.word	0xe000e100

080006e4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006e4:	3801      	subs	r0, #1
 80006e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ea:	d20a      	bcs.n	8000702 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ec:	4b06      	ldr	r3, [pc, #24]	; (8000708 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ee:	4a07      	ldr	r2, [pc, #28]	; (800070c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006f0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f2:	21f0      	movs	r1, #240	; 0xf0
 80006f4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006f8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006fc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fe:	601a      	str	r2, [r3, #0]
 8000700:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000702:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	e000e010 	.word	0xe000e010
 800070c:	e000ed00 	.word	0xe000ed00

08000710 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000710:	4b04      	ldr	r3, [pc, #16]	; (8000724 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000712:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000714:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000716:	bf0c      	ite	eq
 8000718:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800071c:	f022 0204 	bicne.w	r2, r2, #4
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	4770      	bx	lr
 8000724:	e000e010 	.word	0xe000e010

08000728 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000728:	4770      	bx	lr

0800072a <HAL_SYSTICK_IRQHandler>:
{
 800072a:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800072c:	f7ff fffc 	bl	8000728 <HAL_SYSTICK_Callback>
 8000730:	bd08      	pop	{r3, pc}

08000732 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000732:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000736:	2b02      	cmp	r3, #2
 8000738:	d003      	beq.n	8000742 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800073a:	2380      	movs	r3, #128	; 0x80
 800073c:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 800073e:	2001      	movs	r0, #1
 8000740:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000742:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8000744:	2305      	movs	r3, #5
 8000746:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800074a:	6813      	ldr	r3, [r2, #0]
 800074c:	f023 0301 	bic.w	r3, r3, #1
 8000750:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8000752:	2000      	movs	r0, #0
}
 8000754:	4770      	bx	lr
	...

08000758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800075c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800075e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000760:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8000928 <HAL_GPIO_Init+0x1d0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000764:	4a6e      	ldr	r2, [pc, #440]	; (8000920 <HAL_GPIO_Init+0x1c8>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000766:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 800092c <HAL_GPIO_Init+0x1d4>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800076a:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800076c:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 800076e:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000772:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000774:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000778:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 800077c:	45b6      	cmp	lr, r6
 800077e:	f040 80b6 	bne.w	80008ee <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000782:	684c      	ldr	r4, [r1, #4]
 8000784:	f024 0710 	bic.w	r7, r4, #16
 8000788:	2f02      	cmp	r7, #2
 800078a:	d116      	bne.n	80007ba <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 800078c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000790:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000794:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000798:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800079c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80007a0:	f04f 0c0f 	mov.w	ip, #15
 80007a4:	fa0c fc0b 	lsl.w	ip, ip, fp
 80007a8:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80007ac:	690d      	ldr	r5, [r1, #16]
 80007ae:	fa05 f50b 	lsl.w	r5, r5, fp
 80007b2:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 80007b6:	f8ca 5020 	str.w	r5, [sl, #32]
 80007ba:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007be:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80007c0:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007c4:	fa05 f50a 	lsl.w	r5, r5, sl
 80007c8:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007ca:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007ce:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007d2:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007d6:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007d8:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007dc:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80007de:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007e2:	d811      	bhi.n	8000808 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80007e4:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80007e6:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007ea:	68cf      	ldr	r7, [r1, #12]
 80007ec:	fa07 fc0a 	lsl.w	ip, r7, sl
 80007f0:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80007f4:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80007f6:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007f8:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80007fc:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000800:	409f      	lsls	r7, r3
 8000802:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000806:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000808:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800080a:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800080c:	688f      	ldr	r7, [r1, #8]
 800080e:	fa07 f70a 	lsl.w	r7, r7, sl
 8000812:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000814:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000816:	00e5      	lsls	r5, r4, #3
 8000818:	d569      	bpl.n	80008ee <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800081a:	f04f 0b00 	mov.w	fp, #0
 800081e:	f8cd b00c 	str.w	fp, [sp, #12]
 8000822:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000826:	4d3f      	ldr	r5, [pc, #252]	; (8000924 <HAL_GPIO_Init+0x1cc>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000828:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 800082c:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000830:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000834:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000838:	9703      	str	r7, [sp, #12]
 800083a:	9f03      	ldr	r7, [sp, #12]
 800083c:	f023 0703 	bic.w	r7, r3, #3
 8000840:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000844:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000848:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800084c:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000850:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000854:	f04f 0e0f 	mov.w	lr, #15
 8000858:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800085c:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800085e:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000862:	d04b      	beq.n	80008fc <HAL_GPIO_Init+0x1a4>
 8000864:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000868:	42a8      	cmp	r0, r5
 800086a:	d049      	beq.n	8000900 <HAL_GPIO_Init+0x1a8>
 800086c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000870:	42a8      	cmp	r0, r5
 8000872:	d047      	beq.n	8000904 <HAL_GPIO_Init+0x1ac>
 8000874:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000878:	42a8      	cmp	r0, r5
 800087a:	d045      	beq.n	8000908 <HAL_GPIO_Init+0x1b0>
 800087c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000880:	42a8      	cmp	r0, r5
 8000882:	d043      	beq.n	800090c <HAL_GPIO_Init+0x1b4>
 8000884:	4548      	cmp	r0, r9
 8000886:	d043      	beq.n	8000910 <HAL_GPIO_Init+0x1b8>
 8000888:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800088c:	42a8      	cmp	r0, r5
 800088e:	d041      	beq.n	8000914 <HAL_GPIO_Init+0x1bc>
 8000890:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000894:	42a8      	cmp	r0, r5
 8000896:	d03f      	beq.n	8000918 <HAL_GPIO_Init+0x1c0>
 8000898:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800089c:	42a8      	cmp	r0, r5
 800089e:	d03d      	beq.n	800091c <HAL_GPIO_Init+0x1c4>
 80008a0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80008a4:	42a8      	cmp	r0, r5
 80008a6:	bf14      	ite	ne
 80008a8:	250a      	movne	r5, #10
 80008aa:	2509      	moveq	r5, #9
 80008ac:	fa05 f50c 	lsl.w	r5, r5, ip
 80008b0:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80008b4:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80008b6:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80008b8:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008ba:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80008be:	bf0c      	ite	eq
 80008c0:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80008c2:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80008c4:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80008c6:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008c8:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80008cc:	bf0c      	ite	eq
 80008ce:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80008d0:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80008d2:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80008d4:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008d6:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80008da:	bf0c      	ite	eq
 80008dc:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80008de:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80008e0:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80008e2:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008e4:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80008e6:	bf54      	ite	pl
 80008e8:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80008ea:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80008ec:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008ee:	3301      	adds	r3, #1
 80008f0:	2b10      	cmp	r3, #16
 80008f2:	f47f af3c 	bne.w	800076e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80008f6:	b005      	add	sp, #20
 80008f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008fc:	465d      	mov	r5, fp
 80008fe:	e7d5      	b.n	80008ac <HAL_GPIO_Init+0x154>
 8000900:	2501      	movs	r5, #1
 8000902:	e7d3      	b.n	80008ac <HAL_GPIO_Init+0x154>
 8000904:	2502      	movs	r5, #2
 8000906:	e7d1      	b.n	80008ac <HAL_GPIO_Init+0x154>
 8000908:	2503      	movs	r5, #3
 800090a:	e7cf      	b.n	80008ac <HAL_GPIO_Init+0x154>
 800090c:	2504      	movs	r5, #4
 800090e:	e7cd      	b.n	80008ac <HAL_GPIO_Init+0x154>
 8000910:	2505      	movs	r5, #5
 8000912:	e7cb      	b.n	80008ac <HAL_GPIO_Init+0x154>
 8000914:	2506      	movs	r5, #6
 8000916:	e7c9      	b.n	80008ac <HAL_GPIO_Init+0x154>
 8000918:	2507      	movs	r5, #7
 800091a:	e7c7      	b.n	80008ac <HAL_GPIO_Init+0x154>
 800091c:	2508      	movs	r5, #8
 800091e:	e7c5      	b.n	80008ac <HAL_GPIO_Init+0x154>
 8000920:	40013c00 	.word	0x40013c00
 8000924:	40020000 	.word	0x40020000
 8000928:	40023800 	.word	0x40023800
 800092c:	40021400 	.word	0x40021400

08000930 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000930:	b10a      	cbz	r2, 8000936 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000932:	6181      	str	r1, [r0, #24]
 8000934:	4770      	bx	lr
 8000936:	0409      	lsls	r1, r1, #16
 8000938:	e7fb      	b.n	8000932 <HAL_GPIO_WritePin+0x2>

0800093a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800093a:	6943      	ldr	r3, [r0, #20]
 800093c:	4059      	eors	r1, r3
 800093e:	6141      	str	r1, [r0, #20]
 8000940:	4770      	bx	lr
	...

08000944 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000944:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	9301      	str	r3, [sp, #4]
 800094a:	4b18      	ldr	r3, [pc, #96]	; (80009ac <HAL_PWREx_EnableOverDrive+0x68>)
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800094c:	4c18      	ldr	r4, [pc, #96]	; (80009b0 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800094e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000950:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000954:	641a      	str	r2, [r3, #64]	; 0x40
 8000956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000958:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800095c:	9301      	str	r3, [sp, #4]
 800095e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000960:	4b14      	ldr	r3, [pc, #80]	; (80009b4 <HAL_PWREx_EnableOverDrive+0x70>)
 8000962:	2201      	movs	r2, #1
 8000964:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000966:	f7ff fe65 	bl	8000634 <HAL_GetTick>
 800096a:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800096c:	6863      	ldr	r3, [r4, #4]
 800096e:	03da      	lsls	r2, r3, #15
 8000970:	d50b      	bpl.n	800098a <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000972:	4b11      	ldr	r3, [pc, #68]	; (80009b8 <HAL_PWREx_EnableOverDrive+0x74>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000974:	4c0e      	ldr	r4, [pc, #56]	; (80009b0 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000976:	2201      	movs	r2, #1
 8000978:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800097a:	f7ff fe5b 	bl	8000634 <HAL_GetTick>
 800097e:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000980:	6863      	ldr	r3, [r4, #4]
 8000982:	039b      	lsls	r3, r3, #14
 8000984:	d50a      	bpl.n	800099c <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8000986:	2000      	movs	r0, #0
 8000988:	e006      	b.n	8000998 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800098a:	f7ff fe53 	bl	8000634 <HAL_GetTick>
 800098e:	1b40      	subs	r0, r0, r5
 8000990:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000994:	d9ea      	bls.n	800096c <HAL_PWREx_EnableOverDrive+0x28>
      return HAL_TIMEOUT;
 8000996:	2003      	movs	r0, #3
}
 8000998:	b003      	add	sp, #12
 800099a:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800099c:	f7ff fe4a 	bl	8000634 <HAL_GetTick>
 80009a0:	1b40      	subs	r0, r0, r5
 80009a2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80009a6:	d9eb      	bls.n	8000980 <HAL_PWREx_EnableOverDrive+0x3c>
 80009a8:	e7f5      	b.n	8000996 <HAL_PWREx_EnableOverDrive+0x52>
 80009aa:	bf00      	nop
 80009ac:	40023800 	.word	0x40023800
 80009b0:	40007000 	.word	0x40007000
 80009b4:	420e0040 	.word	0x420e0040
 80009b8:	420e0044 	.word	0x420e0044

080009bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009bc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80009c0:	4604      	mov	r4, r0
 80009c2:	b918      	cbnz	r0, 80009cc <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80009c4:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80009c6:	b002      	add	sp, #8
 80009c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009cc:	6803      	ldr	r3, [r0, #0]
 80009ce:	07dd      	lsls	r5, r3, #31
 80009d0:	d410      	bmi.n	80009f4 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80009d2:	6823      	ldr	r3, [r4, #0]
 80009d4:	0798      	lsls	r0, r3, #30
 80009d6:	d458      	bmi.n	8000a8a <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009d8:	6823      	ldr	r3, [r4, #0]
 80009da:	071a      	lsls	r2, r3, #28
 80009dc:	f100 809a 	bmi.w	8000b14 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009e0:	6823      	ldr	r3, [r4, #0]
 80009e2:	075b      	lsls	r3, r3, #29
 80009e4:	f100 80b8 	bmi.w	8000b58 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80009e8:	69a2      	ldr	r2, [r4, #24]
 80009ea:	2a00      	cmp	r2, #0
 80009ec:	f040 8119 	bne.w	8000c22 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 80009f0:	2000      	movs	r0, #0
 80009f2:	e7e8      	b.n	80009c6 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80009f4:	4ba6      	ldr	r3, [pc, #664]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 80009f6:	689a      	ldr	r2, [r3, #8]
 80009f8:	f002 020c 	and.w	r2, r2, #12
 80009fc:	2a04      	cmp	r2, #4
 80009fe:	d007      	beq.n	8000a10 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a00:	689a      	ldr	r2, [r3, #8]
 8000a02:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000a06:	2a08      	cmp	r2, #8
 8000a08:	d10a      	bne.n	8000a20 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	0259      	lsls	r1, r3, #9
 8000a0e:	d507      	bpl.n	8000a20 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a10:	4b9f      	ldr	r3, [pc, #636]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	039a      	lsls	r2, r3, #14
 8000a16:	d5dc      	bpl.n	80009d2 <HAL_RCC_OscConfig+0x16>
 8000a18:	6863      	ldr	r3, [r4, #4]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d1d9      	bne.n	80009d2 <HAL_RCC_OscConfig+0x16>
 8000a1e:	e7d1      	b.n	80009c4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a20:	6863      	ldr	r3, [r4, #4]
 8000a22:	4d9b      	ldr	r5, [pc, #620]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000a24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a28:	d111      	bne.n	8000a4e <HAL_RCC_OscConfig+0x92>
 8000a2a:	682b      	ldr	r3, [r5, #0]
 8000a2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a30:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000a32:	f7ff fdff 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a36:	4d96      	ldr	r5, [pc, #600]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000a38:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a3a:	682b      	ldr	r3, [r5, #0]
 8000a3c:	039b      	lsls	r3, r3, #14
 8000a3e:	d4c8      	bmi.n	80009d2 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a40:	f7ff fdf8 	bl	8000634 <HAL_GetTick>
 8000a44:	1b80      	subs	r0, r0, r6
 8000a46:	2864      	cmp	r0, #100	; 0x64
 8000a48:	d9f7      	bls.n	8000a3a <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000a4a:	2003      	movs	r0, #3
 8000a4c:	e7bb      	b.n	80009c6 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a4e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000a52:	d104      	bne.n	8000a5e <HAL_RCC_OscConfig+0xa2>
 8000a54:	682b      	ldr	r3, [r5, #0]
 8000a56:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a5a:	602b      	str	r3, [r5, #0]
 8000a5c:	e7e5      	b.n	8000a2a <HAL_RCC_OscConfig+0x6e>
 8000a5e:	682a      	ldr	r2, [r5, #0]
 8000a60:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000a64:	602a      	str	r2, [r5, #0]
 8000a66:	682a      	ldr	r2, [r5, #0]
 8000a68:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000a6c:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d1df      	bne.n	8000a32 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8000a72:	f7ff fddf 	bl	8000634 <HAL_GetTick>
 8000a76:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a78:	682b      	ldr	r3, [r5, #0]
 8000a7a:	039f      	lsls	r7, r3, #14
 8000a7c:	d5a9      	bpl.n	80009d2 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a7e:	f7ff fdd9 	bl	8000634 <HAL_GetTick>
 8000a82:	1b80      	subs	r0, r0, r6
 8000a84:	2864      	cmp	r0, #100	; 0x64
 8000a86:	d9f7      	bls.n	8000a78 <HAL_RCC_OscConfig+0xbc>
 8000a88:	e7df      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000a8a:	4b81      	ldr	r3, [pc, #516]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000a8c:	689a      	ldr	r2, [r3, #8]
 8000a8e:	f012 0f0c 	tst.w	r2, #12
 8000a92:	d007      	beq.n	8000aa4 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000a94:	689a      	ldr	r2, [r3, #8]
 8000a96:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000a9a:	2a08      	cmp	r2, #8
 8000a9c:	d111      	bne.n	8000ac2 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	025e      	lsls	r6, r3, #9
 8000aa2:	d40e      	bmi.n	8000ac2 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000aa4:	4b7a      	ldr	r3, [pc, #488]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	0795      	lsls	r5, r2, #30
 8000aaa:	d502      	bpl.n	8000ab2 <HAL_RCC_OscConfig+0xf6>
 8000aac:	68e2      	ldr	r2, [r4, #12]
 8000aae:	2a01      	cmp	r2, #1
 8000ab0:	d188      	bne.n	80009c4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	6921      	ldr	r1, [r4, #16]
 8000ab6:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000aba:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000abe:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ac0:	e78a      	b.n	80009d8 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ac2:	68e2      	ldr	r2, [r4, #12]
 8000ac4:	4b73      	ldr	r3, [pc, #460]	; (8000c94 <HAL_RCC_OscConfig+0x2d8>)
 8000ac6:	b1b2      	cbz	r2, 8000af6 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000ac8:	2201      	movs	r2, #1
 8000aca:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000acc:	f7ff fdb2 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ad0:	4d6f      	ldr	r5, [pc, #444]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000ad2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ad4:	682b      	ldr	r3, [r5, #0]
 8000ad6:	0798      	lsls	r0, r3, #30
 8000ad8:	d507      	bpl.n	8000aea <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ada:	682b      	ldr	r3, [r5, #0]
 8000adc:	6922      	ldr	r2, [r4, #16]
 8000ade:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000ae2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000ae6:	602b      	str	r3, [r5, #0]
 8000ae8:	e776      	b.n	80009d8 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000aea:	f7ff fda3 	bl	8000634 <HAL_GetTick>
 8000aee:	1b80      	subs	r0, r0, r6
 8000af0:	2802      	cmp	r0, #2
 8000af2:	d9ef      	bls.n	8000ad4 <HAL_RCC_OscConfig+0x118>
 8000af4:	e7a9      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000af6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000af8:	f7ff fd9c 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000afc:	4d64      	ldr	r5, [pc, #400]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000afe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b00:	682b      	ldr	r3, [r5, #0]
 8000b02:	0799      	lsls	r1, r3, #30
 8000b04:	f57f af68 	bpl.w	80009d8 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b08:	f7ff fd94 	bl	8000634 <HAL_GetTick>
 8000b0c:	1b80      	subs	r0, r0, r6
 8000b0e:	2802      	cmp	r0, #2
 8000b10:	d9f6      	bls.n	8000b00 <HAL_RCC_OscConfig+0x144>
 8000b12:	e79a      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000b14:	6962      	ldr	r2, [r4, #20]
 8000b16:	4b60      	ldr	r3, [pc, #384]	; (8000c98 <HAL_RCC_OscConfig+0x2dc>)
 8000b18:	b17a      	cbz	r2, 8000b3a <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000b1e:	f7ff fd89 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b22:	4d5b      	ldr	r5, [pc, #364]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000b24:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b26:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000b28:	079f      	lsls	r7, r3, #30
 8000b2a:	f53f af59 	bmi.w	80009e0 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b2e:	f7ff fd81 	bl	8000634 <HAL_GetTick>
 8000b32:	1b80      	subs	r0, r0, r6
 8000b34:	2802      	cmp	r0, #2
 8000b36:	d9f6      	bls.n	8000b26 <HAL_RCC_OscConfig+0x16a>
 8000b38:	e787      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000b3a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000b3c:	f7ff fd7a 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b40:	4d53      	ldr	r5, [pc, #332]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000b42:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b44:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000b46:	0798      	lsls	r0, r3, #30
 8000b48:	f57f af4a 	bpl.w	80009e0 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b4c:	f7ff fd72 	bl	8000634 <HAL_GetTick>
 8000b50:	1b80      	subs	r0, r0, r6
 8000b52:	2802      	cmp	r0, #2
 8000b54:	d9f6      	bls.n	8000b44 <HAL_RCC_OscConfig+0x188>
 8000b56:	e778      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b58:	4b4d      	ldr	r3, [pc, #308]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000b5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b5c:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000b60:	d128      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b62:	9201      	str	r2, [sp, #4]
 8000b64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b66:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000b6a:	641a      	str	r2, [r3, #64]	; 0x40
 8000b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b72:	9301      	str	r3, [sp, #4]
 8000b74:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000b76:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b78:	4d48      	ldr	r5, [pc, #288]	; (8000c9c <HAL_RCC_OscConfig+0x2e0>)
 8000b7a:	682b      	ldr	r3, [r5, #0]
 8000b7c:	05d9      	lsls	r1, r3, #23
 8000b7e:	d51b      	bpl.n	8000bb8 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b80:	68a3      	ldr	r3, [r4, #8]
 8000b82:	4d43      	ldr	r5, [pc, #268]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d127      	bne.n	8000bd8 <HAL_RCC_OscConfig+0x21c>
 8000b88:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b8a:	f043 0301 	orr.w	r3, r3, #1
 8000b8e:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000b90:	f7ff fd50 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b94:	4d3e      	ldr	r5, [pc, #248]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000b96:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b98:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b9c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b9e:	079b      	lsls	r3, r3, #30
 8000ba0:	d539      	bpl.n	8000c16 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	f43f af20 	beq.w	80009e8 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ba8:	4a39      	ldr	r2, [pc, #228]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000baa:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000bac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8000bb2:	e719      	b.n	80009e8 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000bb4:	2600      	movs	r6, #0
 8000bb6:	e7df      	b.n	8000b78 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000bb8:	682b      	ldr	r3, [r5, #0]
 8000bba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bbe:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000bc0:	f7ff fd38 	bl	8000634 <HAL_GetTick>
 8000bc4:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bc6:	682b      	ldr	r3, [r5, #0]
 8000bc8:	05da      	lsls	r2, r3, #23
 8000bca:	d4d9      	bmi.n	8000b80 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000bcc:	f7ff fd32 	bl	8000634 <HAL_GetTick>
 8000bd0:	1bc0      	subs	r0, r0, r7
 8000bd2:	2802      	cmp	r0, #2
 8000bd4:	d9f7      	bls.n	8000bc6 <HAL_RCC_OscConfig+0x20a>
 8000bd6:	e738      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bd8:	2b05      	cmp	r3, #5
 8000bda:	d104      	bne.n	8000be6 <HAL_RCC_OscConfig+0x22a>
 8000bdc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000bde:	f043 0304 	orr.w	r3, r3, #4
 8000be2:	672b      	str	r3, [r5, #112]	; 0x70
 8000be4:	e7d0      	b.n	8000b88 <HAL_RCC_OscConfig+0x1cc>
 8000be6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000be8:	f022 0201 	bic.w	r2, r2, #1
 8000bec:	672a      	str	r2, [r5, #112]	; 0x70
 8000bee:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000bf0:	f022 0204 	bic.w	r2, r2, #4
 8000bf4:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d1ca      	bne.n	8000b90 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000bfa:	f7ff fd1b 	bl	8000634 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bfe:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000c02:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c04:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000c06:	0798      	lsls	r0, r3, #30
 8000c08:	d5cb      	bpl.n	8000ba2 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c0a:	f7ff fd13 	bl	8000634 <HAL_GetTick>
 8000c0e:	1bc0      	subs	r0, r0, r7
 8000c10:	4540      	cmp	r0, r8
 8000c12:	d9f7      	bls.n	8000c04 <HAL_RCC_OscConfig+0x248>
 8000c14:	e719      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c16:	f7ff fd0d 	bl	8000634 <HAL_GetTick>
 8000c1a:	1bc0      	subs	r0, r0, r7
 8000c1c:	4540      	cmp	r0, r8
 8000c1e:	d9bd      	bls.n	8000b9c <HAL_RCC_OscConfig+0x1e0>
 8000c20:	e713      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000c22:	4d1b      	ldr	r5, [pc, #108]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
 8000c24:	68ab      	ldr	r3, [r5, #8]
 8000c26:	f003 030c 	and.w	r3, r3, #12
 8000c2a:	2b08      	cmp	r3, #8
 8000c2c:	f43f aeca 	beq.w	80009c4 <HAL_RCC_OscConfig+0x8>
 8000c30:	4e1b      	ldr	r6, [pc, #108]	; (8000ca0 <HAL_RCC_OscConfig+0x2e4>)
 8000c32:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c34:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000c36:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c38:	d134      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000c3a:	f7ff fcfb 	bl	8000634 <HAL_GetTick>
 8000c3e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000c40:	682b      	ldr	r3, [r5, #0]
 8000c42:	0199      	lsls	r1, r3, #6
 8000c44:	d41e      	bmi.n	8000c84 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000c46:	6a22      	ldr	r2, [r4, #32]
 8000c48:	69e3      	ldr	r3, [r4, #28]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000c4e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000c52:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000c54:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000c58:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c5a:	4c0d      	ldr	r4, [pc, #52]	; (8000c90 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000c5c:	0852      	lsrs	r2, r2, #1
 8000c5e:	3a01      	subs	r2, #1
 8000c60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c64:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000c66:	2301      	movs	r3, #1
 8000c68:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000c6a:	f7ff fce3 	bl	8000634 <HAL_GetTick>
 8000c6e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c70:	6823      	ldr	r3, [r4, #0]
 8000c72:	019a      	lsls	r2, r3, #6
 8000c74:	f53f aebc 	bmi.w	80009f0 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c78:	f7ff fcdc 	bl	8000634 <HAL_GetTick>
 8000c7c:	1b40      	subs	r0, r0, r5
 8000c7e:	2802      	cmp	r0, #2
 8000c80:	d9f6      	bls.n	8000c70 <HAL_RCC_OscConfig+0x2b4>
 8000c82:	e6e2      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c84:	f7ff fcd6 	bl	8000634 <HAL_GetTick>
 8000c88:	1bc0      	subs	r0, r0, r7
 8000c8a:	2802      	cmp	r0, #2
 8000c8c:	d9d8      	bls.n	8000c40 <HAL_RCC_OscConfig+0x284>
 8000c8e:	e6dc      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
 8000c90:	40023800 	.word	0x40023800
 8000c94:	42470000 	.word	0x42470000
 8000c98:	42470e80 	.word	0x42470e80
 8000c9c:	40007000 	.word	0x40007000
 8000ca0:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000ca4:	f7ff fcc6 	bl	8000634 <HAL_GetTick>
 8000ca8:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000caa:	682b      	ldr	r3, [r5, #0]
 8000cac:	019b      	lsls	r3, r3, #6
 8000cae:	f57f ae9f 	bpl.w	80009f0 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cb2:	f7ff fcbf 	bl	8000634 <HAL_GetTick>
 8000cb6:	1b00      	subs	r0, r0, r4
 8000cb8:	2802      	cmp	r0, #2
 8000cba:	d9f6      	bls.n	8000caa <HAL_RCC_OscConfig+0x2ee>
 8000cbc:	e6c5      	b.n	8000a4a <HAL_RCC_OscConfig+0x8e>
 8000cbe:	bf00      	nop

08000cc0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000cc0:	4913      	ldr	r1, [pc, #76]	; (8000d10 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000cc2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000cc4:	688b      	ldr	r3, [r1, #8]
 8000cc6:	f003 030c 	and.w	r3, r3, #12
 8000cca:	2b04      	cmp	r3, #4
 8000ccc:	d003      	beq.n	8000cd6 <HAL_RCC_GetSysClockFreq+0x16>
 8000cce:	2b08      	cmp	r3, #8
 8000cd0:	d003      	beq.n	8000cda <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000cd2:	4810      	ldr	r0, [pc, #64]	; (8000d14 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000cd4:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000cd6:	4810      	ldr	r0, [pc, #64]	; (8000d18 <HAL_RCC_GetSysClockFreq+0x58>)
 8000cd8:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000cda:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000cdc:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cde:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000ce0:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ce4:	bf14      	ite	ne
 8000ce6:	480c      	ldrne	r0, [pc, #48]	; (8000d18 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ce8:	480a      	ldreq	r0, [pc, #40]	; (8000d14 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cea:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000cee:	bf18      	it	ne
 8000cf0:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000cf2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cf6:	fba1 0100 	umull	r0, r1, r1, r0
 8000cfa:	f7ff fac9 	bl	8000290 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000cfe:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <HAL_RCC_GetSysClockFreq+0x50>)
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000d06:	3301      	adds	r3, #1
 8000d08:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000d0a:	fbb0 f0f3 	udiv	r0, r0, r3
 8000d0e:	bd08      	pop	{r3, pc}
 8000d10:	40023800 	.word	0x40023800
 8000d14:	00f42400 	.word	0x00f42400
 8000d18:	007a1200 	.word	0x007a1200

08000d1c <HAL_RCC_ClockConfig>:
{
 8000d1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d20:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000d22:	4604      	mov	r4, r0
 8000d24:	b910      	cbnz	r0, 8000d2c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000d26:	2001      	movs	r0, #1
 8000d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000d2c:	4b44      	ldr	r3, [pc, #272]	; (8000e40 <HAL_RCC_ClockConfig+0x124>)
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	f002 020f 	and.w	r2, r2, #15
 8000d34:	428a      	cmp	r2, r1
 8000d36:	d328      	bcc.n	8000d8a <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d38:	6821      	ldr	r1, [r4, #0]
 8000d3a:	078f      	lsls	r7, r1, #30
 8000d3c:	d42d      	bmi.n	8000d9a <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d3e:	07c8      	lsls	r0, r1, #31
 8000d40:	d440      	bmi.n	8000dc4 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000d42:	4b3f      	ldr	r3, [pc, #252]	; (8000e40 <HAL_RCC_ClockConfig+0x124>)
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	f002 020f 	and.w	r2, r2, #15
 8000d4a:	4295      	cmp	r5, r2
 8000d4c:	d366      	bcc.n	8000e1c <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d4e:	6822      	ldr	r2, [r4, #0]
 8000d50:	0751      	lsls	r1, r2, #29
 8000d52:	d46c      	bmi.n	8000e2e <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d54:	0713      	lsls	r3, r2, #28
 8000d56:	d507      	bpl.n	8000d68 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000d58:	4a3a      	ldr	r2, [pc, #232]	; (8000e44 <HAL_RCC_ClockConfig+0x128>)
 8000d5a:	6921      	ldr	r1, [r4, #16]
 8000d5c:	6893      	ldr	r3, [r2, #8]
 8000d5e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000d62:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000d66:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d68:	f7ff ffaa 	bl	8000cc0 <HAL_RCC_GetSysClockFreq>
 8000d6c:	4b35      	ldr	r3, [pc, #212]	; (8000e44 <HAL_RCC_ClockConfig+0x128>)
 8000d6e:	4a36      	ldr	r2, [pc, #216]	; (8000e48 <HAL_RCC_ClockConfig+0x12c>)
 8000d70:	689b      	ldr	r3, [r3, #8]
 8000d72:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000d76:	5cd3      	ldrb	r3, [r2, r3]
 8000d78:	40d8      	lsrs	r0, r3
 8000d7a:	4b34      	ldr	r3, [pc, #208]	; (8000e4c <HAL_RCC_ClockConfig+0x130>)
 8000d7c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000d7e:	2000      	movs	r0, #0
 8000d80:	f7ff fc0e 	bl	80005a0 <HAL_InitTick>
  return HAL_OK;
 8000d84:	2000      	movs	r0, #0
 8000d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d8a:	b2ca      	uxtb	r2, r1
 8000d8c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f003 030f 	and.w	r3, r3, #15
 8000d94:	4299      	cmp	r1, r3
 8000d96:	d1c6      	bne.n	8000d26 <HAL_RCC_ClockConfig+0xa>
 8000d98:	e7ce      	b.n	8000d38 <HAL_RCC_ClockConfig+0x1c>
 8000d9a:	4b2a      	ldr	r3, [pc, #168]	; (8000e44 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d9c:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000da0:	bf1e      	ittt	ne
 8000da2:	689a      	ldrne	r2, [r3, #8]
 8000da4:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000da8:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000daa:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000dac:	bf42      	ittt	mi
 8000dae:	689a      	ldrmi	r2, [r3, #8]
 8000db0:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000db4:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000db6:	689a      	ldr	r2, [r3, #8]
 8000db8:	68a0      	ldr	r0, [r4, #8]
 8000dba:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000dbe:	4302      	orrs	r2, r0
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	e7bc      	b.n	8000d3e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000dc4:	6862      	ldr	r2, [r4, #4]
 8000dc6:	4b1f      	ldr	r3, [pc, #124]	; (8000e44 <HAL_RCC_ClockConfig+0x128>)
 8000dc8:	2a01      	cmp	r2, #1
 8000dca:	d11d      	bne.n	8000e08 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dd2:	d0a8      	beq.n	8000d26 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000dd4:	4e1b      	ldr	r6, [pc, #108]	; (8000e44 <HAL_RCC_ClockConfig+0x128>)
 8000dd6:	68b3      	ldr	r3, [r6, #8]
 8000dd8:	f023 0303 	bic.w	r3, r3, #3
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000de0:	f7ff fc28 	bl	8000634 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000de4:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000de8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000dea:	68b3      	ldr	r3, [r6, #8]
 8000dec:	6862      	ldr	r2, [r4, #4]
 8000dee:	f003 030c 	and.w	r3, r3, #12
 8000df2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000df6:	d0a4      	beq.n	8000d42 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000df8:	f7ff fc1c 	bl	8000634 <HAL_GetTick>
 8000dfc:	1bc0      	subs	r0, r0, r7
 8000dfe:	4540      	cmp	r0, r8
 8000e00:	d9f3      	bls.n	8000dea <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000e02:	2003      	movs	r0, #3
}
 8000e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000e08:	1e91      	subs	r1, r2, #2
 8000e0a:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e0c:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000e0e:	d802      	bhi.n	8000e16 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e10:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000e14:	e7dd      	b.n	8000dd2 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e16:	f013 0f02 	tst.w	r3, #2
 8000e1a:	e7da      	b.n	8000dd2 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e1c:	b2ea      	uxtb	r2, r5
 8000e1e:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f003 030f 	and.w	r3, r3, #15
 8000e26:	429d      	cmp	r5, r3
 8000e28:	f47f af7d 	bne.w	8000d26 <HAL_RCC_ClockConfig+0xa>
 8000e2c:	e78f      	b.n	8000d4e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e2e:	4905      	ldr	r1, [pc, #20]	; (8000e44 <HAL_RCC_ClockConfig+0x128>)
 8000e30:	68e0      	ldr	r0, [r4, #12]
 8000e32:	688b      	ldr	r3, [r1, #8]
 8000e34:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000e38:	4303      	orrs	r3, r0
 8000e3a:	608b      	str	r3, [r1, #8]
 8000e3c:	e78a      	b.n	8000d54 <HAL_RCC_ClockConfig+0x38>
 8000e3e:	bf00      	nop
 8000e40:	40023c00 	.word	0x40023c00
 8000e44:	40023800 	.word	0x40023800
 8000e48:	0800228b 	.word	0x0800228b
 8000e4c:	20000008 	.word	0x20000008

08000e50 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000e50:	4b01      	ldr	r3, [pc, #4]	; (8000e58 <HAL_RCC_GetHCLKFreq+0x8>)
 8000e52:	6818      	ldr	r0, [r3, #0]
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	20000008 	.word	0x20000008

08000e5c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000e5c:	4b04      	ldr	r3, [pc, #16]	; (8000e70 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000e5e:	4a05      	ldr	r2, [pc, #20]	; (8000e74 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000e60:	689b      	ldr	r3, [r3, #8]
 8000e62:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000e66:	5cd3      	ldrb	r3, [r2, r3]
 8000e68:	4a03      	ldr	r2, [pc, #12]	; (8000e78 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000e6a:	6810      	ldr	r0, [r2, #0]
}
 8000e6c:	40d8      	lsrs	r0, r3
 8000e6e:	4770      	bx	lr
 8000e70:	40023800 	.word	0x40023800
 8000e74:	0800229b 	.word	0x0800229b
 8000e78:	20000008 	.word	0x20000008

08000e7c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000e7c:	4b04      	ldr	r3, [pc, #16]	; (8000e90 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000e7e:	4a05      	ldr	r2, [pc, #20]	; (8000e94 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000e80:	689b      	ldr	r3, [r3, #8]
 8000e82:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000e86:	5cd3      	ldrb	r3, [r2, r3]
 8000e88:	4a03      	ldr	r2, [pc, #12]	; (8000e98 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000e8a:	6810      	ldr	r0, [r2, #0]
}
 8000e8c:	40d8      	lsrs	r0, r3
 8000e8e:	4770      	bx	lr
 8000e90:	40023800 	.word	0x40023800
 8000e94:	0800229b 	.word	0x0800229b
 8000e98:	20000008 	.word	0x20000008

08000e9c <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000e9c:	6803      	ldr	r3, [r0, #0]
 8000e9e:	68da      	ldr	r2, [r3, #12]
 8000ea0:	f042 0201 	orr.w	r2, r2, #1
 8000ea4:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	f042 0201 	orr.w	r2, r2, #1
 8000eac:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8000eae:	2000      	movs	r0, #0
 8000eb0:	4770      	bx	lr

08000eb2 <HAL_TIM_OC_DelayElapsedCallback>:
 8000eb2:	4770      	bx	lr

08000eb4 <HAL_TIM_IC_CaptureCallback>:
 8000eb4:	4770      	bx	lr

08000eb6 <HAL_TIM_PWM_PulseFinishedCallback>:
 8000eb6:	4770      	bx	lr

08000eb8 <HAL_TIM_TriggerCallback>:
 8000eb8:	4770      	bx	lr

08000eba <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000eba:	6803      	ldr	r3, [r0, #0]
 8000ebc:	691a      	ldr	r2, [r3, #16]
 8000ebe:	0791      	lsls	r1, r2, #30
{
 8000ec0:	b510      	push	{r4, lr}
 8000ec2:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000ec4:	d50e      	bpl.n	8000ee4 <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000ec6:	68da      	ldr	r2, [r3, #12]
 8000ec8:	0792      	lsls	r2, r2, #30
 8000eca:	d50b      	bpl.n	8000ee4 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000ecc:	f06f 0202 	mvn.w	r2, #2
 8000ed0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000ed2:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000ed4:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000ed6:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000ed8:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000eda:	d077      	beq.n	8000fcc <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8000edc:	f7ff ffea 	bl	8000eb4 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000ee4:	6823      	ldr	r3, [r4, #0]
 8000ee6:	691a      	ldr	r2, [r3, #16]
 8000ee8:	0750      	lsls	r0, r2, #29
 8000eea:	d510      	bpl.n	8000f0e <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000eec:	68da      	ldr	r2, [r3, #12]
 8000eee:	0751      	lsls	r1, r2, #29
 8000ef0:	d50d      	bpl.n	8000f0e <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000ef2:	f06f 0204 	mvn.w	r2, #4
 8000ef6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000ef8:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000efa:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000efc:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000f00:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000f02:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000f04:	d068      	beq.n	8000fd8 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8000f06:	f7ff ffd5 	bl	8000eb4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000f0e:	6823      	ldr	r3, [r4, #0]
 8000f10:	691a      	ldr	r2, [r3, #16]
 8000f12:	0712      	lsls	r2, r2, #28
 8000f14:	d50f      	bpl.n	8000f36 <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000f16:	68da      	ldr	r2, [r3, #12]
 8000f18:	0710      	lsls	r0, r2, #28
 8000f1a:	d50c      	bpl.n	8000f36 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000f1c:	f06f 0208 	mvn.w	r2, #8
 8000f20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000f22:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000f24:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000f26:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000f28:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000f2a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000f2c:	d05a      	beq.n	8000fe4 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8000f2e:	f7ff ffc1 	bl	8000eb4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000f32:	2300      	movs	r3, #0
 8000f34:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000f36:	6823      	ldr	r3, [r4, #0]
 8000f38:	691a      	ldr	r2, [r3, #16]
 8000f3a:	06d2      	lsls	r2, r2, #27
 8000f3c:	d510      	bpl.n	8000f60 <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8000f3e:	68da      	ldr	r2, [r3, #12]
 8000f40:	06d0      	lsls	r0, r2, #27
 8000f42:	d50d      	bpl.n	8000f60 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000f44:	f06f 0210 	mvn.w	r2, #16
 8000f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000f4a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000f4c:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000f4e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000f52:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000f54:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000f56:	d04b      	beq.n	8000ff0 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8000f58:	f7ff ffac 	bl	8000eb4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000f60:	6823      	ldr	r3, [r4, #0]
 8000f62:	691a      	ldr	r2, [r3, #16]
 8000f64:	07d1      	lsls	r1, r2, #31
 8000f66:	d508      	bpl.n	8000f7a <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8000f68:	68da      	ldr	r2, [r3, #12]
 8000f6a:	07d2      	lsls	r2, r2, #31
 8000f6c:	d505      	bpl.n	8000f7a <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000f6e:	f06f 0201 	mvn.w	r2, #1
 8000f72:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000f74:	4620      	mov	r0, r4
 8000f76:	f000 fb1d 	bl	80015b4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000f7a:	6823      	ldr	r3, [r4, #0]
 8000f7c:	691a      	ldr	r2, [r3, #16]
 8000f7e:	0610      	lsls	r0, r2, #24
 8000f80:	d508      	bpl.n	8000f94 <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000f82:	68da      	ldr	r2, [r3, #12]
 8000f84:	0611      	lsls	r1, r2, #24
 8000f86:	d505      	bpl.n	8000f94 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000f88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000f8c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000f8e:	4620      	mov	r0, r4
 8000f90:	f000 f8b5 	bl	80010fe <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000f94:	6823      	ldr	r3, [r4, #0]
 8000f96:	691a      	ldr	r2, [r3, #16]
 8000f98:	0652      	lsls	r2, r2, #25
 8000f9a:	d508      	bpl.n	8000fae <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8000f9c:	68da      	ldr	r2, [r3, #12]
 8000f9e:	0650      	lsls	r0, r2, #25
 8000fa0:	d505      	bpl.n	8000fae <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000fa2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000fa6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000fa8:	4620      	mov	r0, r4
 8000faa:	f7ff ff85 	bl	8000eb8 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000fae:	6823      	ldr	r3, [r4, #0]
 8000fb0:	691a      	ldr	r2, [r3, #16]
 8000fb2:	0691      	lsls	r1, r2, #26
 8000fb4:	d522      	bpl.n	8000ffc <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8000fb6:	68da      	ldr	r2, [r3, #12]
 8000fb8:	0692      	lsls	r2, r2, #26
 8000fba:	d51f      	bpl.n	8000ffc <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000fbc:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8000fc0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000fc2:	611a      	str	r2, [r3, #16]
    }
  }
}
 8000fc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8000fc8:	f000 b898 	b.w	80010fc <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fcc:	f7ff ff71 	bl	8000eb2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000fd0:	4620      	mov	r0, r4
 8000fd2:	f7ff ff70 	bl	8000eb6 <HAL_TIM_PWM_PulseFinishedCallback>
 8000fd6:	e783      	b.n	8000ee0 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fd8:	f7ff ff6b 	bl	8000eb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000fdc:	4620      	mov	r0, r4
 8000fde:	f7ff ff6a 	bl	8000eb6 <HAL_TIM_PWM_PulseFinishedCallback>
 8000fe2:	e792      	b.n	8000f0a <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fe4:	f7ff ff65 	bl	8000eb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8000fe8:	4620      	mov	r0, r4
 8000fea:	f7ff ff64 	bl	8000eb6 <HAL_TIM_PWM_PulseFinishedCallback>
 8000fee:	e7a0      	b.n	8000f32 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000ff0:	f7ff ff5f 	bl	8000eb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000ff4:	4620      	mov	r0, r4
 8000ff6:	f7ff ff5e 	bl	8000eb6 <HAL_TIM_PWM_PulseFinishedCallback>
 8000ffa:	e7af      	b.n	8000f5c <HAL_TIM_IRQHandler+0xa2>
 8000ffc:	bd10      	pop	{r4, pc}
	...

08001000 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001000:	4a2e      	ldr	r2, [pc, #184]	; (80010bc <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8001002:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001004:	4290      	cmp	r0, r2
 8001006:	d012      	beq.n	800102e <TIM_Base_SetConfig+0x2e>
 8001008:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800100c:	d00f      	beq.n	800102e <TIM_Base_SetConfig+0x2e>
 800100e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001012:	4290      	cmp	r0, r2
 8001014:	d00b      	beq.n	800102e <TIM_Base_SetConfig+0x2e>
 8001016:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800101a:	4290      	cmp	r0, r2
 800101c:	d007      	beq.n	800102e <TIM_Base_SetConfig+0x2e>
 800101e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001022:	4290      	cmp	r0, r2
 8001024:	d003      	beq.n	800102e <TIM_Base_SetConfig+0x2e>
 8001026:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800102a:	4290      	cmp	r0, r2
 800102c:	d11d      	bne.n	800106a <TIM_Base_SetConfig+0x6a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800102e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001030:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001034:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001036:	4a21      	ldr	r2, [pc, #132]	; (80010bc <TIM_Base_SetConfig+0xbc>)
 8001038:	4290      	cmp	r0, r2
 800103a:	d104      	bne.n	8001046 <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800103c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800103e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001042:	4313      	orrs	r3, r2
 8001044:	e028      	b.n	8001098 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001046:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800104a:	d0f7      	beq.n	800103c <TIM_Base_SetConfig+0x3c>
 800104c:	4a1c      	ldr	r2, [pc, #112]	; (80010c0 <TIM_Base_SetConfig+0xc0>)
 800104e:	4290      	cmp	r0, r2
 8001050:	d0f4      	beq.n	800103c <TIM_Base_SetConfig+0x3c>
 8001052:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001056:	4290      	cmp	r0, r2
 8001058:	d0f0      	beq.n	800103c <TIM_Base_SetConfig+0x3c>
 800105a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800105e:	4290      	cmp	r0, r2
 8001060:	d0ec      	beq.n	800103c <TIM_Base_SetConfig+0x3c>
 8001062:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001066:	4290      	cmp	r0, r2
 8001068:	d0e8      	beq.n	800103c <TIM_Base_SetConfig+0x3c>
 800106a:	4a16      	ldr	r2, [pc, #88]	; (80010c4 <TIM_Base_SetConfig+0xc4>)
 800106c:	4290      	cmp	r0, r2
 800106e:	d0e5      	beq.n	800103c <TIM_Base_SetConfig+0x3c>
 8001070:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001074:	4290      	cmp	r0, r2
 8001076:	d0e1      	beq.n	800103c <TIM_Base_SetConfig+0x3c>
 8001078:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800107c:	4290      	cmp	r0, r2
 800107e:	d0dd      	beq.n	800103c <TIM_Base_SetConfig+0x3c>
 8001080:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001084:	4290      	cmp	r0, r2
 8001086:	d0d9      	beq.n	800103c <TIM_Base_SetConfig+0x3c>
 8001088:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800108c:	4290      	cmp	r0, r2
 800108e:	d0d5      	beq.n	800103c <TIM_Base_SetConfig+0x3c>
 8001090:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001094:	4290      	cmp	r0, r2
 8001096:	d0d1      	beq.n	800103c <TIM_Base_SetConfig+0x3c>
  }

  TIMx->CR1 = tmpcr1;
 8001098:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800109a:	688b      	ldr	r3, [r1, #8]
 800109c:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800109e:	680b      	ldr	r3, [r1, #0]
 80010a0:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80010a2:	4b06      	ldr	r3, [pc, #24]	; (80010bc <TIM_Base_SetConfig+0xbc>)
 80010a4:	4298      	cmp	r0, r3
 80010a6:	d006      	beq.n	80010b6 <TIM_Base_SetConfig+0xb6>
 80010a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80010ac:	4298      	cmp	r0, r3
 80010ae:	d002      	beq.n	80010b6 <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80010b0:	2301      	movs	r3, #1
 80010b2:	6143      	str	r3, [r0, #20]
}
 80010b4:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80010b6:	690b      	ldr	r3, [r1, #16]
 80010b8:	6303      	str	r3, [r0, #48]	; 0x30
 80010ba:	e7f9      	b.n	80010b0 <TIM_Base_SetConfig+0xb0>
 80010bc:	40010000 	.word	0x40010000
 80010c0:	40000400 	.word	0x40000400
 80010c4:	40014000 	.word	0x40014000

080010c8 <HAL_TIM_Base_Init>:
{ 
 80010c8:	b510      	push	{r4, lr}
  if(htim == NULL)
 80010ca:	4604      	mov	r4, r0
 80010cc:	b1a0      	cbz	r0, 80010f8 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80010ce:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80010d2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80010d6:	b91b      	cbnz	r3, 80010e0 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80010d8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80010dc:	f000 fb90 	bl	8001800 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80010e0:	2302      	movs	r3, #2
 80010e2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80010e6:	6820      	ldr	r0, [r4, #0]
 80010e8:	1d21      	adds	r1, r4, #4
 80010ea:	f7ff ff89 	bl	8001000 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80010ee:	2301      	movs	r3, #1
 80010f0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80010f4:	2000      	movs	r0, #0
 80010f6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80010f8:	2001      	movs	r0, #1
}
 80010fa:	bd10      	pop	{r4, pc}

080010fc <HAL_TIMEx_CommutationCallback>:
 80010fc:	4770      	bx	lr

080010fe <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80010fe:	4770      	bx	lr

08001100 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001100:	6803      	ldr	r3, [r0, #0]
 8001102:	68da      	ldr	r2, [r3, #12]
 8001104:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001108:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800110a:	695a      	ldr	r2, [r3, #20]
 800110c:	f022 0201 	bic.w	r2, r2, #1
 8001110:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001112:	2320      	movs	r3, #32
 8001114:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001118:	4770      	bx	lr
	...

0800111c <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800111c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001120:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001122:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8001124:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001126:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001128:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800112c:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 800112e:	6133      	str	r3, [r6, #16]
{
 8001130:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001132:	6883      	ldr	r3, [r0, #8]
 8001134:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8001136:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001138:	4303      	orrs	r3, r0
 800113a:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800113c:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001140:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001142:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001146:	430b      	orrs	r3, r1
 8001148:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800114a:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 800114c:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800114e:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001150:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8001154:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001156:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800115a:	6173      	str	r3, [r6, #20]
 800115c:	4b7a      	ldr	r3, [pc, #488]	; (8001348 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800115e:	d17c      	bne.n	800125a <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001160:	429e      	cmp	r6, r3
 8001162:	d003      	beq.n	800116c <UART_SetConfig+0x50>
 8001164:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001168:	429e      	cmp	r6, r3
 800116a:	d144      	bne.n	80011f6 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800116c:	f7ff fe86 	bl	8000e7c <HAL_RCC_GetPCLK2Freq>
 8001170:	2519      	movs	r5, #25
 8001172:	fb05 f300 	mul.w	r3, r5, r0
 8001176:	6860      	ldr	r0, [r4, #4]
 8001178:	f04f 0964 	mov.w	r9, #100	; 0x64
 800117c:	0040      	lsls	r0, r0, #1
 800117e:	fbb3 f3f0 	udiv	r3, r3, r0
 8001182:	fbb3 f3f9 	udiv	r3, r3, r9
 8001186:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800118a:	f7ff fe77 	bl	8000e7c <HAL_RCC_GetPCLK2Freq>
 800118e:	6863      	ldr	r3, [r4, #4]
 8001190:	4368      	muls	r0, r5
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	fbb0 f7f3 	udiv	r7, r0, r3
 8001198:	f7ff fe70 	bl	8000e7c <HAL_RCC_GetPCLK2Freq>
 800119c:	6863      	ldr	r3, [r4, #4]
 800119e:	4368      	muls	r0, r5
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80011a6:	fbb3 f3f9 	udiv	r3, r3, r9
 80011aa:	fb09 7313 	mls	r3, r9, r3, r7
 80011ae:	00db      	lsls	r3, r3, #3
 80011b0:	3332      	adds	r3, #50	; 0x32
 80011b2:	fbb3 f3f9 	udiv	r3, r3, r9
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80011bc:	f7ff fe5e 	bl	8000e7c <HAL_RCC_GetPCLK2Freq>
 80011c0:	6862      	ldr	r2, [r4, #4]
 80011c2:	4368      	muls	r0, r5
 80011c4:	0052      	lsls	r2, r2, #1
 80011c6:	fbb0 faf2 	udiv	sl, r0, r2
 80011ca:	f7ff fe57 	bl	8000e7c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80011ce:	6863      	ldr	r3, [r4, #4]
 80011d0:	4368      	muls	r0, r5
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80011d8:	fbb3 f3f9 	udiv	r3, r3, r9
 80011dc:	fb09 a313 	mls	r3, r9, r3, sl
 80011e0:	00db      	lsls	r3, r3, #3
 80011e2:	3332      	adds	r3, #50	; 0x32
 80011e4:	fbb3 f3f9 	udiv	r3, r3, r9
 80011e8:	f003 0307 	and.w	r3, r3, #7
 80011ec:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80011ee:	443b      	add	r3, r7
 80011f0:	60b3      	str	r3, [r6, #8]
 80011f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80011f6:	f7ff fe31 	bl	8000e5c <HAL_RCC_GetPCLK1Freq>
 80011fa:	2519      	movs	r5, #25
 80011fc:	fb05 f300 	mul.w	r3, r5, r0
 8001200:	6860      	ldr	r0, [r4, #4]
 8001202:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001206:	0040      	lsls	r0, r0, #1
 8001208:	fbb3 f3f0 	udiv	r3, r3, r0
 800120c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001210:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001214:	f7ff fe22 	bl	8000e5c <HAL_RCC_GetPCLK1Freq>
 8001218:	6863      	ldr	r3, [r4, #4]
 800121a:	4368      	muls	r0, r5
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	fbb0 f7f3 	udiv	r7, r0, r3
 8001222:	f7ff fe1b 	bl	8000e5c <HAL_RCC_GetPCLK1Freq>
 8001226:	6863      	ldr	r3, [r4, #4]
 8001228:	4368      	muls	r0, r5
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001230:	fbb3 f3f9 	udiv	r3, r3, r9
 8001234:	fb09 7313 	mls	r3, r9, r3, r7
 8001238:	00db      	lsls	r3, r3, #3
 800123a:	3332      	adds	r3, #50	; 0x32
 800123c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001246:	f7ff fe09 	bl	8000e5c <HAL_RCC_GetPCLK1Freq>
 800124a:	6862      	ldr	r2, [r4, #4]
 800124c:	4368      	muls	r0, r5
 800124e:	0052      	lsls	r2, r2, #1
 8001250:	fbb0 faf2 	udiv	sl, r0, r2
 8001254:	f7ff fe02 	bl	8000e5c <HAL_RCC_GetPCLK1Freq>
 8001258:	e7b9      	b.n	80011ce <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800125a:	429e      	cmp	r6, r3
 800125c:	d002      	beq.n	8001264 <UART_SetConfig+0x148>
 800125e:	4b3b      	ldr	r3, [pc, #236]	; (800134c <UART_SetConfig+0x230>)
 8001260:	429e      	cmp	r6, r3
 8001262:	d140      	bne.n	80012e6 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001264:	f7ff fe0a 	bl	8000e7c <HAL_RCC_GetPCLK2Freq>
 8001268:	6867      	ldr	r7, [r4, #4]
 800126a:	2519      	movs	r5, #25
 800126c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001270:	fb05 f300 	mul.w	r3, r5, r0
 8001274:	00bf      	lsls	r7, r7, #2
 8001276:	fbb3 f3f7 	udiv	r3, r3, r7
 800127a:	fbb3 f3f9 	udiv	r3, r3, r9
 800127e:	011f      	lsls	r7, r3, #4
 8001280:	f7ff fdfc 	bl	8000e7c <HAL_RCC_GetPCLK2Freq>
 8001284:	6863      	ldr	r3, [r4, #4]
 8001286:	4368      	muls	r0, r5
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	fbb0 f8f3 	udiv	r8, r0, r3
 800128e:	f7ff fdf5 	bl	8000e7c <HAL_RCC_GetPCLK2Freq>
 8001292:	6863      	ldr	r3, [r4, #4]
 8001294:	4368      	muls	r0, r5
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	fbb0 f3f3 	udiv	r3, r0, r3
 800129c:	fbb3 f3f9 	udiv	r3, r3, r9
 80012a0:	fb09 8313 	mls	r3, r9, r3, r8
 80012a4:	011b      	lsls	r3, r3, #4
 80012a6:	3332      	adds	r3, #50	; 0x32
 80012a8:	fbb3 f3f9 	udiv	r3, r3, r9
 80012ac:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80012b0:	f7ff fde4 	bl	8000e7c <HAL_RCC_GetPCLK2Freq>
 80012b4:	6862      	ldr	r2, [r4, #4]
 80012b6:	4368      	muls	r0, r5
 80012b8:	0092      	lsls	r2, r2, #2
 80012ba:	fbb0 faf2 	udiv	sl, r0, r2
 80012be:	f7ff fddd 	bl	8000e7c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012c2:	6863      	ldr	r3, [r4, #4]
 80012c4:	4368      	muls	r0, r5
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80012cc:	fbb3 f3f9 	udiv	r3, r3, r9
 80012d0:	fb09 a313 	mls	r3, r9, r3, sl
 80012d4:	011b      	lsls	r3, r3, #4
 80012d6:	3332      	adds	r3, #50	; 0x32
 80012d8:	fbb3 f3f9 	udiv	r3, r3, r9
 80012dc:	f003 030f 	and.w	r3, r3, #15
 80012e0:	ea43 0308 	orr.w	r3, r3, r8
 80012e4:	e783      	b.n	80011ee <UART_SetConfig+0xd2>
 80012e6:	f7ff fdb9 	bl	8000e5c <HAL_RCC_GetPCLK1Freq>
 80012ea:	6867      	ldr	r7, [r4, #4]
 80012ec:	2519      	movs	r5, #25
 80012ee:	f04f 0964 	mov.w	r9, #100	; 0x64
 80012f2:	fb05 f300 	mul.w	r3, r5, r0
 80012f6:	00bf      	lsls	r7, r7, #2
 80012f8:	fbb3 f3f7 	udiv	r3, r3, r7
 80012fc:	fbb3 f3f9 	udiv	r3, r3, r9
 8001300:	011f      	lsls	r7, r3, #4
 8001302:	f7ff fdab 	bl	8000e5c <HAL_RCC_GetPCLK1Freq>
 8001306:	6863      	ldr	r3, [r4, #4]
 8001308:	4368      	muls	r0, r5
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	fbb0 f8f3 	udiv	r8, r0, r3
 8001310:	f7ff fda4 	bl	8000e5c <HAL_RCC_GetPCLK1Freq>
 8001314:	6863      	ldr	r3, [r4, #4]
 8001316:	4368      	muls	r0, r5
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	fbb0 f3f3 	udiv	r3, r0, r3
 800131e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001322:	fb09 8313 	mls	r3, r9, r3, r8
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	3332      	adds	r3, #50	; 0x32
 800132a:	fbb3 f3f9 	udiv	r3, r3, r9
 800132e:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001332:	f7ff fd93 	bl	8000e5c <HAL_RCC_GetPCLK1Freq>
 8001336:	6862      	ldr	r2, [r4, #4]
 8001338:	4368      	muls	r0, r5
 800133a:	0092      	lsls	r2, r2, #2
 800133c:	fbb0 faf2 	udiv	sl, r0, r2
 8001340:	f7ff fd8c 	bl	8000e5c <HAL_RCC_GetPCLK1Freq>
 8001344:	e7bd      	b.n	80012c2 <UART_SetConfig+0x1a6>
 8001346:	bf00      	nop
 8001348:	40011000 	.word	0x40011000
 800134c:	40011400 	.word	0x40011400

08001350 <HAL_UART_Init>:
{
 8001350:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001352:	4604      	mov	r4, r0
 8001354:	b340      	cbz	r0, 80013a8 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001356:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800135a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800135e:	b91b      	cbnz	r3, 8001368 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001360:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001364:	f000 fa82 	bl	800186c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001368:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800136a:	2324      	movs	r3, #36	; 0x24
 800136c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001370:	68d3      	ldr	r3, [r2, #12]
 8001372:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001376:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001378:	4620      	mov	r0, r4
 800137a:	f7ff fecf 	bl	800111c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800137e:	6823      	ldr	r3, [r4, #0]
 8001380:	691a      	ldr	r2, [r3, #16]
 8001382:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001386:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001388:	695a      	ldr	r2, [r3, #20]
 800138a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800138e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001390:	68da      	ldr	r2, [r3, #12]
 8001392:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001396:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001398:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 800139a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800139c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800139e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80013a2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80013a6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80013a8:	2001      	movs	r0, #1
}
 80013aa:	bd10      	pop	{r4, pc}

080013ac <HAL_UART_Transmit_IT>:
  if(huart->gState == HAL_UART_STATE_READY)
 80013ac:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d118      	bne.n	80013e6 <HAL_UART_Transmit_IT+0x3a>
    if((pData == NULL ) || (Size == 0)) 
 80013b4:	b1a9      	cbz	r1, 80013e2 <HAL_UART_Transmit_IT+0x36>
 80013b6:	b1a2      	cbz	r2, 80013e2 <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 80013b8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d012      	beq.n	80013e6 <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 80013c0:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->pTxBuffPtr = pData;
 80013c2:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 80013c4:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013c6:	2300      	movs	r3, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80013c8:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013ca:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80013cc:	2221      	movs	r2, #33	; 0x21
 80013ce:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80013d2:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 80013d4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80013d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80013dc:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 80013de:	4618      	mov	r0, r3
 80013e0:	4770      	bx	lr
      return HAL_ERROR;
 80013e2:	2001      	movs	r0, #1
 80013e4:	4770      	bx	lr
    return HAL_BUSY;   
 80013e6:	2002      	movs	r0, #2
}
 80013e8:	4770      	bx	lr

080013ea <HAL_UART_TxCpltCallback>:
 80013ea:	4770      	bx	lr

080013ec <HAL_UART_RxCpltCallback>:
 80013ec:	4770      	bx	lr

080013ee <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80013ee:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80013f2:	2b22      	cmp	r3, #34	; 0x22
{
 80013f4:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80013f6:	d132      	bne.n	800145e <UART_Receive_IT+0x70>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80013f8:	6883      	ldr	r3, [r0, #8]
 80013fa:	6901      	ldr	r1, [r0, #16]
 80013fc:	6802      	ldr	r2, [r0, #0]
 80013fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001402:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001404:	d11f      	bne.n	8001446 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001406:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001408:	b9c9      	cbnz	r1, 800143e <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800140a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800140e:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001412:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8001414:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001416:	3c01      	subs	r4, #1
 8001418:	b2a4      	uxth	r4, r4
 800141a:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800141c:	b96c      	cbnz	r4, 800143a <UART_Receive_IT+0x4c>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800141e:	6803      	ldr	r3, [r0, #0]
 8001420:	68da      	ldr	r2, [r3, #12]
 8001422:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001426:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001428:	695a      	ldr	r2, [r3, #20]
 800142a:	f022 0201 	bic.w	r2, r2, #1
 800142e:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001430:	2320      	movs	r3, #32
 8001432:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001436:	f7ff ffd9 	bl	80013ec <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 800143a:	2000      	movs	r0, #0
}
 800143c:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800143e:	b2d2      	uxtb	r2, r2
 8001440:	f823 2b01 	strh.w	r2, [r3], #1
 8001444:	e7e5      	b.n	8001412 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001446:	b921      	cbnz	r1, 8001452 <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001448:	1c59      	adds	r1, r3, #1
 800144a:	6852      	ldr	r2, [r2, #4]
 800144c:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800144e:	701a      	strb	r2, [r3, #0]
 8001450:	e7e0      	b.n	8001414 <UART_Receive_IT+0x26>
 8001452:	6852      	ldr	r2, [r2, #4]
 8001454:	1c59      	adds	r1, r3, #1
 8001456:	6281      	str	r1, [r0, #40]	; 0x28
 8001458:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800145c:	e7f7      	b.n	800144e <UART_Receive_IT+0x60>
    return HAL_BUSY;
 800145e:	2002      	movs	r0, #2
 8001460:	bd10      	pop	{r4, pc}

08001462 <HAL_UART_ErrorCallback>:
 8001462:	4770      	bx	lr

08001464 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001464:	6803      	ldr	r3, [r0, #0]
 8001466:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001468:	68d9      	ldr	r1, [r3, #12]
{
 800146a:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 800146c:	0716      	lsls	r6, r2, #28
{
 800146e:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001470:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8001472:	d107      	bne.n	8001484 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001474:	0696      	lsls	r6, r2, #26
 8001476:	d55a      	bpl.n	800152e <HAL_UART_IRQHandler+0xca>
 8001478:	068d      	lsls	r5, r1, #26
 800147a:	d558      	bpl.n	800152e <HAL_UART_IRQHandler+0xca>
}
 800147c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8001480:	f7ff bfb5 	b.w	80013ee <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001484:	f015 0501 	ands.w	r5, r5, #1
 8001488:	d102      	bne.n	8001490 <HAL_UART_IRQHandler+0x2c>
 800148a:	f411 7f90 	tst.w	r1, #288	; 0x120
 800148e:	d04e      	beq.n	800152e <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001490:	07d3      	lsls	r3, r2, #31
 8001492:	d505      	bpl.n	80014a0 <HAL_UART_IRQHandler+0x3c>
 8001494:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001496:	bf42      	ittt	mi
 8001498:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 800149a:	f043 0301 	orrmi.w	r3, r3, #1
 800149e:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80014a0:	0750      	lsls	r0, r2, #29
 80014a2:	d504      	bpl.n	80014ae <HAL_UART_IRQHandler+0x4a>
 80014a4:	b11d      	cbz	r5, 80014ae <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80014a6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80014a8:	f043 0302 	orr.w	r3, r3, #2
 80014ac:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80014ae:	0793      	lsls	r3, r2, #30
 80014b0:	d504      	bpl.n	80014bc <HAL_UART_IRQHandler+0x58>
 80014b2:	b11d      	cbz	r5, 80014bc <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80014b4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80014b6:	f043 0304 	orr.w	r3, r3, #4
 80014ba:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80014bc:	0716      	lsls	r6, r2, #28
 80014be:	d504      	bpl.n	80014ca <HAL_UART_IRQHandler+0x66>
 80014c0:	b11d      	cbz	r5, 80014ca <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80014c2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80014c4:	f043 0308 	orr.w	r3, r3, #8
 80014c8:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80014ca:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d066      	beq.n	800159e <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80014d0:	0695      	lsls	r5, r2, #26
 80014d2:	d504      	bpl.n	80014de <HAL_UART_IRQHandler+0x7a>
 80014d4:	0688      	lsls	r0, r1, #26
 80014d6:	d502      	bpl.n	80014de <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 80014d8:	4620      	mov	r0, r4
 80014da:	f7ff ff88 	bl	80013ee <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80014de:	6823      	ldr	r3, [r4, #0]
 80014e0:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80014e2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80014e4:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 80014e6:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80014e8:	d402      	bmi.n	80014f0 <HAL_UART_IRQHandler+0x8c>
 80014ea:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80014ee:	d01a      	beq.n	8001526 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 80014f0:	f7ff fe06 	bl	8001100 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80014f4:	6823      	ldr	r3, [r4, #0]
 80014f6:	695a      	ldr	r2, [r3, #20]
 80014f8:	0652      	lsls	r2, r2, #25
 80014fa:	d510      	bpl.n	800151e <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80014fc:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80014fe:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001500:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001504:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8001506:	b150      	cbz	r0, 800151e <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001508:	4b25      	ldr	r3, [pc, #148]	; (80015a0 <HAL_UART_IRQHandler+0x13c>)
 800150a:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800150c:	f7ff f911 	bl	8000732 <HAL_DMA_Abort_IT>
 8001510:	2800      	cmp	r0, #0
 8001512:	d044      	beq.n	800159e <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001514:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8001516:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800151a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800151c:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800151e:	4620      	mov	r0, r4
 8001520:	f7ff ff9f 	bl	8001462 <HAL_UART_ErrorCallback>
 8001524:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8001526:	f7ff ff9c 	bl	8001462 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800152a:	63e5      	str	r5, [r4, #60]	; 0x3c
 800152c:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800152e:	0616      	lsls	r6, r2, #24
 8001530:	d527      	bpl.n	8001582 <HAL_UART_IRQHandler+0x11e>
 8001532:	060d      	lsls	r5, r1, #24
 8001534:	d525      	bpl.n	8001582 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8001536:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800153a:	2a21      	cmp	r2, #33	; 0x21
 800153c:	d12f      	bne.n	800159e <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800153e:	68a2      	ldr	r2, [r4, #8]
 8001540:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001544:	6a22      	ldr	r2, [r4, #32]
 8001546:	d117      	bne.n	8001578 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001548:	8811      	ldrh	r1, [r2, #0]
 800154a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800154e:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001550:	6921      	ldr	r1, [r4, #16]
 8001552:	b979      	cbnz	r1, 8001574 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8001554:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8001556:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8001558:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800155a:	3a01      	subs	r2, #1
 800155c:	b292      	uxth	r2, r2
 800155e:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001560:	b9ea      	cbnz	r2, 800159e <HAL_UART_IRQHandler+0x13a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001562:	68da      	ldr	r2, [r3, #12]
 8001564:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001568:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800156a:	68da      	ldr	r2, [r3, #12]
 800156c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001570:	60da      	str	r2, [r3, #12]
 8001572:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8001574:	3201      	adds	r2, #1
 8001576:	e7ee      	b.n	8001556 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001578:	1c51      	adds	r1, r2, #1
 800157a:	6221      	str	r1, [r4, #32]
 800157c:	7812      	ldrb	r2, [r2, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	e7ea      	b.n	8001558 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001582:	0650      	lsls	r0, r2, #25
 8001584:	d50b      	bpl.n	800159e <HAL_UART_IRQHandler+0x13a>
 8001586:	064a      	lsls	r2, r1, #25
 8001588:	d509      	bpl.n	800159e <HAL_UART_IRQHandler+0x13a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800158a:	68da      	ldr	r2, [r3, #12]
 800158c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001590:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001592:	2320      	movs	r3, #32
 8001594:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8001598:	4620      	mov	r0, r4
 800159a:	f7ff ff26 	bl	80013ea <HAL_UART_TxCpltCallback>
 800159e:	bd70      	pop	{r4, r5, r6, pc}
 80015a0:	080015a5 	.word	0x080015a5

080015a4 <UART_DMAAbortOnError>:
{
 80015a4:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80015a6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 80015a8:	2300      	movs	r3, #0
 80015aa:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 80015ac:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80015ae:	f7ff ff58 	bl	8001462 <HAL_UART_ErrorCallback>
 80015b2:	bd08      	pop	{r3, pc}

080015b4 <HAL_TIM_PeriodElapsedCallback>:
static void MX_TIM11_Init(void);
static void MX_USART1_UART_Init(void);

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80015b4:	b500      	push	{lr}
	static uint16_t cnt = 0; // licznik wysanych wiadmosci
	uint8_t data[50]; // tablica przechowujca wysyane wiadomoci
	uint16_t size = 0; // Rozmiar wysylanej wiadomosci ++cnt;
	//zwiekszenie licznika wysylanych wadomosci

	++cnt; // Zwikeszenie  licznika wyslanych wiadomosci;
 80015b6:	4b0b      	ldr	r3, [pc, #44]	; (80015e4 <HAL_TIM_PeriodElapsedCallback+0x30>)
	size = sprintf(data, "Liczba wyslanych wiadomosci: %d.\n\r", cnt);
 80015b8:	490b      	ldr	r1, [pc, #44]	; (80015e8 <HAL_TIM_PeriodElapsedCallback+0x34>)
	++cnt; // Zwikeszenie  licznika wyslanych wiadomosci;
 80015ba:	881a      	ldrh	r2, [r3, #0]
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80015bc:	b08f      	sub	sp, #60	; 0x3c
	++cnt; // Zwikeszenie  licznika wyslanych wiadomosci;
 80015be:	3201      	adds	r2, #1
 80015c0:	b292      	uxth	r2, r2
	size = sprintf(data, "Liczba wyslanych wiadomosci: %d.\n\r", cnt);
 80015c2:	a801      	add	r0, sp, #4
	++cnt; // Zwikeszenie  licznika wyslanych wiadomosci;
 80015c4:	801a      	strh	r2, [r3, #0]
	size = sprintf(data, "Liczba wyslanych wiadomosci: %d.\n\r", cnt);
 80015c6:	f000 fa17 	bl	80019f8 <siprintf>
	// Stworzenie wiadomosci do wyslania oraz przypisanie ilosci wysylanych znakow
	// znakow do zmiennje size

	HAL_UART_Transmit_IT(&huart1,data,size);
 80015ca:	a901      	add	r1, sp, #4
 80015cc:	b282      	uxth	r2, r0
 80015ce:	4807      	ldr	r0, [pc, #28]	; (80015ec <HAL_TIM_PeriodElapsedCallback+0x38>)
 80015d0:	f7ff feec 	bl	80013ac <HAL_UART_Transmit_IT>
	//rozpoczecie nadawania danych z wykorzystywaniem przerwan

	HAL_GPIO_TogglePin(LED_Green_GPIO_Port,LED_Green_Pin);
 80015d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015d8:	4805      	ldr	r0, [pc, #20]	; (80015f0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80015da:	f7ff f9ae 	bl	800093a <HAL_GPIO_TogglePin>
	//zmiana stanu pinu na diodzie LED

}
 80015de:	b00f      	add	sp, #60	; 0x3c
 80015e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80015e4:	2000008c 	.word	0x2000008c
 80015e8:	08002268 	.word	0x08002268
 80015ec:	200000dc 	.word	0x200000dc
 80015f0:	40021800 	.word	0x40021800

080015f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015f4:	b530      	push	{r4, r5, lr}
 80015f6:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015f8:	2200      	movs	r2, #0
 80015fa:	4b29      	ldr	r3, [pc, #164]	; (80016a0 <SystemClock_Config+0xac>)
 80015fc:	9201      	str	r2, [sp, #4]
 80015fe:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001600:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001604:	6419      	str	r1, [r3, #64]	; 0x40
 8001606:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001608:	4926      	ldr	r1, [pc, #152]	; (80016a4 <SystemClock_Config+0xb0>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800160a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800160e:	9301      	str	r3, [sp, #4]
 8001610:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001612:	9202      	str	r2, [sp, #8]
 8001614:	680b      	ldr	r3, [r1, #0]
 8001616:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800161a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800161e:	600b      	str	r3, [r1, #0]
 8001620:	680b      	ldr	r3, [r1, #0]
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001622:	920f      	str	r2, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001624:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001628:	9302      	str	r3, [sp, #8]
 800162a:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800162c:	2301      	movs	r3, #1
 800162e:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001630:	2310      	movs	r3, #16
 8001632:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001634:	2308      	movs	r3, #8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001636:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001638:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 90;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800163a:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 90;
 800163c:	235a      	movs	r3, #90	; 0x5a
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800163e:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001640:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001642:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 90;
 8001644:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001646:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001648:	9513      	str	r5, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800164a:	f7ff f9b7 	bl	80009bc <HAL_RCC_OscConfig>
 800164e:	b100      	cbz	r0, 8001652 <SystemClock_Config+0x5e>
 8001650:	e7fe      	b.n	8001650 <SystemClock_Config+0x5c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001652:	f7ff f977 	bl	8000944 <HAL_PWREx_EnableOverDrive>
 8001656:	b100      	cbz	r0, 800165a <SystemClock_Config+0x66>
 8001658:	e7fe      	b.n	8001658 <SystemClock_Config+0x64>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800165a:	230f      	movs	r3, #15
 800165c:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800165e:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001660:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001664:	9007      	str	r0, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001666:	4621      	mov	r1, r4
 8001668:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800166a:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800166c:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800166e:	f7ff fb55 	bl	8000d1c <HAL_RCC_ClockConfig>
 8001672:	4604      	mov	r4, r0
 8001674:	b100      	cbz	r0, 8001678 <SystemClock_Config+0x84>
 8001676:	e7fe      	b.n	8001676 <SystemClock_Config+0x82>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001678:	f7ff fbea 	bl	8000e50 <HAL_RCC_GetHCLKFreq>
 800167c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001680:	fbb0 f0f3 	udiv	r0, r0, r3
 8001684:	f7ff f82e 	bl	80006e4 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001688:	4628      	mov	r0, r5
 800168a:	f7ff f841 	bl	8000710 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800168e:	4622      	mov	r2, r4
 8001690:	4621      	mov	r1, r4
 8001692:	f04f 30ff 	mov.w	r0, #4294967295
 8001696:	f7fe ffe5 	bl	8000664 <HAL_NVIC_SetPriority>
}
 800169a:	b015      	add	sp, #84	; 0x54
 800169c:	bd30      	pop	{r4, r5, pc}
 800169e:	bf00      	nop
 80016a0:	40023800 	.word	0x40023800
 80016a4:	40007000 	.word	0x40007000

080016a8 <main>:
{
 80016a8:	b500      	push	{lr}
 80016aa:	b089      	sub	sp, #36	; 0x24
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016ac:	2400      	movs	r4, #0
  HAL_Init();
 80016ae:	f7fe ff9b 	bl	80005e8 <HAL_Init>
  SystemClock_Config();
 80016b2:	f7ff ff9f 	bl	80015f4 <SystemClock_Config>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016b6:	4b32      	ldr	r3, [pc, #200]	; (8001780 <main+0xd8>)
 80016b8:	9400      	str	r4, [sp, #0]
 80016ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LED_Green_Pin|LED_red_Pin, GPIO_PIN_RESET);
 80016bc:	4831      	ldr	r0, [pc, #196]	; (8001784 <main+0xdc>)
  htim10.Instance = TIM10;
 80016be:	4d32      	ldr	r5, [pc, #200]	; (8001788 <main+0xe0>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80016c4:	631a      	str	r2, [r3, #48]	; 0x30
 80016c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016c8:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80016cc:	9200      	str	r2, [sp, #0]
 80016ce:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016d0:	9401      	str	r4, [sp, #4]
 80016d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016d8:	631a      	str	r2, [r3, #48]	; 0x30
 80016da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016dc:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80016e0:	9201      	str	r2, [sp, #4]
 80016e2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e4:	9402      	str	r4, [sp, #8]
 80016e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016e8:	f042 0202 	orr.w	r2, r2, #2
 80016ec:	631a      	str	r2, [r3, #48]	; 0x30
 80016ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOG, LED_Green_Pin|LED_red_Pin, GPIO_PIN_RESET);
 80016f6:	4622      	mov	r2, r4
 80016f8:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016fc:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOG, LED_Green_Pin|LED_red_Pin, GPIO_PIN_RESET);
 80016fe:	f7ff f917 	bl	8000930 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Green_Pin LED_red_Pin */
  GPIO_InitStruct.Pin = LED_Green_Pin|LED_red_Pin;
 8001702:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001706:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001708:	481e      	ldr	r0, [pc, #120]	; (8001784 <main+0xdc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800170c:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800170e:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001710:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001712:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001714:	f7ff f820 	bl	8000758 <HAL_GPIO_Init>
  htim10.Init.Prescaler = 9999;
 8001718:	4b1c      	ldr	r3, [pc, #112]	; (800178c <main+0xe4>)
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800171a:	60ac      	str	r4, [r5, #8]
  htim10.Init.Prescaler = 9999;
 800171c:	f242 760f 	movw	r6, #9999	; 0x270f
 8001720:	e885 0048 	stmia.w	r5, {r3, r6}
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001724:	4628      	mov	r0, r5
  htim10.Init.Period = 8999;
 8001726:	f242 3327 	movw	r3, #8999	; 0x2327
 800172a:	60eb      	str	r3, [r5, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172c:	612c      	str	r4, [r5, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800172e:	f7ff fccb 	bl	80010c8 <HAL_TIM_Base_Init>
 8001732:	b100      	cbz	r0, 8001736 <main+0x8e>
 8001734:	e7fe      	b.n	8001734 <main+0x8c>
  htim11.Instance = TIM11;
 8001736:	4b16      	ldr	r3, [pc, #88]	; (8001790 <main+0xe8>)
 8001738:	4a16      	ldr	r2, [pc, #88]	; (8001794 <main+0xec>)
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800173a:	6098      	str	r0, [r3, #8]
  htim11.Init.Prescaler = 9999;
 800173c:	e883 0044 	stmia.w	r3, {r2, r6}
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001740:	6118      	str	r0, [r3, #16]
  htim11.Init.Period = 2249;
 8001742:	f640 02c9 	movw	r2, #2249	; 0x8c9
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001746:	4618      	mov	r0, r3
  htim11.Init.Period = 2249;
 8001748:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800174a:	f7ff fcbd 	bl	80010c8 <HAL_TIM_Base_Init>
 800174e:	b100      	cbz	r0, 8001752 <main+0xaa>
 8001750:	e7fe      	b.n	8001750 <main+0xa8>
  huart1.Instance = USART1;
 8001752:	4b11      	ldr	r3, [pc, #68]	; (8001798 <main+0xf0>)
  huart1.Init.BaudRate = 115200;
 8001754:	4911      	ldr	r1, [pc, #68]	; (800179c <main+0xf4>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001756:	6098      	str	r0, [r3, #8]
  huart1.Init.BaudRate = 115200;
 8001758:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800175c:	e883 0006 	stmia.w	r3, {r1, r2}
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001760:	60d8      	str	r0, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001762:	6118      	str	r0, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001764:	220c      	movs	r2, #12
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001766:	6198      	str	r0, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001768:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800176a:	4618      	mov	r0, r3
  huart1.Init.Mode = UART_MODE_TX_RX;
 800176c:	615a      	str	r2, [r3, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800176e:	f7ff fdef 	bl	8001350 <HAL_UART_Init>
 8001772:	b100      	cbz	r0, 8001776 <main+0xce>
 8001774:	e7fe      	b.n	8001774 <main+0xcc>
  HAL_TIM_Base_Start_IT(&htim10);
 8001776:	4628      	mov	r0, r5
 8001778:	f7ff fb90 	bl	8000e9c <HAL_TIM_Base_Start_IT>
 800177c:	e7fe      	b.n	800177c <main+0xd4>
 800177e:	bf00      	nop
 8001780:	40023800 	.word	0x40023800
 8001784:	40021800 	.word	0x40021800
 8001788:	200000a0 	.word	0x200000a0
 800178c:	40014400 	.word	0x40014400
 8001790:	2000011c 	.word	0x2000011c
 8001794:	40014800 	.word	0x40014800
 8001798:	200000dc 	.word	0x200000dc
 800179c:	40011000 	.word	0x40011000

080017a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017a0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017a2:	2003      	movs	r0, #3
 80017a4:	f7fe ff4c 	bl	8000640 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80017a8:	2200      	movs	r2, #0
 80017aa:	4611      	mov	r1, r2
 80017ac:	f06f 000b 	mvn.w	r0, #11
 80017b0:	f7fe ff58 	bl	8000664 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80017b4:	2200      	movs	r2, #0
 80017b6:	4611      	mov	r1, r2
 80017b8:	f06f 000a 	mvn.w	r0, #10
 80017bc:	f7fe ff52 	bl	8000664 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80017c0:	2200      	movs	r2, #0
 80017c2:	4611      	mov	r1, r2
 80017c4:	f06f 0009 	mvn.w	r0, #9
 80017c8:	f7fe ff4c 	bl	8000664 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80017cc:	2200      	movs	r2, #0
 80017ce:	4611      	mov	r1, r2
 80017d0:	f06f 0004 	mvn.w	r0, #4
 80017d4:	f7fe ff46 	bl	8000664 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80017d8:	2200      	movs	r2, #0
 80017da:	4611      	mov	r1, r2
 80017dc:	f06f 0003 	mvn.w	r0, #3
 80017e0:	f7fe ff40 	bl	8000664 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80017e4:	2200      	movs	r2, #0
 80017e6:	4611      	mov	r1, r2
 80017e8:	f06f 0001 	mvn.w	r0, #1
 80017ec:	f7fe ff3a 	bl	8000664 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80017f0:	2200      	movs	r2, #0
 80017f2:	4611      	mov	r1, r2
 80017f4:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80017fc:	f7fe bf32 	b.w	8000664 <HAL_NVIC_SetPriority>

08001800 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001800:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM10)
 8001802:	6803      	ldr	r3, [r0, #0]
 8001804:	4a16      	ldr	r2, [pc, #88]	; (8001860 <HAL_TIM_Base_MspInit+0x60>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d115      	bne.n	8001836 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 800180a:	2200      	movs	r2, #0
 800180c:	4b15      	ldr	r3, [pc, #84]	; (8001864 <HAL_TIM_Base_MspInit+0x64>)
 800180e:	9200      	str	r2, [sp, #0]
 8001810:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001812:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8001816:	6459      	str	r1, [r3, #68]	; 0x44
 8001818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800181e:	9300      	str	r3, [sp, #0]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001820:	2019      	movs	r0, #25
 8001822:	4611      	mov	r1, r2
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001824:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001826:	f7fe ff1d 	bl	8000664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800182a:	2019      	movs	r0, #25
  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800182c:	f7fe ff4e 	bl	80006cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001830:	b003      	add	sp, #12
 8001832:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM11)
 8001836:	4a0c      	ldr	r2, [pc, #48]	; (8001868 <HAL_TIM_Base_MspInit+0x68>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d1f9      	bne.n	8001830 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800183c:	2200      	movs	r2, #0
 800183e:	4b09      	ldr	r3, [pc, #36]	; (8001864 <HAL_TIM_Base_MspInit+0x64>)
 8001840:	9201      	str	r2, [sp, #4]
 8001842:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001844:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 8001848:	6459      	str	r1, [r3, #68]	; 0x44
 800184a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800184c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001850:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001852:	201a      	movs	r0, #26
 8001854:	4611      	mov	r1, r2
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001856:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001858:	f7fe ff04 	bl	8000664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800185c:	201a      	movs	r0, #26
 800185e:	e7e5      	b.n	800182c <HAL_TIM_Base_MspInit+0x2c>
 8001860:	40014400 	.word	0x40014400
 8001864:	40023800 	.word	0x40023800
 8001868:	40014800 	.word	0x40014800

0800186c <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800186c:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 800186e:	6802      	ldr	r2, [r0, #0]
 8001870:	4b14      	ldr	r3, [pc, #80]	; (80018c4 <HAL_UART_MspInit+0x58>)
 8001872:	429a      	cmp	r2, r3
{
 8001874:	b086      	sub	sp, #24
  if(huart->Instance==USART1)
 8001876:	d122      	bne.n	80018be <HAL_UART_MspInit+0x52>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001878:	2400      	movs	r4, #0
 800187a:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 800187e:	9400      	str	r4, [sp, #0]
 8001880:	6c59      	ldr	r1, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001882:	4811      	ldr	r0, [pc, #68]	; (80018c8 <HAL_UART_MspInit+0x5c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001884:	f041 0110 	orr.w	r1, r1, #16
 8001888:	6459      	str	r1, [r3, #68]	; 0x44
 800188a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188c:	f003 0310 	and.w	r3, r3, #16
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001894:	23c0      	movs	r3, #192	; 0xc0
 8001896:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001898:	2302      	movs	r3, #2
 800189a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800189c:	2301      	movs	r3, #1
 800189e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a0:	2303      	movs	r3, #3
 80018a2:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a4:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018a6:	2307      	movs	r3, #7
 80018a8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018aa:	f7fe ff55 	bl	8000758 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80018ae:	2025      	movs	r0, #37	; 0x25
 80018b0:	4622      	mov	r2, r4
 80018b2:	4621      	mov	r1, r4
 80018b4:	f7fe fed6 	bl	8000664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80018b8:	2025      	movs	r0, #37	; 0x25
 80018ba:	f7fe ff07 	bl	80006cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80018be:	b006      	add	sp, #24
 80018c0:	bd10      	pop	{r4, pc}
 80018c2:	bf00      	nop
 80018c4:	40011000 	.word	0x40011000
 80018c8:	40020400 	.word	0x40020400

080018cc <NMI_Handler>:
 80018cc:	4770      	bx	lr

080018ce <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80018ce:	e7fe      	b.n	80018ce <HardFault_Handler>

080018d0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80018d0:	e7fe      	b.n	80018d0 <MemManage_Handler>

080018d2 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80018d2:	e7fe      	b.n	80018d2 <BusFault_Handler>

080018d4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80018d4:	e7fe      	b.n	80018d4 <UsageFault_Handler>

080018d6 <SVC_Handler>:
 80018d6:	4770      	bx	lr

080018d8 <DebugMon_Handler>:
 80018d8:	4770      	bx	lr

080018da <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80018da:	4770      	bx	lr

080018dc <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80018dc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018de:	f7fe fe9d 	bl	800061c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80018e6:	f7fe bf20 	b.w	800072a <HAL_SYSTICK_IRQHandler>
	...

080018ec <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80018ec:	4801      	ldr	r0, [pc, #4]	; (80018f4 <TIM1_UP_TIM10_IRQHandler+0x8>)
 80018ee:	f7ff bae4 	b.w	8000eba <HAL_TIM_IRQHandler>
 80018f2:	bf00      	nop
 80018f4:	200000a0 	.word	0x200000a0

080018f8 <TIM1_TRG_COM_TIM11_IRQHandler>:
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80018f8:	4801      	ldr	r0, [pc, #4]	; (8001900 <TIM1_TRG_COM_TIM11_IRQHandler+0x8>)
 80018fa:	f7ff bade 	b.w	8000eba <HAL_TIM_IRQHandler>
 80018fe:	bf00      	nop
 8001900:	2000011c 	.word	0x2000011c

08001904 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001904:	4801      	ldr	r0, [pc, #4]	; (800190c <USART1_IRQHandler+0x8>)
 8001906:	f7ff bdad 	b.w	8001464 <HAL_UART_IRQHandler>
 800190a:	bf00      	nop
 800190c:	200000dc 	.word	0x200000dc

08001910 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001910:	490f      	ldr	r1, [pc, #60]	; (8001950 <SystemInit+0x40>)
 8001912:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001916:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800191a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800191e:	4b0d      	ldr	r3, [pc, #52]	; (8001954 <SystemInit+0x44>)
 8001920:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001922:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001924:	f042 0201 	orr.w	r2, r2, #1
 8001928:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800192a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001932:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001936:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001938:	4a07      	ldr	r2, [pc, #28]	; (8001958 <SystemInit+0x48>)
 800193a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001942:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001944:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001946:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800194a:	608b      	str	r3, [r1, #8]
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	e000ed00 	.word	0xe000ed00
 8001954:	40023800 	.word	0x40023800
 8001958:	24003010 	.word	0x24003010

0800195c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800195c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001994 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001960:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001962:	e003      	b.n	800196c <LoopCopyDataInit>

08001964 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001964:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001966:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001968:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800196a:	3104      	adds	r1, #4

0800196c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800196c:	480b      	ldr	r0, [pc, #44]	; (800199c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800196e:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001970:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001972:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001974:	d3f6      	bcc.n	8001964 <CopyDataInit>
  ldr  r2, =_sbss
 8001976:	4a0b      	ldr	r2, [pc, #44]	; (80019a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001978:	e002      	b.n	8001980 <LoopFillZerobss>

0800197a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800197a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800197c:	f842 3b04 	str.w	r3, [r2], #4

08001980 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001980:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001982:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001984:	d3f9      	bcc.n	800197a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001986:	f7ff ffc3 	bl	8001910 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800198a:	f000 f811 	bl	80019b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800198e:	f7ff fe8b 	bl	80016a8 <main>
  bx  lr    
 8001992:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001994:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001998:	080022e8 	.word	0x080022e8
  ldr  r0, =_sdata
 800199c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80019a0:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80019a4:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 80019a8:	2000015c 	.word	0x2000015c

080019ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019ac:	e7fe      	b.n	80019ac <ADC_IRQHandler>
	...

080019b0 <__libc_init_array>:
 80019b0:	b570      	push	{r4, r5, r6, lr}
 80019b2:	4e0d      	ldr	r6, [pc, #52]	; (80019e8 <__libc_init_array+0x38>)
 80019b4:	4c0d      	ldr	r4, [pc, #52]	; (80019ec <__libc_init_array+0x3c>)
 80019b6:	1ba4      	subs	r4, r4, r6
 80019b8:	10a4      	asrs	r4, r4, #2
 80019ba:	2500      	movs	r5, #0
 80019bc:	42a5      	cmp	r5, r4
 80019be:	d109      	bne.n	80019d4 <__libc_init_array+0x24>
 80019c0:	4e0b      	ldr	r6, [pc, #44]	; (80019f0 <__libc_init_array+0x40>)
 80019c2:	4c0c      	ldr	r4, [pc, #48]	; (80019f4 <__libc_init_array+0x44>)
 80019c4:	f000 fc44 	bl	8002250 <_init>
 80019c8:	1ba4      	subs	r4, r4, r6
 80019ca:	10a4      	asrs	r4, r4, #2
 80019cc:	2500      	movs	r5, #0
 80019ce:	42a5      	cmp	r5, r4
 80019d0:	d105      	bne.n	80019de <__libc_init_array+0x2e>
 80019d2:	bd70      	pop	{r4, r5, r6, pc}
 80019d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80019d8:	4798      	blx	r3
 80019da:	3501      	adds	r5, #1
 80019dc:	e7ee      	b.n	80019bc <__libc_init_array+0xc>
 80019de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80019e2:	4798      	blx	r3
 80019e4:	3501      	adds	r5, #1
 80019e6:	e7f2      	b.n	80019ce <__libc_init_array+0x1e>
 80019e8:	080022e0 	.word	0x080022e0
 80019ec:	080022e0 	.word	0x080022e0
 80019f0:	080022e0 	.word	0x080022e0
 80019f4:	080022e4 	.word	0x080022e4

080019f8 <siprintf>:
 80019f8:	b40e      	push	{r1, r2, r3}
 80019fa:	b500      	push	{lr}
 80019fc:	b09c      	sub	sp, #112	; 0x70
 80019fe:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001a02:	ab1d      	add	r3, sp, #116	; 0x74
 8001a04:	f8ad 1014 	strh.w	r1, [sp, #20]
 8001a08:	9002      	str	r0, [sp, #8]
 8001a0a:	9006      	str	r0, [sp, #24]
 8001a0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001a10:	480a      	ldr	r0, [pc, #40]	; (8001a3c <siprintf+0x44>)
 8001a12:	9104      	str	r1, [sp, #16]
 8001a14:	9107      	str	r1, [sp, #28]
 8001a16:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001a1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8001a1e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8001a22:	6800      	ldr	r0, [r0, #0]
 8001a24:	9301      	str	r3, [sp, #4]
 8001a26:	a902      	add	r1, sp, #8
 8001a28:	f000 f866 	bl	8001af8 <_svfiprintf_r>
 8001a2c:	9b02      	ldr	r3, [sp, #8]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	701a      	strb	r2, [r3, #0]
 8001a32:	b01c      	add	sp, #112	; 0x70
 8001a34:	f85d eb04 	ldr.w	lr, [sp], #4
 8001a38:	b003      	add	sp, #12
 8001a3a:	4770      	bx	lr
 8001a3c:	2000000c 	.word	0x2000000c

08001a40 <__ssputs_r>:
 8001a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a44:	688e      	ldr	r6, [r1, #8]
 8001a46:	429e      	cmp	r6, r3
 8001a48:	4682      	mov	sl, r0
 8001a4a:	460c      	mov	r4, r1
 8001a4c:	4691      	mov	r9, r2
 8001a4e:	4698      	mov	r8, r3
 8001a50:	d835      	bhi.n	8001abe <__ssputs_r+0x7e>
 8001a52:	898a      	ldrh	r2, [r1, #12]
 8001a54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001a58:	d031      	beq.n	8001abe <__ssputs_r+0x7e>
 8001a5a:	6825      	ldr	r5, [r4, #0]
 8001a5c:	6909      	ldr	r1, [r1, #16]
 8001a5e:	1a6f      	subs	r7, r5, r1
 8001a60:	6965      	ldr	r5, [r4, #20]
 8001a62:	2302      	movs	r3, #2
 8001a64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001a68:	fb95 f5f3 	sdiv	r5, r5, r3
 8001a6c:	f108 0301 	add.w	r3, r8, #1
 8001a70:	443b      	add	r3, r7
 8001a72:	429d      	cmp	r5, r3
 8001a74:	bf38      	it	cc
 8001a76:	461d      	movcc	r5, r3
 8001a78:	0553      	lsls	r3, r2, #21
 8001a7a:	d531      	bpl.n	8001ae0 <__ssputs_r+0xa0>
 8001a7c:	4629      	mov	r1, r5
 8001a7e:	f000 fb39 	bl	80020f4 <_malloc_r>
 8001a82:	4606      	mov	r6, r0
 8001a84:	b950      	cbnz	r0, 8001a9c <__ssputs_r+0x5c>
 8001a86:	230c      	movs	r3, #12
 8001a88:	f8ca 3000 	str.w	r3, [sl]
 8001a8c:	89a3      	ldrh	r3, [r4, #12]
 8001a8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a92:	81a3      	strh	r3, [r4, #12]
 8001a94:	f04f 30ff 	mov.w	r0, #4294967295
 8001a98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a9c:	463a      	mov	r2, r7
 8001a9e:	6921      	ldr	r1, [r4, #16]
 8001aa0:	f000 fab4 	bl	800200c <memcpy>
 8001aa4:	89a3      	ldrh	r3, [r4, #12]
 8001aa6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001aaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001aae:	81a3      	strh	r3, [r4, #12]
 8001ab0:	6126      	str	r6, [r4, #16]
 8001ab2:	6165      	str	r5, [r4, #20]
 8001ab4:	443e      	add	r6, r7
 8001ab6:	1bed      	subs	r5, r5, r7
 8001ab8:	6026      	str	r6, [r4, #0]
 8001aba:	60a5      	str	r5, [r4, #8]
 8001abc:	4646      	mov	r6, r8
 8001abe:	4546      	cmp	r6, r8
 8001ac0:	bf28      	it	cs
 8001ac2:	4646      	movcs	r6, r8
 8001ac4:	4632      	mov	r2, r6
 8001ac6:	4649      	mov	r1, r9
 8001ac8:	6820      	ldr	r0, [r4, #0]
 8001aca:	f000 faaa 	bl	8002022 <memmove>
 8001ace:	68a3      	ldr	r3, [r4, #8]
 8001ad0:	1b9b      	subs	r3, r3, r6
 8001ad2:	60a3      	str	r3, [r4, #8]
 8001ad4:	6823      	ldr	r3, [r4, #0]
 8001ad6:	441e      	add	r6, r3
 8001ad8:	6026      	str	r6, [r4, #0]
 8001ada:	2000      	movs	r0, #0
 8001adc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ae0:	462a      	mov	r2, r5
 8001ae2:	f000 fb65 	bl	80021b0 <_realloc_r>
 8001ae6:	4606      	mov	r6, r0
 8001ae8:	2800      	cmp	r0, #0
 8001aea:	d1e1      	bne.n	8001ab0 <__ssputs_r+0x70>
 8001aec:	6921      	ldr	r1, [r4, #16]
 8001aee:	4650      	mov	r0, sl
 8001af0:	f000 fab2 	bl	8002058 <_free_r>
 8001af4:	e7c7      	b.n	8001a86 <__ssputs_r+0x46>
	...

08001af8 <_svfiprintf_r>:
 8001af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001afc:	b09d      	sub	sp, #116	; 0x74
 8001afe:	4680      	mov	r8, r0
 8001b00:	9303      	str	r3, [sp, #12]
 8001b02:	898b      	ldrh	r3, [r1, #12]
 8001b04:	061c      	lsls	r4, r3, #24
 8001b06:	460d      	mov	r5, r1
 8001b08:	4616      	mov	r6, r2
 8001b0a:	d50f      	bpl.n	8001b2c <_svfiprintf_r+0x34>
 8001b0c:	690b      	ldr	r3, [r1, #16]
 8001b0e:	b96b      	cbnz	r3, 8001b2c <_svfiprintf_r+0x34>
 8001b10:	2140      	movs	r1, #64	; 0x40
 8001b12:	f000 faef 	bl	80020f4 <_malloc_r>
 8001b16:	6028      	str	r0, [r5, #0]
 8001b18:	6128      	str	r0, [r5, #16]
 8001b1a:	b928      	cbnz	r0, 8001b28 <_svfiprintf_r+0x30>
 8001b1c:	230c      	movs	r3, #12
 8001b1e:	f8c8 3000 	str.w	r3, [r8]
 8001b22:	f04f 30ff 	mov.w	r0, #4294967295
 8001b26:	e0c5      	b.n	8001cb4 <_svfiprintf_r+0x1bc>
 8001b28:	2340      	movs	r3, #64	; 0x40
 8001b2a:	616b      	str	r3, [r5, #20]
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	9309      	str	r3, [sp, #36]	; 0x24
 8001b30:	2320      	movs	r3, #32
 8001b32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001b36:	2330      	movs	r3, #48	; 0x30
 8001b38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001b3c:	f04f 0b01 	mov.w	fp, #1
 8001b40:	4637      	mov	r7, r6
 8001b42:	463c      	mov	r4, r7
 8001b44:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d13c      	bne.n	8001bc6 <_svfiprintf_r+0xce>
 8001b4c:	ebb7 0a06 	subs.w	sl, r7, r6
 8001b50:	d00b      	beq.n	8001b6a <_svfiprintf_r+0x72>
 8001b52:	4653      	mov	r3, sl
 8001b54:	4632      	mov	r2, r6
 8001b56:	4629      	mov	r1, r5
 8001b58:	4640      	mov	r0, r8
 8001b5a:	f7ff ff71 	bl	8001a40 <__ssputs_r>
 8001b5e:	3001      	adds	r0, #1
 8001b60:	f000 80a3 	beq.w	8001caa <_svfiprintf_r+0x1b2>
 8001b64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001b66:	4453      	add	r3, sl
 8001b68:	9309      	str	r3, [sp, #36]	; 0x24
 8001b6a:	783b      	ldrb	r3, [r7, #0]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	f000 809c 	beq.w	8001caa <_svfiprintf_r+0x1b2>
 8001b72:	2300      	movs	r3, #0
 8001b74:	f04f 32ff 	mov.w	r2, #4294967295
 8001b78:	9304      	str	r3, [sp, #16]
 8001b7a:	9307      	str	r3, [sp, #28]
 8001b7c:	9205      	str	r2, [sp, #20]
 8001b7e:	9306      	str	r3, [sp, #24]
 8001b80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001b84:	931a      	str	r3, [sp, #104]	; 0x68
 8001b86:	2205      	movs	r2, #5
 8001b88:	7821      	ldrb	r1, [r4, #0]
 8001b8a:	4850      	ldr	r0, [pc, #320]	; (8001ccc <_svfiprintf_r+0x1d4>)
 8001b8c:	f7fe fb30 	bl	80001f0 <memchr>
 8001b90:	1c67      	adds	r7, r4, #1
 8001b92:	9b04      	ldr	r3, [sp, #16]
 8001b94:	b9d8      	cbnz	r0, 8001bce <_svfiprintf_r+0xd6>
 8001b96:	06d9      	lsls	r1, r3, #27
 8001b98:	bf44      	itt	mi
 8001b9a:	2220      	movmi	r2, #32
 8001b9c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001ba0:	071a      	lsls	r2, r3, #28
 8001ba2:	bf44      	itt	mi
 8001ba4:	222b      	movmi	r2, #43	; 0x2b
 8001ba6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001baa:	7822      	ldrb	r2, [r4, #0]
 8001bac:	2a2a      	cmp	r2, #42	; 0x2a
 8001bae:	d016      	beq.n	8001bde <_svfiprintf_r+0xe6>
 8001bb0:	9a07      	ldr	r2, [sp, #28]
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	200a      	movs	r0, #10
 8001bb6:	4627      	mov	r7, r4
 8001bb8:	3401      	adds	r4, #1
 8001bba:	783b      	ldrb	r3, [r7, #0]
 8001bbc:	3b30      	subs	r3, #48	; 0x30
 8001bbe:	2b09      	cmp	r3, #9
 8001bc0:	d951      	bls.n	8001c66 <_svfiprintf_r+0x16e>
 8001bc2:	b1c9      	cbz	r1, 8001bf8 <_svfiprintf_r+0x100>
 8001bc4:	e011      	b.n	8001bea <_svfiprintf_r+0xf2>
 8001bc6:	2b25      	cmp	r3, #37	; 0x25
 8001bc8:	d0c0      	beq.n	8001b4c <_svfiprintf_r+0x54>
 8001bca:	4627      	mov	r7, r4
 8001bcc:	e7b9      	b.n	8001b42 <_svfiprintf_r+0x4a>
 8001bce:	4a3f      	ldr	r2, [pc, #252]	; (8001ccc <_svfiprintf_r+0x1d4>)
 8001bd0:	1a80      	subs	r0, r0, r2
 8001bd2:	fa0b f000 	lsl.w	r0, fp, r0
 8001bd6:	4318      	orrs	r0, r3
 8001bd8:	9004      	str	r0, [sp, #16]
 8001bda:	463c      	mov	r4, r7
 8001bdc:	e7d3      	b.n	8001b86 <_svfiprintf_r+0x8e>
 8001bde:	9a03      	ldr	r2, [sp, #12]
 8001be0:	1d11      	adds	r1, r2, #4
 8001be2:	6812      	ldr	r2, [r2, #0]
 8001be4:	9103      	str	r1, [sp, #12]
 8001be6:	2a00      	cmp	r2, #0
 8001be8:	db01      	blt.n	8001bee <_svfiprintf_r+0xf6>
 8001bea:	9207      	str	r2, [sp, #28]
 8001bec:	e004      	b.n	8001bf8 <_svfiprintf_r+0x100>
 8001bee:	4252      	negs	r2, r2
 8001bf0:	f043 0302 	orr.w	r3, r3, #2
 8001bf4:	9207      	str	r2, [sp, #28]
 8001bf6:	9304      	str	r3, [sp, #16]
 8001bf8:	783b      	ldrb	r3, [r7, #0]
 8001bfa:	2b2e      	cmp	r3, #46	; 0x2e
 8001bfc:	d10e      	bne.n	8001c1c <_svfiprintf_r+0x124>
 8001bfe:	787b      	ldrb	r3, [r7, #1]
 8001c00:	2b2a      	cmp	r3, #42	; 0x2a
 8001c02:	f107 0101 	add.w	r1, r7, #1
 8001c06:	d132      	bne.n	8001c6e <_svfiprintf_r+0x176>
 8001c08:	9b03      	ldr	r3, [sp, #12]
 8001c0a:	1d1a      	adds	r2, r3, #4
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	9203      	str	r2, [sp, #12]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	bfb8      	it	lt
 8001c14:	f04f 33ff 	movlt.w	r3, #4294967295
 8001c18:	3702      	adds	r7, #2
 8001c1a:	9305      	str	r3, [sp, #20]
 8001c1c:	4c2c      	ldr	r4, [pc, #176]	; (8001cd0 <_svfiprintf_r+0x1d8>)
 8001c1e:	7839      	ldrb	r1, [r7, #0]
 8001c20:	2203      	movs	r2, #3
 8001c22:	4620      	mov	r0, r4
 8001c24:	f7fe fae4 	bl	80001f0 <memchr>
 8001c28:	b138      	cbz	r0, 8001c3a <_svfiprintf_r+0x142>
 8001c2a:	2340      	movs	r3, #64	; 0x40
 8001c2c:	1b00      	subs	r0, r0, r4
 8001c2e:	fa03 f000 	lsl.w	r0, r3, r0
 8001c32:	9b04      	ldr	r3, [sp, #16]
 8001c34:	4303      	orrs	r3, r0
 8001c36:	9304      	str	r3, [sp, #16]
 8001c38:	3701      	adds	r7, #1
 8001c3a:	7839      	ldrb	r1, [r7, #0]
 8001c3c:	4825      	ldr	r0, [pc, #148]	; (8001cd4 <_svfiprintf_r+0x1dc>)
 8001c3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001c42:	2206      	movs	r2, #6
 8001c44:	1c7e      	adds	r6, r7, #1
 8001c46:	f7fe fad3 	bl	80001f0 <memchr>
 8001c4a:	2800      	cmp	r0, #0
 8001c4c:	d035      	beq.n	8001cba <_svfiprintf_r+0x1c2>
 8001c4e:	4b22      	ldr	r3, [pc, #136]	; (8001cd8 <_svfiprintf_r+0x1e0>)
 8001c50:	b9fb      	cbnz	r3, 8001c92 <_svfiprintf_r+0x19a>
 8001c52:	9b03      	ldr	r3, [sp, #12]
 8001c54:	3307      	adds	r3, #7
 8001c56:	f023 0307 	bic.w	r3, r3, #7
 8001c5a:	3308      	adds	r3, #8
 8001c5c:	9303      	str	r3, [sp, #12]
 8001c5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001c60:	444b      	add	r3, r9
 8001c62:	9309      	str	r3, [sp, #36]	; 0x24
 8001c64:	e76c      	b.n	8001b40 <_svfiprintf_r+0x48>
 8001c66:	fb00 3202 	mla	r2, r0, r2, r3
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	e7a3      	b.n	8001bb6 <_svfiprintf_r+0xbe>
 8001c6e:	2300      	movs	r3, #0
 8001c70:	9305      	str	r3, [sp, #20]
 8001c72:	4618      	mov	r0, r3
 8001c74:	240a      	movs	r4, #10
 8001c76:	460f      	mov	r7, r1
 8001c78:	3101      	adds	r1, #1
 8001c7a:	783a      	ldrb	r2, [r7, #0]
 8001c7c:	3a30      	subs	r2, #48	; 0x30
 8001c7e:	2a09      	cmp	r2, #9
 8001c80:	d903      	bls.n	8001c8a <_svfiprintf_r+0x192>
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d0ca      	beq.n	8001c1c <_svfiprintf_r+0x124>
 8001c86:	9005      	str	r0, [sp, #20]
 8001c88:	e7c8      	b.n	8001c1c <_svfiprintf_r+0x124>
 8001c8a:	fb04 2000 	mla	r0, r4, r0, r2
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e7f1      	b.n	8001c76 <_svfiprintf_r+0x17e>
 8001c92:	ab03      	add	r3, sp, #12
 8001c94:	9300      	str	r3, [sp, #0]
 8001c96:	462a      	mov	r2, r5
 8001c98:	4b10      	ldr	r3, [pc, #64]	; (8001cdc <_svfiprintf_r+0x1e4>)
 8001c9a:	a904      	add	r1, sp, #16
 8001c9c:	4640      	mov	r0, r8
 8001c9e:	f3af 8000 	nop.w
 8001ca2:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001ca6:	4681      	mov	r9, r0
 8001ca8:	d1d9      	bne.n	8001c5e <_svfiprintf_r+0x166>
 8001caa:	89ab      	ldrh	r3, [r5, #12]
 8001cac:	065b      	lsls	r3, r3, #25
 8001cae:	f53f af38 	bmi.w	8001b22 <_svfiprintf_r+0x2a>
 8001cb2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001cb4:	b01d      	add	sp, #116	; 0x74
 8001cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001cba:	ab03      	add	r3, sp, #12
 8001cbc:	9300      	str	r3, [sp, #0]
 8001cbe:	462a      	mov	r2, r5
 8001cc0:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <_svfiprintf_r+0x1e4>)
 8001cc2:	a904      	add	r1, sp, #16
 8001cc4:	4640      	mov	r0, r8
 8001cc6:	f000 f881 	bl	8001dcc <_printf_i>
 8001cca:	e7ea      	b.n	8001ca2 <_svfiprintf_r+0x1aa>
 8001ccc:	080022a3 	.word	0x080022a3
 8001cd0:	080022a9 	.word	0x080022a9
 8001cd4:	080022ad 	.word	0x080022ad
 8001cd8:	00000000 	.word	0x00000000
 8001cdc:	08001a41 	.word	0x08001a41

08001ce0 <_printf_common>:
 8001ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ce4:	4691      	mov	r9, r2
 8001ce6:	461f      	mov	r7, r3
 8001ce8:	688a      	ldr	r2, [r1, #8]
 8001cea:	690b      	ldr	r3, [r1, #16]
 8001cec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	bfb8      	it	lt
 8001cf4:	4613      	movlt	r3, r2
 8001cf6:	f8c9 3000 	str.w	r3, [r9]
 8001cfa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001cfe:	4606      	mov	r6, r0
 8001d00:	460c      	mov	r4, r1
 8001d02:	b112      	cbz	r2, 8001d0a <_printf_common+0x2a>
 8001d04:	3301      	adds	r3, #1
 8001d06:	f8c9 3000 	str.w	r3, [r9]
 8001d0a:	6823      	ldr	r3, [r4, #0]
 8001d0c:	0699      	lsls	r1, r3, #26
 8001d0e:	bf42      	ittt	mi
 8001d10:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001d14:	3302      	addmi	r3, #2
 8001d16:	f8c9 3000 	strmi.w	r3, [r9]
 8001d1a:	6825      	ldr	r5, [r4, #0]
 8001d1c:	f015 0506 	ands.w	r5, r5, #6
 8001d20:	d107      	bne.n	8001d32 <_printf_common+0x52>
 8001d22:	f104 0a19 	add.w	sl, r4, #25
 8001d26:	68e3      	ldr	r3, [r4, #12]
 8001d28:	f8d9 2000 	ldr.w	r2, [r9]
 8001d2c:	1a9b      	subs	r3, r3, r2
 8001d2e:	429d      	cmp	r5, r3
 8001d30:	db29      	blt.n	8001d86 <_printf_common+0xa6>
 8001d32:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001d36:	6822      	ldr	r2, [r4, #0]
 8001d38:	3300      	adds	r3, #0
 8001d3a:	bf18      	it	ne
 8001d3c:	2301      	movne	r3, #1
 8001d3e:	0692      	lsls	r2, r2, #26
 8001d40:	d42e      	bmi.n	8001da0 <_printf_common+0xc0>
 8001d42:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001d46:	4639      	mov	r1, r7
 8001d48:	4630      	mov	r0, r6
 8001d4a:	47c0      	blx	r8
 8001d4c:	3001      	adds	r0, #1
 8001d4e:	d021      	beq.n	8001d94 <_printf_common+0xb4>
 8001d50:	6823      	ldr	r3, [r4, #0]
 8001d52:	68e5      	ldr	r5, [r4, #12]
 8001d54:	f8d9 2000 	ldr.w	r2, [r9]
 8001d58:	f003 0306 	and.w	r3, r3, #6
 8001d5c:	2b04      	cmp	r3, #4
 8001d5e:	bf08      	it	eq
 8001d60:	1aad      	subeq	r5, r5, r2
 8001d62:	68a3      	ldr	r3, [r4, #8]
 8001d64:	6922      	ldr	r2, [r4, #16]
 8001d66:	bf0c      	ite	eq
 8001d68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001d6c:	2500      	movne	r5, #0
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	bfc4      	itt	gt
 8001d72:	1a9b      	subgt	r3, r3, r2
 8001d74:	18ed      	addgt	r5, r5, r3
 8001d76:	f04f 0900 	mov.w	r9, #0
 8001d7a:	341a      	adds	r4, #26
 8001d7c:	454d      	cmp	r5, r9
 8001d7e:	d11b      	bne.n	8001db8 <_printf_common+0xd8>
 8001d80:	2000      	movs	r0, #0
 8001d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d86:	2301      	movs	r3, #1
 8001d88:	4652      	mov	r2, sl
 8001d8a:	4639      	mov	r1, r7
 8001d8c:	4630      	mov	r0, r6
 8001d8e:	47c0      	blx	r8
 8001d90:	3001      	adds	r0, #1
 8001d92:	d103      	bne.n	8001d9c <_printf_common+0xbc>
 8001d94:	f04f 30ff 	mov.w	r0, #4294967295
 8001d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d9c:	3501      	adds	r5, #1
 8001d9e:	e7c2      	b.n	8001d26 <_printf_common+0x46>
 8001da0:	18e1      	adds	r1, r4, r3
 8001da2:	1c5a      	adds	r2, r3, #1
 8001da4:	2030      	movs	r0, #48	; 0x30
 8001da6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001daa:	4422      	add	r2, r4
 8001dac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001db0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001db4:	3302      	adds	r3, #2
 8001db6:	e7c4      	b.n	8001d42 <_printf_common+0x62>
 8001db8:	2301      	movs	r3, #1
 8001dba:	4622      	mov	r2, r4
 8001dbc:	4639      	mov	r1, r7
 8001dbe:	4630      	mov	r0, r6
 8001dc0:	47c0      	blx	r8
 8001dc2:	3001      	adds	r0, #1
 8001dc4:	d0e6      	beq.n	8001d94 <_printf_common+0xb4>
 8001dc6:	f109 0901 	add.w	r9, r9, #1
 8001dca:	e7d7      	b.n	8001d7c <_printf_common+0x9c>

08001dcc <_printf_i>:
 8001dcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001dd0:	4617      	mov	r7, r2
 8001dd2:	7e0a      	ldrb	r2, [r1, #24]
 8001dd4:	b085      	sub	sp, #20
 8001dd6:	2a6e      	cmp	r2, #110	; 0x6e
 8001dd8:	4698      	mov	r8, r3
 8001dda:	4606      	mov	r6, r0
 8001ddc:	460c      	mov	r4, r1
 8001dde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001de0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8001de4:	f000 80bc 	beq.w	8001f60 <_printf_i+0x194>
 8001de8:	d81a      	bhi.n	8001e20 <_printf_i+0x54>
 8001dea:	2a63      	cmp	r2, #99	; 0x63
 8001dec:	d02e      	beq.n	8001e4c <_printf_i+0x80>
 8001dee:	d80a      	bhi.n	8001e06 <_printf_i+0x3a>
 8001df0:	2a00      	cmp	r2, #0
 8001df2:	f000 80c8 	beq.w	8001f86 <_printf_i+0x1ba>
 8001df6:	2a58      	cmp	r2, #88	; 0x58
 8001df8:	f000 808a 	beq.w	8001f10 <_printf_i+0x144>
 8001dfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001e00:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8001e04:	e02a      	b.n	8001e5c <_printf_i+0x90>
 8001e06:	2a64      	cmp	r2, #100	; 0x64
 8001e08:	d001      	beq.n	8001e0e <_printf_i+0x42>
 8001e0a:	2a69      	cmp	r2, #105	; 0x69
 8001e0c:	d1f6      	bne.n	8001dfc <_printf_i+0x30>
 8001e0e:	6821      	ldr	r1, [r4, #0]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001e16:	d023      	beq.n	8001e60 <_printf_i+0x94>
 8001e18:	1d11      	adds	r1, r2, #4
 8001e1a:	6019      	str	r1, [r3, #0]
 8001e1c:	6813      	ldr	r3, [r2, #0]
 8001e1e:	e027      	b.n	8001e70 <_printf_i+0xa4>
 8001e20:	2a73      	cmp	r2, #115	; 0x73
 8001e22:	f000 80b4 	beq.w	8001f8e <_printf_i+0x1c2>
 8001e26:	d808      	bhi.n	8001e3a <_printf_i+0x6e>
 8001e28:	2a6f      	cmp	r2, #111	; 0x6f
 8001e2a:	d02a      	beq.n	8001e82 <_printf_i+0xb6>
 8001e2c:	2a70      	cmp	r2, #112	; 0x70
 8001e2e:	d1e5      	bne.n	8001dfc <_printf_i+0x30>
 8001e30:	680a      	ldr	r2, [r1, #0]
 8001e32:	f042 0220 	orr.w	r2, r2, #32
 8001e36:	600a      	str	r2, [r1, #0]
 8001e38:	e003      	b.n	8001e42 <_printf_i+0x76>
 8001e3a:	2a75      	cmp	r2, #117	; 0x75
 8001e3c:	d021      	beq.n	8001e82 <_printf_i+0xb6>
 8001e3e:	2a78      	cmp	r2, #120	; 0x78
 8001e40:	d1dc      	bne.n	8001dfc <_printf_i+0x30>
 8001e42:	2278      	movs	r2, #120	; 0x78
 8001e44:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8001e48:	496e      	ldr	r1, [pc, #440]	; (8002004 <_printf_i+0x238>)
 8001e4a:	e064      	b.n	8001f16 <_printf_i+0x14a>
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8001e52:	1d11      	adds	r1, r2, #4
 8001e54:	6019      	str	r1, [r3, #0]
 8001e56:	6813      	ldr	r3, [r2, #0]
 8001e58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e0a3      	b.n	8001fa8 <_printf_i+0x1dc>
 8001e60:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001e64:	f102 0104 	add.w	r1, r2, #4
 8001e68:	6019      	str	r1, [r3, #0]
 8001e6a:	d0d7      	beq.n	8001e1c <_printf_i+0x50>
 8001e6c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	da03      	bge.n	8001e7c <_printf_i+0xb0>
 8001e74:	222d      	movs	r2, #45	; 0x2d
 8001e76:	425b      	negs	r3, r3
 8001e78:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001e7c:	4962      	ldr	r1, [pc, #392]	; (8002008 <_printf_i+0x23c>)
 8001e7e:	220a      	movs	r2, #10
 8001e80:	e017      	b.n	8001eb2 <_printf_i+0xe6>
 8001e82:	6820      	ldr	r0, [r4, #0]
 8001e84:	6819      	ldr	r1, [r3, #0]
 8001e86:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001e8a:	d003      	beq.n	8001e94 <_printf_i+0xc8>
 8001e8c:	1d08      	adds	r0, r1, #4
 8001e8e:	6018      	str	r0, [r3, #0]
 8001e90:	680b      	ldr	r3, [r1, #0]
 8001e92:	e006      	b.n	8001ea2 <_printf_i+0xd6>
 8001e94:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001e98:	f101 0004 	add.w	r0, r1, #4
 8001e9c:	6018      	str	r0, [r3, #0]
 8001e9e:	d0f7      	beq.n	8001e90 <_printf_i+0xc4>
 8001ea0:	880b      	ldrh	r3, [r1, #0]
 8001ea2:	4959      	ldr	r1, [pc, #356]	; (8002008 <_printf_i+0x23c>)
 8001ea4:	2a6f      	cmp	r2, #111	; 0x6f
 8001ea6:	bf14      	ite	ne
 8001ea8:	220a      	movne	r2, #10
 8001eaa:	2208      	moveq	r2, #8
 8001eac:	2000      	movs	r0, #0
 8001eae:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8001eb2:	6865      	ldr	r5, [r4, #4]
 8001eb4:	60a5      	str	r5, [r4, #8]
 8001eb6:	2d00      	cmp	r5, #0
 8001eb8:	f2c0 809c 	blt.w	8001ff4 <_printf_i+0x228>
 8001ebc:	6820      	ldr	r0, [r4, #0]
 8001ebe:	f020 0004 	bic.w	r0, r0, #4
 8001ec2:	6020      	str	r0, [r4, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d13f      	bne.n	8001f48 <_printf_i+0x17c>
 8001ec8:	2d00      	cmp	r5, #0
 8001eca:	f040 8095 	bne.w	8001ff8 <_printf_i+0x22c>
 8001ece:	4675      	mov	r5, lr
 8001ed0:	2a08      	cmp	r2, #8
 8001ed2:	d10b      	bne.n	8001eec <_printf_i+0x120>
 8001ed4:	6823      	ldr	r3, [r4, #0]
 8001ed6:	07da      	lsls	r2, r3, #31
 8001ed8:	d508      	bpl.n	8001eec <_printf_i+0x120>
 8001eda:	6923      	ldr	r3, [r4, #16]
 8001edc:	6862      	ldr	r2, [r4, #4]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	bfde      	ittt	le
 8001ee2:	2330      	movle	r3, #48	; 0x30
 8001ee4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001ee8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001eec:	ebae 0305 	sub.w	r3, lr, r5
 8001ef0:	6123      	str	r3, [r4, #16]
 8001ef2:	f8cd 8000 	str.w	r8, [sp]
 8001ef6:	463b      	mov	r3, r7
 8001ef8:	aa03      	add	r2, sp, #12
 8001efa:	4621      	mov	r1, r4
 8001efc:	4630      	mov	r0, r6
 8001efe:	f7ff feef 	bl	8001ce0 <_printf_common>
 8001f02:	3001      	adds	r0, #1
 8001f04:	d155      	bne.n	8001fb2 <_printf_i+0x1e6>
 8001f06:	f04f 30ff 	mov.w	r0, #4294967295
 8001f0a:	b005      	add	sp, #20
 8001f0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001f10:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8001f14:	493c      	ldr	r1, [pc, #240]	; (8002008 <_printf_i+0x23c>)
 8001f16:	6822      	ldr	r2, [r4, #0]
 8001f18:	6818      	ldr	r0, [r3, #0]
 8001f1a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001f1e:	f100 0504 	add.w	r5, r0, #4
 8001f22:	601d      	str	r5, [r3, #0]
 8001f24:	d001      	beq.n	8001f2a <_printf_i+0x15e>
 8001f26:	6803      	ldr	r3, [r0, #0]
 8001f28:	e002      	b.n	8001f30 <_printf_i+0x164>
 8001f2a:	0655      	lsls	r5, r2, #25
 8001f2c:	d5fb      	bpl.n	8001f26 <_printf_i+0x15a>
 8001f2e:	8803      	ldrh	r3, [r0, #0]
 8001f30:	07d0      	lsls	r0, r2, #31
 8001f32:	bf44      	itt	mi
 8001f34:	f042 0220 	orrmi.w	r2, r2, #32
 8001f38:	6022      	strmi	r2, [r4, #0]
 8001f3a:	b91b      	cbnz	r3, 8001f44 <_printf_i+0x178>
 8001f3c:	6822      	ldr	r2, [r4, #0]
 8001f3e:	f022 0220 	bic.w	r2, r2, #32
 8001f42:	6022      	str	r2, [r4, #0]
 8001f44:	2210      	movs	r2, #16
 8001f46:	e7b1      	b.n	8001eac <_printf_i+0xe0>
 8001f48:	4675      	mov	r5, lr
 8001f4a:	fbb3 f0f2 	udiv	r0, r3, r2
 8001f4e:	fb02 3310 	mls	r3, r2, r0, r3
 8001f52:	5ccb      	ldrb	r3, [r1, r3]
 8001f54:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2800      	cmp	r0, #0
 8001f5c:	d1f5      	bne.n	8001f4a <_printf_i+0x17e>
 8001f5e:	e7b7      	b.n	8001ed0 <_printf_i+0x104>
 8001f60:	6808      	ldr	r0, [r1, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	6949      	ldr	r1, [r1, #20]
 8001f66:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001f6a:	d004      	beq.n	8001f76 <_printf_i+0x1aa>
 8001f6c:	1d10      	adds	r0, r2, #4
 8001f6e:	6018      	str	r0, [r3, #0]
 8001f70:	6813      	ldr	r3, [r2, #0]
 8001f72:	6019      	str	r1, [r3, #0]
 8001f74:	e007      	b.n	8001f86 <_printf_i+0x1ba>
 8001f76:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001f7a:	f102 0004 	add.w	r0, r2, #4
 8001f7e:	6018      	str	r0, [r3, #0]
 8001f80:	6813      	ldr	r3, [r2, #0]
 8001f82:	d0f6      	beq.n	8001f72 <_printf_i+0x1a6>
 8001f84:	8019      	strh	r1, [r3, #0]
 8001f86:	2300      	movs	r3, #0
 8001f88:	6123      	str	r3, [r4, #16]
 8001f8a:	4675      	mov	r5, lr
 8001f8c:	e7b1      	b.n	8001ef2 <_printf_i+0x126>
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	1d11      	adds	r1, r2, #4
 8001f92:	6019      	str	r1, [r3, #0]
 8001f94:	6815      	ldr	r5, [r2, #0]
 8001f96:	6862      	ldr	r2, [r4, #4]
 8001f98:	2100      	movs	r1, #0
 8001f9a:	4628      	mov	r0, r5
 8001f9c:	f7fe f928 	bl	80001f0 <memchr>
 8001fa0:	b108      	cbz	r0, 8001fa6 <_printf_i+0x1da>
 8001fa2:	1b40      	subs	r0, r0, r5
 8001fa4:	6060      	str	r0, [r4, #4]
 8001fa6:	6863      	ldr	r3, [r4, #4]
 8001fa8:	6123      	str	r3, [r4, #16]
 8001faa:	2300      	movs	r3, #0
 8001fac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001fb0:	e79f      	b.n	8001ef2 <_printf_i+0x126>
 8001fb2:	6923      	ldr	r3, [r4, #16]
 8001fb4:	462a      	mov	r2, r5
 8001fb6:	4639      	mov	r1, r7
 8001fb8:	4630      	mov	r0, r6
 8001fba:	47c0      	blx	r8
 8001fbc:	3001      	adds	r0, #1
 8001fbe:	d0a2      	beq.n	8001f06 <_printf_i+0x13a>
 8001fc0:	6823      	ldr	r3, [r4, #0]
 8001fc2:	079b      	lsls	r3, r3, #30
 8001fc4:	d507      	bpl.n	8001fd6 <_printf_i+0x20a>
 8001fc6:	2500      	movs	r5, #0
 8001fc8:	f104 0919 	add.w	r9, r4, #25
 8001fcc:	68e3      	ldr	r3, [r4, #12]
 8001fce:	9a03      	ldr	r2, [sp, #12]
 8001fd0:	1a9b      	subs	r3, r3, r2
 8001fd2:	429d      	cmp	r5, r3
 8001fd4:	db05      	blt.n	8001fe2 <_printf_i+0x216>
 8001fd6:	68e0      	ldr	r0, [r4, #12]
 8001fd8:	9b03      	ldr	r3, [sp, #12]
 8001fda:	4298      	cmp	r0, r3
 8001fdc:	bfb8      	it	lt
 8001fde:	4618      	movlt	r0, r3
 8001fe0:	e793      	b.n	8001f0a <_printf_i+0x13e>
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	464a      	mov	r2, r9
 8001fe6:	4639      	mov	r1, r7
 8001fe8:	4630      	mov	r0, r6
 8001fea:	47c0      	blx	r8
 8001fec:	3001      	adds	r0, #1
 8001fee:	d08a      	beq.n	8001f06 <_printf_i+0x13a>
 8001ff0:	3501      	adds	r5, #1
 8001ff2:	e7eb      	b.n	8001fcc <_printf_i+0x200>
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d1a7      	bne.n	8001f48 <_printf_i+0x17c>
 8001ff8:	780b      	ldrb	r3, [r1, #0]
 8001ffa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001ffe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002002:	e765      	b.n	8001ed0 <_printf_i+0x104>
 8002004:	080022c5 	.word	0x080022c5
 8002008:	080022b4 	.word	0x080022b4

0800200c <memcpy>:
 800200c:	b510      	push	{r4, lr}
 800200e:	1e43      	subs	r3, r0, #1
 8002010:	440a      	add	r2, r1
 8002012:	4291      	cmp	r1, r2
 8002014:	d100      	bne.n	8002018 <memcpy+0xc>
 8002016:	bd10      	pop	{r4, pc}
 8002018:	f811 4b01 	ldrb.w	r4, [r1], #1
 800201c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002020:	e7f7      	b.n	8002012 <memcpy+0x6>

08002022 <memmove>:
 8002022:	4288      	cmp	r0, r1
 8002024:	b510      	push	{r4, lr}
 8002026:	eb01 0302 	add.w	r3, r1, r2
 800202a:	d803      	bhi.n	8002034 <memmove+0x12>
 800202c:	1e42      	subs	r2, r0, #1
 800202e:	4299      	cmp	r1, r3
 8002030:	d10c      	bne.n	800204c <memmove+0x2a>
 8002032:	bd10      	pop	{r4, pc}
 8002034:	4298      	cmp	r0, r3
 8002036:	d2f9      	bcs.n	800202c <memmove+0xa>
 8002038:	1881      	adds	r1, r0, r2
 800203a:	1ad2      	subs	r2, r2, r3
 800203c:	42d3      	cmn	r3, r2
 800203e:	d100      	bne.n	8002042 <memmove+0x20>
 8002040:	bd10      	pop	{r4, pc}
 8002042:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002046:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800204a:	e7f7      	b.n	800203c <memmove+0x1a>
 800204c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002050:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002054:	e7eb      	b.n	800202e <memmove+0xc>
	...

08002058 <_free_r>:
 8002058:	b538      	push	{r3, r4, r5, lr}
 800205a:	4605      	mov	r5, r0
 800205c:	2900      	cmp	r1, #0
 800205e:	d045      	beq.n	80020ec <_free_r+0x94>
 8002060:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002064:	1f0c      	subs	r4, r1, #4
 8002066:	2b00      	cmp	r3, #0
 8002068:	bfb8      	it	lt
 800206a:	18e4      	addlt	r4, r4, r3
 800206c:	f000 f8d6 	bl	800221c <__malloc_lock>
 8002070:	4a1f      	ldr	r2, [pc, #124]	; (80020f0 <_free_r+0x98>)
 8002072:	6813      	ldr	r3, [r2, #0]
 8002074:	4610      	mov	r0, r2
 8002076:	b933      	cbnz	r3, 8002086 <_free_r+0x2e>
 8002078:	6063      	str	r3, [r4, #4]
 800207a:	6014      	str	r4, [r2, #0]
 800207c:	4628      	mov	r0, r5
 800207e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002082:	f000 b8cc 	b.w	800221e <__malloc_unlock>
 8002086:	42a3      	cmp	r3, r4
 8002088:	d90c      	bls.n	80020a4 <_free_r+0x4c>
 800208a:	6821      	ldr	r1, [r4, #0]
 800208c:	1862      	adds	r2, r4, r1
 800208e:	4293      	cmp	r3, r2
 8002090:	bf04      	itt	eq
 8002092:	681a      	ldreq	r2, [r3, #0]
 8002094:	685b      	ldreq	r3, [r3, #4]
 8002096:	6063      	str	r3, [r4, #4]
 8002098:	bf04      	itt	eq
 800209a:	1852      	addeq	r2, r2, r1
 800209c:	6022      	streq	r2, [r4, #0]
 800209e:	6004      	str	r4, [r0, #0]
 80020a0:	e7ec      	b.n	800207c <_free_r+0x24>
 80020a2:	4613      	mov	r3, r2
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	b10a      	cbz	r2, 80020ac <_free_r+0x54>
 80020a8:	42a2      	cmp	r2, r4
 80020aa:	d9fa      	bls.n	80020a2 <_free_r+0x4a>
 80020ac:	6819      	ldr	r1, [r3, #0]
 80020ae:	1858      	adds	r0, r3, r1
 80020b0:	42a0      	cmp	r0, r4
 80020b2:	d10b      	bne.n	80020cc <_free_r+0x74>
 80020b4:	6820      	ldr	r0, [r4, #0]
 80020b6:	4401      	add	r1, r0
 80020b8:	1858      	adds	r0, r3, r1
 80020ba:	4282      	cmp	r2, r0
 80020bc:	6019      	str	r1, [r3, #0]
 80020be:	d1dd      	bne.n	800207c <_free_r+0x24>
 80020c0:	6810      	ldr	r0, [r2, #0]
 80020c2:	6852      	ldr	r2, [r2, #4]
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	4401      	add	r1, r0
 80020c8:	6019      	str	r1, [r3, #0]
 80020ca:	e7d7      	b.n	800207c <_free_r+0x24>
 80020cc:	d902      	bls.n	80020d4 <_free_r+0x7c>
 80020ce:	230c      	movs	r3, #12
 80020d0:	602b      	str	r3, [r5, #0]
 80020d2:	e7d3      	b.n	800207c <_free_r+0x24>
 80020d4:	6820      	ldr	r0, [r4, #0]
 80020d6:	1821      	adds	r1, r4, r0
 80020d8:	428a      	cmp	r2, r1
 80020da:	bf04      	itt	eq
 80020dc:	6811      	ldreq	r1, [r2, #0]
 80020de:	6852      	ldreq	r2, [r2, #4]
 80020e0:	6062      	str	r2, [r4, #4]
 80020e2:	bf04      	itt	eq
 80020e4:	1809      	addeq	r1, r1, r0
 80020e6:	6021      	streq	r1, [r4, #0]
 80020e8:	605c      	str	r4, [r3, #4]
 80020ea:	e7c7      	b.n	800207c <_free_r+0x24>
 80020ec:	bd38      	pop	{r3, r4, r5, pc}
 80020ee:	bf00      	nop
 80020f0:	20000090 	.word	0x20000090

080020f4 <_malloc_r>:
 80020f4:	b570      	push	{r4, r5, r6, lr}
 80020f6:	1ccd      	adds	r5, r1, #3
 80020f8:	f025 0503 	bic.w	r5, r5, #3
 80020fc:	3508      	adds	r5, #8
 80020fe:	2d0c      	cmp	r5, #12
 8002100:	bf38      	it	cc
 8002102:	250c      	movcc	r5, #12
 8002104:	2d00      	cmp	r5, #0
 8002106:	4606      	mov	r6, r0
 8002108:	db01      	blt.n	800210e <_malloc_r+0x1a>
 800210a:	42a9      	cmp	r1, r5
 800210c:	d903      	bls.n	8002116 <_malloc_r+0x22>
 800210e:	230c      	movs	r3, #12
 8002110:	6033      	str	r3, [r6, #0]
 8002112:	2000      	movs	r0, #0
 8002114:	bd70      	pop	{r4, r5, r6, pc}
 8002116:	f000 f881 	bl	800221c <__malloc_lock>
 800211a:	4a23      	ldr	r2, [pc, #140]	; (80021a8 <_malloc_r+0xb4>)
 800211c:	6814      	ldr	r4, [r2, #0]
 800211e:	4621      	mov	r1, r4
 8002120:	b991      	cbnz	r1, 8002148 <_malloc_r+0x54>
 8002122:	4c22      	ldr	r4, [pc, #136]	; (80021ac <_malloc_r+0xb8>)
 8002124:	6823      	ldr	r3, [r4, #0]
 8002126:	b91b      	cbnz	r3, 8002130 <_malloc_r+0x3c>
 8002128:	4630      	mov	r0, r6
 800212a:	f000 f867 	bl	80021fc <_sbrk_r>
 800212e:	6020      	str	r0, [r4, #0]
 8002130:	4629      	mov	r1, r5
 8002132:	4630      	mov	r0, r6
 8002134:	f000 f862 	bl	80021fc <_sbrk_r>
 8002138:	1c43      	adds	r3, r0, #1
 800213a:	d126      	bne.n	800218a <_malloc_r+0x96>
 800213c:	230c      	movs	r3, #12
 800213e:	6033      	str	r3, [r6, #0]
 8002140:	4630      	mov	r0, r6
 8002142:	f000 f86c 	bl	800221e <__malloc_unlock>
 8002146:	e7e4      	b.n	8002112 <_malloc_r+0x1e>
 8002148:	680b      	ldr	r3, [r1, #0]
 800214a:	1b5b      	subs	r3, r3, r5
 800214c:	d41a      	bmi.n	8002184 <_malloc_r+0x90>
 800214e:	2b0b      	cmp	r3, #11
 8002150:	d90f      	bls.n	8002172 <_malloc_r+0x7e>
 8002152:	600b      	str	r3, [r1, #0]
 8002154:	50cd      	str	r5, [r1, r3]
 8002156:	18cc      	adds	r4, r1, r3
 8002158:	4630      	mov	r0, r6
 800215a:	f000 f860 	bl	800221e <__malloc_unlock>
 800215e:	f104 000b 	add.w	r0, r4, #11
 8002162:	1d23      	adds	r3, r4, #4
 8002164:	f020 0007 	bic.w	r0, r0, #7
 8002168:	1ac3      	subs	r3, r0, r3
 800216a:	d01b      	beq.n	80021a4 <_malloc_r+0xb0>
 800216c:	425a      	negs	r2, r3
 800216e:	50e2      	str	r2, [r4, r3]
 8002170:	bd70      	pop	{r4, r5, r6, pc}
 8002172:	428c      	cmp	r4, r1
 8002174:	bf0d      	iteet	eq
 8002176:	6863      	ldreq	r3, [r4, #4]
 8002178:	684b      	ldrne	r3, [r1, #4]
 800217a:	6063      	strne	r3, [r4, #4]
 800217c:	6013      	streq	r3, [r2, #0]
 800217e:	bf18      	it	ne
 8002180:	460c      	movne	r4, r1
 8002182:	e7e9      	b.n	8002158 <_malloc_r+0x64>
 8002184:	460c      	mov	r4, r1
 8002186:	6849      	ldr	r1, [r1, #4]
 8002188:	e7ca      	b.n	8002120 <_malloc_r+0x2c>
 800218a:	1cc4      	adds	r4, r0, #3
 800218c:	f024 0403 	bic.w	r4, r4, #3
 8002190:	42a0      	cmp	r0, r4
 8002192:	d005      	beq.n	80021a0 <_malloc_r+0xac>
 8002194:	1a21      	subs	r1, r4, r0
 8002196:	4630      	mov	r0, r6
 8002198:	f000 f830 	bl	80021fc <_sbrk_r>
 800219c:	3001      	adds	r0, #1
 800219e:	d0cd      	beq.n	800213c <_malloc_r+0x48>
 80021a0:	6025      	str	r5, [r4, #0]
 80021a2:	e7d9      	b.n	8002158 <_malloc_r+0x64>
 80021a4:	bd70      	pop	{r4, r5, r6, pc}
 80021a6:	bf00      	nop
 80021a8:	20000090 	.word	0x20000090
 80021ac:	20000094 	.word	0x20000094

080021b0 <_realloc_r>:
 80021b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021b2:	4607      	mov	r7, r0
 80021b4:	4614      	mov	r4, r2
 80021b6:	460e      	mov	r6, r1
 80021b8:	b921      	cbnz	r1, 80021c4 <_realloc_r+0x14>
 80021ba:	4611      	mov	r1, r2
 80021bc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80021c0:	f7ff bf98 	b.w	80020f4 <_malloc_r>
 80021c4:	b922      	cbnz	r2, 80021d0 <_realloc_r+0x20>
 80021c6:	f7ff ff47 	bl	8002058 <_free_r>
 80021ca:	4625      	mov	r5, r4
 80021cc:	4628      	mov	r0, r5
 80021ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80021d0:	f000 f826 	bl	8002220 <_malloc_usable_size_r>
 80021d4:	4284      	cmp	r4, r0
 80021d6:	d90f      	bls.n	80021f8 <_realloc_r+0x48>
 80021d8:	4621      	mov	r1, r4
 80021da:	4638      	mov	r0, r7
 80021dc:	f7ff ff8a 	bl	80020f4 <_malloc_r>
 80021e0:	4605      	mov	r5, r0
 80021e2:	2800      	cmp	r0, #0
 80021e4:	d0f2      	beq.n	80021cc <_realloc_r+0x1c>
 80021e6:	4631      	mov	r1, r6
 80021e8:	4622      	mov	r2, r4
 80021ea:	f7ff ff0f 	bl	800200c <memcpy>
 80021ee:	4631      	mov	r1, r6
 80021f0:	4638      	mov	r0, r7
 80021f2:	f7ff ff31 	bl	8002058 <_free_r>
 80021f6:	e7e9      	b.n	80021cc <_realloc_r+0x1c>
 80021f8:	4635      	mov	r5, r6
 80021fa:	e7e7      	b.n	80021cc <_realloc_r+0x1c>

080021fc <_sbrk_r>:
 80021fc:	b538      	push	{r3, r4, r5, lr}
 80021fe:	4c06      	ldr	r4, [pc, #24]	; (8002218 <_sbrk_r+0x1c>)
 8002200:	2300      	movs	r3, #0
 8002202:	4605      	mov	r5, r0
 8002204:	4608      	mov	r0, r1
 8002206:	6023      	str	r3, [r4, #0]
 8002208:	f000 f814 	bl	8002234 <_sbrk>
 800220c:	1c43      	adds	r3, r0, #1
 800220e:	d102      	bne.n	8002216 <_sbrk_r+0x1a>
 8002210:	6823      	ldr	r3, [r4, #0]
 8002212:	b103      	cbz	r3, 8002216 <_sbrk_r+0x1a>
 8002214:	602b      	str	r3, [r5, #0]
 8002216:	bd38      	pop	{r3, r4, r5, pc}
 8002218:	20000158 	.word	0x20000158

0800221c <__malloc_lock>:
 800221c:	4770      	bx	lr

0800221e <__malloc_unlock>:
 800221e:	4770      	bx	lr

08002220 <_malloc_usable_size_r>:
 8002220:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002224:	2800      	cmp	r0, #0
 8002226:	f1a0 0004 	sub.w	r0, r0, #4
 800222a:	bfbc      	itt	lt
 800222c:	580b      	ldrlt	r3, [r1, r0]
 800222e:	18c0      	addlt	r0, r0, r3
 8002230:	4770      	bx	lr
	...

08002234 <_sbrk>:
 8002234:	4b04      	ldr	r3, [pc, #16]	; (8002248 <_sbrk+0x14>)
 8002236:	6819      	ldr	r1, [r3, #0]
 8002238:	4602      	mov	r2, r0
 800223a:	b909      	cbnz	r1, 8002240 <_sbrk+0xc>
 800223c:	4903      	ldr	r1, [pc, #12]	; (800224c <_sbrk+0x18>)
 800223e:	6019      	str	r1, [r3, #0]
 8002240:	6818      	ldr	r0, [r3, #0]
 8002242:	4402      	add	r2, r0
 8002244:	601a      	str	r2, [r3, #0]
 8002246:	4770      	bx	lr
 8002248:	20000098 	.word	0x20000098
 800224c:	2000015c 	.word	0x2000015c

08002250 <_init>:
 8002250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002252:	bf00      	nop
 8002254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002256:	bc08      	pop	{r3}
 8002258:	469e      	mov	lr, r3
 800225a:	4770      	bx	lr

0800225c <_fini>:
 800225c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800225e:	bf00      	nop
 8002260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002262:	bc08      	pop	{r3}
 8002264:	469e      	mov	lr, r3
 8002266:	4770      	bx	lr
