// Seed: 2100591790
module module_0;
  reg id_1;
  assign id_0 = id_1 ? id_1 & 1 : id_1 ? id_1 : id_1;
  logic id_2 = 1'h0;
  always @(negedge id_1, posedge id_1) begin
    id_0 <= @(posedge 1) 1;
  end
endmodule
