{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715591712107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715591712109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 11:15:12 2024 " "Processing started: Mon May 13 11:15:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715591712109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715591712109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_latch -c d_latch " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_latch -c d_latch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715591712109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715591712325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715591712325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-STRUCTURAL_NAND " "Found design unit 1: d_latch-STRUCTURAL_NAND" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715591717584 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715591717584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715591717584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_latch-STRUCTURAL_NAND " "Found design unit 1: rs_latch-STRUCTURAL_NAND" {  } { { "rs_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/rs_latch.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715591717584 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs_latch " "Found entity 1: rs_latch" {  } { { "rs_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/rs_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715591717584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715591717584 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_latch " "Elaborating entity \"d_latch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715591717631 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[9..1\] d_latch.vhd(7) " "Using initial value X (don't care) for net \"ledr\[9..1\]\" at d_latch.vhd(7)" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715591717632 "|d_latch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rs_latch rs_latch:RSL A:structural_nand " "Elaborating entity \"rs_latch\" using architecture \"A:structural_nand\" for hierarchy \"rs_latch:RSL\"" {  } { { "d_latch.vhd" "RSL" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715591717643 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715591718134 "|d_latch|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715591718134 "|d_latch|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715591718134 "|d_latch|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715591718134 "|d_latch|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715591718134 "|d_latch|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715591718134 "|d_latch|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715591718134 "|d_latch|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715591718134 "|d_latch|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715591718134 "|d_latch|ledr[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715591718134 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715591718198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715591718480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715591718480 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715591718564 "|d_latch|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715591718564 "|d_latch|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715591718564 "|d_latch|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715591718564 "|d_latch|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715591718564 "|d_latch|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715591718564 "|d_latch|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715591718564 "|d_latch|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "d_latch.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L3/A2/d_latch.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715591718564 "|d_latch|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715591718564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715591718565 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715591718565 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715591718565 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715591718565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715591718588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 11:15:18 2024 " "Processing ended: Mon May 13 11:15:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715591718588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715591718588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715591718588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715591718588 ""}
