# RISC-V-chip-tapeout
"In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools.

### week 0-Environment Setup and Tool Installation Open-Source EDA Ecosystem (Yosys, OpenLane, Magic, etc.)
done

### week 1
  #### Day 1: Introduction to Verilog RTL Design & Synthesis
#### Day 2: Timing Libraries, Synthesis Approaches, and Efficient Flip-Flop Coding
#### Day 3: Combinational and Sequential Optimization
#### Day 4: Gate-Level Simulation (GLS), Blocking vs. Non-Blocking in Verilog, and Synthesis-Simulation Mismatch
#### Day 5: Optimization in Synthesis

done
