// Seed: 95264010
module module_0;
  initial begin : LABEL_0
    id_1 <= 1 == id_1;
    @(posedge id_1)
    if ((-1)) begin : LABEL_0
      begin : LABEL_0
        id_2 = id_2;
      end
    end else @(id_1 == id_1) id_1.id_1 = -1;
  end
  always id_3[-1 :-1'h0][-1 : 1] = id_3;
endmodule
module module_1 (
    output logic id_0
);
  always #id_2 id_0 <= -1'b0;
  module_0 modCall_1 ();
  logic [7:0][!  -1 : 1] id_3;
  parameter id_4 = -1;
  assign id_2 = 1;
  wire id_5;
  parameter id_6 = id_6;
  always $display;
  wire id_7;
  wire id_8;
  wire id_9;
  not primCall (id_0, id_2);
  assign id_8 = id_9.id_5;
endmodule
