module wideexpr_00369(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ~^(6'sb010111);
  assign y1 = (ctrl[7]?{3{((ctrl[4]?((2'sb00)^~($signed(s6)))&(-(+(u1))):s3))<<<(((ctrl[3]?s5:$signed((6'sb111111)>>>(u0))))<<<({3{6'sb011000}}))}}:u3);
  assign y2 = $signed({3'sb110,5'sb00001,(((ctrl[1]?s2:+((ctrl[6]?2'sb10:4'sb1000))))>>((-(s7))<<<(((s2)!=(u4))>>(s2))))>>>({1{~(s4)}})});
  assign y3 = {(s2)-(($signed(s3))+((ctrl[4]?(-(-({s3,6'sb011100,4'b1010,3'b010})))^((ctrl[5]?s5:5'sb11001)):$signed(s0))))};
  assign y4 = $signed($signed((ctrl[7]?+(((+(s4))>>>(u7))<<((+(s3))<((ctrl[2]?s4:s1)))):s7)));
  assign y5 = (ctrl[3]?s7:(u0)>($signed((6'sb111011)<<($signed(($signed(4'sb1010))^~(-(s2)))))));
  assign y6 = ^(2'sb01);
  assign y7 = s1;
endmodule
