// Seed: 1567832959
module module_0 ();
  assign id_1 = id_1 !=? 1;
  module_2();
endmodule
module module_1 (
    input  tri   id_0,
    input  wor   id_1,
    output wor   id_2,
    output uwire id_3,
    input  tri0  id_4
);
  wire id_6;
  module_0();
endmodule
module module_2;
endmodule
module module_3 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    input uwire id_5,
    input supply1 id_6
);
  wire id_8;
  wire id_9, id_10, id_11, id_12, id_13;
  module_2();
endmodule
