Configuration	FlyVBTx
STM32CubeMX 	4.8.0
Date	06/26/2015
MCU	STM32F103VBTx



PERIPHERALS	MODES	FUNCTIONS	PINS
RCC	Crystal/Ceramic Resonator	RCC_OSC_IN	OSC_IN
RCC	Crystal/Ceramic Resonator	RCC_OSC_OUT	OSC_OUT
SYS	JTAG(5-pin)	SYS_JTCK-SWCLK	PA14
SYS	JTAG(5-pin)	SYS_JTDI	PA15
SYS	JTAG(5-pin)	SYS_JTDO-TRACESWO	PB3
SYS	JTAG(5-pin)	SYS_JTMS-SWDIO	PA13
SYS	JTAG(5-pin)	SYS_NJTRST	PB4
TIM3	PWM Generation CH1	TIM3_CH1	PA6
TIM3	PWM Generation CH2	TIM3_CH2	PA7
TIM3	PWM Generation CH3	TIM3_CH3	PB0
TIM3	PWM Generation CH4	TIM3_CH4	PB1
TIM4	Internal Clock	TIM4_VS_ClockSourceINT	VP_TIM4_VS_ClockSourceINT
USART1	Asynchronous	USART1_RX	PA10
USART1	Asynchronous	USART1_TX	PA9
USART2	Asynchronous	USART2_RX	PD6
USART2	Asynchronous	USART2_TX	PD5



Pin Nb	PINs	FUNCTIONs	LABELs
3	PE4	GPIO_EXTI4	ALT_ECHO
5	PE6	GPIO_Output	ALT_TRIG
12	OSC_IN	RCC_OSC_IN	
13	OSC_OUT	RCC_OSC_OUT	
23	PA0-WKUP	GPIO_Input	LASER_1
26	PA3	GPIO_Input	LASER_2
29	PA4	GPIO_Input	
30	PA5	GPIO_Input	
31	PA6	TIM3_CH1	
32	PA7	TIM3_CH2	
35	PB0	TIM3_CH3	
36	PB1	TIM3_CH4	
68	PA9	USART1_TX	
69	PA10	USART1_RX	
72	PA13	SYS_JTMS-SWDIO	
76	PA14	SYS_JTCK-SWCLK	
77	PA15	SYS_JTDI	
86	PD5	USART2_TX	
87	PD6	USART2_RX	
89	PB3	SYS_JTDO-TRACESWO	
90	PB4	SYS_NJTRST	
92	PB6	GPIO_Output	I2C_SCL
93	PB7	GPIO_Output	I2C_SDA



SOFTWARE PROJECT

Project Settings : 
Project Name : FlyVBTx
Project Folder : E:\C\ARM\32CUBE\FlyVBTx
Toolchain / IDE : MDK-ARM 4.73
Firmware Package Name and Version : STM32Cube FW_F1 V1.0.0


Code Generation Settings : 
STM32Cube Firmware Library Package : Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files per IP : No
Backup previously generated files when re-generating : No
Delete previously generated files when not re-generated : Yes
Set all free pins as analog (to optimize the power consumption) : No


Toolchains Settings : 
Compiler Optimizations : Balanced Size/Speed






