Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb 12 14:48:13 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_Waterfall_timing_summary_routed.rpt -pb Lab5_Waterfall_timing_summary_routed.pb -rpx Lab5_Waterfall_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5_Waterfall
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.462        0.000                      0                  101        0.219        0.000                      0                  101        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.462        0.000                      0                  101        0.219        0.000                      0                  101        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.665ns (55.261%)  route 1.348ns (44.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  t_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.195    t_reg[-5]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.451 r  t_reg[-1]_i_2/O[2]
                         net (fo=3, routed)           0.807     8.259    p_1_in[15]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.539    14.721    d_reg
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 1.746ns (61.093%)  route 1.112ns (38.907%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  t_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.195    t_reg[-5]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.532 r  t_reg[-1]_i_2/O[1]
                         net (fo=3, routed)           0.571     8.104    p_1_in[14]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.632    14.628    d_reg
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 1.641ns (56.076%)  route 1.285ns (43.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  t_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.195    t_reg[-5]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.427 r  t_reg[-1]_i_2/O[0]
                         net (fo=3, routed)           0.745     8.172    p_1_in[13]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.533    14.727    d_reg
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 1.524ns (54.247%)  route 1.285ns (45.753%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.310 r  t_reg[-5]_i_1/O[0]
                         net (fo=3, routed)           0.745     8.055    p_1_in[9]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.621    14.639    d_reg
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 1.740ns (60.308%)  route 1.145ns (39.692%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  t_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.195    t_reg[-5]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.526 r  t_reg[-1]_i_2/O[3]
                         net (fo=3, routed)           0.605     8.131    p_1_in[16]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.545    14.715    d_reg
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 1.629ns (59.744%)  route 1.098ns (40.256%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.415 r  t_reg[-5]_i_1/O[1]
                         net (fo=3, routed)           0.557     7.972    p_1_in[10]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.632    14.628    d_reg
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 1.641ns (59.958%)  route 1.096ns (40.042%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  t_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.195    t_reg[-5]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.427 r  t_reg[-1]_i_2/O[0]
                         net (fo=3, routed)           0.555     7.983    p_1_in[13]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.621    14.639    d_reg
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 1.506ns (53.915%)  route 1.287ns (46.085%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.292 r  t_reg[-9]_i_1/O[3]
                         net (fo=3, routed)           0.747     8.039    p_1_in[8]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.545    14.715    d_reg
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 1.548ns (57.192%)  route 1.159ns (42.808%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.334 r  t_reg[-5]_i_1/O[2]
                         net (fo=3, routed)           0.618     7.952    p_1_in[11]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.627    14.633    d_reg
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 t_reg[-15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 1.740ns (64.548%)  route 0.956ns (35.452%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  t_reg[-15]/Q
                         net (fo=1, routed)           0.541     6.304    t[-15]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.961 r  t_reg[-13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    t_reg[-13]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.078 r  t_reg[-9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.078    t_reg[-9]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.195 r  t_reg[-5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.195    t_reg[-5]_i_1_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.526 r  t_reg[-1]_i_2/O[3]
                         net (fo=3, routed)           0.415     7.941    p_1_in[16]
    DSP48_X0Y24          DSP48E1                                      r  d_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.614    15.036    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.295    
                         clock uncertainty           -0.035    15.260    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.633    14.627    d_reg
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  6.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 frbc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frbc0/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.571     1.490    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  frbc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  frbc0/q_reg[0]/Q
                         net (fo=7, routed)           0.127     1.781    frbc0/q_reg__0[0]
    SLICE_X11Y64         LUT3 (Prop_lut3_I1_O)        0.048     1.829 r  frbc0/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    frbc0/p_0_in__0[2]
    SLICE_X11Y64         FDRE                                         r  frbc0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.841     2.006    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  frbc0/q_reg[2]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X11Y64         FDRE (Hold_fdre_C_D)         0.107     1.610    frbc0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 frbc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frbc0/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.571     1.490    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  frbc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  frbc0/q_reg[0]/Q
                         net (fo=7, routed)           0.128     1.782    frbc0/q_reg__0[0]
    SLICE_X11Y64         LUT5 (Prop_lut5_I2_O)        0.049     1.831 r  frbc0/q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    frbc0/p_0_in__0[4]
    SLICE_X11Y64         FDRE                                         r  frbc0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.841     2.006    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  frbc0/q_reg[4]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X11Y64         FDRE (Hold_fdre_C_D)         0.107     1.610    frbc0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 frbc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frbc0/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.571     1.490    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  frbc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  frbc0/q_reg[0]/Q
                         net (fo=7, routed)           0.127     1.781    frbc0/q_reg__0[0]
    SLICE_X11Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  frbc0/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    frbc0/p_0_in__0[1]
    SLICE_X11Y64         FDRE                                         r  frbc0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.841     2.006    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  frbc0/q_reg[1]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X11Y64         FDRE (Hold_fdre_C_D)         0.091     1.594    frbc0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 frbc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frbc0/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.571     1.490    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y64         FDRE                                         r  frbc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  frbc0/q_reg[0]/Q
                         net (fo=7, routed)           0.128     1.782    frbc0/q_reg__0[0]
    SLICE_X11Y64         LUT4 (Prop_lut4_I1_O)        0.045     1.827 r  frbc0/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    frbc0/p_0_in__0[3]
    SLICE_X11Y64         FDRE                                         r  frbc0/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.841     2.006    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  frbc0/q_reg[3]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X11Y64         FDRE (Hold_fdre_C_D)         0.092     1.595    frbc0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 frbc0/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frbc0/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.523%)  route 0.143ns (43.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.571     1.490    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  frbc0/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  frbc0/q_reg[6]/Q
                         net (fo=6, routed)           0.143     1.774    frbc0/q_reg__0[6]
    SLICE_X11Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  frbc0/q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.819    frbc0/p_0_in__0[10]
    SLICE_X11Y63         FDRE                                         r  frbc0/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.841     2.006    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  frbc0/q_reg[10]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.092     1.582    frbc0/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 frbc0/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frbc0/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.571     1.490    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  frbc0/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  frbc0/q_reg[6]/Q
                         net (fo=6, routed)           0.178     1.809    frbc0/q_reg__0[6]
    SLICE_X11Y63         LUT3 (Prop_lut3_I0_O)        0.042     1.851 r  frbc0/q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.851    frbc0/p_0_in__0[7]
    SLICE_X11Y63         FDRE                                         r  frbc0/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.841     2.006    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  frbc0/q_reg[7]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.107     1.597    frbc0/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 frbc0/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frbc0/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.571     1.490    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  frbc0/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  frbc0/q_reg[6]/Q
                         net (fo=6, routed)           0.180     1.811    frbc0/q_reg__0[6]
    SLICE_X11Y63         LUT5 (Prop_lut5_I1_O)        0.043     1.854 r  frbc0/q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.854    frbc0/p_0_in__0[9]
    SLICE_X11Y63         FDRE                                         r  frbc0/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.841     2.006    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y63         FDRE                                         r  frbc0/q_reg[9]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.107     1.597    frbc0/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 frbc0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frbc0/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.571     1.490    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  frbc0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  frbc0/q_reg[1]/Q
                         net (fo=6, routed)           0.163     1.795    frbc0/q_reg__0[1]
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  frbc0/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.840    frbc0/p_0_in__0[5]
    SLICE_X11Y64         FDRE                                         r  frbc0/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.841     2.006    frbc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  frbc0/q_reg[5]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X11Y64         FDRE (Hold_fdre_C_D)         0.092     1.582    frbc0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 t_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_reg[-10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.572     1.491    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  t_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  t_reg[-10]/Q
                         net (fo=1, routed)           0.114     1.770    t[-10]
    SLICE_X12Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  t_reg[-9]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.880    p_1_in[7]
    SLICE_X12Y62         FDRE                                         r  t_reg[-10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.842     2.007    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  t_reg[-10]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X12Y62         FDRE (Hold_fdre_C_D)         0.130     1.621    t_reg[-10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 t_reg[-14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_reg[-14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.573     1.492    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  t_reg[-14]/Q
                         net (fo=1, routed)           0.114     1.771    t[-14]
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  t_reg[-13]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.881    p_1_in[3]
    SLICE_X12Y61         FDRE                                         r  t_reg[-14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.844     2.009    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  t_reg[-14]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X12Y61         FDRE (Hold_fdre_C_D)         0.130     1.622    t_reg[-14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X0Y24     d_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y64    frbc0/q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y63    frbc0/q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y64    frbc0/q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y64    frbc0/q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y64    frbc0/q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y64    frbc0/q_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y64     LED_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y63     LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y59    LED_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y64    frbc0/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y63    frbc0/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y64    frbc0/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y64    frbc0/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y64    frbc0/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y64    frbc0/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y64     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y63     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y63     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y64    frbc0/q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y64    frbc0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y63    frbc0/q_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y63    frbc0/q_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y64    frbc0/q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y64    frbc0/q_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y64    frbc0/q_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y64    frbc0/q_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y64    frbc0/q_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y64    frbc0/q_reg[3]/C



