
usb_to_com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d124  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800d2ac  0800d2ac  0000e2ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d770  0800d770  0000f178  2**0
                  CONTENTS
  4 .ARM          00000008  0800d770  0800d770  0000e770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d778  0800d778  0000f178  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d778  0800d778  0000e778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d77c  0800d77c  0000e77c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000178  20000000  0800d780  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f178  2**0
                  CONTENTS
 10 .bss          000023d0  20000178  20000178  0000f178  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002548  20002548  0000f178  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f178  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ab8c  00000000  00000000  0000f1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000466d  00000000  00000000  00029d34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001750  00000000  00000000  0002e3a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011ed  00000000  00000000  0002faf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025349  00000000  00000000  00030ce5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ed6f  00000000  00000000  0005602e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1195  00000000  00000000  00074d9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00145f32  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000060a4  00000000  00000000  00145f78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  0014c01c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000178 	.word	0x20000178
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800d294 	.word	0x0800d294

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000017c 	.word	0x2000017c
 80001c4:	0800d294 	.word	0x0800d294

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <Init_Timer_chanal>:
uint8_t Set_Direction_OY(uint8_t status);
uint8_t Set_Direction_OZ(uint8_t status);
static MC_Axis_t Rotbot_axis[NUM_AXIT_ROBOT];
Axis_Config_t Rotbot_axis_target[NUM_AXIT_ROBOT]={0,};
void Init_Timer_chanal(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80004bc:	2100      	movs	r1, #0
 80004be:	4818      	ldr	r0, [pc, #96]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004c0:	f005 fe9a 	bl	80061f8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80004c4:	2100      	movs	r1, #0
 80004c6:	4817      	ldr	r0, [pc, #92]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004c8:	f005 fe96 	bl	80061f8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80004cc:	2104      	movs	r1, #4
 80004ce:	4816      	ldr	r0, [pc, #88]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004d0:	f005 fe92 	bl	80061f8 <HAL_TIM_PWM_Start>
	/* 1. Reset Counter */
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80004d4:	4b12      	ldr	r3, [pc, #72]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	2200      	movs	r2, #0
 80004da:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim5, 0);
 80004dc:	4b11      	ldr	r3, [pc, #68]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	2200      	movs	r2, #0
 80004e2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80004e4:	4b10      	ldr	r3, [pc, #64]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2200      	movs	r2, #0
 80004ea:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80004ec:	2108      	movs	r1, #8
 80004ee:	480f      	ldr	r0, [pc, #60]	@ (800052c <Init_Timer_chanal+0x74>)
 80004f0:	f005 fe82 	bl	80061f8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80004f4:	2100      	movs	r1, #0
 80004f6:	480e      	ldr	r0, [pc, #56]	@ (8000530 <Init_Timer_chanal+0x78>)
 80004f8:	f005 fe7e 	bl	80061f8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80004fc:	2100      	movs	r1, #0
 80004fe:	480d      	ldr	r0, [pc, #52]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000500:	f005 fe7a 	bl	80061f8 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 8000504:	4b09      	ldr	r3, [pc, #36]	@ (800052c <Init_Timer_chanal+0x74>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	2200      	movs	r2, #0
 800050a:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 800050c:	4b08      	ldr	r3, [pc, #32]	@ (8000530 <Init_Timer_chanal+0x78>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2200      	movs	r2, #0
 8000512:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000514:	4b07      	ldr	r3, [pc, #28]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2200      	movs	r2, #0
 800051a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}
 8000520:	20000418 	.word	0x20000418
 8000524:	20000460 	.word	0x20000460
 8000528:	20000388 	.word	0x20000388
 800052c:	200004f0 	.word	0x200004f0
 8000530:	200003d0 	.word	0x200003d0
 8000534:	20000340 	.word	0x20000340

08000538 <Copy_target_fromPC>:
void Copy_target_fromPC(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 800053e:	2300      	movs	r3, #0
 8000540:	607b      	str	r3, [r7, #4]
 8000542:	e04f      	b.n	80005e4 <Copy_target_fromPC+0xac>
	{
		Rotbot_axis_target[i].target_position = Get_Holding_Registers(Rotbot_axis[i].indexaxis);
 8000544:	4a2b      	ldr	r2, [pc, #172]	@ (80005f4 <Copy_target_fromPC+0xbc>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	214c      	movs	r1, #76	@ 0x4c
 800054a:	fb01 f303 	mul.w	r3, r1, r3
 800054e:	4413      	add	r3, r2
 8000550:	3340      	adds	r3, #64	@ 0x40
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	4618      	mov	r0, r3
 8000556:	f00c f989 	bl	800c86c <Get_Holding_Registers>
 800055a:	4603      	mov	r3, r0
 800055c:	ee07 3a90 	vmov	s15, r3
 8000560:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000564:	4924      	ldr	r1, [pc, #144]	@ (80005f8 <Copy_target_fromPC+0xc0>)
 8000566:	687a      	ldr	r2, [r7, #4]
 8000568:	4613      	mov	r3, r2
 800056a:	005b      	lsls	r3, r3, #1
 800056c:	4413      	add	r3, r2
 800056e:	009b      	lsls	r3, r3, #2
 8000570:	440b      	add	r3, r1
 8000572:	edc3 7a00 	vstr	s15, [r3]
		Rotbot_axis_target[i].target_speed=     Get_Holding_Registers(Rotbot_axis[i].indexaxis +1);
 8000576:	4a1f      	ldr	r2, [pc, #124]	@ (80005f4 <Copy_target_fromPC+0xbc>)
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	214c      	movs	r1, #76	@ 0x4c
 800057c:	fb01 f303 	mul.w	r3, r1, r3
 8000580:	4413      	add	r3, r2
 8000582:	3340      	adds	r3, #64	@ 0x40
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	3301      	adds	r3, #1
 8000588:	b2db      	uxtb	r3, r3
 800058a:	4618      	mov	r0, r3
 800058c:	f00c f96e 	bl	800c86c <Get_Holding_Registers>
 8000590:	4603      	mov	r3, r0
 8000592:	ee07 3a90 	vmov	s15, r3
 8000596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800059a:	4917      	ldr	r1, [pc, #92]	@ (80005f8 <Copy_target_fromPC+0xc0>)
 800059c:	687a      	ldr	r2, [r7, #4]
 800059e:	4613      	mov	r3, r2
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	4413      	add	r3, r2
 80005a4:	009b      	lsls	r3, r3, #2
 80005a6:	440b      	add	r3, r1
 80005a8:	3304      	adds	r3, #4
 80005aa:	edc3 7a00 	vstr	s15, [r3]
		Rotbot_axis_target[i].max_limit =       Get_Holding_Registers(Rotbot_axis[i].indexaxis +2);
 80005ae:	4a11      	ldr	r2, [pc, #68]	@ (80005f4 <Copy_target_fromPC+0xbc>)
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	214c      	movs	r1, #76	@ 0x4c
 80005b4:	fb01 f303 	mul.w	r3, r1, r3
 80005b8:	4413      	add	r3, r2
 80005ba:	3340      	adds	r3, #64	@ 0x40
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	3302      	adds	r3, #2
 80005c0:	b2db      	uxtb	r3, r3
 80005c2:	4618      	mov	r0, r3
 80005c4:	f00c f952 	bl	800c86c <Get_Holding_Registers>
 80005c8:	4603      	mov	r3, r0
 80005ca:	4618      	mov	r0, r3
 80005cc:	490a      	ldr	r1, [pc, #40]	@ (80005f8 <Copy_target_fromPC+0xc0>)
 80005ce:	687a      	ldr	r2, [r7, #4]
 80005d0:	4613      	mov	r3, r2
 80005d2:	005b      	lsls	r3, r3, #1
 80005d4:	4413      	add	r3, r2
 80005d6:	009b      	lsls	r3, r3, #2
 80005d8:	440b      	add	r3, r1
 80005da:	3308      	adds	r3, #8
 80005dc:	6018      	str	r0, [r3, #0]
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	3301      	adds	r3, #1
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2b02      	cmp	r3, #2
 80005e8:	ddac      	ble.n	8000544 <Copy_target_fromPC+0xc>
	}
}
 80005ea:	bf00      	nop
 80005ec:	bf00      	nop
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000194 	.word	0x20000194
 80005f8:	20000278 	.word	0x20000278

080005fc <Reset_position>:
void Reset_position(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 8000602:	2300      	movs	r3, #0
 8000604:	607b      	str	r3, [r7, #4]
 8000606:	e067      	b.n	80006d8 <Reset_position+0xdc>
	{
		Rotbot_axis[i].current_pos =0x00U;
 8000608:	4a38      	ldr	r2, [pc, #224]	@ (80006ec <Reset_position+0xf0>)
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	214c      	movs	r1, #76	@ 0x4c
 800060e:	fb01 f303 	mul.w	r3, r1, r3
 8000612:	4413      	add	r3, r2
 8000614:	3314      	adds	r3, #20
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_pos =0x00U;
 800061a:	4a34      	ldr	r2, [pc, #208]	@ (80006ec <Reset_position+0xf0>)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	214c      	movs	r1, #76	@ 0x4c
 8000620:	fb01 f303 	mul.w	r3, r1, r3
 8000624:	4413      	add	r3, r2
 8000626:	3318      	adds	r3, #24
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].current_speed=SET_SPEED_1000HZ;
 800062c:	4a2f      	ldr	r2, [pc, #188]	@ (80006ec <Reset_position+0xf0>)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	214c      	movs	r1, #76	@ 0x4c
 8000632:	fb01 f303 	mul.w	r3, r1, r3
 8000636:	4413      	add	r3, r2
 8000638:	3324      	adds	r3, #36	@ 0x24
 800063a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800063e:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_speed=0X00U;
 8000640:	4a2a      	ldr	r2, [pc, #168]	@ (80006ec <Reset_position+0xf0>)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	214c      	movs	r1, #76	@ 0x4c
 8000646:	fb01 f303 	mul.w	r3, r1, r3
 800064a:	4413      	add	r3, r2
 800064c:	3328      	adds	r3, #40	@ 0x28
 800064e:	2200      	movs	r2, #0
 8000650:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].accel =0X00U;
 8000652:	4a26      	ldr	r2, [pc, #152]	@ (80006ec <Reset_position+0xf0>)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	214c      	movs	r1, #76	@ 0x4c
 8000658:	fb01 f303 	mul.w	r3, r1, r3
 800065c:	4413      	add	r3, r2
 800065e:	332c      	adds	r3, #44	@ 0x2c
 8000660:	f04f 0200 	mov.w	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].state =STANDSTILL;
 8000666:	4a21      	ldr	r2, [pc, #132]	@ (80006ec <Reset_position+0xf0>)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	214c      	movs	r1, #76	@ 0x4c
 800066c:	fb01 f303 	mul.w	r3, r1, r3
 8000670:	4413      	add	r3, r2
 8000672:	3331      	adds	r3, #49	@ 0x31
 8000674:	2200      	movs	r2, #0
 8000676:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].ramp_time=0x00U;
 8000678:	4a1c      	ldr	r2, [pc, #112]	@ (80006ec <Reset_position+0xf0>)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	214c      	movs	r1, #76	@ 0x4c
 800067e:	fb01 f303 	mul.w	r3, r1, r3
 8000682:	4413      	add	r3, r2
 8000684:	3334      	adds	r3, #52	@ 0x34
 8000686:	2200      	movs	r2, #0
 8000688:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].counter_pos=0x00U;
 800068a:	4a18      	ldr	r2, [pc, #96]	@ (80006ec <Reset_position+0xf0>)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	214c      	movs	r1, #76	@ 0x4c
 8000690:	fb01 f303 	mul.w	r3, r1, r3
 8000694:	4413      	add	r3, r2
 8000696:	3320      	adds	r3, #32
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].direction=0x00U;
 800069c:	4a13      	ldr	r2, [pc, #76]	@ (80006ec <Reset_position+0xf0>)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	214c      	movs	r1, #76	@ 0x4c
 80006a2:	fb01 f303 	mul.w	r3, r1, r3
 80006a6:	4413      	add	r3, r2
 80006a8:	3330      	adds	r3, #48	@ 0x30
 80006aa:	2200      	movs	r2, #0
 80006ac:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].fulse_stop=0x00U;
 80006ae:	4a0f      	ldr	r2, [pc, #60]	@ (80006ec <Reset_position+0xf0>)
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	214c      	movs	r1, #76	@ 0x4c
 80006b4:	fb01 f303 	mul.w	r3, r1, r3
 80006b8:	4413      	add	r3, r2
 80006ba:	3338      	adds	r3, #56	@ 0x38
 80006bc:	2200      	movs	r2, #0
 80006be:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].offset=0x00U;
 80006c0:	4a0a      	ldr	r2, [pc, #40]	@ (80006ec <Reset_position+0xf0>)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	214c      	movs	r1, #76	@ 0x4c
 80006c6:	fb01 f303 	mul.w	r3, r1, r3
 80006ca:	4413      	add	r3, r2
 80006cc:	3332      	adds	r3, #50	@ 0x32
 80006ce:	2200      	movs	r2, #0
 80006d0:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	3301      	adds	r3, #1
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	2b02      	cmp	r3, #2
 80006dc:	dd94      	ble.n	8000608 <Reset_position+0xc>
	}
}
 80006de:	bf00      	nop
 80006e0:	bf00      	nop
 80006e2:	370c      	adds	r7, #12
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr
 80006ec:	20000194 	.word	0x20000194

080006f0 <Robot_Init>:
void Robot_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
	// TRỤC X
	Rotbot_axis[AXIT_X_ROBOT].htim= &htim1;
 80006f4:	4b26      	ldr	r3, [pc, #152]	@ (8000790 <Robot_Init+0xa0>)
 80006f6:	4a27      	ldr	r2, [pc, #156]	@ (8000794 <Robot_Init+0xa4>)
 80006f8:	601a      	str	r2, [r3, #0]
	Rotbot_axis[AXIT_X_ROBOT].htim_counter= &htim2;
 80006fa:	4b25      	ldr	r3, [pc, #148]	@ (8000790 <Robot_Init+0xa0>)
 80006fc:	4a26      	ldr	r2, [pc, #152]	@ (8000798 <Robot_Init+0xa8>)
 80006fe:	605a      	str	r2, [r3, #4]
	Rotbot_axis[AXIT_X_ROBOT].channel=TIM_CHANNEL_1;
 8000700:	4b23      	ldr	r3, [pc, #140]	@ (8000790 <Robot_Init+0xa0>)
 8000702:	2200      	movs	r2, #0
 8000704:	609a      	str	r2, [r3, #8]
	Rotbot_axis[AXIT_X_ROBOT].channel_counter=TIM_CHANNEL_2;
 8000706:	4b22      	ldr	r3, [pc, #136]	@ (8000790 <Robot_Init+0xa0>)
 8000708:	2204      	movs	r2, #4
 800070a:	60da      	str	r2, [r3, #12]
	Rotbot_axis[AXIT_X_ROBOT].Set_Direction_Pin=Set_Direction_OX;
 800070c:	4b20      	ldr	r3, [pc, #128]	@ (8000790 <Robot_Init+0xa0>)
 800070e:	4a23      	ldr	r2, [pc, #140]	@ (800079c <Robot_Init+0xac>)
 8000710:	611a      	str	r2, [r3, #16]
	Rotbot_axis[AXIT_X_ROBOT].max_axis=&Rotbot_axis_target[AXIT_X_ROBOT].max_limit;
 8000712:	4b1f      	ldr	r3, [pc, #124]	@ (8000790 <Robot_Init+0xa0>)
 8000714:	4a22      	ldr	r2, [pc, #136]	@ (80007a0 <Robot_Init+0xb0>)
 8000716:	645a      	str	r2, [r3, #68]	@ 0x44
	Rotbot_axis[AXIT_X_ROBOT].indexaxis=0x00U;
 8000718:	4b1d      	ldr	r3, [pc, #116]	@ (8000790 <Robot_Init+0xa0>)
 800071a:	2200      	movs	r2, #0
 800071c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	// TRỤC Y
	Rotbot_axis[AXIT_Y_ROBOT].htim= &htim3;
 8000720:	4b1b      	ldr	r3, [pc, #108]	@ (8000790 <Robot_Init+0xa0>)
 8000722:	4a20      	ldr	r2, [pc, #128]	@ (80007a4 <Robot_Init+0xb4>)
 8000724:	64da      	str	r2, [r3, #76]	@ 0x4c
	Rotbot_axis[AXIT_Y_ROBOT].htim_counter= &htim5;
 8000726:	4b1a      	ldr	r3, [pc, #104]	@ (8000790 <Robot_Init+0xa0>)
 8000728:	4a1f      	ldr	r2, [pc, #124]	@ (80007a8 <Robot_Init+0xb8>)
 800072a:	651a      	str	r2, [r3, #80]	@ 0x50
	Rotbot_axis[AXIT_Y_ROBOT].channel=TIM_CHANNEL_1;
 800072c:	4b18      	ldr	r3, [pc, #96]	@ (8000790 <Robot_Init+0xa0>)
 800072e:	2200      	movs	r2, #0
 8000730:	655a      	str	r2, [r3, #84]	@ 0x54
	Rotbot_axis[AXIT_Y_ROBOT].channel_counter=TIM_CHANNEL_1;
 8000732:	4b17      	ldr	r3, [pc, #92]	@ (8000790 <Robot_Init+0xa0>)
 8000734:	2200      	movs	r2, #0
 8000736:	659a      	str	r2, [r3, #88]	@ 0x58
	Rotbot_axis[AXIT_Y_ROBOT].Set_Direction_Pin=Set_Direction_OY;
 8000738:	4b15      	ldr	r3, [pc, #84]	@ (8000790 <Robot_Init+0xa0>)
 800073a:	4a1c      	ldr	r2, [pc, #112]	@ (80007ac <Robot_Init+0xbc>)
 800073c:	65da      	str	r2, [r3, #92]	@ 0x5c
	Rotbot_axis[AXIT_Y_ROBOT].max_axis=&Rotbot_axis_target[AXIT_Y_ROBOT].max_limit;
 800073e:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <Robot_Init+0xa0>)
 8000740:	4a1b      	ldr	r2, [pc, #108]	@ (80007b0 <Robot_Init+0xc0>)
 8000742:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	Rotbot_axis[AXIT_Y_ROBOT].indexaxis=0x03U;
 8000746:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <Robot_Init+0xa0>)
 8000748:	2203      	movs	r2, #3
 800074a:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	// TRỤC Z
	Rotbot_axis[AXIT_Z_ROBOT].htim= &htim8;
 800074e:	4b10      	ldr	r3, [pc, #64]	@ (8000790 <Robot_Init+0xa0>)
 8000750:	4a18      	ldr	r2, [pc, #96]	@ (80007b4 <Robot_Init+0xc4>)
 8000752:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	Rotbot_axis[AXIT_Z_ROBOT].htim_counter= &htim4;
 8000756:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <Robot_Init+0xa0>)
 8000758:	4a17      	ldr	r2, [pc, #92]	@ (80007b8 <Robot_Init+0xc8>)
 800075a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	Rotbot_axis[AXIT_Z_ROBOT].channel=TIM_CHANNEL_3;
 800075e:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <Robot_Init+0xa0>)
 8000760:	2208      	movs	r2, #8
 8000762:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	Rotbot_axis[AXIT_Z_ROBOT].channel_counter=TIM_CHANNEL_1;
 8000766:	4b0a      	ldr	r3, [pc, #40]	@ (8000790 <Robot_Init+0xa0>)
 8000768:	2200      	movs	r2, #0
 800076a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	Rotbot_axis[AXIT_Z_ROBOT].Set_Direction_Pin=Set_Direction_OZ;
 800076e:	4b08      	ldr	r3, [pc, #32]	@ (8000790 <Robot_Init+0xa0>)
 8000770:	4a12      	ldr	r2, [pc, #72]	@ (80007bc <Robot_Init+0xcc>)
 8000772:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	Rotbot_axis[AXIT_Z_ROBOT].max_axis=&Rotbot_axis_target[AXIT_Z_ROBOT].max_limit;
 8000776:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <Robot_Init+0xa0>)
 8000778:	4a11      	ldr	r2, [pc, #68]	@ (80007c0 <Robot_Init+0xd0>)
 800077a:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
	Rotbot_axis[AXIT_Z_ROBOT].indexaxis=0x06U;
 800077e:	4b04      	ldr	r3, [pc, #16]	@ (8000790 <Robot_Init+0xa0>)
 8000780:	2206      	movs	r2, #6
 8000782:	f883 20d8 	strb.w	r2, [r3, #216]	@ 0xd8
	Reset_position();
 8000786:	f7ff ff39 	bl	80005fc <Reset_position>
}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	20000194 	.word	0x20000194
 8000794:	20000340 	.word	0x20000340
 8000798:	20000388 	.word	0x20000388
 800079c:	08001651 	.word	0x08001651
 80007a0:	20000280 	.word	0x20000280
 80007a4:	200003d0 	.word	0x200003d0
 80007a8:	20000460 	.word	0x20000460
 80007ac:	0800168d 	.word	0x0800168d
 80007b0:	2000028c 	.word	0x2000028c
 80007b4:	200004f0 	.word	0x200004f0
 80007b8:	20000418 	.word	0x20000418
 80007bc:	080016c5 	.word	0x080016c5
 80007c0:	20000298 	.word	0x20000298

080007c4 <MC_MoveAbsolute>:
    axis->counter_pos=0x00U;
    axis->current_speed=SET_SPEED_1000HZ;
    // CƯỠNG BỨC cập nhật giá trị từ vùng đệm vào thanh ghi thực thi CỦA timer đếm xung
}
void MC_MoveAbsolute(MC_Axis_t* axis, int32_t pos, uint32_t speed)// mục đích Kích hoạt di chuyển đến vị trí tuyệt đối
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	60b9      	str	r1, [r7, #8]
 80007ce:	607a      	str	r2, [r7, #4]
	// 1. Kiểm tra nếu trục đang bận hoặc có lỗi thì không nhận lệnh mới (Tùy logic)
		if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	2b07      	cmp	r3, #7
 80007da:	d077      	beq.n	80008cc <MC_MoveAbsolute+0x108>
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d071      	beq.n	80008cc <MC_MoveAbsolute+0x108>

		// 2. Gán các tham số mục tiêu
		if(pos >= *(axis->max_axis)) pos= *(axis->max_axis);
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	68ba      	ldr	r2, [r7, #8]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	db03      	blt.n	80007fc <MC_MoveAbsolute+0x38>
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	60bb      	str	r3, [r7, #8]
		if(pos <= 0x00U) pos=100U;// tránh chạm home liên tục sinh ngắt
 80007fc:	68bb      	ldr	r3, [r7, #8]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d101      	bne.n	8000806 <MC_MoveAbsolute+0x42>
 8000802:	2364      	movs	r3, #100	@ 0x64
 8000804:	60bb      	str	r3, [r7, #8]
		axis->target_pos = pos;
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	68ba      	ldr	r2, [r7, #8]
 800080a:	619a      	str	r2, [r3, #24]
		axis->target_speed = speed;
 800080c:	687a      	ldr	r2, [r7, #4]
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	629a      	str	r2, [r3, #40]	@ 0x28
		axis->accel = jerk_table[(speed/(uint32_t)1000)-1] ;// speed là 1k đến 50k
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4a30      	ldr	r2, [pc, #192]	@ (80008d8 <MC_MoveAbsolute+0x114>)
 8000816:	fba2 2303 	umull	r2, r3, r2, r3
 800081a:	099b      	lsrs	r3, r3, #6
 800081c:	3b01      	subs	r3, #1
 800081e:	4a2f      	ldr	r2, [pc, #188]	@ (80008dc <MC_MoveAbsolute+0x118>)
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	4413      	add	r3, r2
 8000824:	681a      	ldr	r2, [r3, #0]
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	62da      	str	r2, [r3, #44]	@ 0x2c
		// 3. Xác định hướng di chuyển
		if (axis->target_pos > axis->current_pos) {
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	699a      	ldr	r2, [r3, #24]
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	695b      	ldr	r3, [r3, #20]
 8000832:	429a      	cmp	r2, r3
 8000834:	dd04      	ble.n	8000840 <MC_MoveAbsolute+0x7c>
			axis->direction = 0x00; // Chạy tiến
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	2200      	movs	r2, #0
 800083a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 800083e:	e009      	b.n	8000854 <MC_MoveAbsolute+0x90>
		} else if (axis->target_pos < axis->current_pos) {
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	699a      	ldr	r2, [r3, #24]
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	695b      	ldr	r3, [r3, #20]
 8000848:	429a      	cmp	r2, r3
 800084a:	da41      	bge.n	80008d0 <MC_MoveAbsolute+0x10c>
			axis->direction = 0x01; // Chạy lùi
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	2201      	movs	r2, #1
 8000850:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		} else
		{
			return; // Đã ở đúng vị trí
		}
	    //  Chọn hướng đi cho chân DIR
		if(axis->Set_Direction_Pin(axis->direction) != axis->direction)
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	691b      	ldr	r3, [r3, #16]
 8000858:	68fa      	ldr	r2, [r7, #12]
 800085a:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 800085e:	4610      	mov	r0, r2
 8000860:	4798      	blx	r3
 8000862:	4603      	mov	r3, r0
 8000864:	461a      	mov	r2, r3
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800086c:	429a      	cmp	r2, r3
 800086e:	d006      	beq.n	800087e <MC_MoveAbsolute+0xba>
		{
			axis->Set_Direction_Pin(axis->direction);
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	691b      	ldr	r3, [r3, #16]
 8000874:	68fa      	ldr	r2, [r7, #12]
 8000876:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 800087a:	4610      	mov	r0, r2
 800087c:	4798      	blx	r3
		}
		axis->delta_pos = axis->target_pos > axis->current_pos ? (axis->target_pos - axis->current_pos):(axis->current_pos - axis->target_pos);
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	699a      	ldr	r2, [r3, #24]
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	695b      	ldr	r3, [r3, #20]
 8000886:	429a      	cmp	r2, r3
 8000888:	dd05      	ble.n	8000896 <MC_MoveAbsolute+0xd2>
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	699a      	ldr	r2, [r3, #24]
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	695b      	ldr	r3, [r3, #20]
 8000892:	1ad3      	subs	r3, r2, r3
 8000894:	e004      	b.n	80008a0 <MC_MoveAbsolute+0xdc>
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	695a      	ldr	r2, [r3, #20]
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	699b      	ldr	r3, [r3, #24]
 800089e:	1ad3      	subs	r3, r2, r3
 80008a0:	68fa      	ldr	r2, [r7, #12]
 80008a2:	61d3      	str	r3, [r2, #28]
		// 4. Chuyển trạng thái sang Tăng tốc để bộ Handler bắt đầu làm việc
		axis->state = START_RUN;
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	2201      	movs	r2, #1
 80008a8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		axis->busy = 0x01U;
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	2201      	movs	r2, #1
 80008b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		axis->done = 0x00U;
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	2200      	movs	r2, #0
 80008b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	    axis->counter_pos=0x00U;
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	2200      	movs	r2, #0
 80008c0:	621a      	str	r2, [r3, #32]
	    axis->current_speed=SET_SPEED_1000HZ;
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80008c8:	625a      	str	r2, [r3, #36]	@ 0x24
 80008ca:	e002      	b.n	80008d2 <MC_MoveAbsolute+0x10e>
		if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 80008cc:	bf00      	nop
 80008ce:	e000      	b.n	80008d2 <MC_MoveAbsolute+0x10e>
			return; // Đã ở đúng vị trí
 80008d0:	bf00      	nop
	    // CƯỠNG BỨC cập nhật giá trị từ vùng đệm vào thanh ghi thực thi CỦA timer đếm xung
}
 80008d2:	3710      	adds	r7, #16
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	10624dd3 	.word	0x10624dd3
 80008dc:	0800d2f4 	.word	0x0800d2f4

080008e0 <Timer_PWM_Chanal_Start>:
void Timer_PWM_Chanal_Start(MC_Axis_t* axis)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
	// RESET BỘ ĐẾM COUNTER CỦA TIMER PHÁT XUNG VÀ TIMER ĐẾM XUNG
	__HAL_TIM_SET_COUNTER(axis->htim, 0);
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	2200      	movs	r2, #0
 80008f0:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(axis->htim_counter, 0);
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	2200      	movs	r2, #0
 80008fa:	625a      	str	r2, [r3, #36]	@ 0x24
	//	 SET SỐ XUNG CẦN ĐẾM CỦA TIMER ĐẾN XUNG ĐỂ DỪNG XUNG CỦA TIMER PHÁT XUNG
	__HAL_TIM_SET_AUTORELOAD(axis->htim_counter, axis->delta_pos);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	69da      	ldr	r2, [r3, #28]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	685b      	ldr	r3, [r3, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	69da      	ldr	r2, [r3, #28]
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	685b      	ldr	r3, [r3, #4]
 8000910:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(axis->htim_counter, axis->channel_counter, axis->delta_pos);
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	68db      	ldr	r3, [r3, #12]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d106      	bne.n	8000928 <Timer_PWM_Chanal_Start+0x48>
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	69da      	ldr	r2, [r3, #28]
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	685b      	ldr	r3, [r3, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	635a      	str	r2, [r3, #52]	@ 0x34
 8000926:	e01e      	b.n	8000966 <Timer_PWM_Chanal_Start+0x86>
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	68db      	ldr	r3, [r3, #12]
 800092c:	2b04      	cmp	r3, #4
 800092e:	d107      	bne.n	8000940 <Timer_PWM_Chanal_Start+0x60>
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	69d9      	ldr	r1, [r3, #28]
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	460b      	mov	r3, r1
 800093c:	6393      	str	r3, [r2, #56]	@ 0x38
 800093e:	e012      	b.n	8000966 <Timer_PWM_Chanal_Start+0x86>
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	68db      	ldr	r3, [r3, #12]
 8000944:	2b08      	cmp	r3, #8
 8000946:	d107      	bne.n	8000958 <Timer_PWM_Chanal_Start+0x78>
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	69d9      	ldr	r1, [r3, #28]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	460b      	mov	r3, r1
 8000954:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000956:	e006      	b.n	8000966 <Timer_PWM_Chanal_Start+0x86>
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	69d9      	ldr	r1, [r3, #28]
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	685b      	ldr	r3, [r3, #4]
 8000960:	681a      	ldr	r2, [r3, #0]
 8000962:	460b      	mov	r3, r1
 8000964:	6413      	str	r3, [r2, #64]	@ 0x40
	axis->htim_counter->Instance->EGR = TIM_EGR_UG;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2201      	movs	r2, #1
 800096e:	615a      	str	r2, [r3, #20]
    // set tần só ban đầu của timer phát xung là 15 hz, lúc khởi động coi tần số gần bằng min là 1kHz
    __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_FREQ_1KHZ);
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800097a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000984:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (SET_FREQ_1KHZ/2));
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	689b      	ldr	r3, [r3, #8]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d106      	bne.n	800099c <Timer_PWM_Chanal_Start+0xbc>
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000998:	635a      	str	r2, [r3, #52]	@ 0x34
 800099a:	e01b      	b.n	80009d4 <Timer_PWM_Chanal_Start+0xf4>
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	689b      	ldr	r3, [r3, #8]
 80009a0:	2b04      	cmp	r3, #4
 80009a2:	d106      	bne.n	80009b2 <Timer_PWM_Chanal_Start+0xd2>
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	681a      	ldr	r2, [r3, #0]
 80009aa:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80009ae:	6393      	str	r3, [r2, #56]	@ 0x38
 80009b0:	e010      	b.n	80009d4 <Timer_PWM_Chanal_Start+0xf4>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	689b      	ldr	r3, [r3, #8]
 80009b6:	2b08      	cmp	r3, #8
 80009b8:	d106      	bne.n	80009c8 <Timer_PWM_Chanal_Start+0xe8>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	681a      	ldr	r2, [r3, #0]
 80009c0:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80009c4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80009c6:	e005      	b.n	80009d4 <Timer_PWM_Chanal_Start+0xf4>
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80009d2:	6413      	str	r3, [r2, #64]	@ 0x40

    axis->htim->Instance->EGR = TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2201      	movs	r2, #1
 80009dc:	615a      	str	r2, [r3, #20]
}
 80009de:	bf00      	nop
 80009e0:	370c      	adds	r7, #12
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr

080009ea <MC_MoveHomeAbsolute>:

	taget_move = (axis->current_pos + distance);
	MC_MoveAbsolute(axis,taget_move,freq);
}
uint8_t MC_MoveHomeAbsolute(MC_Axis_t* axis)
{
 80009ea:	b480      	push	{r7}
 80009ec:	b083      	sub	sp, #12
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	6078      	str	r0, [r7, #4]
	if(axis->busy != 0x00U)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d036      	beq.n	8000a6c <MC_MoveHomeAbsolute+0x82>
	{
		__HAL_TIM_SET_COMPARE(axis->htim, axis->channel, 0x00u);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	689b      	ldr	r3, [r3, #8]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d105      	bne.n	8000a12 <MC_MoveHomeAbsolute+0x28>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a10:	e018      	b.n	8000a44 <MC_MoveHomeAbsolute+0x5a>
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	689b      	ldr	r3, [r3, #8]
 8000a16:	2b04      	cmp	r3, #4
 8000a18:	d105      	bne.n	8000a26 <MC_MoveHomeAbsolute+0x3c>
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	2300      	movs	r3, #0
 8000a22:	6393      	str	r3, [r2, #56]	@ 0x38
 8000a24:	e00e      	b.n	8000a44 <MC_MoveHomeAbsolute+0x5a>
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	689b      	ldr	r3, [r3, #8]
 8000a2a:	2b08      	cmp	r3, #8
 8000a2c:	d105      	bne.n	8000a3a <MC_MoveHomeAbsolute+0x50>
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	2300      	movs	r3, #0
 8000a36:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000a38:	e004      	b.n	8000a44 <MC_MoveHomeAbsolute+0x5a>
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	2300      	movs	r3, #0
 8000a42:	6413      	str	r3, [r2, #64]	@ 0x40
		axis->htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	695a      	ldr	r2, [r3, #20]
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f042 0201 	orr.w	r2, r2, #1
 8000a56:	615a      	str	r2, [r3, #20]
		axis->ramp_time=0x00U;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	635a      	str	r2, [r3, #52]	@ 0x34
		axis->state = STANDSTILL;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2200      	movs	r2, #0
 8000a62:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		axis->current_speed = 0x00U;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	2200      	movs	r2, #0
 8000a6a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	return 0x01U;
 8000a6c:	2301      	movs	r3, #1
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	370c      	adds	r7, #12
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
	...

08000a7c <Interrup_gpio_OX>:
void Interrup_gpio_OX(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
		GPIOA->ODR &=~(1<<9u);
 8000a80:	4b20      	ldr	r3, [pc, #128]	@ (8000b04 <Interrup_gpio_OX+0x88>)
 8000a82:	695b      	ldr	r3, [r3, #20]
 8000a84:	4a1f      	ldr	r2, [pc, #124]	@ (8000b04 <Interrup_gpio_OX+0x88>)
 8000a86:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000a8a:	6153      	str	r3, [r2, #20]
        __HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_X_ROBOT].htim, Rotbot_axis[AXIT_X_ROBOT].channel, 0x00u);
 8000a8c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000a8e:	689b      	ldr	r3, [r3, #8]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d105      	bne.n	8000aa0 <Interrup_gpio_OX+0x24>
 8000a94:	4b1c      	ldr	r3, [pc, #112]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a9e:	e018      	b.n	8000ad2 <Interrup_gpio_OX+0x56>
 8000aa0:	4b19      	ldr	r3, [pc, #100]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000aa2:	689b      	ldr	r3, [r3, #8]
 8000aa4:	2b04      	cmp	r3, #4
 8000aa6:	d105      	bne.n	8000ab4 <Interrup_gpio_OX+0x38>
 8000aa8:	4b17      	ldr	r3, [pc, #92]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	681a      	ldr	r2, [r3, #0]
 8000aae:	2300      	movs	r3, #0
 8000ab0:	6393      	str	r3, [r2, #56]	@ 0x38
 8000ab2:	e00e      	b.n	8000ad2 <Interrup_gpio_OX+0x56>
 8000ab4:	4b14      	ldr	r3, [pc, #80]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000ab6:	689b      	ldr	r3, [r3, #8]
 8000ab8:	2b08      	cmp	r3, #8
 8000aba:	d105      	bne.n	8000ac8 <Interrup_gpio_OX+0x4c>
 8000abc:	4b12      	ldr	r3, [pc, #72]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000ac6:	e004      	b.n	8000ad2 <Interrup_gpio_OX+0x56>
 8000ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	2300      	movs	r3, #0
 8000ad0:	6413      	str	r3, [r2, #64]	@ 0x40
        Rotbot_axis[AXIT_X_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	695a      	ldr	r2, [r3, #20]
 8000ada:	4b0b      	ldr	r3, [pc, #44]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f042 0201 	orr.w	r2, r2, #1
 8000ae4:	615a      	str	r2, [r3, #20]
        Rotbot_axis[AXIT_X_ROBOT].ramp_time=0x00U;
 8000ae6:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	635a      	str	r2, [r3, #52]	@ 0x34
        Rotbot_axis[AXIT_X_ROBOT].state = STANDSTILL;
 8000aec:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        Rotbot_axis[AXIT_X_ROBOT].current_speed=0x00U;
 8000af4:	4b04      	ldr	r3, [pc, #16]	@ (8000b08 <Interrup_gpio_OX+0x8c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000afa:	bf00      	nop
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	40020000 	.word	0x40020000
 8000b08:	20000194 	.word	0x20000194

08000b0c <Interrup_gpio_OY>:
void Interrup_gpio_OY(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
	GPIOC->ODR &=~(1<<7U);
 8000b10:	4b21      	ldr	r3, [pc, #132]	@ (8000b98 <Interrup_gpio_OY+0x8c>)
 8000b12:	695b      	ldr	r3, [r3, #20]
 8000b14:	4a20      	ldr	r2, [pc, #128]	@ (8000b98 <Interrup_gpio_OY+0x8c>)
 8000b16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000b1a:	6153      	str	r3, [r2, #20]
    __HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_Y_ROBOT].htim, Rotbot_axis[AXIT_Y_ROBOT].channel, 0x00u);
 8000b1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d105      	bne.n	8000b30 <Interrup_gpio_OY+0x24>
 8000b24:	4b1d      	ldr	r3, [pc, #116]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b2e:	e018      	b.n	8000b62 <Interrup_gpio_OY+0x56>
 8000b30:	4b1a      	ldr	r3, [pc, #104]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b34:	2b04      	cmp	r3, #4
 8000b36:	d105      	bne.n	8000b44 <Interrup_gpio_OY+0x38>
 8000b38:	4b18      	ldr	r3, [pc, #96]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	2300      	movs	r3, #0
 8000b40:	6393      	str	r3, [r2, #56]	@ 0x38
 8000b42:	e00e      	b.n	8000b62 <Interrup_gpio_OY+0x56>
 8000b44:	4b15      	ldr	r3, [pc, #84]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b48:	2b08      	cmp	r3, #8
 8000b4a:	d105      	bne.n	8000b58 <Interrup_gpio_OY+0x4c>
 8000b4c:	4b13      	ldr	r3, [pc, #76]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	2300      	movs	r3, #0
 8000b54:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000b56:	e004      	b.n	8000b62 <Interrup_gpio_OY+0x56>
 8000b58:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	2300      	movs	r3, #0
 8000b60:	6413      	str	r3, [r2, #64]	@ 0x40
    Rotbot_axis[AXIT_Y_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000b62:	4b0e      	ldr	r3, [pc, #56]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	695a      	ldr	r2, [r3, #20]
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	f042 0201 	orr.w	r2, r2, #1
 8000b74:	615a      	str	r2, [r3, #20]
    Rotbot_axis[AXIT_Y_ROBOT].ramp_time=0x00U;
 8000b76:	4b09      	ldr	r3, [pc, #36]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    Rotbot_axis[AXIT_Y_ROBOT].state = STANDSTILL;
 8000b7e:	4b07      	ldr	r3, [pc, #28]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Rotbot_axis[AXIT_Y_ROBOT].current_speed=0x00U;
 8000b86:	4b05      	ldr	r3, [pc, #20]	@ (8000b9c <Interrup_gpio_OY+0x90>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8000b8c:	bf00      	nop
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	40020800 	.word	0x40020800
 8000b9c:	20000194 	.word	0x20000194

08000ba0 <Interrup_gpio_OZ>:
void Interrup_gpio_OZ(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
	GPIOC->ODR &=~(1<<9U);
 8000ba4:	4b26      	ldr	r3, [pc, #152]	@ (8000c40 <Interrup_gpio_OZ+0xa0>)
 8000ba6:	695b      	ldr	r3, [r3, #20]
 8000ba8:	4a25      	ldr	r2, [pc, #148]	@ (8000c40 <Interrup_gpio_OZ+0xa0>)
 8000baa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000bae:	6153      	str	r3, [r2, #20]
	__HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_Z_ROBOT].htim, Rotbot_axis[AXIT_Z_ROBOT].channel, 0x00u);
 8000bb0:	4b24      	ldr	r3, [pc, #144]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000bb2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d106      	bne.n	8000bc8 <Interrup_gpio_OZ+0x28>
 8000bba:	4b22      	ldr	r3, [pc, #136]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000bbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bc6:	e01d      	b.n	8000c04 <Interrup_gpio_OZ+0x64>
 8000bc8:	4b1e      	ldr	r3, [pc, #120]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000bca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000bce:	2b04      	cmp	r3, #4
 8000bd0:	d106      	bne.n	8000be0 <Interrup_gpio_OZ+0x40>
 8000bd2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000bd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	2300      	movs	r3, #0
 8000bdc:	6393      	str	r3, [r2, #56]	@ 0x38
 8000bde:	e011      	b.n	8000c04 <Interrup_gpio_OZ+0x64>
 8000be0:	4b18      	ldr	r3, [pc, #96]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000be2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000be6:	2b08      	cmp	r3, #8
 8000be8:	d106      	bne.n	8000bf8 <Interrup_gpio_OZ+0x58>
 8000bea:	4b16      	ldr	r3, [pc, #88]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000bec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bf0:	681a      	ldr	r2, [r3, #0]
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000bf6:	e005      	b.n	8000c04 <Interrup_gpio_OZ+0x64>
 8000bf8:	4b12      	ldr	r3, [pc, #72]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000bfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	2300      	movs	r3, #0
 8000c02:	6413      	str	r3, [r2, #64]	@ 0x40
    Rotbot_axis[AXIT_Z_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000c04:	4b0f      	ldr	r3, [pc, #60]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000c06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	695a      	ldr	r2, [r3, #20]
 8000c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000c10:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f042 0201 	orr.w	r2, r2, #1
 8000c1a:	615a      	str	r2, [r3, #20]
    Rotbot_axis[AXIT_Z_ROBOT].ramp_time=0x00U;
 8000c1c:	4b09      	ldr	r3, [pc, #36]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    Rotbot_axis[AXIT_Z_ROBOT].state = STANDSTILL;
 8000c24:	4b07      	ldr	r3, [pc, #28]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
    Rotbot_axis[AXIT_Z_ROBOT].current_speed=0x00U;
 8000c2c:	4b05      	ldr	r3, [pc, #20]	@ (8000c44 <Interrup_gpio_OZ+0xa4>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	40020800 	.word	0x40020800
 8000c44:	20000194 	.word	0x20000194

08000c48 <Motor_Busy>:
        Rotbot_axis[AXIT_Z_ROBOT].current_speed=0x00U;
	}

}
uint8_t Motor_Busy(void)// kiểm tra xem 3 trục robot có đã goàn toàn dừng lại chưa
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
	return (Rotbot_axis[0].busy || Rotbot_axis[1].busy || Rotbot_axis[2].busy) ;;
 8000c4c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c84 <Motor_Busy+0x3c>)
 8000c4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d10b      	bne.n	8000c70 <Motor_Busy+0x28>
 8000c58:	4b0a      	ldr	r3, [pc, #40]	@ (8000c84 <Motor_Busy+0x3c>)
 8000c5a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8000c5e:	b2db      	uxtb	r3, r3
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d105      	bne.n	8000c70 <Motor_Busy+0x28>
 8000c64:	4b07      	ldr	r3, [pc, #28]	@ (8000c84 <Motor_Busy+0x3c>)
 8000c66:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <Motor_Busy+0x2c>
 8000c70:	2301      	movs	r3, #1
 8000c72:	e000      	b.n	8000c76 <Motor_Busy+0x2e>
 8000c74:	2300      	movs	r3, #0
 8000c76:	b2db      	uxtb	r3, r3
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	20000194 	.word	0x20000194

08000c88 <Move_Home_3Step>:
uint8_t Move_Home_3Step(volatile uint8_t * home_tep)// về home 3 giai đoạn
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
	//uint8_t result=0x00U;
	static uint16_t counter_100=0x00U;
	static uint8_t onetime=0x00U;
	static uint8_t step=0x00U;
	static uint16_t time=0x00U;
	if( *home_tep == 0x01)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d105      	bne.n	8000ca6 <Move_Home_3Step+0x1e>
	{
		step=0x01U;
 8000c9a:	4ba3      	ldr	r3, [pc, #652]	@ (8000f28 <Move_Home_3Step+0x2a0>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	701a      	strb	r2, [r3, #0]
		*home_tep = 0x02U;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2202      	movs	r2, #2
 8000ca4:	701a      	strb	r2, [r3, #0]

	}
	switch(step)
 8000ca6:	4ba0      	ldr	r3, [pc, #640]	@ (8000f28 <Move_Home_3Step+0x2a0>)
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	3b01      	subs	r3, #1
 8000cac:	2b03      	cmp	r3, #3
 8000cae:	f200 81a4 	bhi.w	8000ffa <Move_Home_3Step+0x372>
 8000cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8000cb8 <Move_Home_3Step+0x30>)
 8000cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb8:	08000cc9 	.word	0x08000cc9
 8000cbc:	08000d6d 	.word	0x08000d6d
 8000cc0:	08000e75 	.word	0x08000e75
 8000cc4:	08000f45 	.word	0x08000f45
	{
		case 0x01U:
		{
            // step 1 : đưa Z VỀ 0 trước
			if(onetime==0x00U)
 8000cc8:	4b98      	ldr	r3, [pc, #608]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d125      	bne.n	8000d1c <Move_Home_3Step+0x94>
			{
				if(Motor_Busy()==0x00U)
 8000cd0:	f7ff ffba 	bl	8000c48 <Motor_Busy>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d120      	bne.n	8000d1c <Move_Home_3Step+0x94>
				{
					Rotbot_axis[2].current_pos=13000U;
 8000cda:	4b95      	ldr	r3, [pc, #596]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000cdc:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8000ce0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
					if(Get_State_Sensor(AXIT_Z_ROBOT)) MC_MoveAbsolute(&Rotbot_axis[2],0x00U,5000U);
 8000ce4:	2002      	movs	r0, #2
 8000ce6:	f000 ff53 	bl	8001b90 <Get_State_Sensor>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d005      	beq.n	8000cfc <Move_Home_3Step+0x74>
 8000cf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	488f      	ldr	r0, [pc, #572]	@ (8000f34 <Move_Home_3Step+0x2ac>)
 8000cf8:	f7ff fd64 	bl	80007c4 <MC_MoveAbsolute>
					if(++counter_100 >= 2U)
 8000cfc:	4b8e      	ldr	r3, [pc, #568]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000cfe:	881b      	ldrh	r3, [r3, #0]
 8000d00:	3301      	adds	r3, #1
 8000d02:	b29a      	uxth	r2, r3
 8000d04:	4b8c      	ldr	r3, [pc, #560]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000d06:	801a      	strh	r2, [r3, #0]
 8000d08:	4b8b      	ldr	r3, [pc, #556]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000d0a:	881b      	ldrh	r3, [r3, #0]
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d905      	bls.n	8000d1c <Move_Home_3Step+0x94>
					{
						onetime=0x01U;
 8000d10:	4b86      	ldr	r3, [pc, #536]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000d12:	2201      	movs	r2, #1
 8000d14:	701a      	strb	r2, [r3, #0]
						counter_100=0x00U;
 8000d16:	4b88      	ldr	r3, [pc, #544]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	801a      	strh	r2, [r3, #0]
					}
				}
			}
			if(Get_State_Sensor(AXIT_Z_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8000d1c:	2002      	movs	r0, #2
 8000d1e:	f000 ff37 	bl	8001b90 <Get_State_Sensor>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d002      	beq.n	8000d2e <Move_Home_3Step+0xa6>
 8000d28:	4882      	ldr	r0, [pc, #520]	@ (8000f34 <Move_Home_3Step+0x2ac>)
 8000d2a:	f7ff fe5e 	bl	80009ea <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000d2e:	f7ff ff8b 	bl	8000c48 <Motor_Busy>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d115      	bne.n	8000d64 <Move_Home_3Step+0xdc>
			{
				if(++time>=1000U)
 8000d38:	4b80      	ldr	r3, [pc, #512]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000d3a:	881b      	ldrh	r3, [r3, #0]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	b29a      	uxth	r2, r3
 8000d40:	4b7e      	ldr	r3, [pc, #504]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000d42:	801a      	strh	r2, [r3, #0]
 8000d44:	4b7d      	ldr	r3, [pc, #500]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000d46:	881b      	ldrh	r3, [r3, #0]
 8000d48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000d4c:	f0c0 8157 	bcc.w	8000ffe <Move_Home_3Step+0x376>
				{
					time =0x00U;
 8000d50:	4b7a      	ldr	r3, [pc, #488]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	801a      	strh	r2, [r3, #0]
					step=0x02U;
 8000d56:	4b74      	ldr	r3, [pc, #464]	@ (8000f28 <Move_Home_3Step+0x2a0>)
 8000d58:	2202      	movs	r2, #2
 8000d5a:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000d5c:	4b73      	ldr	r3, [pc, #460]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	701a      	strb	r2, [r3, #0]
				}
			}
			else time=0x00U;
		}
		break;
 8000d62:	e14c      	b.n	8000ffe <Move_Home_3Step+0x376>
			else time=0x00U;
 8000d64:	4b75      	ldr	r3, [pc, #468]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	801a      	strh	r2, [r3, #0]
		break;
 8000d6a:	e148      	b.n	8000ffe <Move_Home_3Step+0x376>
		case 0x02U:
		{
			// step 2 : về home max 2 trục 550cm và 280cm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 8000d6c:	4b6f      	ldr	r3, [pc, #444]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d145      	bne.n	8000e00 <Move_Home_3Step+0x178>
			{
				if(Motor_Busy()==0x00U)
 8000d74:	f7ff ff68 	bl	8000c48 <Motor_Busy>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d140      	bne.n	8000e00 <Move_Home_3Step+0x178>
				{
					Rotbot_axis[0].current_pos=55000U;
 8000d7e:	4b6c      	ldr	r3, [pc, #432]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000d80:	f24d 62d8 	movw	r2, #55000	@ 0xd6d8
 8000d84:	615a      	str	r2, [r3, #20]
					Rotbot_axis[1].current_pos=28000U;
 8000d86:	4b6a      	ldr	r3, [pc, #424]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000d88:	f646 5260 	movw	r2, #28000	@ 0x6d60
 8000d8c:	661a      	str	r2, [r3, #96]	@ 0x60
					Rotbot_axis[2].current_pos=13000U;
 8000d8e:	4b68      	ldr	r3, [pc, #416]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000d90:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8000d94:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
					if(Get_State_Sensor(AXIT_X_ROBOT)) MC_MoveAbsolute(&Rotbot_axis[0],0x00U,1500U);
 8000d98:	2000      	movs	r0, #0
 8000d9a:	f000 fef9 	bl	8001b90 <Get_State_Sensor>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d005      	beq.n	8000db0 <Move_Home_3Step+0x128>
 8000da4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000da8:	2100      	movs	r1, #0
 8000daa:	4861      	ldr	r0, [pc, #388]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000dac:	f7ff fd0a 	bl	80007c4 <MC_MoveAbsolute>
					if(Get_State_Sensor(AXIT_Y_ROBOT)) MC_MoveAbsolute(&Rotbot_axis[1],0x00U,1500U);
 8000db0:	2001      	movs	r0, #1
 8000db2:	f000 feed 	bl	8001b90 <Get_State_Sensor>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d005      	beq.n	8000dc8 <Move_Home_3Step+0x140>
 8000dbc:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	485f      	ldr	r0, [pc, #380]	@ (8000f40 <Move_Home_3Step+0x2b8>)
 8000dc4:	f7ff fcfe 	bl	80007c4 <MC_MoveAbsolute>
					if(Get_State_Sensor(AXIT_Z_ROBOT)) MC_MoveAbsolute(&Rotbot_axis[2],0x00U,1500U);
 8000dc8:	2002      	movs	r0, #2
 8000dca:	f000 fee1 	bl	8001b90 <Get_State_Sensor>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d005      	beq.n	8000de0 <Move_Home_3Step+0x158>
 8000dd4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4856      	ldr	r0, [pc, #344]	@ (8000f34 <Move_Home_3Step+0x2ac>)
 8000ddc:	f7ff fcf2 	bl	80007c4 <MC_MoveAbsolute>
				    if(++counter_100 > 1U)
 8000de0:	4b55      	ldr	r3, [pc, #340]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	3301      	adds	r3, #1
 8000de6:	b29a      	uxth	r2, r3
 8000de8:	4b53      	ldr	r3, [pc, #332]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000dea:	801a      	strh	r2, [r3, #0]
 8000dec:	4b52      	ldr	r3, [pc, #328]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000dee:	881b      	ldrh	r3, [r3, #0]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d905      	bls.n	8000e00 <Move_Home_3Step+0x178>
					{
				    	onetime=0x01U;
 8000df4:	4b4d      	ldr	r3, [pc, #308]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	701a      	strb	r2, [r3, #0]
				    	counter_100=0x00U;
 8000dfa:	4b4f      	ldr	r3, [pc, #316]	@ (8000f38 <Move_Home_3Step+0x2b0>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	801a      	strh	r2, [r3, #0]
					}
				}

			}
			if(Get_State_Sensor(AXIT_X_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_X_ROBOT]);// NẾU K CHẠM HOME LÀ LỖI
 8000e00:	2000      	movs	r0, #0
 8000e02:	f000 fec5 	bl	8001b90 <Get_State_Sensor>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d002      	beq.n	8000e12 <Move_Home_3Step+0x18a>
 8000e0c:	4848      	ldr	r0, [pc, #288]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000e0e:	f7ff fdec 	bl	80009ea <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Y_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Y_ROBOT]);
 8000e12:	2001      	movs	r0, #1
 8000e14:	f000 febc 	bl	8001b90 <Get_State_Sensor>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d002      	beq.n	8000e24 <Move_Home_3Step+0x19c>
 8000e1e:	4848      	ldr	r0, [pc, #288]	@ (8000f40 <Move_Home_3Step+0x2b8>)
 8000e20:	f7ff fde3 	bl	80009ea <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Z_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8000e24:	2002      	movs	r0, #2
 8000e26:	f000 feb3 	bl	8001b90 <Get_State_Sensor>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d002      	beq.n	8000e36 <Move_Home_3Step+0x1ae>
 8000e30:	4840      	ldr	r0, [pc, #256]	@ (8000f34 <Move_Home_3Step+0x2ac>)
 8000e32:	f7ff fdda 	bl	80009ea <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000e36:	f7ff ff07 	bl	8000c48 <Motor_Busy>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d115      	bne.n	8000e6c <Move_Home_3Step+0x1e4>
			{
				if(++time>=1000U)
 8000e40:	4b3e      	ldr	r3, [pc, #248]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000e42:	881b      	ldrh	r3, [r3, #0]
 8000e44:	3301      	adds	r3, #1
 8000e46:	b29a      	uxth	r2, r3
 8000e48:	4b3c      	ldr	r3, [pc, #240]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000e4a:	801a      	strh	r2, [r3, #0]
 8000e4c:	4b3b      	ldr	r3, [pc, #236]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000e4e:	881b      	ldrh	r3, [r3, #0]
 8000e50:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e54:	f0c0 80d5 	bcc.w	8001002 <Move_Home_3Step+0x37a>
				{
					time =0x00U;
 8000e58:	4b38      	ldr	r3, [pc, #224]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	801a      	strh	r2, [r3, #0]
					step=0x03U;
 8000e5e:	4b32      	ldr	r3, [pc, #200]	@ (8000f28 <Move_Home_3Step+0x2a0>)
 8000e60:	2203      	movs	r2, #3
 8000e62:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000e64:	4b31      	ldr	r3, [pc, #196]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	701a      	strb	r2, [r3, #0]
				}

			}
			else time=0x00U;
		}
		break;
 8000e6a:	e0ca      	b.n	8001002 <Move_Home_3Step+0x37a>
			else time=0x00U;
 8000e6c:	4b33      	ldr	r3, [pc, #204]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	801a      	strh	r2, [r3, #0]
		break;
 8000e72:	e0c6      	b.n	8001002 <Move_Home_3Step+0x37a>
		case 0x03U:// đi xa khoảng 5CM mỗi trục
		{

			if(onetime==0x00U)
 8000e74:	4b2d      	ldr	r3, [pc, #180]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d121      	bne.n	8000ec0 <Move_Home_3Step+0x238>
			{
				Rotbot_axis[0].current_pos=0x00U;
 8000e7c:	4b2c      	ldr	r3, [pc, #176]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	615a      	str	r2, [r3, #20]
				Rotbot_axis[1].current_pos=0x00U;
 8000e82:	4b2b      	ldr	r3, [pc, #172]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	661a      	str	r2, [r3, #96]	@ 0x60
				Rotbot_axis[2].current_pos=0x00U;
 8000e88:	4b29      	ldr	r3, [pc, #164]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
				MC_MoveAbsolute(&Rotbot_axis[0],3000U,4000U);
 8000e90:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000e94:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000e98:	4825      	ldr	r0, [pc, #148]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000e9a:	f7ff fc93 	bl	80007c4 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],3000U,4000U);
 8000e9e:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000ea2:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000ea6:	4826      	ldr	r0, [pc, #152]	@ (8000f40 <Move_Home_3Step+0x2b8>)
 8000ea8:	f7ff fc8c 	bl	80007c4 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[2],3000U,4000U);
 8000eac:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000eb0:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000eb4:	481f      	ldr	r0, [pc, #124]	@ (8000f34 <Move_Home_3Step+0x2ac>)
 8000eb6:	f7ff fc85 	bl	80007c4 <MC_MoveAbsolute>
				onetime=0x01U;
 8000eba:	4b1c      	ldr	r3, [pc, #112]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	701a      	strb	r2, [r3, #0]
			}
			if(Motor_Busy()==0x00U)
 8000ec0:	f7ff fec2 	bl	8000c48 <Motor_Busy>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	f040 809d 	bne.w	8001006 <Move_Home_3Step+0x37e>
			{

				if(++time>=1000U)
 8000ecc:	4b1b      	ldr	r3, [pc, #108]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000ece:	881b      	ldrh	r3, [r3, #0]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	b29a      	uxth	r2, r3
 8000ed4:	4b19      	ldr	r3, [pc, #100]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000ed6:	801a      	strh	r2, [r3, #0]
 8000ed8:	4b18      	ldr	r3, [pc, #96]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000eda:	881b      	ldrh	r3, [r3, #0]
 8000edc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ee0:	f0c0 8091 	bcc.w	8001006 <Move_Home_3Step+0x37e>
				{
					time =0x00U;
 8000ee4:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <Move_Home_3Step+0x2b4>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	801a      	strh	r2, [r3, #0]
					step=0x04U;
 8000eea:	4b0f      	ldr	r3, [pc, #60]	@ (8000f28 <Move_Home_3Step+0x2a0>)
 8000eec:	2204      	movs	r2, #4
 8000eee:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8000f2c <Move_Home_3Step+0x2a4>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]
					Rotbot_axis[0].current_pos +=1000U;
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000ef8:	695b      	ldr	r3, [r3, #20]
 8000efa:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000efe:	461a      	mov	r2, r3
 8000f00:	4b0b      	ldr	r3, [pc, #44]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000f02:	615a      	str	r2, [r3, #20]
					Rotbot_axis[1].current_pos +=1000U;
 8000f04:	4b0a      	ldr	r3, [pc, #40]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000f06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f08:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	4b08      	ldr	r3, [pc, #32]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000f10:	661a      	str	r2, [r3, #96]	@ 0x60
					Rotbot_axis[2].current_pos +=1000U;
 8000f12:	4b07      	ldr	r3, [pc, #28]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000f14:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8000f18:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	4b04      	ldr	r3, [pc, #16]	@ (8000f30 <Move_Home_3Step+0x2a8>)
 8000f20:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
				}
			}
		}
		break;
 8000f24:	e06f      	b.n	8001006 <Move_Home_3Step+0x37e>
 8000f26:	bf00      	nop
 8000f28:	2000029c 	.word	0x2000029c
 8000f2c:	2000029d 	.word	0x2000029d
 8000f30:	20000194 	.word	0x20000194
 8000f34:	2000022c 	.word	0x2000022c
 8000f38:	2000029e 	.word	0x2000029e
 8000f3c:	200002a0 	.word	0x200002a0
 8000f40:	200001e0 	.word	0x200001e0
		case 0x04U://
		{
			// step 2 : về home max 2 trục 550cm và 280cm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 8000f44:	4b34      	ldr	r3, [pc, #208]	@ (8001018 <Move_Home_3Step+0x390>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d120      	bne.n	8000f8e <Move_Home_3Step+0x306>
			{
				MC_MoveAbsolute(&Rotbot_axis[0],0x00U,1000U);
 8000f4c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f50:	2100      	movs	r1, #0
 8000f52:	4832      	ldr	r0, [pc, #200]	@ (800101c <Move_Home_3Step+0x394>)
 8000f54:	f7ff fc36 	bl	80007c4 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],0x00U,1000U);
 8000f58:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	4830      	ldr	r0, [pc, #192]	@ (8001020 <Move_Home_3Step+0x398>)
 8000f60:	f7ff fc30 	bl	80007c4 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[2],0x00U,1000U);
 8000f64:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f68:	2100      	movs	r1, #0
 8000f6a:	482e      	ldr	r0, [pc, #184]	@ (8001024 <Move_Home_3Step+0x39c>)
 8000f6c:	f7ff fc2a 	bl	80007c4 <MC_MoveAbsolute>
				Rotbot_axis[0].homing=0x01U;
 8000f70:	4b2a      	ldr	r3, [pc, #168]	@ (800101c <Move_Home_3Step+0x394>)
 8000f72:	2201      	movs	r2, #1
 8000f74:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
				Rotbot_axis[1].homing=0x01U;
 8000f78:	4b28      	ldr	r3, [pc, #160]	@ (800101c <Move_Home_3Step+0x394>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
				Rotbot_axis[2].homing=0x01U;
 8000f80:	4b26      	ldr	r3, [pc, #152]	@ (800101c <Move_Home_3Step+0x394>)
 8000f82:	2201      	movs	r2, #1
 8000f84:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				onetime=0x01U;
 8000f88:	4b23      	ldr	r3, [pc, #140]	@ (8001018 <Move_Home_3Step+0x390>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	701a      	strb	r2, [r3, #0]
			}
			if(Get_State_Sensor(AXIT_X_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_X_ROBOT]);// NẾU K CHẠM HOME LÀ LỖI
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f000 fdfe 	bl	8001b90 <Get_State_Sensor>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d002      	beq.n	8000fa0 <Move_Home_3Step+0x318>
 8000f9a:	4820      	ldr	r0, [pc, #128]	@ (800101c <Move_Home_3Step+0x394>)
 8000f9c:	f7ff fd25 	bl	80009ea <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Y_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Y_ROBOT]);
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f000 fdf5 	bl	8001b90 <Get_State_Sensor>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d002      	beq.n	8000fb2 <Move_Home_3Step+0x32a>
 8000fac:	481c      	ldr	r0, [pc, #112]	@ (8001020 <Move_Home_3Step+0x398>)
 8000fae:	f7ff fd1c 	bl	80009ea <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Z_ROBOT)) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	f000 fdec 	bl	8001b90 <Get_State_Sensor>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d002      	beq.n	8000fc4 <Move_Home_3Step+0x33c>
 8000fbe:	4819      	ldr	r0, [pc, #100]	@ (8001024 <Move_Home_3Step+0x39c>)
 8000fc0:	f7ff fd13 	bl	80009ea <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000fc4:	f7ff fe40 	bl	8000c48 <Motor_Busy>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d11d      	bne.n	800100a <Move_Home_3Step+0x382>
			{
				if(++time>=1000U)
 8000fce:	4b16      	ldr	r3, [pc, #88]	@ (8001028 <Move_Home_3Step+0x3a0>)
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	b29a      	uxth	r2, r3
 8000fd6:	4b14      	ldr	r3, [pc, #80]	@ (8001028 <Move_Home_3Step+0x3a0>)
 8000fd8:	801a      	strh	r2, [r3, #0]
 8000fda:	4b13      	ldr	r3, [pc, #76]	@ (8001028 <Move_Home_3Step+0x3a0>)
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000fe2:	d312      	bcc.n	800100a <Move_Home_3Step+0x382>
				{
					time =0x00U;
 8000fe4:	4b10      	ldr	r3, [pc, #64]	@ (8001028 <Move_Home_3Step+0x3a0>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	801a      	strh	r2, [r3, #0]
					onetime=0x00U;
 8000fea:	4b0b      	ldr	r3, [pc, #44]	@ (8001018 <Move_Home_3Step+0x390>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]
					step=0x00U;
 8000ff0:	4b0e      	ldr	r3, [pc, #56]	@ (800102c <Move_Home_3Step+0x3a4>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	701a      	strb	r2, [r3, #0]
					return 0x01U;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e009      	b.n	800100e <Move_Home_3Step+0x386>
			}
		}
		break;

		default:
		break;
 8000ffa:	bf00      	nop
 8000ffc:	e006      	b.n	800100c <Move_Home_3Step+0x384>
		break;
 8000ffe:	bf00      	nop
 8001000:	e004      	b.n	800100c <Move_Home_3Step+0x384>
		break;
 8001002:	bf00      	nop
 8001004:	e002      	b.n	800100c <Move_Home_3Step+0x384>
		break;
 8001006:	bf00      	nop
 8001008:	e000      	b.n	800100c <Move_Home_3Step+0x384>
		break;
 800100a:	bf00      	nop
	}
	return 0x00U;
 800100c:	2300      	movs	r3, #0
}
 800100e:	4618      	mov	r0, r3
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	2000029d 	.word	0x2000029d
 800101c:	20000194 	.word	0x20000194
 8001020:	200001e0 	.word	0x200001e0
 8001024:	2000022c 	.word	0x2000022c
 8001028:	200002a0 	.word	0x200002a0
 800102c:	2000029c 	.word	0x2000029c

08001030 <MC_MoveLinear>:
uint8_t MC_MoveLinear(int32_t posx,int32_t posy,int32_t posz )// thời điểm kết thúc gần bằng nhau tuyệt đối
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	@ 0x28
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
	float deltaX=(float)( posx > Rotbot_axis[0].current_pos ? posx-Rotbot_axis[0].current_pos : Rotbot_axis[0].current_pos - posx);
 800103c:	4b5d      	ldr	r3, [pc, #372]	@ (80011b4 <MC_MoveLinear+0x184>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	68fa      	ldr	r2, [r7, #12]
 8001042:	429a      	cmp	r2, r3
 8001044:	dd08      	ble.n	8001058 <MC_MoveLinear+0x28>
 8001046:	4b5b      	ldr	r3, [pc, #364]	@ (80011b4 <MC_MoveLinear+0x184>)
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	68fa      	ldr	r2, [r7, #12]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	ee07 3a90 	vmov	s15, r3
 8001052:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001056:	e007      	b.n	8001068 <MC_MoveLinear+0x38>
 8001058:	4b56      	ldr	r3, [pc, #344]	@ (80011b4 <MC_MoveLinear+0x184>)
 800105a:	695a      	ldr	r2, [r3, #20]
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	ee07 3a90 	vmov	s15, r3
 8001064:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001068:	edc7 7a07 	vstr	s15, [r7, #28]
	float deltaY=(float)( posy > Rotbot_axis[1].current_pos ? posy-Rotbot_axis[1].current_pos : Rotbot_axis[1].current_pos - posy);
 800106c:	4b51      	ldr	r3, [pc, #324]	@ (80011b4 <MC_MoveLinear+0x184>)
 800106e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001070:	68ba      	ldr	r2, [r7, #8]
 8001072:	429a      	cmp	r2, r3
 8001074:	dd08      	ble.n	8001088 <MC_MoveLinear+0x58>
 8001076:	4b4f      	ldr	r3, [pc, #316]	@ (80011b4 <MC_MoveLinear+0x184>)
 8001078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800107a:	68ba      	ldr	r2, [r7, #8]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	ee07 3a90 	vmov	s15, r3
 8001082:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001086:	e007      	b.n	8001098 <MC_MoveLinear+0x68>
 8001088:	4b4a      	ldr	r3, [pc, #296]	@ (80011b4 <MC_MoveLinear+0x184>)
 800108a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	ee07 3a90 	vmov	s15, r3
 8001094:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001098:	edc7 7a06 	vstr	s15, [r7, #24]
	float Lmax = (deltaX > deltaY) ? deltaX : deltaY;
 800109c:	ed97 7a07 	vldr	s14, [r7, #28]
 80010a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80010a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ac:	dd01      	ble.n	80010b2 <MC_MoveLinear+0x82>
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	e000      	b.n	80010b4 <MC_MoveLinear+0x84>
 80010b2:	69bb      	ldr	r3, [r7, #24]
 80010b4:	617b      	str	r3, [r7, #20]
	MC_MoveAbsolute(&Rotbot_axis[2],posz,Rotbot_axis_target[2].target_speed);
 80010b6:	4b40      	ldr	r3, [pc, #256]	@ (80011b8 <MC_MoveLinear+0x188>)
 80010b8:	edd3 7a07 	vldr	s15, [r3, #28]
 80010bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010c0:	ee17 2a90 	vmov	r2, s15
 80010c4:	6879      	ldr	r1, [r7, #4]
 80010c6:	483d      	ldr	r0, [pc, #244]	@ (80011bc <MC_MoveLinear+0x18c>)
 80010c8:	f7ff fb7c 	bl	80007c4 <MC_MoveAbsolute>
	if(Lmax==0x00U) return 0;
 80010cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80010d0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80010d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d8:	d101      	bne.n	80010de <MC_MoveLinear+0xae>
 80010da:	2300      	movs	r3, #0
 80010dc:	e065      	b.n	80011aa <MC_MoveLinear+0x17a>
	float freq_max =(float) (Rotbot_axis_target[0].target_speed > Rotbot_axis_target[1].target_speed) ? Rotbot_axis_target[0].target_speed : Rotbot_axis_target[1].target_speed;
 80010de:	4b36      	ldr	r3, [pc, #216]	@ (80011b8 <MC_MoveLinear+0x188>)
 80010e0:	ed93 7a01 	vldr	s14, [r3, #4]
 80010e4:	4b34      	ldr	r3, [pc, #208]	@ (80011b8 <MC_MoveLinear+0x188>)
 80010e6:	edd3 7a04 	vldr	s15, [r3, #16]
 80010ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f2:	dd02      	ble.n	80010fa <MC_MoveLinear+0xca>
 80010f4:	4b30      	ldr	r3, [pc, #192]	@ (80011b8 <MC_MoveLinear+0x188>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	e001      	b.n	80010fe <MC_MoveLinear+0xce>
 80010fa:	4b2f      	ldr	r3, [pc, #188]	@ (80011b8 <MC_MoveLinear+0x188>)
 80010fc:	691b      	ldr	r3, [r3, #16]
 80010fe:	613b      	str	r3, [r7, #16]

	int32_t freqx=(int32_t)((freq_max*deltaX/Lmax));
 8001100:	ed97 7a04 	vldr	s14, [r7, #16]
 8001104:	edd7 7a07 	vldr	s15, [r7, #28]
 8001108:	ee67 6a27 	vmul.f32	s13, s14, s15
 800110c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001110:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001114:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001118:	ee17 3a90 	vmov	r3, s15
 800111c:	627b      	str	r3, [r7, #36]	@ 0x24

	if(freqx > Rotbot_axis_target[0].target_speed) freqx=Rotbot_axis_target[0].target_speed;
 800111e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001120:	ee07 3a90 	vmov	s15, r3
 8001124:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001128:	4b23      	ldr	r3, [pc, #140]	@ (80011b8 <MC_MoveLinear+0x188>)
 800112a:	edd3 7a01 	vldr	s15, [r3, #4]
 800112e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001136:	dd07      	ble.n	8001148 <MC_MoveLinear+0x118>
 8001138:	4b1f      	ldr	r3, [pc, #124]	@ (80011b8 <MC_MoveLinear+0x188>)
 800113a:	edd3 7a01 	vldr	s15, [r3, #4]
 800113e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001142:	ee17 3a90 	vmov	r3, s15
 8001146:	627b      	str	r3, [r7, #36]	@ 0x24

	int32_t freqy=(int32_t)((freq_max*deltaY/Lmax));
 8001148:	ed97 7a04 	vldr	s14, [r7, #16]
 800114c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001150:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001154:	ed97 7a05 	vldr	s14, [r7, #20]
 8001158:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800115c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001160:	ee17 3a90 	vmov	r3, s15
 8001164:	623b      	str	r3, [r7, #32]

	if(freqy > Rotbot_axis_target[1].target_speed) freqy=Rotbot_axis_target[1].target_speed;
 8001166:	6a3b      	ldr	r3, [r7, #32]
 8001168:	ee07 3a90 	vmov	s15, r3
 800116c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001170:	4b11      	ldr	r3, [pc, #68]	@ (80011b8 <MC_MoveLinear+0x188>)
 8001172:	edd3 7a04 	vldr	s15, [r3, #16]
 8001176:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800117a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800117e:	dd07      	ble.n	8001190 <MC_MoveLinear+0x160>
 8001180:	4b0d      	ldr	r3, [pc, #52]	@ (80011b8 <MC_MoveLinear+0x188>)
 8001182:	edd3 7a04 	vldr	s15, [r3, #16]
 8001186:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800118a:	ee17 3a90 	vmov	r3, s15
 800118e:	623b      	str	r3, [r7, #32]

	MC_MoveAbsolute(&Rotbot_axis[0],posx,freqx);
 8001190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001192:	461a      	mov	r2, r3
 8001194:	68f9      	ldr	r1, [r7, #12]
 8001196:	4807      	ldr	r0, [pc, #28]	@ (80011b4 <MC_MoveLinear+0x184>)
 8001198:	f7ff fb14 	bl	80007c4 <MC_MoveAbsolute>
	MC_MoveAbsolute(&Rotbot_axis[1],posy,freqy);
 800119c:	6a3b      	ldr	r3, [r7, #32]
 800119e:	461a      	mov	r2, r3
 80011a0:	68b9      	ldr	r1, [r7, #8]
 80011a2:	4807      	ldr	r0, [pc, #28]	@ (80011c0 <MC_MoveLinear+0x190>)
 80011a4:	f7ff fb0e 	bl	80007c4 <MC_MoveAbsolute>
	return 0x01U;
 80011a8:	2301      	movs	r3, #1
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3728      	adds	r7, #40	@ 0x28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000194 	.word	0x20000194
 80011b8:	20000278 	.word	0x20000278
 80011bc:	2000022c 	.word	0x2000022c
 80011c0:	200001e0 	.word	0x200001e0

080011c4 <MC_MoveHandle>:
void MC_MoveHandle(uint8_t axis,uint8_t status, int dir)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	603a      	str	r2, [r7, #0]
 80011ce:	71fb      	strb	r3, [r7, #7]
 80011d0:	460b      	mov	r3, r1
 80011d2:	71bb      	strb	r3, [r7, #6]
	switch(status)
 80011d4:	79bb      	ldrb	r3, [r7, #6]
 80011d6:	2b03      	cmp	r3, #3
 80011d8:	d050      	beq.n	800127c <MC_MoveHandle+0xb8>
 80011da:	2b03      	cmp	r3, #3
 80011dc:	dc58      	bgt.n	8001290 <MC_MoveHandle+0xcc>
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d002      	beq.n	80011e8 <MC_MoveHandle+0x24>
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d018      	beq.n	8001218 <MC_MoveHandle+0x54>
			MC_MoveHomeAbsolute(&Rotbot_axis[axis]);
		}
		break;

		default:
		break;
 80011e6:	e053      	b.n	8001290 <MC_MoveHandle+0xcc>
			MC_MoveAbsolute(&Rotbot_axis[axis],dir*(*(Rotbot_axis[axis].max_axis)),3000U);
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	224c      	movs	r2, #76	@ 0x4c
 80011ec:	fb02 f303 	mul.w	r3, r2, r3
 80011f0:	4a2a      	ldr	r2, [pc, #168]	@ (800129c <MC_MoveHandle+0xd8>)
 80011f2:	1898      	adds	r0, r3, r2
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	4a29      	ldr	r2, [pc, #164]	@ (800129c <MC_MoveHandle+0xd8>)
 80011f8:	214c      	movs	r1, #76	@ 0x4c
 80011fa:	fb01 f303 	mul.w	r3, r1, r3
 80011fe:	4413      	add	r3, r2
 8001200:	3344      	adds	r3, #68	@ 0x44
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	683a      	ldr	r2, [r7, #0]
 8001208:	fb02 f303 	mul.w	r3, r2, r3
 800120c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001210:	4619      	mov	r1, r3
 8001212:	f7ff fad7 	bl	80007c4 <MC_MoveAbsolute>
		break;
 8001216:	e03c      	b.n	8001292 <MC_MoveHandle+0xce>
			if(dir==0x00U)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d119      	bne.n	8001252 <MC_MoveHandle+0x8e>
				int32_t value = (Rotbot_axis[axis].current_pos > 10U) ? Rotbot_axis[axis].current_pos - 10U : 0x00U;
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	4a1e      	ldr	r2, [pc, #120]	@ (800129c <MC_MoveHandle+0xd8>)
 8001222:	214c      	movs	r1, #76	@ 0x4c
 8001224:	fb01 f303 	mul.w	r3, r1, r3
 8001228:	4413      	add	r3, r2
 800122a:	3314      	adds	r3, #20
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2b0a      	cmp	r3, #10
 8001230:	bf38      	it	cc
 8001232:	230a      	movcc	r3, #10
 8001234:	3b0a      	subs	r3, #10
 8001236:	60fb      	str	r3, [r7, #12]
				MC_MoveAbsolute(&Rotbot_axis[axis],value,5000U);
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	224c      	movs	r2, #76	@ 0x4c
 800123c:	fb02 f303 	mul.w	r3, r2, r3
 8001240:	4a16      	ldr	r2, [pc, #88]	@ (800129c <MC_MoveHandle+0xd8>)
 8001242:	4413      	add	r3, r2
 8001244:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001248:	68f9      	ldr	r1, [r7, #12]
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff faba 	bl	80007c4 <MC_MoveAbsolute>
		break;
 8001250:	e01f      	b.n	8001292 <MC_MoveHandle+0xce>
				MC_MoveAbsolute(&Rotbot_axis[axis],Rotbot_axis[axis].current_pos + 10U,5000U);
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	224c      	movs	r2, #76	@ 0x4c
 8001256:	fb02 f303 	mul.w	r3, r2, r3
 800125a:	4a10      	ldr	r2, [pc, #64]	@ (800129c <MC_MoveHandle+0xd8>)
 800125c:	1898      	adds	r0, r3, r2
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	4a0e      	ldr	r2, [pc, #56]	@ (800129c <MC_MoveHandle+0xd8>)
 8001262:	214c      	movs	r1, #76	@ 0x4c
 8001264:	fb01 f303 	mul.w	r3, r1, r3
 8001268:	4413      	add	r3, r2
 800126a:	3314      	adds	r3, #20
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	330a      	adds	r3, #10
 8001270:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001274:	4619      	mov	r1, r3
 8001276:	f7ff faa5 	bl	80007c4 <MC_MoveAbsolute>
		break;
 800127a:	e00a      	b.n	8001292 <MC_MoveHandle+0xce>
			MC_MoveHomeAbsolute(&Rotbot_axis[axis]);
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	224c      	movs	r2, #76	@ 0x4c
 8001280:	fb02 f303 	mul.w	r3, r2, r3
 8001284:	4a05      	ldr	r2, [pc, #20]	@ (800129c <MC_MoveHandle+0xd8>)
 8001286:	4413      	add	r3, r2
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff fbae 	bl	80009ea <MC_MoveHomeAbsolute>
		break;
 800128e:	e000      	b.n	8001292 <MC_MoveHandle+0xce>
		break;
 8001290:	bf00      	nop
	}
}
 8001292:	bf00      	nop
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	20000194 	.word	0x20000194

080012a0 <Rotbot_controler>:
void Rotbot_controler(MC_Axis_t* axis)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
	int32_t curent_counter=0x00U;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
	uint32_t new_arr=0x00U;
 80012ac:	2300      	movs	r3, #0
 80012ae:	60bb      	str	r3, [r7, #8]
    switch (axis->state)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	3b01      	subs	r3, #1
 80012ba:	2b04      	cmp	r3, #4
 80012bc:	f200 80ae 	bhi.w	800141c <Rotbot_controler+0x17c>
 80012c0:	a201      	add	r2, pc, #4	@ (adr r2, 80012c8 <Rotbot_controler+0x28>)
 80012c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012c6:	bf00      	nop
 80012c8:	080012dd 	.word	0x080012dd
 80012cc:	0800130d 	.word	0x0800130d
 80012d0:	08001391 	.word	0x08001391
 80012d4:	080013af 	.word	0x080013af
 80012d8:	080013fb 	.word	0x080013fb
    {
		case START_RUN:
		{
			Timer_PWM_Chanal_Start(axis);
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7ff faff 	bl	80008e0 <Timer_PWM_Chanal_Start>
			if(axis->homing==0x01U)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d104      	bne.n	80012f8 <Rotbot_controler+0x58>
			{
				axis->state =HOME_STOPPING;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2205      	movs	r2, #5
 80012f2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 80012f6:	e003      	b.n	8001300 <Rotbot_controler+0x60>
				//time1khz=0x00U;
			}
			else
			{
				axis->state = ACCELERATING;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2202      	movs	r2, #2
 80012fc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			}

			axis->ramp_time++;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001304:	1c5a      	adds	r2, r3, #1
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	635a      	str	r2, [r3, #52]	@ 0x34
		}
		break;
 800130a:	e08e      	b.n	800142a <Rotbot_controler+0x18a>
        case ACCELERATING://Đang tăng tốc
            // Tăng vận tốc dần dần
        	if(axis->ramp_time>=TIME_RAMPING)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001310:	2b64      	cmp	r3, #100	@ 0x64
 8001312:	d916      	bls.n	8001342 <Rotbot_controler+0xa2>
			{
        		axis->fulse_stop = axis->counter_pos;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6a1a      	ldr	r2, [r3, #32]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	639a      	str	r2, [r3, #56]	@ 0x38
        		axis->ramp_time --;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001320:	1e5a      	subs	r2, r3, #1
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	635a      	str	r2, [r3, #52]	@ 0x34
        		axis->state = CONSTANT_VEL;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2203      	movs	r2, #3
 800132a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        		if(axis->target_speed>SET_SPEED_1000HZ) axis->current_speed = axis->target_speed;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001332:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001336:	d919      	bls.n	800136c <Rotbot_controler+0xcc>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001340:	e014      	b.n	800136c <Rotbot_controler+0xcc>
        		// TÌM Số xung đã được ramping, để khi còn lại số xung này thì giảm
        		// ĐÂY Chính là số xung còn lại axis->counter_pos
			}
        	else
        	{
        		axis->current_speed = SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800134c:	4a92      	ldr	r2, [pc, #584]	@ (8001598 <Rotbot_controler+0x2f8>)
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	4413      	add	r3, r2
 8001352:	edd3 7a00 	vldr	s15, [r3]
 8001356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800135a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800135e:	ee17 3a90 	vmov	r3, s15
 8001362:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001366:	461a      	mov	r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	625a      	str	r2, [r3, #36]	@ 0x24
        	}
        	axis->ramp_time++;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001370:	1c5a      	adds	r2, r3, #1
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	635a      	str	r2, [r3, #52]	@ 0x34
        	// có trường hợp mà thời gian chạy mà ramping chưa max mà đã dừng thì luôn luôn so sánh số xung hiện tại và tổng số xung cần băm
        	if(axis->delta_pos <= (2*axis->counter_pos))
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	69db      	ldr	r3, [r3, #28]
 800137a:	461a      	mov	r2, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6a1b      	ldr	r3, [r3, #32]
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	429a      	cmp	r2, r3
 8001384:	d84c      	bhi.n	8001420 <Rotbot_controler+0x180>
        	{
        		axis->state = DECELERATING;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2204      	movs	r2, #4
 800138a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        	}
            break;
 800138e:	e047      	b.n	8001420 <Rotbot_controler+0x180>

        case CONSTANT_VEL:// chạy với tần số cố định
        	if((axis->delta_pos-axis->counter_pos) <= axis->fulse_stop)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	69db      	ldr	r3, [r3, #28]
 8001394:	461a      	mov	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6a1b      	ldr	r3, [r3, #32]
 800139a:	1ad2      	subs	r2, r2, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d83f      	bhi.n	8001424 <Rotbot_controler+0x184>
			{
        		axis->state = DECELERATING;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2204      	movs	r2, #4
 80013a8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			}
        	break;
 80013ac:	e03a      	b.n	8001424 <Rotbot_controler+0x184>
        case DECELERATING:
        	axis->ramp_time--;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013b2:	1e5a      	subs	r2, r3, #1
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time <=0 ) axis->ramp_time=0x00U;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013bc:	2b00      	cmp	r3, #0
 80013be:	dc02      	bgt.n	80013c6 <Rotbot_controler+0x126>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time<TIME_RAMPING)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013ca:	2b64      	cmp	r3, #100	@ 0x64
 80013cc:	d82c      	bhi.n	8001428 <Rotbot_controler+0x188>
			{
				axis->current_speed =SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013d8:	4a6f      	ldr	r2, [pc, #444]	@ (8001598 <Rotbot_controler+0x2f8>)
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	4413      	add	r3, r2
 80013de:	edd3 7a00 	vldr	s15, [r3]
 80013e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013ea:	ee17 3a90 	vmov	r3, s15
 80013ee:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80013f2:	461a      	mov	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	625a      	str	r2, [r3, #36]	@ 0x24
			}
        	break;
 80013f8:	e016      	b.n	8001428 <Rotbot_controler+0x188>
        case HOME_STOPPING:
			if(axis->current_pos > 1500U)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	461a      	mov	r2, r3
 8001400:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001404:	429a      	cmp	r2, r3
 8001406:	d904      	bls.n	8001412 <Rotbot_controler+0x172>
			{
				axis->current_speed =SET_SPEED_1000HZ;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800140e:	625a      	str	r2, [r3, #36]	@ 0x24
			}
			else
			{
				axis->current_speed =SET_SPEED_500HZ;
			}
        	break;
 8001410:	e00b      	b.n	800142a <Rotbot_controler+0x18a>
				axis->current_speed =SET_SPEED_500HZ;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001418:	625a      	str	r2, [r3, #36]	@ 0x24
        	break;
 800141a:	e006      	b.n	800142a <Rotbot_controler+0x18a>
        default:
            break;
 800141c:	bf00      	nop
 800141e:	e004      	b.n	800142a <Rotbot_controler+0x18a>
            break;
 8001420:	bf00      	nop
 8001422:	e002      	b.n	800142a <Rotbot_controler+0x18a>
        	break;
 8001424:	bf00      	nop
 8001426:	e000      	b.n	800142a <Rotbot_controler+0x18a>
        	break;
 8001428:	bf00      	nop
    }
    // CẬP NHẬT PHẦN CỨNG
    if ( axis->busy==0x01)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001430:	b2db      	uxtb	r3, r3
 8001432:	2b01      	cmp	r3, #1
 8001434:	f040 80eb 	bne.w	800160e <Rotbot_controler+0x36e>
    {
    	if(axis->current_speed >= SET_SPEED_500HZ)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800143c:	f5b3 7ff9 	cmp.w	r3, #498	@ 0x1f2
 8001440:	d936      	bls.n	80014b0 <Rotbot_controler+0x210>
    	{
			 new_arr = (uint32_t)(1000000U / (uint32_t)(axis->current_speed)); // Giả sử Clock Timer 1MHz
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001446:	461a      	mov	r2, r3
 8001448:	4b54      	ldr	r3, [pc, #336]	@ (800159c <Rotbot_controler+0x2fc>)
 800144a:	fbb3 f3f2 	udiv	r3, r3, r2
 800144e:	60bb      	str	r3, [r7, #8]
			__HAL_TIM_SET_AUTORELOAD(axis->htim, (new_arr));
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	68ba      	ldr	r2, [r7, #8]
 8001458:	62da      	str	r2, [r3, #44]	@ 0x2c
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	68ba      	ldr	r2, [r7, #8]
 8001460:	60da      	str	r2, [r3, #12]
			__HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (new_arr / 2));
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d106      	bne.n	8001478 <Rotbot_controler+0x1d8>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	68ba      	ldr	r2, [r7, #8]
 8001472:	0852      	lsrs	r2, r2, #1
 8001474:	635a      	str	r2, [r3, #52]	@ 0x34
 8001476:	e01b      	b.n	80014b0 <Rotbot_controler+0x210>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	2b04      	cmp	r3, #4
 800147e:	d106      	bne.n	800148e <Rotbot_controler+0x1ee>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	085b      	lsrs	r3, r3, #1
 800148a:	6393      	str	r3, [r2, #56]	@ 0x38
 800148c:	e010      	b.n	80014b0 <Rotbot_controler+0x210>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2b08      	cmp	r3, #8
 8001494:	d106      	bne.n	80014a4 <Rotbot_controler+0x204>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	085b      	lsrs	r3, r3, #1
 80014a0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80014a2:	e005      	b.n	80014b0 <Rotbot_controler+0x210>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	085b      	lsrs	r3, r3, #1
 80014ae:	6413      	str	r3, [r2, #64]	@ 0x40
    	}
        curent_counter=axis->htim_counter->Instance->CNT;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014b8:	60fb      	str	r3, [r7, #12]
        if(axis->direction == 0x00)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d112      	bne.n	80014ea <Rotbot_controler+0x24a>
        {
                axis->current_pos += ((curent_counter-axis->counter_pos));
 80014c4:	68fa      	ldr	r2, [r7, #12]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6a1b      	ldr	r3, [r3, #32]
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	6952      	ldr	r2, [r2, #20]
 80014d0:	4413      	add	r3, r2
 80014d2:	461a      	mov	r2, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	615a      	str	r2, [r3, #20]
                axis->current_pos +=axis->offset;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	695b      	ldr	r3, [r3, #20]
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80014e2:	441a      	add	r2, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	615a      	str	r2, [r3, #20]
 80014e8:	e011      	b.n	800150e <Rotbot_controler+0x26e>
        }
        else
        {
        	axis->current_pos -= (curent_counter-axis->counter_pos);
 80014ea:	68fa      	ldr	r2, [r7, #12]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	6952      	ldr	r2, [r2, #20]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	461a      	mov	r2, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	615a      	str	r2, [r3, #20]
        	axis->current_pos -=axis->offset;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	695b      	ldr	r3, [r3, #20]
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8001508:	1a9a      	subs	r2, r3, r2
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	615a      	str	r2, [r3, #20]
        }
        axis->offset=0x00U;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2200      	movs	r2, #0
 8001512:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
        Update_Input_Register(axis->indexaxis,axis->current_pos,axis->current_speed,(uint16_t)axis->state);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	695b      	ldr	r3, [r3, #20]
 8001520:	b299      	uxth	r1, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001526:	b29a      	uxth	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800152e:	b2db      	uxtb	r3, r3
 8001530:	f00b f974 	bl	800c81c <Update_Input_Register>
        axis->counter_pos = curent_counter;
 8001534:	68fa      	ldr	r2, [r7, #12]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	621a      	str	r2, [r3, #32]
        if(axis->done == 0x01U)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001540:	2b01      	cmp	r3, #1
 8001542:	d148      	bne.n	80015d6 <Rotbot_controler+0x336>
        {
        	axis->homing=0x00U;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2200      	movs	r2, #0
 8001548:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        	axis->done = 0x00U;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2200      	movs	r2, #0
 8001550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->busy = 0x00U;// lần sau mới cho busy về 0
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, 0x00u);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d105      	bne.n	8001570 <Rotbot_controler+0x2d0>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2200      	movs	r2, #0
 800156c:	635a      	str	r2, [r3, #52]	@ 0x34
 800156e:	e01c      	b.n	80015aa <Rotbot_controler+0x30a>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	2b04      	cmp	r3, #4
 8001576:	d105      	bne.n	8001584 <Rotbot_controler+0x2e4>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	2300      	movs	r3, #0
 8001580:	6393      	str	r3, [r2, #56]	@ 0x38
 8001582:	e012      	b.n	80015aa <Rotbot_controler+0x30a>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	2b08      	cmp	r3, #8
 800158a:	d109      	bne.n	80015a0 <Rotbot_controler+0x300>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	2300      	movs	r3, #0
 8001594:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001596:	e008      	b.n	80015aa <Rotbot_controler+0x30a>
 8001598:	0800d3bc 	.word	0x0800d3bc
 800159c:	000f4240 	.word	0x000f4240
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	2300      	movs	r3, #0
 80015a8:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_FREQ_1KHZ);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015b4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015be:	60da      	str	r2, [r3, #12]
            axis->htim->Instance->EGR |= TIM_EGR_UG; // Ép cập nhật để ra 0V ngay lập tức
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	695a      	ldr	r2, [r3, #20]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f042 0201 	orr.w	r2, r2, #1
 80015d2:	615a      	str	r2, [r3, #20]
            axis->done = 0x01U;
            axis->ramp_time=0x00U;
            axis->fulse_stop=0x00U;
        }
    }
}
 80015d4:	e01b      	b.n	800160e <Rotbot_controler+0x36e>
        else if ( axis->current_pos == axis->target_pos || axis->ramp_time==0x00U)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	695a      	ldr	r2, [r3, #20]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	699b      	ldr	r3, [r3, #24]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d003      	beq.n	80015ea <Rotbot_controler+0x34a>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d111      	bne.n	800160e <Rotbot_controler+0x36e>
            axis->current_speed = SET_SPEED_1000HZ;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80015f0:	625a      	str	r2, [r3, #36]	@ 0x24
            axis->state = STANDSTILL;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
            axis->done = 0x01U;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2201      	movs	r2, #1
 80015fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->ramp_time=0x00U;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2200      	movs	r2, #0
 8001606:	635a      	str	r2, [r3, #52]	@ 0x34
            axis->fulse_stop=0x00U;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2200      	movs	r2, #0
 800160c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800160e:	bf00      	nop
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop

08001618 <MC_Control_Interrupt>:
void  MC_Control_Interrupt(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 800161e:	2300      	movs	r3, #0
 8001620:	607b      	str	r3, [r7, #4]
 8001622:	e00b      	b.n	800163c <MC_Control_Interrupt+0x24>
	{
		Rotbot_controler(&Rotbot_axis[i]);// thay đổi tần số ở đây
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	224c      	movs	r2, #76	@ 0x4c
 8001628:	fb02 f303 	mul.w	r3, r2, r3
 800162c:	4a07      	ldr	r2, [pc, #28]	@ (800164c <MC_Control_Interrupt+0x34>)
 800162e:	4413      	add	r3, r2
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff fe35 	bl	80012a0 <Rotbot_controler>
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	3301      	adds	r3, #1
 800163a:	607b      	str	r3, [r7, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2b02      	cmp	r3, #2
 8001640:	ddf0      	ble.n	8001624 <MC_Control_Interrupt+0xc>
	}
}
 8001642:	bf00      	nop
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000194 	.word	0x20000194

08001650 <Set_Direction_OX>:

uint8_t Set_Direction_OX(uint8_t status)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, status );
 800165a:	79fb      	ldrb	r3, [r7, #7]
 800165c:	461a      	mov	r2, r3
 800165e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001662:	4809      	ldr	r0, [pc, #36]	@ (8001688 <Set_Direction_OX+0x38>)
 8001664:	f002 fd92 	bl	800418c <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_9) > 0x00U ? 0x01U:0x00U;
 8001668:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800166c:	4806      	ldr	r0, [pc, #24]	@ (8001688 <Set_Direction_OX+0x38>)
 800166e:	f002 fd75 	bl	800415c <HAL_GPIO_ReadPin>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <Set_Direction_OX+0x2c>
 8001678:	2301      	movs	r3, #1
 800167a:	e000      	b.n	800167e <Set_Direction_OX+0x2e>
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40020000 	.word	0x40020000

0800168c <Set_Direction_OY>:
uint8_t Set_Direction_OY(uint8_t status)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7, status );
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	461a      	mov	r2, r3
 800169a:	2180      	movs	r1, #128	@ 0x80
 800169c:	4808      	ldr	r0, [pc, #32]	@ (80016c0 <Set_Direction_OY+0x34>)
 800169e:	f002 fd75 	bl	800418c <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_7) > 0x00U ? 0x01U:0x00U;
 80016a2:	2180      	movs	r1, #128	@ 0x80
 80016a4:	4806      	ldr	r0, [pc, #24]	@ (80016c0 <Set_Direction_OY+0x34>)
 80016a6:	f002 fd59 	bl	800415c <HAL_GPIO_ReadPin>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <Set_Direction_OY+0x28>
 80016b0:	2301      	movs	r3, #1
 80016b2:	e000      	b.n	80016b6 <Set_Direction_OY+0x2a>
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40020800 	.word	0x40020800

080016c4 <Set_Direction_OZ>:
uint8_t Set_Direction_OZ(uint8_t status)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9, status );
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	461a      	mov	r2, r3
 80016d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016d6:	4809      	ldr	r0, [pc, #36]	@ (80016fc <Set_Direction_OZ+0x38>)
 80016d8:	f002 fd58 	bl	800418c <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_9) > 0x00U ? 0x01U:0x00U;
 80016dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016e0:	4806      	ldr	r0, [pc, #24]	@ (80016fc <Set_Direction_OZ+0x38>)
 80016e2:	f002 fd3b 	bl	800415c <HAL_GPIO_ReadPin>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <Set_Direction_OZ+0x2c>
 80016ec:	2301      	movs	r3, #1
 80016ee:	e000      	b.n	80016f2 <Set_Direction_OZ+0x2e>
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40020800 	.word	0x40020800

08001700 <TIM7_Interrupt>:
	return _tGloabal_milis;
}


void TIM7_Interrupt(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
	++_tGloabal_milis;
 8001706:	4b21      	ldr	r3, [pc, #132]	@ (800178c <TIM7_Interrupt+0x8c>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	3301      	adds	r3, #1
 800170c:	4a1f      	ldr	r2, [pc, #124]	@ (800178c <TIM7_Interrupt+0x8c>)
 800170e:	6013      	str	r3, [r2, #0]
	MC_Control_Interrupt();
 8001710:	f7ff ff82 	bl	8001618 <MC_Control_Interrupt>
	if(_tGloabal_milis>=0x7FFFFFFFU)
 8001714:	4b1d      	ldr	r3, [pc, #116]	@ (800178c <TIM7_Interrupt+0x8c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800171c:	4293      	cmp	r3, r2
 800171e:	d330      	bcc.n	8001782 <TIM7_Interrupt+0x82>
	{
		_tGloabal_milis=0x00U;
 8001720:	4b1a      	ldr	r3, [pc, #104]	@ (800178c <TIM7_Interrupt+0x8c>)
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8001726:	2300      	movs	r3, #0
 8001728:	607b      	str	r3, [r7, #4]
 800172a:	e027      	b.n	800177c <TIM7_Interrupt+0x7c>
		{
			TID_Timer[i].Time_Cur=0x00U;
 800172c:	4a18      	ldr	r2, [pc, #96]	@ (8001790 <TIM7_Interrupt+0x90>)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	011b      	lsls	r3, r3, #4
 8001732:	4413      	add	r3, r2
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
			if(TID_Timer[i].End_Time>0x7FFFFFFFU)
 8001738:	4a15      	ldr	r2, [pc, #84]	@ (8001790 <TIM7_Interrupt+0x90>)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	011b      	lsls	r3, r3, #4
 800173e:	4413      	add	r3, r2
 8001740:	330c      	adds	r3, #12
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	da0f      	bge.n	8001768 <TIM7_Interrupt+0x68>
			{
				TID_Timer[i].End_Time=TID_Timer[i].End_Time-0x7FFFFFFFU;
 8001748:	4a11      	ldr	r2, [pc, #68]	@ (8001790 <TIM7_Interrupt+0x90>)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	011b      	lsls	r3, r3, #4
 800174e:	4413      	add	r3, r2
 8001750:	330c      	adds	r3, #12
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8001758:	3301      	adds	r3, #1
 800175a:	490d      	ldr	r1, [pc, #52]	@ (8001790 <TIM7_Interrupt+0x90>)
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	0112      	lsls	r2, r2, #4
 8001760:	440a      	add	r2, r1
 8001762:	320c      	adds	r2, #12
 8001764:	6013      	str	r3, [r2, #0]
 8001766:	e006      	b.n	8001776 <TIM7_Interrupt+0x76>
			}
			else
			{
				TID_Timer[i].End_Time=0x00U;
 8001768:	4a09      	ldr	r2, [pc, #36]	@ (8001790 <TIM7_Interrupt+0x90>)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	011b      	lsls	r3, r3, #4
 800176e:	4413      	add	r3, r2
 8001770:	330c      	adds	r3, #12
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	3301      	adds	r3, #1
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2b05      	cmp	r3, #5
 8001780:	ddd4      	ble.n	800172c <TIM7_Interrupt+0x2c>
			}
		}
	}
}
 8001782:	bf00      	nop
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000304 	.word	0x20000304
 8001790:	200002a4 	.word	0x200002a4

08001794 <Delay_SetTimer>:
	TID_Timer[id].Time_Delay=0x00U;
	TID_Timer[id].Time_Cur=0x00U;
	TID_Timer[id].End_Time=0x00U;
}
void Delay_SetTimer(uint8_t id,uint32_t timer)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	6039      	str	r1, [r7, #0]
 800179e:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].active=0x01U;
 80017a0:	79fb      	ldrb	r3, [r7, #7]
 80017a2:	4a16      	ldr	r2, [pc, #88]	@ (80017fc <Delay_SetTimer+0x68>)
 80017a4:	011b      	lsls	r3, r3, #4
 80017a6:	4413      	add	r3, r2
 80017a8:	3304      	adds	r3, #4
 80017aa:	2201      	movs	r2, #1
 80017ac:	701a      	strb	r2, [r3, #0]
	TID_Timer[id].Time_Delay=timer;
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	4a12      	ldr	r2, [pc, #72]	@ (80017fc <Delay_SetTimer+0x68>)
 80017b2:	011b      	lsls	r3, r3, #4
 80017b4:	4413      	add	r3, r2
 80017b6:	3308      	adds	r3, #8
 80017b8:	683a      	ldr	r2, [r7, #0]
 80017ba:	601a      	str	r2, [r3, #0]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	4a10      	ldr	r2, [pc, #64]	@ (8001800 <Delay_SetTimer+0x6c>)
 80017c0:	6812      	ldr	r2, [r2, #0]
 80017c2:	490e      	ldr	r1, [pc, #56]	@ (80017fc <Delay_SetTimer+0x68>)
 80017c4:	011b      	lsls	r3, r3, #4
 80017c6:	440b      	add	r3, r1
 80017c8:	601a      	str	r2, [r3, #0]
	TID_Timer[id].End_Time=TID_Timer[id].Time_Cur+TID_Timer[id].Time_Delay;
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	4a0b      	ldr	r2, [pc, #44]	@ (80017fc <Delay_SetTimer+0x68>)
 80017ce:	011b      	lsls	r3, r3, #4
 80017d0:	4413      	add	r3, r2
 80017d2:	6819      	ldr	r1, [r3, #0]
 80017d4:	79fb      	ldrb	r3, [r7, #7]
 80017d6:	4a09      	ldr	r2, [pc, #36]	@ (80017fc <Delay_SetTimer+0x68>)
 80017d8:	011b      	lsls	r3, r3, #4
 80017da:	4413      	add	r3, r2
 80017dc:	3308      	adds	r3, #8
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	440a      	add	r2, r1
 80017e4:	4905      	ldr	r1, [pc, #20]	@ (80017fc <Delay_SetTimer+0x68>)
 80017e6:	011b      	lsls	r3, r3, #4
 80017e8:	440b      	add	r3, r1
 80017ea:	330c      	adds	r3, #12
 80017ec:	601a      	str	r2, [r3, #0]
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	200002a4 	.word	0x200002a4
 8001800:	20000304 	.word	0x20000304

08001804 <Delay_GetTimer>:
uint8_t Delay_GetTimer(uint8_t id)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	4a16      	ldr	r2, [pc, #88]	@ (800186c <Delay_GetTimer+0x68>)
 8001812:	6812      	ldr	r2, [r2, #0]
 8001814:	4916      	ldr	r1, [pc, #88]	@ (8001870 <Delay_GetTimer+0x6c>)
 8001816:	011b      	lsls	r3, r3, #4
 8001818:	440b      	add	r3, r1
 800181a:	601a      	str	r2, [r3, #0]
	if(TID_Timer[id].active==0x01U)
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	4a14      	ldr	r2, [pc, #80]	@ (8001870 <Delay_GetTimer+0x6c>)
 8001820:	011b      	lsls	r3, r3, #4
 8001822:	4413      	add	r3, r2
 8001824:	3304      	adds	r3, #4
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d119      	bne.n	8001860 <Delay_GetTimer+0x5c>
	{
		if(TID_Timer[id].Time_Cur>=TID_Timer[id].End_Time)
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	4a10      	ldr	r2, [pc, #64]	@ (8001870 <Delay_GetTimer+0x6c>)
 8001830:	011b      	lsls	r3, r3, #4
 8001832:	4413      	add	r3, r2
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	79fb      	ldrb	r3, [r7, #7]
 8001838:	490d      	ldr	r1, [pc, #52]	@ (8001870 <Delay_GetTimer+0x6c>)
 800183a:	011b      	lsls	r3, r3, #4
 800183c:	440b      	add	r3, r1
 800183e:	330c      	adds	r3, #12
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	429a      	cmp	r2, r3
 8001844:	d30c      	bcc.n	8001860 <Delay_GetTimer+0x5c>
		{
			Delay_SetTimer(id,TID_Timer[id].Time_Delay);
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	4a09      	ldr	r2, [pc, #36]	@ (8001870 <Delay_GetTimer+0x6c>)
 800184a:	011b      	lsls	r3, r3, #4
 800184c:	4413      	add	r3, r2
 800184e:	3308      	adds	r3, #8
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	4611      	mov	r1, r2
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff ff9c 	bl	8001794 <Delay_SetTimer>
			return 0x01U;
 800185c:	2301      	movs	r3, #1
 800185e:	e000      	b.n	8001862 <Delay_GetTimer+0x5e>
		}
	}
	return 0x00U;
 8001860:	2300      	movs	r3, #0
}
 8001862:	4618      	mov	r0, r3
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	20000304 	.word	0x20000304
 8001870:	200002a4 	.word	0x200002a4

08001874 <Gpio_read_input>:
	{ Out_put_Duphong9  },
};

volatile static Input_state_Sesor   sensor;
uint32_t Gpio_read_input(void)
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
	uint32_t idr =GPIOC->IDR;
 800187a:	4b5a      	ldr	r3, [pc, #360]	@ (80019e4 <Gpio_read_input+0x170>)
 800187c:	691b      	ldr	r3, [r3, #16]
 800187e:	603b      	str	r3, [r7, #0]
	uint32_t input=0x00U;
 8001880:	2300      	movs	r3, #0
 8001882:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_0) input |= (1<<0);
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	2b00      	cmp	r3, #0
 800188c:	d003      	beq.n	8001896 <Gpio_read_input+0x22>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	f043 0301 	orr.w	r3, r3, #1
 8001894:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_1) input |= (1<<1);
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	f003 0302 	and.w	r3, r3, #2
 800189c:	2b00      	cmp	r3, #0
 800189e:	d003      	beq.n	80018a8 <Gpio_read_input+0x34>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f043 0302 	orr.w	r3, r3, #2
 80018a6:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_2) input |= (1<<2);
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	f003 0304 	and.w	r3, r3, #4
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d003      	beq.n	80018ba <Gpio_read_input+0x46>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f043 0304 	orr.w	r3, r3, #4
 80018b8:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_3) input |= (1<<3);
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	f003 0308 	and.w	r3, r3, #8
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d003      	beq.n	80018cc <Gpio_read_input+0x58>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f043 0308 	orr.w	r3, r3, #8
 80018ca:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_4) input |= (1<<4);
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	f003 0310 	and.w	r3, r3, #16
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d003      	beq.n	80018de <Gpio_read_input+0x6a>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	f043 0310 	orr.w	r3, r3, #16
 80018dc:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_5) input |= (1<<5);
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	f003 0320 	and.w	r3, r3, #32
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d003      	beq.n	80018f0 <Gpio_read_input+0x7c>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f043 0320 	orr.w	r3, r3, #32
 80018ee:	607b      	str	r3, [r7, #4]
	idr =GPIOB->IDR;
 80018f0:	4b3d      	ldr	r3, [pc, #244]	@ (80019e8 <Gpio_read_input+0x174>)
 80018f2:	691b      	ldr	r3, [r3, #16]
 80018f4:	603b      	str	r3, [r7, #0]
	if(idr & GPIO_PIN_0) input |= (1<<6);
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	f003 0301 	and.w	r3, r3, #1
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d003      	beq.n	8001908 <Gpio_read_input+0x94>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001906:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_1) input |= (1<<7);
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b00      	cmp	r3, #0
 8001910:	d003      	beq.n	800191a <Gpio_read_input+0xa6>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001918:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_12) input |= (1<<17);
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001920:	2b00      	cmp	r3, #0
 8001922:	d003      	beq.n	800192c <Gpio_read_input+0xb8>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800192a:	607b      	str	r3, [r7, #4]
	idr =GPIOE->IDR;
 800192c:	4b2f      	ldr	r3, [pc, #188]	@ (80019ec <Gpio_read_input+0x178>)
 800192e:	691b      	ldr	r3, [r3, #16]
 8001930:	603b      	str	r3, [r7, #0]
	if(idr & GPIO_PIN_7) input |= (1<<8);
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001938:	2b00      	cmp	r3, #0
 800193a:	d003      	beq.n	8001944 <Gpio_read_input+0xd0>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001942:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_8) input |= (1<<9);
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800194a:	2b00      	cmp	r3, #0
 800194c:	d003      	beq.n	8001956 <Gpio_read_input+0xe2>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001954:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_9) input |= (1<<10);
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800195c:	2b00      	cmp	r3, #0
 800195e:	d003      	beq.n	8001968 <Gpio_read_input+0xf4>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001966:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_10) input |= (1<<11);
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800196e:	2b00      	cmp	r3, #0
 8001970:	d003      	beq.n	800197a <Gpio_read_input+0x106>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001978:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_11) input |= (1<<12);
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001980:	2b00      	cmp	r3, #0
 8001982:	d003      	beq.n	800198c <Gpio_read_input+0x118>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800198a:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_12) input |= (1<<13);
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d003      	beq.n	800199e <Gpio_read_input+0x12a>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800199c:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_13) input |= (1<<14);
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d003      	beq.n	80019b0 <Gpio_read_input+0x13c>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019ae:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_14) input |= (1<<15);
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d003      	beq.n	80019c2 <Gpio_read_input+0x14e>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019c0:	607b      	str	r3, [r7, #4]
	if(idr & GPIO_PIN_15) input |= (1<<16);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d003      	beq.n	80019d4 <Gpio_read_input+0x160>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019d2:	607b      	str	r3, [r7, #4]
	return input;
 80019d4:	687b      	ldr	r3, [r7, #4]
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	40020800 	.word	0x40020800
 80019e8:	40020400 	.word	0x40020400
 80019ec:	40021000 	.word	0x40021000

080019f0 <Gpio_input>:

void Gpio_input()
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
	uint32_t input_sensor_current;
	uint8_t input_read;
	input_sensor_current=Gpio_read_input();
 80019f6:	f7ff ff3d 	bl	8001874 <Gpio_read_input>
 80019fa:	60b8      	str	r0, [r7, #8]
    for (int i = 0; i < NUM_SENSORS; i++)
 80019fc:	2300      	movs	r3, #0
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	e041      	b.n	8001a86 <Gpio_input+0x96>
    {
    	input_read=(input_sensor_current &(1<<i)) ? 0x00U :0x01U;
 8001a02:	2201      	movs	r2, #1
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	4013      	ands	r3, r2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	bf0c      	ite	eq
 8001a14:	2301      	moveq	r3, #1
 8001a16:	2300      	movne	r3, #0
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	71fb      	strb	r3, [r7, #7]
        // 2. So sánh với lần đọc trước
        if (input_read == sensor.Last_Sensor_Reading[i])
 8001a1c:	4a1e      	ldr	r2, [pc, #120]	@ (8001a98 <Gpio_input+0xa8>)
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	4413      	add	r3, r2
 8001a22:	3312      	adds	r3, #18
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	79fa      	ldrb	r2, [r7, #7]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d11c      	bne.n	8001a68 <Gpio_input+0x78>
        {
            // Tín hiệu vẫn GIỮ NGUYÊN trạng thái (không có rung dội)
            if (sensor.Sample_Counter[i] < NUMBER_GPIO_SAMPLING)
 8001a2e:	4a1a      	ldr	r2, [pc, #104]	@ (8001a98 <Gpio_input+0xa8>)
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	4413      	add	r3, r2
 8001a34:	3324      	adds	r3, #36	@ 0x24
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	d80e      	bhi.n	8001a5c <Gpio_input+0x6c>
            {
            	sensor.Sample_Counter[i]++; // Tăng bộ đếm ổn định
 8001a3e:	4a16      	ldr	r2, [pc, #88]	@ (8001a98 <Gpio_input+0xa8>)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	4413      	add	r3, r2
 8001a44:	3324      	adds	r3, #36	@ 0x24
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	b2d9      	uxtb	r1, r3
 8001a4e:	4a12      	ldr	r2, [pc, #72]	@ (8001a98 <Gpio_input+0xa8>)
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4413      	add	r3, r2
 8001a54:	3324      	adds	r3, #36	@ 0x24
 8001a56:	460a      	mov	r2, r1
 8001a58:	701a      	strb	r2, [r3, #0]
 8001a5a:	e00b      	b.n	8001a74 <Gpio_input+0x84>
            }
            else
            {
                // Đã đủ ngưỡng ổn định, CẬP NHẬT trạng thái chính thức
            	sensor.Sensor_State[i] = input_read;
 8001a5c:	4a0e      	ldr	r2, [pc, #56]	@ (8001a98 <Gpio_input+0xa8>)
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	4413      	add	r3, r2
 8001a62:	79fa      	ldrb	r2, [r7, #7]
 8001a64:	701a      	strb	r2, [r3, #0]
 8001a66:	e005      	b.n	8001a74 <Gpio_input+0x84>
        }
        else
        {
            // Tín hiệu BỊ THAY ĐỔI (có thể do rung dội hoặc trạng thái thực)
            // Đặt bộ đếm về 0 và chờ xác nhận lại
        	sensor.Sample_Counter[i] = 0;
 8001a68:	4a0b      	ldr	r2, [pc, #44]	@ (8001a98 <Gpio_input+0xa8>)
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	3324      	adds	r3, #36	@ 0x24
 8001a70:	2200      	movs	r2, #0
 8001a72:	701a      	strb	r2, [r3, #0]
        }
        // 3. Cập nhật lần đọc trước cho chu kỳ tiếp theo
    	sensor.Last_Sensor_Reading[i] = input_read;
 8001a74:	4a08      	ldr	r2, [pc, #32]	@ (8001a98 <Gpio_input+0xa8>)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	4413      	add	r3, r2
 8001a7a:	3312      	adds	r3, #18
 8001a7c:	79fa      	ldrb	r2, [r7, #7]
 8001a7e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++)
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	3301      	adds	r3, #1
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	2b11      	cmp	r3, #17
 8001a8a:	d9ba      	bls.n	8001a02 <Gpio_input+0x12>
    }
}
 8001a8c:	bf00      	nop
 8001a8e:	bf00      	nop
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000308 	.word	0x20000308

08001a9c <Task_gpio_input>:
void Task_gpio_input(void)// copy dữ liệu sang địa chỉ 10000
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
	uint32_t gpio_input=0x00U;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < NUM_SENSORS; i++)
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	603b      	str	r3, [r7, #0]
 8001aaa:	e010      	b.n	8001ace <Task_gpio_input+0x32>
	{
		if(sensor.Sensor_State[i])
 8001aac:	4a18      	ldr	r2, [pc, #96]	@ (8001b10 <Task_gpio_input+0x74>)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d006      	beq.n	8001ac8 <Task_gpio_input+0x2c>
		{
			gpio_input |=1UL<<i;
 8001aba:	2201      	movs	r2, #1
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < NUM_SENSORS; i++)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	3301      	adds	r3, #1
 8001acc:	603b      	str	r3, [r7, #0]
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	2b11      	cmp	r3, #17
 8001ad2:	d9eb      	bls.n	8001aac <Task_gpio_input+0x10>
		}
	}
	Inputs_Database[0]=(uint8_t)(gpio_input>>0U);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	b2da      	uxtb	r2, r3
 8001ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b14 <Task_gpio_input+0x78>)
 8001ada:	701a      	strb	r2, [r3, #0]
	Inputs_Database[1]=(uint8_t)(gpio_input>>8U);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	0a1b      	lsrs	r3, r3, #8
 8001ae0:	b2da      	uxtb	r2, r3
 8001ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8001b14 <Task_gpio_input+0x78>)
 8001ae4:	705a      	strb	r2, [r3, #1]
	Inputs_Database[2] |= (uint8_t)((gpio_input>>16U)&(0x03U));
 8001ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8001b14 <Task_gpio_input+0x78>)
 8001ae8:	789b      	ldrb	r3, [r3, #2]
 8001aea:	b25a      	sxtb	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	0c1b      	lsrs	r3, r3, #16
 8001af0:	b25b      	sxtb	r3, r3
 8001af2:	f003 0303 	and.w	r3, r3, #3
 8001af6:	b25b      	sxtb	r3, r3
 8001af8:	4313      	orrs	r3, r2
 8001afa:	b25b      	sxtb	r3, r3
 8001afc:	b2da      	uxtb	r2, r3
 8001afe:	4b05      	ldr	r3, [pc, #20]	@ (8001b14 <Task_gpio_input+0x78>)
 8001b00:	709a      	strb	r2, [r3, #2]
	// gán gpio_input sang mảng Inputs_Database[0] -> 18 bit
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	20000308 	.word	0x20000308
 8001b14:	200024b0 	.word	0x200024b0

08001b18 <Task_gpio_output>:
void Task_gpio_output(void)// copy dữ liệu sang địa chỉ 10000
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
	uint32_t gpio_output = ( (uint32_t)Coils_Database[2] << 0  ) |
 8001b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b88 <Task_gpio_output+0x70>)
 8001b20:	789b      	ldrb	r3, [r3, #2]
 8001b22:	461a      	mov	r2, r3
						 ( (uint32_t)Coils_Database[3] << 8  ) |
 8001b24:	4b18      	ldr	r3, [pc, #96]	@ (8001b88 <Task_gpio_output+0x70>)
 8001b26:	78db      	ldrb	r3, [r3, #3]
 8001b28:	021b      	lsls	r3, r3, #8
	uint32_t gpio_output = ( (uint32_t)Coils_Database[2] << 0  ) |
 8001b2a:	431a      	orrs	r2, r3
						 ( (uint32_t)Coils_Database[4] << 16 ) ;
 8001b2c:	4b16      	ldr	r3, [pc, #88]	@ (8001b88 <Task_gpio_output+0x70>)
 8001b2e:	791b      	ldrb	r3, [r3, #4]
 8001b30:	041b      	lsls	r3, r3, #16
	uint32_t gpio_output = ( (uint32_t)Coils_Database[2] << 0  ) |
 8001b32:	4313      	orrs	r3, r2
 8001b34:	60bb      	str	r3, [r7, #8]
	uint8_t state=0x00U;
 8001b36:	2300      	movs	r3, #0
 8001b38:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < NUM_SENSORS; i++)
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60fb      	str	r3, [r7, #12]
 8001b3e:	e01b      	b.n	8001b78 <Task_gpio_output+0x60>
	{
		state =(gpio_output&(1UL<<i)) ? 0x00U:0x01U;
 8001b40:	68ba      	ldr	r2, [r7, #8]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	fa22 f303 	lsr.w	r3, r2, r3
 8001b48:	f003 0301 	and.w	r3, r3, #1
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	bf0c      	ite	eq
 8001b50:	2301      	moveq	r3, #1
 8001b52:	2300      	movne	r3, #0
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	71fb      	strb	r3, [r7, #7]
		if (Gpio_output[i].handler != NULL)
 8001b58:	4a0c      	ldr	r2, [pc, #48]	@ (8001b8c <Task_gpio_output+0x74>)
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d006      	beq.n	8001b72 <Task_gpio_output+0x5a>
		{
			Gpio_output[i].handler(state);
 8001b64:	4a09      	ldr	r2, [pc, #36]	@ (8001b8c <Task_gpio_output+0x74>)
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b6c:	79fa      	ldrb	r2, [r7, #7]
 8001b6e:	4610      	mov	r0, r2
 8001b70:	4798      	blx	r3
	for (int i = 0; i < NUM_SENSORS; i++)
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	3301      	adds	r3, #1
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2b11      	cmp	r3, #17
 8001b7c:	d9e0      	bls.n	8001b40 <Task_gpio_output+0x28>
		}
	}
}
 8001b7e:	bf00      	nop
 8001b80:	bf00      	nop
 8001b82:	3710      	adds	r7, #16
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	2000247c 	.word	0x2000247c
 8001b8c:	20000000 	.word	0x20000000

08001b90 <Get_State_Sensor>:
uint8_t Get_State_Sensor(uint8_t channel)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	71fb      	strb	r3, [r7, #7]
	return sensor.Sensor_State[channel];
 8001b9a:	79fb      	ldrb	r3, [r7, #7]
 8001b9c:	4a04      	ldr	r2, [pc, #16]	@ (8001bb0 <Get_State_Sensor+0x20>)
 8001b9e:	5cd3      	ldrb	r3, [r2, r3]
 8001ba0:	b2db      	uxtb	r3, r3
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	20000308 	.word	0x20000308

08001bb4 <Out_put_Xilanh1>:

void Out_put_Xilanh1(uint8_t status)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_3, status );
 8001bbe:	79fb      	ldrb	r3, [r7, #7]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	2108      	movs	r1, #8
 8001bc4:	4803      	ldr	r0, [pc, #12]	@ (8001bd4 <Out_put_Xilanh1+0x20>)
 8001bc6:	f002 fae1 	bl	800418c <HAL_GPIO_WritePin>
}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40020c00 	.word	0x40020c00

08001bd8 <Out_put_Xilanh2>:
void Out_put_Xilanh2(uint8_t status)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	4603      	mov	r3, r0
 8001be0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_4, status );
 8001be2:	79fb      	ldrb	r3, [r7, #7]
 8001be4:	461a      	mov	r2, r3
 8001be6:	2110      	movs	r1, #16
 8001be8:	4803      	ldr	r0, [pc, #12]	@ (8001bf8 <Out_put_Xilanh2+0x20>)
 8001bea:	f002 facf 	bl	800418c <HAL_GPIO_WritePin>
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40020c00 	.word	0x40020c00

08001bfc <Out_put_Vacum_hut1>:
void Out_put_Vacum_hut1(uint8_t status)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5, status );
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	2120      	movs	r1, #32
 8001c0c:	4803      	ldr	r0, [pc, #12]	@ (8001c1c <Out_put_Vacum_hut1+0x20>)
 8001c0e:	f002 fabd 	bl	800418c <HAL_GPIO_WritePin>
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40020c00 	.word	0x40020c00

08001c20 <Out_put_Vacum_hut2>:
void Out_put_Vacum_hut2(uint8_t status)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	4603      	mov	r3, r0
 8001c28:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_6, status );
 8001c2a:	79fb      	ldrb	r3, [r7, #7]
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	2140      	movs	r1, #64	@ 0x40
 8001c30:	4803      	ldr	r0, [pc, #12]	@ (8001c40 <Out_put_Vacum_hut2+0x20>)
 8001c32:	f002 faab 	bl	800418c <HAL_GPIO_WritePin>
}
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40020c00 	.word	0x40020c00

08001c44 <Out_put_Vacum_nha1>:
void Out_put_Vacum_nha1(uint8_t status)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_7, status );
 8001c4e:	79fb      	ldrb	r3, [r7, #7]
 8001c50:	461a      	mov	r2, r3
 8001c52:	2180      	movs	r1, #128	@ 0x80
 8001c54:	4803      	ldr	r0, [pc, #12]	@ (8001c64 <Out_put_Vacum_nha1+0x20>)
 8001c56:	f002 fa99 	bl	800418c <HAL_GPIO_WritePin>
}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40020c00 	.word	0x40020c00

08001c68 <Out_put_Vacum_nha2>:
void Out_put_Vacum_nha2(uint8_t status)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3, status );
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	461a      	mov	r2, r3
 8001c76:	2108      	movs	r1, #8
 8001c78:	4803      	ldr	r0, [pc, #12]	@ (8001c88 <Out_put_Vacum_nha2+0x20>)
 8001c7a:	f002 fa87 	bl	800418c <HAL_GPIO_WritePin>
}
 8001c7e:	bf00      	nop
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40020400 	.word	0x40020400

08001c8c <Out_put_Den_xanh>:
void Out_put_Den_xanh(uint8_t status)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4, status );
 8001c96:	79fb      	ldrb	r3, [r7, #7]
 8001c98:	461a      	mov	r2, r3
 8001c9a:	2110      	movs	r1, #16
 8001c9c:	4803      	ldr	r0, [pc, #12]	@ (8001cac <Out_put_Den_xanh+0x20>)
 8001c9e:	f002 fa75 	bl	800418c <HAL_GPIO_WritePin>
}
 8001ca2:	bf00      	nop
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40020400 	.word	0x40020400

08001cb0 <Out_put_Den_do>:
void Out_put_Den_do(uint8_t status)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5, status );
 8001cba:	79fb      	ldrb	r3, [r7, #7]
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	2120      	movs	r1, #32
 8001cc0:	4803      	ldr	r0, [pc, #12]	@ (8001cd0 <Out_put_Den_do+0x20>)
 8001cc2:	f002 fa63 	bl	800418c <HAL_GPIO_WritePin>
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40020400 	.word	0x40020400

08001cd4 <Out_put_Den_coi>:
void Out_put_Den_coi(uint8_t status)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8, status );
 8001cde:	79fb      	ldrb	r3, [r7, #7]
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ce6:	4803      	ldr	r0, [pc, #12]	@ (8001cf4 <Out_put_Den_coi+0x20>)
 8001ce8:	f002 fa50 	bl	800418c <HAL_GPIO_WritePin>
}
 8001cec:	bf00      	nop
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40020400 	.word	0x40020400

08001cf8 <Out_put_Duphong1>:
void Out_put_Duphong1(uint8_t status)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9, status );
 8001d02:	79fb      	ldrb	r3, [r7, #7]
 8001d04:	461a      	mov	r2, r3
 8001d06:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d0a:	4803      	ldr	r0, [pc, #12]	@ (8001d18 <Out_put_Duphong1+0x20>)
 8001d0c:	f002 fa3e 	bl	800418c <HAL_GPIO_WritePin>
}
 8001d10:	bf00      	nop
 8001d12:	3708      	adds	r7, #8
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40020400 	.word	0x40020400

08001d1c <Out_put_Duphong2>:
void Out_put_Duphong2(uint8_t status)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0, status );
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	4803      	ldr	r0, [pc, #12]	@ (8001d3c <Out_put_Duphong2+0x20>)
 8001d2e:	f002 fa2d 	bl	800418c <HAL_GPIO_WritePin>
}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40021000 	.word	0x40021000

08001d40 <Out_put_Duphong3>:
void Out_put_Duphong3(uint8_t status)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1, status );
 8001d4a:	79fb      	ldrb	r3, [r7, #7]
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	2102      	movs	r1, #2
 8001d50:	4803      	ldr	r0, [pc, #12]	@ (8001d60 <Out_put_Duphong3+0x20>)
 8001d52:	f002 fa1b 	bl	800418c <HAL_GPIO_WritePin>
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40021000 	.word	0x40021000

08001d64 <Out_put_Duphong4>:
void Out_put_Duphong4(uint8_t status)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_2, status );
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	461a      	mov	r2, r3
 8001d72:	2104      	movs	r1, #4
 8001d74:	4803      	ldr	r0, [pc, #12]	@ (8001d84 <Out_put_Duphong4+0x20>)
 8001d76:	f002 fa09 	bl	800418c <HAL_GPIO_WritePin>
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40021000 	.word	0x40021000

08001d88 <Out_put_Duphong5>:
void Out_put_Duphong5(uint8_t status)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3, status );
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	461a      	mov	r2, r3
 8001d96:	2108      	movs	r1, #8
 8001d98:	4803      	ldr	r0, [pc, #12]	@ (8001da8 <Out_put_Duphong5+0x20>)
 8001d9a:	f002 f9f7 	bl	800418c <HAL_GPIO_WritePin>
}
 8001d9e:	bf00      	nop
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40021000 	.word	0x40021000

08001dac <Out_put_Duphong6>:
void Out_put_Duphong6(uint8_t status)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_4, status );
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	461a      	mov	r2, r3
 8001dba:	2110      	movs	r1, #16
 8001dbc:	4803      	ldr	r0, [pc, #12]	@ (8001dcc <Out_put_Duphong6+0x20>)
 8001dbe:	f002 f9e5 	bl	800418c <HAL_GPIO_WritePin>
}
 8001dc2:	bf00      	nop
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40021000 	.word	0x40021000

08001dd0 <Out_put_Duphong7>:
void Out_put_Duphong7(uint8_t status)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5, status );
 8001dda:	79fb      	ldrb	r3, [r7, #7]
 8001ddc:	461a      	mov	r2, r3
 8001dde:	2120      	movs	r1, #32
 8001de0:	4803      	ldr	r0, [pc, #12]	@ (8001df0 <Out_put_Duphong7+0x20>)
 8001de2:	f002 f9d3 	bl	800418c <HAL_GPIO_WritePin>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40021000 	.word	0x40021000

08001df4 <Out_put_Duphong8>:
void Out_put_Duphong8(uint8_t status)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6, status );
 8001dfe:	79fb      	ldrb	r3, [r7, #7]
 8001e00:	461a      	mov	r2, r3
 8001e02:	2140      	movs	r1, #64	@ 0x40
 8001e04:	4803      	ldr	r0, [pc, #12]	@ (8001e14 <Out_put_Duphong8+0x20>)
 8001e06:	f002 f9c1 	bl	800418c <HAL_GPIO_WritePin>
}
 8001e0a:	bf00      	nop
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40021000 	.word	0x40021000

08001e18 <Out_put_Duphong9>:
void Out_put_Duphong9(uint8_t status)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13, status );
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	461a      	mov	r2, r3
 8001e26:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e2a:	4803      	ldr	r0, [pc, #12]	@ (8001e38 <Out_put_Duphong9+0x20>)
 8001e2c:	f002 f9ae 	bl	800418c <HAL_GPIO_WritePin>
}
 8001e30:	bf00      	nop
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40020800 	.word	0x40020800

08001e3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e40:	f001 fa46 	bl	80032d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e44:	f000 f840 	bl	8001ec8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e48:	f000 fc86 	bl	8002758 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e4c:	f000 fc64 	bl	8002718 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8001e50:	f009 ff46 	bl	800bce0 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8001e54:	f000 f8a2 	bl	8001f9c <MX_TIM1_Init>
  MX_TIM3_Init();
 8001e58:	f000 f9cc 	bl	80021f4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001e5c:	f000 fa58 	bl	8002310 <MX_TIM4_Init>
  MX_TIM2_Init();
 8001e60:	f000 f954 	bl	800210c <MX_TIM2_Init>
  MX_TIM8_Init();
 8001e64:	f000 fb76 	bl	8002554 <MX_TIM8_Init>
  MX_TIM5_Init();
 8001e68:	f000 fac8 	bl	80023fc <MX_TIM5_Init>
  MX_TIM7_Init();
 8001e6c:	f000 fb3c 	bl	80024e8 <MX_TIM7_Init>
  MX_USART2_UART_Init();
 8001e70:	f000 fc28 	bl	80026c4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  Init_Timer_chanal();
 8001e74:	f7fe fb20 	bl	80004b8 <Init_Timer_chanal>
  Robot_Init();
 8001e78:	f7fe fc3a 	bl	80006f0 <Robot_Init>
  Delay_SetTimer(TID_TIMER_1ms,1);
 8001e7c:	2101      	movs	r1, #1
 8001e7e:	2000      	movs	r0, #0
 8001e80:	f7ff fc88 	bl	8001794 <Delay_SetTimer>
  Delay_SetTimer(TID_TIMER_1000ms,5000);
 8001e84:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001e88:	2003      	movs	r0, #3
 8001e8a:	f7ff fc83 	bl	8001794 <Delay_SetTimer>
  HMI_Init();
 8001e8e:	f00a fc1b 	bl	800c6c8 <HMI_Init>
  HAL_TIM_Base_Start_IT(&htim7);
 8001e92:	480b      	ldr	r0, [pc, #44]	@ (8001ec0 <main+0x84>)
 8001e94:	f004 f8e6 	bl	8006064 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	 // bổ sung watdog sau khi chạy ok
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 8001e98:	2000      	movs	r0, #0
 8001e9a:	f7ff fcb3 	bl	8001804 <Delay_GetTimer>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	4b08      	ldr	r3, [pc, #32]	@ (8001ec4 <main+0x88>)
 8001ea4:	701a      	strb	r2, [r3, #0]
		if(time_on==0x01)
 8001ea6:	4b07      	ldr	r3, [pc, #28]	@ (8001ec4 <main+0x88>)
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d105      	bne.n	8001eba <main+0x7e>
		{
			Task_Run_HMI();
 8001eae:	f000 fe55 	bl	8002b5c <Task_Run_HMI>
			Task_gpio_output();
 8001eb2:	f7ff fe31 	bl	8001b18 <Task_gpio_output>
			Task_gpio_input();
 8001eb6:	f7ff fdf1 	bl	8001a9c <Task_gpio_input>
		}
		Task_Run_Home();
 8001eba:	f000 fe8f 	bl	8002bdc <Task_Run_Home>
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 8001ebe:	e7eb      	b.n	8001e98 <main+0x5c>
 8001ec0:	200004a8 	.word	0x200004a8
 8001ec4:	200005e0 	.word	0x200005e0

08001ec8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b094      	sub	sp, #80	@ 0x50
 8001ecc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ece:	f107 0320 	add.w	r3, r7, #32
 8001ed2:	2230      	movs	r2, #48	@ 0x30
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f00b f9b0 	bl	800d23c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001edc:	f107 030c 	add.w	r3, r7, #12
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	605a      	str	r2, [r3, #4]
 8001ee6:	609a      	str	r2, [r3, #8]
 8001ee8:	60da      	str	r2, [r3, #12]
 8001eea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eec:	2300      	movs	r3, #0
 8001eee:	60bb      	str	r3, [r7, #8]
 8001ef0:	4b28      	ldr	r3, [pc, #160]	@ (8001f94 <SystemClock_Config+0xcc>)
 8001ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef4:	4a27      	ldr	r2, [pc, #156]	@ (8001f94 <SystemClock_Config+0xcc>)
 8001ef6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001efa:	6413      	str	r3, [r2, #64]	@ 0x40
 8001efc:	4b25      	ldr	r3, [pc, #148]	@ (8001f94 <SystemClock_Config+0xcc>)
 8001efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f04:	60bb      	str	r3, [r7, #8]
 8001f06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f08:	2300      	movs	r3, #0
 8001f0a:	607b      	str	r3, [r7, #4]
 8001f0c:	4b22      	ldr	r3, [pc, #136]	@ (8001f98 <SystemClock_Config+0xd0>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a21      	ldr	r2, [pc, #132]	@ (8001f98 <SystemClock_Config+0xd0>)
 8001f12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f16:	6013      	str	r3, [r2, #0]
 8001f18:	4b1f      	ldr	r3, [pc, #124]	@ (8001f98 <SystemClock_Config+0xd0>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f20:	607b      	str	r3, [r7, #4]
 8001f22:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f24:	2301      	movs	r3, #1
 8001f26:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f28:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f2c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f2e:	2302      	movs	r3, #2
 8001f30:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f32:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001f38:	2304      	movs	r3, #4
 8001f3a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001f3c:	23a8      	movs	r3, #168	@ 0xa8
 8001f3e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f40:	2302      	movs	r3, #2
 8001f42:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001f44:	2307      	movs	r3, #7
 8001f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f48:	f107 0320 	add.w	r3, r7, #32
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f003 fba1 	bl	8005694 <HAL_RCC_OscConfig>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001f58:	f000 fd4d 	bl	80029f6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f5c:	230f      	movs	r3, #15
 8001f5e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f60:	2302      	movs	r3, #2
 8001f62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f64:	2300      	movs	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f68:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f6c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001f6e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f72:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f74:	f107 030c 	add.w	r3, r7, #12
 8001f78:	2105      	movs	r1, #5
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f003 fe02 	bl	8005b84 <HAL_RCC_ClockConfig>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001f86:	f000 fd36 	bl	80029f6 <Error_Handler>
  }
}
 8001f8a:	bf00      	nop
 8001f8c:	3750      	adds	r7, #80	@ 0x50
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	40023800 	.word	0x40023800
 8001f98:	40007000 	.word	0x40007000

08001f9c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b09a      	sub	sp, #104	@ 0x68
 8001fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fa2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	605a      	str	r2, [r3, #4]
 8001fac:	609a      	str	r2, [r3, #8]
 8001fae:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001fb0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fc0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fca:	f107 0320 	add.w	r3, r7, #32
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
 8001fd6:	60da      	str	r2, [r3, #12]
 8001fd8:	611a      	str	r2, [r3, #16]
 8001fda:	615a      	str	r2, [r3, #20]
 8001fdc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001fde:	463b      	mov	r3, r7
 8001fe0:	2220      	movs	r2, #32
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f00b f929 	bl	800d23c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001fea:	4b46      	ldr	r3, [pc, #280]	@ (8002104 <MX_TIM1_Init+0x168>)
 8001fec:	4a46      	ldr	r2, [pc, #280]	@ (8002108 <MX_TIM1_Init+0x16c>)
 8001fee:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8001ff0:	4b44      	ldr	r3, [pc, #272]	@ (8002104 <MX_TIM1_Init+0x168>)
 8001ff2:	2253      	movs	r2, #83	@ 0x53
 8001ff4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ff6:	4b43      	ldr	r3, [pc, #268]	@ (8002104 <MX_TIM1_Init+0x168>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001ffc:	4b41      	ldr	r3, [pc, #260]	@ (8002104 <MX_TIM1_Init+0x168>)
 8001ffe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002002:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002004:	4b3f      	ldr	r3, [pc, #252]	@ (8002104 <MX_TIM1_Init+0x168>)
 8002006:	2200      	movs	r2, #0
 8002008:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800200a:	4b3e      	ldr	r3, [pc, #248]	@ (8002104 <MX_TIM1_Init+0x168>)
 800200c:	2200      	movs	r2, #0
 800200e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002010:	4b3c      	ldr	r3, [pc, #240]	@ (8002104 <MX_TIM1_Init+0x168>)
 8002012:	2280      	movs	r2, #128	@ 0x80
 8002014:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002016:	483b      	ldr	r0, [pc, #236]	@ (8002104 <MX_TIM1_Init+0x168>)
 8002018:	f003 ffd4 	bl	8005fc4 <HAL_TIM_Base_Init>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8002022:	f000 fce8 	bl	80029f6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002026:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800202a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800202c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002030:	4619      	mov	r1, r3
 8002032:	4834      	ldr	r0, [pc, #208]	@ (8002104 <MX_TIM1_Init+0x168>)
 8002034:	f004 fb5a 	bl	80066ec <HAL_TIM_ConfigClockSource>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800203e:	f000 fcda 	bl	80029f6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002042:	4830      	ldr	r0, [pc, #192]	@ (8002104 <MX_TIM1_Init+0x168>)
 8002044:	f004 f87e 	bl	8006144 <HAL_TIM_PWM_Init>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 800204e:	f000 fcd2 	bl	80029f6 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8002052:	2305      	movs	r3, #5
 8002054:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8002056:	2310      	movs	r3, #16
 8002058:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800205a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800205e:	4619      	mov	r1, r3
 8002060:	4828      	ldr	r0, [pc, #160]	@ (8002104 <MX_TIM1_Init+0x168>)
 8002062:	f004 fc0a 	bl	800687a <HAL_TIM_SlaveConfigSynchro>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 800206c:	f000 fcc3 	bl	80029f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002070:	2340      	movs	r3, #64	@ 0x40
 8002072:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002074:	2380      	movs	r3, #128	@ 0x80
 8002076:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002078:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800207c:	4619      	mov	r1, r3
 800207e:	4821      	ldr	r0, [pc, #132]	@ (8002104 <MX_TIM1_Init+0x168>)
 8002080:	f005 f816 	bl	80070b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 800208a:	f000 fcb4 	bl	80029f6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800208e:	2360      	movs	r3, #96	@ 0x60
 8002090:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8002092:	2300      	movs	r3, #0
 8002094:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002096:	2300      	movs	r3, #0
 8002098:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800209a:	2300      	movs	r3, #0
 800209c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800209e:	2300      	movs	r3, #0
 80020a0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020a2:	2300      	movs	r3, #0
 80020a4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020a6:	2300      	movs	r3, #0
 80020a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020aa:	f107 0320 	add.w	r3, r7, #32
 80020ae:	2200      	movs	r2, #0
 80020b0:	4619      	mov	r1, r3
 80020b2:	4814      	ldr	r0, [pc, #80]	@ (8002104 <MX_TIM1_Init+0x168>)
 80020b4:	f004 fa58 	bl	8006568 <HAL_TIM_PWM_ConfigChannel>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 80020be:	f000 fc9a 	bl	80029f6 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020c2:	2300      	movs	r3, #0
 80020c4:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020c6:	2300      	movs	r3, #0
 80020c8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020ca:	2300      	movs	r3, #0
 80020cc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020ce:	2300      	movs	r3, #0
 80020d0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020d2:	2300      	movs	r3, #0
 80020d4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020da:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020dc:	2300      	movs	r3, #0
 80020de:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80020e0:	463b      	mov	r3, r7
 80020e2:	4619      	mov	r1, r3
 80020e4:	4807      	ldr	r0, [pc, #28]	@ (8002104 <MX_TIM1_Init+0x168>)
 80020e6:	f005 f85f 	bl	80071a8 <HAL_TIMEx_ConfigBreakDeadTime>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 80020f0:	f000 fc81 	bl	80029f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80020f4:	4803      	ldr	r0, [pc, #12]	@ (8002104 <MX_TIM1_Init+0x168>)
 80020f6:	f000 ff2f 	bl	8002f58 <HAL_TIM_MspPostInit>

}
 80020fa:	bf00      	nop
 80020fc:	3768      	adds	r7, #104	@ 0x68
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	20000340 	.word	0x20000340
 8002108:	40010000 	.word	0x40010000

0800210c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b08e      	sub	sp, #56	@ 0x38
 8002110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002112:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002116:	2200      	movs	r2, #0
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	605a      	str	r2, [r3, #4]
 800211c:	609a      	str	r2, [r3, #8]
 800211e:	60da      	str	r2, [r3, #12]
 8002120:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002122:	f107 031c 	add.w	r3, r7, #28
 8002126:	2200      	movs	r2, #0
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800212c:	463b      	mov	r3, r7
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]
 8002132:	605a      	str	r2, [r3, #4]
 8002134:	609a      	str	r2, [r3, #8]
 8002136:	60da      	str	r2, [r3, #12]
 8002138:	611a      	str	r2, [r3, #16]
 800213a:	615a      	str	r2, [r3, #20]
 800213c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800213e:	4b2c      	ldr	r3, [pc, #176]	@ (80021f0 <MX_TIM2_Init+0xe4>)
 8002140:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002144:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002146:	4b2a      	ldr	r3, [pc, #168]	@ (80021f0 <MX_TIM2_Init+0xe4>)
 8002148:	2200      	movs	r2, #0
 800214a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800214c:	4b28      	ldr	r3, [pc, #160]	@ (80021f0 <MX_TIM2_Init+0xe4>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8002152:	4b27      	ldr	r3, [pc, #156]	@ (80021f0 <MX_TIM2_Init+0xe4>)
 8002154:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002158:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800215a:	4b25      	ldr	r3, [pc, #148]	@ (80021f0 <MX_TIM2_Init+0xe4>)
 800215c:	2200      	movs	r2, #0
 800215e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002160:	4b23      	ldr	r3, [pc, #140]	@ (80021f0 <MX_TIM2_Init+0xe4>)
 8002162:	2280      	movs	r2, #128	@ 0x80
 8002164:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002166:	4822      	ldr	r0, [pc, #136]	@ (80021f0 <MX_TIM2_Init+0xe4>)
 8002168:	f003 ff2c 	bl	8005fc4 <HAL_TIM_Base_Init>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002172:	f000 fc40 	bl	80029f6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002176:	481e      	ldr	r0, [pc, #120]	@ (80021f0 <MX_TIM2_Init+0xe4>)
 8002178:	f003 ffe4 	bl	8006144 <HAL_TIM_PWM_Init>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8002182:	f000 fc38 	bl	80029f6 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002186:	2307      	movs	r3, #7
 8002188:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800218a:	2300      	movs	r3, #0
 800218c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800218e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002192:	4619      	mov	r1, r3
 8002194:	4816      	ldr	r0, [pc, #88]	@ (80021f0 <MX_TIM2_Init+0xe4>)
 8002196:	f004 fb70 	bl	800687a <HAL_TIM_SlaveConfigSynchro>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80021a0:	f000 fc29 	bl	80029f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80021a4:	2350      	movs	r3, #80	@ 0x50
 80021a6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80021a8:	2380      	movs	r3, #128	@ 0x80
 80021aa:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021ac:	f107 031c 	add.w	r3, r7, #28
 80021b0:	4619      	mov	r1, r3
 80021b2:	480f      	ldr	r0, [pc, #60]	@ (80021f0 <MX_TIM2_Init+0xe4>)
 80021b4:	f004 ff7c 	bl	80070b0 <HAL_TIMEx_MasterConfigSynchronization>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80021be:	f000 fc1a 	bl	80029f6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021c2:	2360      	movs	r3, #96	@ 0x60
 80021c4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80021c6:	2300      	movs	r3, #0
 80021c8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021ca:	2300      	movs	r3, #0
 80021cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021ce:	2300      	movs	r3, #0
 80021d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021d2:	463b      	mov	r3, r7
 80021d4:	2204      	movs	r2, #4
 80021d6:	4619      	mov	r1, r3
 80021d8:	4805      	ldr	r0, [pc, #20]	@ (80021f0 <MX_TIM2_Init+0xe4>)
 80021da:	f004 f9c5 	bl	8006568 <HAL_TIM_PWM_ConfigChannel>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80021e4:	f000 fc07 	bl	80029f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80021e8:	bf00      	nop
 80021ea:	3738      	adds	r7, #56	@ 0x38
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	20000388 	.word	0x20000388

080021f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b092      	sub	sp, #72	@ 0x48
 80021f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021fa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]
 8002202:	605a      	str	r2, [r3, #4]
 8002204:	609a      	str	r2, [r3, #8]
 8002206:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002208:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	605a      	str	r2, [r3, #4]
 8002212:	609a      	str	r2, [r3, #8]
 8002214:	60da      	str	r2, [r3, #12]
 8002216:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002218:	f107 031c 	add.w	r3, r7, #28
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002222:	463b      	mov	r3, r7
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	60da      	str	r2, [r3, #12]
 800222e:	611a      	str	r2, [r3, #16]
 8002230:	615a      	str	r2, [r3, #20]
 8002232:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002234:	4b34      	ldr	r3, [pc, #208]	@ (8002308 <MX_TIM3_Init+0x114>)
 8002236:	4a35      	ldr	r2, [pc, #212]	@ (800230c <MX_TIM3_Init+0x118>)
 8002238:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 800223a:	4b33      	ldr	r3, [pc, #204]	@ (8002308 <MX_TIM3_Init+0x114>)
 800223c:	2253      	movs	r2, #83	@ 0x53
 800223e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002240:	4b31      	ldr	r3, [pc, #196]	@ (8002308 <MX_TIM3_Init+0x114>)
 8002242:	2200      	movs	r2, #0
 8002244:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002246:	4b30      	ldr	r3, [pc, #192]	@ (8002308 <MX_TIM3_Init+0x114>)
 8002248:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800224c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800224e:	4b2e      	ldr	r3, [pc, #184]	@ (8002308 <MX_TIM3_Init+0x114>)
 8002250:	2200      	movs	r2, #0
 8002252:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002254:	4b2c      	ldr	r3, [pc, #176]	@ (8002308 <MX_TIM3_Init+0x114>)
 8002256:	2280      	movs	r2, #128	@ 0x80
 8002258:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800225a:	482b      	ldr	r0, [pc, #172]	@ (8002308 <MX_TIM3_Init+0x114>)
 800225c:	f003 feb2 	bl	8005fc4 <HAL_TIM_Base_Init>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002266:	f000 fbc6 	bl	80029f6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800226a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800226e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002270:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002274:	4619      	mov	r1, r3
 8002276:	4824      	ldr	r0, [pc, #144]	@ (8002308 <MX_TIM3_Init+0x114>)
 8002278:	f004 fa38 	bl	80066ec <HAL_TIM_ConfigClockSource>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002282:	f000 fbb8 	bl	80029f6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002286:	4820      	ldr	r0, [pc, #128]	@ (8002308 <MX_TIM3_Init+0x114>)
 8002288:	f003 ff5c 	bl	8006144 <HAL_TIM_PWM_Init>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 8002292:	f000 fbb0 	bl	80029f6 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8002296:	2305      	movs	r3, #5
 8002298:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 800229a:	2320      	movs	r3, #32
 800229c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800229e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022a2:	4619      	mov	r1, r3
 80022a4:	4818      	ldr	r0, [pc, #96]	@ (8002308 <MX_TIM3_Init+0x114>)
 80022a6:	f004 fae8 	bl	800687a <HAL_TIM_SlaveConfigSynchro>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <MX_TIM3_Init+0xc0>
  {
    Error_Handler();
 80022b0:	f000 fba1 	bl	80029f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80022b4:	2340      	movs	r3, #64	@ 0x40
 80022b6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80022b8:	2380      	movs	r3, #128	@ 0x80
 80022ba:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022bc:	f107 031c 	add.w	r3, r7, #28
 80022c0:	4619      	mov	r1, r3
 80022c2:	4811      	ldr	r0, [pc, #68]	@ (8002308 <MX_TIM3_Init+0x114>)
 80022c4:	f004 fef4 	bl	80070b0 <HAL_TIMEx_MasterConfigSynchronization>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 80022ce:	f000 fb92 	bl	80029f6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022d2:	2360      	movs	r3, #96	@ 0x60
 80022d4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80022d6:	2300      	movs	r3, #0
 80022d8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022da:	2300      	movs	r3, #0
 80022dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022de:	2300      	movs	r3, #0
 80022e0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022e2:	463b      	mov	r3, r7
 80022e4:	2200      	movs	r2, #0
 80022e6:	4619      	mov	r1, r3
 80022e8:	4807      	ldr	r0, [pc, #28]	@ (8002308 <MX_TIM3_Init+0x114>)
 80022ea:	f004 f93d 	bl	8006568 <HAL_TIM_PWM_ConfigChannel>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 80022f4:	f000 fb7f 	bl	80029f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80022f8:	4803      	ldr	r0, [pc, #12]	@ (8002308 <MX_TIM3_Init+0x114>)
 80022fa:	f000 fe2d 	bl	8002f58 <HAL_TIM_MspPostInit>

}
 80022fe:	bf00      	nop
 8002300:	3748      	adds	r7, #72	@ 0x48
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	200003d0 	.word	0x200003d0
 800230c:	40000400 	.word	0x40000400

08002310 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b08e      	sub	sp, #56	@ 0x38
 8002314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002316:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800231a:	2200      	movs	r2, #0
 800231c:	601a      	str	r2, [r3, #0]
 800231e:	605a      	str	r2, [r3, #4]
 8002320:	609a      	str	r2, [r3, #8]
 8002322:	60da      	str	r2, [r3, #12]
 8002324:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002326:	f107 031c 	add.w	r3, r7, #28
 800232a:	2200      	movs	r2, #0
 800232c:	601a      	str	r2, [r3, #0]
 800232e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002330:	463b      	mov	r3, r7
 8002332:	2200      	movs	r2, #0
 8002334:	601a      	str	r2, [r3, #0]
 8002336:	605a      	str	r2, [r3, #4]
 8002338:	609a      	str	r2, [r3, #8]
 800233a:	60da      	str	r2, [r3, #12]
 800233c:	611a      	str	r2, [r3, #16]
 800233e:	615a      	str	r2, [r3, #20]
 8002340:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002342:	4b2c      	ldr	r3, [pc, #176]	@ (80023f4 <MX_TIM4_Init+0xe4>)
 8002344:	4a2c      	ldr	r2, [pc, #176]	@ (80023f8 <MX_TIM4_Init+0xe8>)
 8002346:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002348:	4b2a      	ldr	r3, [pc, #168]	@ (80023f4 <MX_TIM4_Init+0xe4>)
 800234a:	2200      	movs	r2, #0
 800234c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800234e:	4b29      	ldr	r3, [pc, #164]	@ (80023f4 <MX_TIM4_Init+0xe4>)
 8002350:	2200      	movs	r2, #0
 8002352:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8002354:	4b27      	ldr	r3, [pc, #156]	@ (80023f4 <MX_TIM4_Init+0xe4>)
 8002356:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800235a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800235c:	4b25      	ldr	r3, [pc, #148]	@ (80023f4 <MX_TIM4_Init+0xe4>)
 800235e:	2200      	movs	r2, #0
 8002360:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002362:	4b24      	ldr	r3, [pc, #144]	@ (80023f4 <MX_TIM4_Init+0xe4>)
 8002364:	2280      	movs	r2, #128	@ 0x80
 8002366:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002368:	4822      	ldr	r0, [pc, #136]	@ (80023f4 <MX_TIM4_Init+0xe4>)
 800236a:	f003 fe2b 	bl	8005fc4 <HAL_TIM_Base_Init>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8002374:	f000 fb3f 	bl	80029f6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002378:	481e      	ldr	r0, [pc, #120]	@ (80023f4 <MX_TIM4_Init+0xe4>)
 800237a:	f003 fee3 	bl	8006144 <HAL_TIM_PWM_Init>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8002384:	f000 fb37 	bl	80029f6 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002388:	2307      	movs	r3, #7
 800238a:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800238c:	2330      	movs	r3, #48	@ 0x30
 800238e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8002390:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002394:	4619      	mov	r1, r3
 8002396:	4817      	ldr	r0, [pc, #92]	@ (80023f4 <MX_TIM4_Init+0xe4>)
 8002398:	f004 fa6f 	bl	800687a <HAL_TIM_SlaveConfigSynchro>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 80023a2:	f000 fb28 	bl	80029f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80023a6:	2340      	movs	r3, #64	@ 0x40
 80023a8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80023aa:	2380      	movs	r3, #128	@ 0x80
 80023ac:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80023ae:	f107 031c 	add.w	r3, r7, #28
 80023b2:	4619      	mov	r1, r3
 80023b4:	480f      	ldr	r0, [pc, #60]	@ (80023f4 <MX_TIM4_Init+0xe4>)
 80023b6:	f004 fe7b 	bl	80070b0 <HAL_TIMEx_MasterConfigSynchronization>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 80023c0:	f000 fb19 	bl	80029f6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023c4:	2360      	movs	r3, #96	@ 0x60
 80023c6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80023c8:	2300      	movs	r3, #0
 80023ca:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023cc:	2300      	movs	r3, #0
 80023ce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023d0:	2300      	movs	r3, #0
 80023d2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023d4:	463b      	mov	r3, r7
 80023d6:	2200      	movs	r2, #0
 80023d8:	4619      	mov	r1, r3
 80023da:	4806      	ldr	r0, [pc, #24]	@ (80023f4 <MX_TIM4_Init+0xe4>)
 80023dc:	f004 f8c4 	bl	8006568 <HAL_TIM_PWM_ConfigChannel>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 80023e6:	f000 fb06 	bl	80029f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80023ea:	bf00      	nop
 80023ec:	3738      	adds	r7, #56	@ 0x38
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000418 	.word	0x20000418
 80023f8:	40000800 	.word	0x40000800

080023fc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b08e      	sub	sp, #56	@ 0x38
 8002400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002402:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002406:	2200      	movs	r2, #0
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	605a      	str	r2, [r3, #4]
 800240c:	609a      	str	r2, [r3, #8]
 800240e:	60da      	str	r2, [r3, #12]
 8002410:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002412:	f107 031c 	add.w	r3, r7, #28
 8002416:	2200      	movs	r2, #0
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800241c:	463b      	mov	r3, r7
 800241e:	2200      	movs	r2, #0
 8002420:	601a      	str	r2, [r3, #0]
 8002422:	605a      	str	r2, [r3, #4]
 8002424:	609a      	str	r2, [r3, #8]
 8002426:	60da      	str	r2, [r3, #12]
 8002428:	611a      	str	r2, [r3, #16]
 800242a:	615a      	str	r2, [r3, #20]
 800242c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800242e:	4b2c      	ldr	r3, [pc, #176]	@ (80024e0 <MX_TIM5_Init+0xe4>)
 8002430:	4a2c      	ldr	r2, [pc, #176]	@ (80024e4 <MX_TIM5_Init+0xe8>)
 8002432:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002434:	4b2a      	ldr	r3, [pc, #168]	@ (80024e0 <MX_TIM5_Init+0xe4>)
 8002436:	2200      	movs	r2, #0
 8002438:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800243a:	4b29      	ldr	r3, [pc, #164]	@ (80024e0 <MX_TIM5_Init+0xe4>)
 800243c:	2200      	movs	r2, #0
 800243e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8002440:	4b27      	ldr	r3, [pc, #156]	@ (80024e0 <MX_TIM5_Init+0xe4>)
 8002442:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002446:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002448:	4b25      	ldr	r3, [pc, #148]	@ (80024e0 <MX_TIM5_Init+0xe4>)
 800244a:	2200      	movs	r2, #0
 800244c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800244e:	4b24      	ldr	r3, [pc, #144]	@ (80024e0 <MX_TIM5_Init+0xe4>)
 8002450:	2280      	movs	r2, #128	@ 0x80
 8002452:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002454:	4822      	ldr	r0, [pc, #136]	@ (80024e0 <MX_TIM5_Init+0xe4>)
 8002456:	f003 fdb5 	bl	8005fc4 <HAL_TIM_Base_Init>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8002460:	f000 fac9 	bl	80029f6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002464:	481e      	ldr	r0, [pc, #120]	@ (80024e0 <MX_TIM5_Init+0xe4>)
 8002466:	f003 fe6d 	bl	8006144 <HAL_TIM_PWM_Init>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8002470:	f000 fac1 	bl	80029f6 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002474:	2307      	movs	r3, #7
 8002476:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8002478:	2310      	movs	r3, #16
 800247a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 800247c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002480:	4619      	mov	r1, r3
 8002482:	4817      	ldr	r0, [pc, #92]	@ (80024e0 <MX_TIM5_Init+0xe4>)
 8002484:	f004 f9f9 	bl	800687a <HAL_TIM_SlaveConfigSynchro>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 800248e:	f000 fab2 	bl	80029f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002492:	2340      	movs	r3, #64	@ 0x40
 8002494:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002496:	2380      	movs	r3, #128	@ 0x80
 8002498:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800249a:	f107 031c 	add.w	r3, r7, #28
 800249e:	4619      	mov	r1, r3
 80024a0:	480f      	ldr	r0, [pc, #60]	@ (80024e0 <MX_TIM5_Init+0xe4>)
 80024a2:	f004 fe05 	bl	80070b0 <HAL_TIMEx_MasterConfigSynchronization>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d001      	beq.n	80024b0 <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 80024ac:	f000 faa3 	bl	80029f6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024b0:	2360      	movs	r3, #96	@ 0x60
 80024b2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80024b4:	2300      	movs	r3, #0
 80024b6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024b8:	2300      	movs	r3, #0
 80024ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024bc:	2300      	movs	r3, #0
 80024be:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024c0:	463b      	mov	r3, r7
 80024c2:	2200      	movs	r2, #0
 80024c4:	4619      	mov	r1, r3
 80024c6:	4806      	ldr	r0, [pc, #24]	@ (80024e0 <MX_TIM5_Init+0xe4>)
 80024c8:	f004 f84e 	bl	8006568 <HAL_TIM_PWM_ConfigChannel>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <MX_TIM5_Init+0xda>
  {
    Error_Handler();
 80024d2:	f000 fa90 	bl	80029f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80024d6:	bf00      	nop
 80024d8:	3738      	adds	r7, #56	@ 0x38
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	20000460 	.word	0x20000460
 80024e4:	40000c00 	.word	0x40000c00

080024e8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024ee:	463b      	mov	r3, r7
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80024f6:	4b15      	ldr	r3, [pc, #84]	@ (800254c <MX_TIM7_Init+0x64>)
 80024f8:	4a15      	ldr	r2, [pc, #84]	@ (8002550 <MX_TIM7_Init+0x68>)
 80024fa:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 80024fc:	4b13      	ldr	r3, [pc, #76]	@ (800254c <MX_TIM7_Init+0x64>)
 80024fe:	2253      	movs	r2, #83	@ 0x53
 8002500:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002502:	4b12      	ldr	r3, [pc, #72]	@ (800254c <MX_TIM7_Init+0x64>)
 8002504:	2200      	movs	r2, #0
 8002506:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8002508:	4b10      	ldr	r3, [pc, #64]	@ (800254c <MX_TIM7_Init+0x64>)
 800250a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800250e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002510:	4b0e      	ldr	r3, [pc, #56]	@ (800254c <MX_TIM7_Init+0x64>)
 8002512:	2280      	movs	r2, #128	@ 0x80
 8002514:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002516:	480d      	ldr	r0, [pc, #52]	@ (800254c <MX_TIM7_Init+0x64>)
 8002518:	f003 fd54 	bl	8005fc4 <HAL_TIM_Base_Init>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002522:	f000 fa68 	bl	80029f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002526:	2300      	movs	r3, #0
 8002528:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800252a:	2300      	movs	r3, #0
 800252c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800252e:	463b      	mov	r3, r7
 8002530:	4619      	mov	r1, r3
 8002532:	4806      	ldr	r0, [pc, #24]	@ (800254c <MX_TIM7_Init+0x64>)
 8002534:	f004 fdbc 	bl	80070b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800253e:	f000 fa5a 	bl	80029f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002542:	bf00      	nop
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	200004a8 	.word	0x200004a8
 8002550:	40001400 	.word	0x40001400

08002554 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b09a      	sub	sp, #104	@ 0x68
 8002558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800255a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800255e:	2200      	movs	r2, #0
 8002560:	601a      	str	r2, [r3, #0]
 8002562:	605a      	str	r2, [r3, #4]
 8002564:	609a      	str	r2, [r3, #8]
 8002566:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002568:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800256c:	2200      	movs	r2, #0
 800256e:	601a      	str	r2, [r3, #0]
 8002570:	605a      	str	r2, [r3, #4]
 8002572:	609a      	str	r2, [r3, #8]
 8002574:	60da      	str	r2, [r3, #12]
 8002576:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002578:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002582:	f107 0320 	add.w	r3, r7, #32
 8002586:	2200      	movs	r2, #0
 8002588:	601a      	str	r2, [r3, #0]
 800258a:	605a      	str	r2, [r3, #4]
 800258c:	609a      	str	r2, [r3, #8]
 800258e:	60da      	str	r2, [r3, #12]
 8002590:	611a      	str	r2, [r3, #16]
 8002592:	615a      	str	r2, [r3, #20]
 8002594:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002596:	463b      	mov	r3, r7
 8002598:	2220      	movs	r2, #32
 800259a:	2100      	movs	r1, #0
 800259c:	4618      	mov	r0, r3
 800259e:	f00a fe4d 	bl	800d23c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80025a2:	4b46      	ldr	r3, [pc, #280]	@ (80026bc <MX_TIM8_Init+0x168>)
 80025a4:	4a46      	ldr	r2, [pc, #280]	@ (80026c0 <MX_TIM8_Init+0x16c>)
 80025a6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 80025a8:	4b44      	ldr	r3, [pc, #272]	@ (80026bc <MX_TIM8_Init+0x168>)
 80025aa:	2253      	movs	r2, #83	@ 0x53
 80025ac:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ae:	4b43      	ldr	r3, [pc, #268]	@ (80026bc <MX_TIM8_Init+0x168>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 80025b4:	4b41      	ldr	r3, [pc, #260]	@ (80026bc <MX_TIM8_Init+0x168>)
 80025b6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80025ba:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025bc:	4b3f      	ldr	r3, [pc, #252]	@ (80026bc <MX_TIM8_Init+0x168>)
 80025be:	2200      	movs	r2, #0
 80025c0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80025c2:	4b3e      	ldr	r3, [pc, #248]	@ (80026bc <MX_TIM8_Init+0x168>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025c8:	4b3c      	ldr	r3, [pc, #240]	@ (80026bc <MX_TIM8_Init+0x168>)
 80025ca:	2280      	movs	r2, #128	@ 0x80
 80025cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80025ce:	483b      	ldr	r0, [pc, #236]	@ (80026bc <MX_TIM8_Init+0x168>)
 80025d0:	f003 fcf8 	bl	8005fc4 <HAL_TIM_Base_Init>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 80025da:	f000 fa0c 	bl	80029f6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025e2:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80025e4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80025e8:	4619      	mov	r1, r3
 80025ea:	4834      	ldr	r0, [pc, #208]	@ (80026bc <MX_TIM8_Init+0x168>)
 80025ec:	f004 f87e 	bl	80066ec <HAL_TIM_ConfigClockSource>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80025f6:	f000 f9fe 	bl	80029f6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80025fa:	4830      	ldr	r0, [pc, #192]	@ (80026bc <MX_TIM8_Init+0x168>)
 80025fc:	f003 fda2 	bl	8006144 <HAL_TIM_PWM_Init>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_TIM8_Init+0xb6>
  {
    Error_Handler();
 8002606:	f000 f9f6 	bl	80029f6 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 800260a:	2305      	movs	r3, #5
 800260c:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 800260e:	2320      	movs	r3, #32
 8002610:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 8002612:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002616:	4619      	mov	r1, r3
 8002618:	4828      	ldr	r0, [pc, #160]	@ (80026bc <MX_TIM8_Init+0x168>)
 800261a:	f004 f92e 	bl	800687a <HAL_TIM_SlaveConfigSynchro>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <MX_TIM8_Init+0xd4>
  {
    Error_Handler();
 8002624:	f000 f9e7 	bl	80029f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 8002628:	2360      	movs	r3, #96	@ 0x60
 800262a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800262c:	2380      	movs	r3, #128	@ 0x80
 800262e:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002630:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002634:	4619      	mov	r1, r3
 8002636:	4821      	ldr	r0, [pc, #132]	@ (80026bc <MX_TIM8_Init+0x168>)
 8002638:	f004 fd3a 	bl	80070b0 <HAL_TIMEx_MasterConfigSynchronization>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 8002642:	f000 f9d8 	bl	80029f6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002646:	2360      	movs	r3, #96	@ 0x60
 8002648:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 800264a:	2300      	movs	r3, #0
 800264c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800264e:	2300      	movs	r3, #0
 8002650:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002652:	2300      	movs	r3, #0
 8002654:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002656:	2300      	movs	r3, #0
 8002658:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800265a:	2300      	movs	r3, #0
 800265c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800265e:	2300      	movs	r3, #0
 8002660:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002662:	f107 0320 	add.w	r3, r7, #32
 8002666:	2208      	movs	r2, #8
 8002668:	4619      	mov	r1, r3
 800266a:	4814      	ldr	r0, [pc, #80]	@ (80026bc <MX_TIM8_Init+0x168>)
 800266c:	f003 ff7c 	bl	8006568 <HAL_TIM_PWM_ConfigChannel>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8002676:	f000 f9be 	bl	80029f6 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800267a:	2300      	movs	r3, #0
 800267c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800267e:	2300      	movs	r3, #0
 8002680:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002682:	2300      	movs	r3, #0
 8002684:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002686:	2300      	movs	r3, #0
 8002688:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800268a:	2300      	movs	r3, #0
 800268c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800268e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002692:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002694:	2300      	movs	r3, #0
 8002696:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002698:	463b      	mov	r3, r7
 800269a:	4619      	mov	r1, r3
 800269c:	4807      	ldr	r0, [pc, #28]	@ (80026bc <MX_TIM8_Init+0x168>)
 800269e:	f004 fd83 	bl	80071a8 <HAL_TIMEx_ConfigBreakDeadTime>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <MX_TIM8_Init+0x158>
  {
    Error_Handler();
 80026a8:	f000 f9a5 	bl	80029f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80026ac:	4803      	ldr	r0, [pc, #12]	@ (80026bc <MX_TIM8_Init+0x168>)
 80026ae:	f000 fc53 	bl	8002f58 <HAL_TIM_MspPostInit>

}
 80026b2:	bf00      	nop
 80026b4:	3768      	adds	r7, #104	@ 0x68
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	200004f0 	.word	0x200004f0
 80026c0:	40010400 	.word	0x40010400

080026c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026c8:	4b11      	ldr	r3, [pc, #68]	@ (8002710 <MX_USART2_UART_Init+0x4c>)
 80026ca:	4a12      	ldr	r2, [pc, #72]	@ (8002714 <MX_USART2_UART_Init+0x50>)
 80026cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80026ce:	4b10      	ldr	r3, [pc, #64]	@ (8002710 <MX_USART2_UART_Init+0x4c>)
 80026d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80026d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002710 <MX_USART2_UART_Init+0x4c>)
 80026d8:	2200      	movs	r2, #0
 80026da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002710 <MX_USART2_UART_Init+0x4c>)
 80026de:	2200      	movs	r2, #0
 80026e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002710 <MX_USART2_UART_Init+0x4c>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80026e8:	4b09      	ldr	r3, [pc, #36]	@ (8002710 <MX_USART2_UART_Init+0x4c>)
 80026ea:	220c      	movs	r2, #12
 80026ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026ee:	4b08      	ldr	r3, [pc, #32]	@ (8002710 <MX_USART2_UART_Init+0x4c>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026f4:	4b06      	ldr	r3, [pc, #24]	@ (8002710 <MX_USART2_UART_Init+0x4c>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026fa:	4805      	ldr	r0, [pc, #20]	@ (8002710 <MX_USART2_UART_Init+0x4c>)
 80026fc:	f004 fdba 	bl	8007274 <HAL_UART_Init>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002706:	f000 f976 	bl	80029f6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800270a:	bf00      	nop
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	20000538 	.word	0x20000538
 8002714:	40004400 	.word	0x40004400

08002718 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	607b      	str	r3, [r7, #4]
 8002722:	4b0c      	ldr	r3, [pc, #48]	@ (8002754 <MX_DMA_Init+0x3c>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002726:	4a0b      	ldr	r2, [pc, #44]	@ (8002754 <MX_DMA_Init+0x3c>)
 8002728:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800272c:	6313      	str	r3, [r2, #48]	@ 0x30
 800272e:	4b09      	ldr	r3, [pc, #36]	@ (8002754 <MX_DMA_Init+0x3c>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002732:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002736:	607b      	str	r3, [r7, #4]
 8002738:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 800273a:	2200      	movs	r2, #0
 800273c:	2102      	movs	r1, #2
 800273e:	2010      	movs	r0, #16
 8002740:	f000 ff37 	bl	80035b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002744:	2010      	movs	r0, #16
 8002746:	f000 ff50 	bl	80035ea <HAL_NVIC_EnableIRQ>

}
 800274a:	bf00      	nop
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	40023800 	.word	0x40023800

08002758 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b08c      	sub	sp, #48	@ 0x30
 800275c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800275e:	f107 031c 	add.w	r3, r7, #28
 8002762:	2200      	movs	r2, #0
 8002764:	601a      	str	r2, [r3, #0]
 8002766:	605a      	str	r2, [r3, #4]
 8002768:	609a      	str	r2, [r3, #8]
 800276a:	60da      	str	r2, [r3, #12]
 800276c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800276e:	2300      	movs	r3, #0
 8002770:	61bb      	str	r3, [r7, #24]
 8002772:	4b95      	ldr	r3, [pc, #596]	@ (80029c8 <MX_GPIO_Init+0x270>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002776:	4a94      	ldr	r2, [pc, #592]	@ (80029c8 <MX_GPIO_Init+0x270>)
 8002778:	f043 0310 	orr.w	r3, r3, #16
 800277c:	6313      	str	r3, [r2, #48]	@ 0x30
 800277e:	4b92      	ldr	r3, [pc, #584]	@ (80029c8 <MX_GPIO_Init+0x270>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002782:	f003 0310 	and.w	r3, r3, #16
 8002786:	61bb      	str	r3, [r7, #24]
 8002788:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800278a:	2300      	movs	r3, #0
 800278c:	617b      	str	r3, [r7, #20]
 800278e:	4b8e      	ldr	r3, [pc, #568]	@ (80029c8 <MX_GPIO_Init+0x270>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	4a8d      	ldr	r2, [pc, #564]	@ (80029c8 <MX_GPIO_Init+0x270>)
 8002794:	f043 0304 	orr.w	r3, r3, #4
 8002798:	6313      	str	r3, [r2, #48]	@ 0x30
 800279a:	4b8b      	ldr	r3, [pc, #556]	@ (80029c8 <MX_GPIO_Init+0x270>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	f003 0304 	and.w	r3, r3, #4
 80027a2:	617b      	str	r3, [r7, #20]
 80027a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	613b      	str	r3, [r7, #16]
 80027aa:	4b87      	ldr	r3, [pc, #540]	@ (80029c8 <MX_GPIO_Init+0x270>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ae:	4a86      	ldr	r2, [pc, #536]	@ (80029c8 <MX_GPIO_Init+0x270>)
 80027b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027b6:	4b84      	ldr	r3, [pc, #528]	@ (80029c8 <MX_GPIO_Init+0x270>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027be:	613b      	str	r3, [r7, #16]
 80027c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	60fb      	str	r3, [r7, #12]
 80027c6:	4b80      	ldr	r3, [pc, #512]	@ (80029c8 <MX_GPIO_Init+0x270>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ca:	4a7f      	ldr	r2, [pc, #508]	@ (80029c8 <MX_GPIO_Init+0x270>)
 80027cc:	f043 0301 	orr.w	r3, r3, #1
 80027d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027d2:	4b7d      	ldr	r3, [pc, #500]	@ (80029c8 <MX_GPIO_Init+0x270>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	60fb      	str	r3, [r7, #12]
 80027dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027de:	2300      	movs	r3, #0
 80027e0:	60bb      	str	r3, [r7, #8]
 80027e2:	4b79      	ldr	r3, [pc, #484]	@ (80029c8 <MX_GPIO_Init+0x270>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e6:	4a78      	ldr	r2, [pc, #480]	@ (80029c8 <MX_GPIO_Init+0x270>)
 80027e8:	f043 0302 	orr.w	r3, r3, #2
 80027ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ee:	4b76      	ldr	r3, [pc, #472]	@ (80029c8 <MX_GPIO_Init+0x270>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	60bb      	str	r3, [r7, #8]
 80027f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	607b      	str	r3, [r7, #4]
 80027fe:	4b72      	ldr	r3, [pc, #456]	@ (80029c8 <MX_GPIO_Init+0x270>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002802:	4a71      	ldr	r2, [pc, #452]	@ (80029c8 <MX_GPIO_Init+0x270>)
 8002804:	f043 0308 	orr.w	r3, r3, #8
 8002808:	6313      	str	r3, [r2, #48]	@ 0x30
 800280a:	4b6f      	ldr	r3, [pc, #444]	@ (80029c8 <MX_GPIO_Init+0x270>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280e:	f003 0308 	and.w	r3, r3, #8
 8002812:	607b      	str	r3, [r7, #4]
 8002814:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, O13_Duphong4_Pin|O14_Duphong5_Pin|O15_Duphong6_Pin|O16_Duphong7_Pin
 8002816:	2201      	movs	r2, #1
 8002818:	217f      	movs	r1, #127	@ 0x7f
 800281a:	486c      	ldr	r0, [pc, #432]	@ (80029cc <MX_GPIO_Init+0x274>)
 800281c:	f001 fcb6 	bl	800418c <HAL_GPIO_WritePin>
                          |O17_Duphong8_Pin|O11_Duphong2_Pin|O12_Duphong3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(O18_Duphong9_GPIO_Port, O18_Duphong9_Pin, GPIO_PIN_SET);
 8002820:	2201      	movs	r2, #1
 8002822:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002826:	486a      	ldr	r0, [pc, #424]	@ (80029d0 <MX_GPIO_Init+0x278>)
 8002828:	f001 fcb0 	bl	800418c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIR_TIM3_Pin|DIR_TIM8_Pin, GPIO_PIN_RESET);
 800282c:	2200      	movs	r2, #0
 800282e:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8002832:	4867      	ldr	r0, [pc, #412]	@ (80029d0 <MX_GPIO_Init+0x278>)
 8002834:	f001 fcaa 	bl	800418c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_TIM1_Pin|DIR_NO_Pin, GPIO_PIN_RESET);
 8002838:	2200      	movs	r2, #0
 800283a:	f44f 4102 	mov.w	r1, #33280	@ 0x8200
 800283e:	4865      	ldr	r0, [pc, #404]	@ (80029d4 <MX_GPIO_Init+0x27c>)
 8002840:	f001 fca4 	bl	800418c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, O1_xilanh1_Pin|O2_xilanh2_Pin|O3_vacum_hut1_Pin|O4_vacum_hut2_Pin
 8002844:	2201      	movs	r2, #1
 8002846:	21f8      	movs	r1, #248	@ 0xf8
 8002848:	4863      	ldr	r0, [pc, #396]	@ (80029d8 <MX_GPIO_Init+0x280>)
 800284a:	f001 fc9f 	bl	800418c <HAL_GPIO_WritePin>
                          |O5_vacum1_nha_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O6_vacum2_nha_Pin|O7_Den_Xanh_Pin|O8_Den_Do_Pin|O9_Coi_Pin
 800284e:	2201      	movs	r2, #1
 8002850:	f44f 714e 	mov.w	r1, #824	@ 0x338
 8002854:	4861      	ldr	r0, [pc, #388]	@ (80029dc <MX_GPIO_Init+0x284>)
 8002856:	f001 fc99 	bl	800418c <HAL_GPIO_WritePin>
                          |O10_Duphong1_Pin, GPIO_PIN_SET);

  /*Configure GPIO pins : O13_Duphong4_Pin O14_Duphong5_Pin O15_Duphong6_Pin O16_Duphong7_Pin
                           O17_Duphong8_Pin O11_Duphong2_Pin O12_Duphong3_Pin */
  GPIO_InitStruct.Pin = O13_Duphong4_Pin|O14_Duphong5_Pin|O15_Duphong6_Pin|O16_Duphong7_Pin
 800285a:	237f      	movs	r3, #127	@ 0x7f
 800285c:	61fb      	str	r3, [r7, #28]
                          |O17_Duphong8_Pin|O11_Duphong2_Pin|O12_Duphong3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800285e:	2301      	movs	r3, #1
 8002860:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002862:	2301      	movs	r3, #1
 8002864:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002866:	2300      	movs	r3, #0
 8002868:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800286a:	f107 031c 	add.w	r3, r7, #28
 800286e:	4619      	mov	r1, r3
 8002870:	4856      	ldr	r0, [pc, #344]	@ (80029cc <MX_GPIO_Init+0x274>)
 8002872:	f001 fad7 	bl	8003e24 <HAL_GPIO_Init>

  /*Configure GPIO pin : O18_Duphong9_Pin */
  GPIO_InitStruct.Pin = O18_Duphong9_Pin;
 8002876:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800287a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800287c:	2301      	movs	r3, #1
 800287e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002880:	2301      	movs	r3, #1
 8002882:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002884:	2300      	movs	r3, #0
 8002886:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(O18_Duphong9_GPIO_Port, &GPIO_InitStruct);
 8002888:	f107 031c 	add.w	r3, r7, #28
 800288c:	4619      	mov	r1, r3
 800288e:	4850      	ldr	r0, [pc, #320]	@ (80029d0 <MX_GPIO_Init+0x278>)
 8002890:	f001 fac8 	bl	8003e24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002894:	2307      	movs	r3, #7
 8002896:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002898:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800289c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289e:	2300      	movs	r3, #0
 80028a0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028a2:	f107 031c 	add.w	r3, r7, #28
 80028a6:	4619      	mov	r1, r3
 80028a8:	4849      	ldr	r0, [pc, #292]	@ (80029d0 <MX_GPIO_Init+0x278>)
 80028aa:	f001 fabb 	bl	8003e24 <HAL_GPIO_Init>

  /*Configure GPIO pins : I4_E_stop_Pin I5_STOP_Pin I6_START_Pin */
  GPIO_InitStruct.Pin = I4_E_stop_Pin|I5_STOP_Pin|I6_START_Pin;
 80028ae:	2338      	movs	r3, #56	@ 0x38
 80028b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028b2:	2300      	movs	r3, #0
 80028b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b6:	2300      	movs	r3, #0
 80028b8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028ba:	f107 031c 	add.w	r3, r7, #28
 80028be:	4619      	mov	r1, r3
 80028c0:	4843      	ldr	r0, [pc, #268]	@ (80029d0 <MX_GPIO_Init+0x278>)
 80028c2:	f001 faaf 	bl	8003e24 <HAL_GPIO_Init>

  /*Configure GPIO pins : I7_RESTART_Pin I8_VACUM1_Pin PB12 */
  GPIO_InitStruct.Pin = I7_RESTART_Pin|I8_VACUM1_Pin|GPIO_PIN_12;
 80028c6:	f241 0303 	movw	r3, #4099	@ 0x1003
 80028ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028cc:	2300      	movs	r3, #0
 80028ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d0:	2300      	movs	r3, #0
 80028d2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028d4:	f107 031c 	add.w	r3, r7, #28
 80028d8:	4619      	mov	r1, r3
 80028da:	4840      	ldr	r0, [pc, #256]	@ (80029dc <MX_GPIO_Init+0x284>)
 80028dc:	f001 faa2 	bl	8003e24 <HAL_GPIO_Init>

  /*Configure GPIO pins : I9_VACUM2_Pin I_10Left_DOOR_Pin I_11_RIGHT_DOOR_Pin I12_AP_SUAT_Pin
                           I13_DU_PHONG_Pin I14_DU_PHONG2_Pin I15_DU_PHONG3_Pin I16_DU_PHONG4_Pin
                           I17_DU_PHONG5_Pin */
  GPIO_InitStruct.Pin = I9_VACUM2_Pin|I_10Left_DOOR_Pin|I_11_RIGHT_DOOR_Pin|I12_AP_SUAT_Pin
 80028e0:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80028e4:	61fb      	str	r3, [r7, #28]
                          |I13_DU_PHONG_Pin|I14_DU_PHONG2_Pin|I15_DU_PHONG3_Pin|I16_DU_PHONG4_Pin
                          |I17_DU_PHONG5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028e6:	2300      	movs	r3, #0
 80028e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ea:	2300      	movs	r3, #0
 80028ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028ee:	f107 031c 	add.w	r3, r7, #28
 80028f2:	4619      	mov	r1, r3
 80028f4:	4835      	ldr	r0, [pc, #212]	@ (80029cc <MX_GPIO_Init+0x274>)
 80028f6:	f001 fa95 	bl	8003e24 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_TIM3_Pin DIR_TIM8_Pin */
  GPIO_InitStruct.Pin = DIR_TIM3_Pin|DIR_TIM8_Pin;
 80028fa:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80028fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002900:	2301      	movs	r3, #1
 8002902:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002904:	2300      	movs	r3, #0
 8002906:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002908:	2303      	movs	r3, #3
 800290a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800290c:	f107 031c 	add.w	r3, r7, #28
 8002910:	4619      	mov	r1, r3
 8002912:	482f      	ldr	r0, [pc, #188]	@ (80029d0 <MX_GPIO_Init+0x278>)
 8002914:	f001 fa86 	bl	8003e24 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_TIM1_Pin */
  GPIO_InitStruct.Pin = DIR_TIM1_Pin;
 8002918:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800291c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800291e:	2301      	movs	r3, #1
 8002920:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002922:	2300      	movs	r3, #0
 8002924:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002926:	2303      	movs	r3, #3
 8002928:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR_TIM1_GPIO_Port, &GPIO_InitStruct);
 800292a:	f107 031c 	add.w	r3, r7, #28
 800292e:	4619      	mov	r1, r3
 8002930:	4828      	ldr	r0, [pc, #160]	@ (80029d4 <MX_GPIO_Init+0x27c>)
 8002932:	f001 fa77 	bl	8003e24 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_NO_Pin */
  GPIO_InitStruct.Pin = DIR_NO_Pin;
 8002936:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800293a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800293c:	2301      	movs	r3, #1
 800293e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002944:	2300      	movs	r3, #0
 8002946:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR_NO_GPIO_Port, &GPIO_InitStruct);
 8002948:	f107 031c 	add.w	r3, r7, #28
 800294c:	4619      	mov	r1, r3
 800294e:	4821      	ldr	r0, [pc, #132]	@ (80029d4 <MX_GPIO_Init+0x27c>)
 8002950:	f001 fa68 	bl	8003e24 <HAL_GPIO_Init>

  /*Configure GPIO pins : O1_xilanh1_Pin O2_xilanh2_Pin O3_vacum_hut1_Pin O4_vacum_hut2_Pin
                           O5_vacum1_nha_Pin */
  GPIO_InitStruct.Pin = O1_xilanh1_Pin|O2_xilanh2_Pin|O3_vacum_hut1_Pin|O4_vacum_hut2_Pin
 8002954:	23f8      	movs	r3, #248	@ 0xf8
 8002956:	61fb      	str	r3, [r7, #28]
                          |O5_vacum1_nha_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002958:	2301      	movs	r3, #1
 800295a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800295c:	2301      	movs	r3, #1
 800295e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002960:	2300      	movs	r3, #0
 8002962:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002964:	f107 031c 	add.w	r3, r7, #28
 8002968:	4619      	mov	r1, r3
 800296a:	481b      	ldr	r0, [pc, #108]	@ (80029d8 <MX_GPIO_Init+0x280>)
 800296c:	f001 fa5a 	bl	8003e24 <HAL_GPIO_Init>

  /*Configure GPIO pins : O6_vacum2_nha_Pin O7_Den_Xanh_Pin O8_Den_Do_Pin O9_Coi_Pin
                           O10_Duphong1_Pin */
  GPIO_InitStruct.Pin = O6_vacum2_nha_Pin|O7_Den_Xanh_Pin|O8_Den_Do_Pin|O9_Coi_Pin
 8002970:	f44f 734e 	mov.w	r3, #824	@ 0x338
 8002974:	61fb      	str	r3, [r7, #28]
                          |O10_Duphong1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002976:	2301      	movs	r3, #1
 8002978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800297a:	2301      	movs	r3, #1
 800297c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297e:	2300      	movs	r3, #0
 8002980:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002982:	f107 031c 	add.w	r3, r7, #28
 8002986:	4619      	mov	r1, r3
 8002988:	4814      	ldr	r0, [pc, #80]	@ (80029dc <MX_GPIO_Init+0x284>)
 800298a:	f001 fa4b 	bl	8003e24 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800298e:	2200      	movs	r2, #0
 8002990:	2100      	movs	r1, #0
 8002992:	2006      	movs	r0, #6
 8002994:	f000 fe0d 	bl	80035b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002998:	2006      	movs	r0, #6
 800299a:	f000 fe26 	bl	80035ea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800299e:	2200      	movs	r2, #0
 80029a0:	2100      	movs	r1, #0
 80029a2:	2007      	movs	r0, #7
 80029a4:	f000 fe05 	bl	80035b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80029a8:	2007      	movs	r0, #7
 80029aa:	f000 fe1e 	bl	80035ea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80029ae:	2200      	movs	r2, #0
 80029b0:	2100      	movs	r1, #0
 80029b2:	2008      	movs	r0, #8
 80029b4:	f000 fdfd 	bl	80035b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80029b8:	2008      	movs	r0, #8
 80029ba:	f000 fe16 	bl	80035ea <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80029be:	bf00      	nop
 80029c0:	3730      	adds	r7, #48	@ 0x30
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	40023800 	.word	0x40023800
 80029cc:	40021000 	.word	0x40021000
 80029d0:	40020800 	.word	0x40020800
 80029d4:	40020000 	.word	0x40020000
 80029d8:	40020c00 	.word	0x40020c00
 80029dc:	40020400 	.word	0x40020400

080029e0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4603      	mov	r3, r0
 80029e8:	80fb      	strh	r3, [r7, #6]

}
 80029ea:	bf00      	nop
 80029ec:	370c      	adds	r7, #12
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr

080029f6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029f6:	b480      	push	{r7}
 80029f8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029fa:	b672      	cpsid	i
}
 80029fc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029fe:	bf00      	nop
 8002a00:	e7fd      	b.n	80029fe <Error_Handler+0x8>

08002a02 <Init_hmi>:
	{  Handle_Emergency  },
	{  Main_Reset        },
	{  Main_Stop         }
};
void Init_hmi(void)
{
 8002a02:	b480      	push	{r7}
 8002a04:	af00      	add	r7, sp, #0
}
 8002a06:	bf00      	nop
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <Task_Move_Oxis>:
    return 0xffff; // không có bit nào = 1
}
// dữ liệu đã lưu ở Coils_Database[1]; 0-5: trái 0x, phải Ox, lên 0x, xuống 0y, lên 0z, xuống 0z

void Task_Move_Oxis()
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
	uint8_t current_state=0x00U;
 8002a16:	2300      	movs	r3, #0
 8002a18:	70fb      	strb	r3, [r7, #3]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	607b      	str	r3, [r7, #4]
 8002a1e:	e08d      	b.n	8002b3c <Task_Move_Oxis+0x12c>
	{
		current_state= ( (Control_motor->all) &(1<<i))==0x00U ? 0x00U : 0x1U;
 8002a20:	4b4b      	ldr	r3, [pc, #300]	@ (8002b50 <Task_Move_Oxis+0x140>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	461a      	mov	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	fa42 f303 	asr.w	r3, r2, r3
 8002a2e:	f003 0301 	and.w	r3, r3, #1
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	bf14      	ite	ne
 8002a36:	2301      	movne	r3, #1
 8002a38:	2300      	moveq	r3, #0
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	70fb      	strb	r3, [r7, #3]
		if (current_state == 0x1U)
 8002a3e:	78fb      	ldrb	r3, [r7, #3]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d139      	bne.n	8002ab8 <Task_Move_Oxis+0xa8>
		{
			// --- TRƯỜNG HỢP ĐANG NHẤN ---
			hmi_btns[i].press_timer++; // Mỗi lần gọi là 1ms, cứ thế cộng dồn lên
 8002a44:	4943      	ldr	r1, [pc, #268]	@ (8002b54 <Task_Move_Oxis+0x144>)
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	4413      	add	r3, r2
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	440b      	add	r3, r1
 8002a52:	3304      	adds	r3, #4
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	1c59      	adds	r1, r3, #1
 8002a58:	483e      	ldr	r0, [pc, #248]	@ (8002b54 <Task_Move_Oxis+0x144>)
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	4413      	add	r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	4403      	add	r3, r0
 8002a66:	3304      	adds	r3, #4
 8002a68:	6019      	str	r1, [r3, #0]

			// Nếu giữ đủ 500ms và chưa Jog thì kích hoạt Jog
			if (hmi_btns[i].press_timer >= 150u && hmi_btns[i].is_jogging == 0)
 8002a6a:	493a      	ldr	r1, [pc, #232]	@ (8002b54 <Task_Move_Oxis+0x144>)
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	4613      	mov	r3, r2
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	4413      	add	r3, r2
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	440b      	add	r3, r1
 8002a78:	3304      	adds	r3, #4
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2b95      	cmp	r3, #149	@ 0x95
 8002a7e:	d951      	bls.n	8002b24 <Task_Move_Oxis+0x114>
 8002a80:	4934      	ldr	r1, [pc, #208]	@ (8002b54 <Task_Move_Oxis+0x144>)
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	4613      	mov	r3, r2
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	4413      	add	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	440b      	add	r3, r1
 8002a8e:	3308      	adds	r3, #8
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d146      	bne.n	8002b24 <Task_Move_Oxis+0x114>
			{
				//MC_Jog(axis, direction, 10000, 5000);
				hmi_btns[i].is_jogging = 1;
 8002a96:	492f      	ldr	r1, [pc, #188]	@ (8002b54 <Task_Move_Oxis+0x144>)
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	4413      	add	r3, r2
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	440b      	add	r3, r1
 8002aa4:	3308      	adds	r3, #8
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	701a      	strb	r2, [r3, #0]
				Handle_buttonTable[i].handler(STATUS_JOGGING_OXIS);
 8002aaa:	4a2b      	ldr	r2, [pc, #172]	@ (8002b58 <Task_Move_Oxis+0x148>)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ab2:	2001      	movs	r0, #1
 8002ab4:	4798      	blx	r3
 8002ab6:	e035      	b.n	8002b24 <Task_Move_Oxis+0x114>
			}
		}
		else
		{
			// --- TRƯỜNG HỢP NHẢ TAY (current_state == 0) ---
			if (hmi_btns[i].last_state == 1)
 8002ab8:	4926      	ldr	r1, [pc, #152]	@ (8002b54 <Task_Move_Oxis+0x144>)
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	4613      	mov	r3, r2
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	4413      	add	r3, r2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d12b      	bne.n	8002b24 <Task_Move_Oxis+0x114>
			{ // Chỉ xử lý khi vừa mới nhả tay (Sườn xuống)

				if (hmi_btns[i].press_timer < 150u) {
 8002acc:	4921      	ldr	r1, [pc, #132]	@ (8002b54 <Task_Move_Oxis+0x144>)
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	4413      	add	r3, r2
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	440b      	add	r3, r1
 8002ada:	3304      	adds	r3, #4
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2b95      	cmp	r3, #149	@ 0x95
 8002ae0:	d806      	bhi.n	8002af0 <Task_Move_Oxis+0xe0>
					// Nhấn nhả nhanh: Nhích 100 xung
					//MC_MoveRelative(axis, direction * 100, 5000, 2000);
					Handle_buttonTable[i].handler(STATUS_STEP_OXIS);
 8002ae2:	4a1d      	ldr	r2, [pc, #116]	@ (8002b58 <Task_Move_Oxis+0x148>)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aea:	2002      	movs	r0, #2
 8002aec:	4798      	blx	r3
 8002aee:	e005      	b.n	8002afc <Task_Move_Oxis+0xec>
				}
				else {
					// Nhả sau khi đã Jog: Dừng trục
					//MC_Stop(axis, 5000);
					Handle_buttonTable[i].handler(STATUS_STOP_OXIS);
 8002af0:	4a19      	ldr	r2, [pc, #100]	@ (8002b58 <Task_Move_Oxis+0x148>)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002af8:	2003      	movs	r0, #3
 8002afa:	4798      	blx	r3
				}
				// Reset các biến để chuẩn bị cho lần nhấn sau
				hmi_btns[i].press_timer = 0;
 8002afc:	4915      	ldr	r1, [pc, #84]	@ (8002b54 <Task_Move_Oxis+0x144>)
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	4613      	mov	r3, r2
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	4413      	add	r3, r2
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	440b      	add	r3, r1
 8002b0a:	3304      	adds	r3, #4
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	601a      	str	r2, [r3, #0]
				hmi_btns[i].is_jogging = 0;
 8002b10:	4910      	ldr	r1, [pc, #64]	@ (8002b54 <Task_Move_Oxis+0x144>)
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	4613      	mov	r3, r2
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	4413      	add	r3, r2
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	440b      	add	r3, r1
 8002b1e:	3308      	adds	r3, #8
 8002b20:	2200      	movs	r2, #0
 8002b22:	701a      	strb	r2, [r3, #0]
			}
		}
		// Lưu trạng thái để bắt sườn xuống ở chu kỳ 1ms sau
		hmi_btns[i].last_state = current_state;
 8002b24:	490b      	ldr	r1, [pc, #44]	@ (8002b54 <Task_Move_Oxis+0x144>)
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	4413      	add	r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	78fa      	ldrb	r2, [r7, #3]
 8002b34:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	607b      	str	r3, [r7, #4]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b05      	cmp	r3, #5
 8002b40:	f67f af6e 	bls.w	8002a20 <Task_Move_Oxis+0x10>
	}
}
 8002b44:	bf00      	nop
 8002b46:	bf00      	nop
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	20000174 	.word	0x20000174
 8002b54:	200005e8 	.word	0x200005e8
 8002b58:	20000048 	.word	0x20000048

08002b5c <Task_Run_HMI>:
void Task_Run_HMI(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
	if(Emergency == 0x01U)
 8002b62:	4b1a      	ldr	r3, [pc, #104]	@ (8002bcc <Task_Run_HMI+0x70>)
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d02c      	beq.n	8002bc4 <Task_Run_HMI+0x68>
	{
		// thêm chức năng emergency
		return;
	}
	uint8_t current_main = Main_controler->all;
 8002b6a:	4b19      	ldr	r3, [pc, #100]	@ (8002bd0 <Task_Run_HMI+0x74>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	71fb      	strb	r3, [r7, #7]
	fisrtbit = __builtin_ffs(current_main)-1;
 8002b72:	79fb      	ldrb	r3, [r7, #7]
 8002b74:	fa93 f2a3 	rbit	r2, r3
 8002b78:	fab2 f282 	clz	r2, r2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <Task_Run_HMI+0x28>
 8002b80:	f04f 32ff 	mov.w	r2, #4294967295
 8002b84:	1c53      	adds	r3, r2, #1
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	3b01      	subs	r3, #1
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	b25a      	sxtb	r2, r3
 8002b8e:	4b11      	ldr	r3, [pc, #68]	@ (8002bd4 <Task_Run_HMI+0x78>)
 8002b90:	701a      	strb	r2, [r3, #0]
	if(fisrtbit >= 0)
 8002b92:	4b10      	ldr	r3, [pc, #64]	@ (8002bd4 <Task_Run_HMI+0x78>)
 8002b94:	f993 3000 	ldrsb.w	r3, [r3]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	db10      	blt.n	8002bbe <Task_Run_HMI+0x62>
	{
		if(Main_Table[fisrtbit].handler != NULL)
 8002b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8002bd4 <Task_Run_HMI+0x78>)
 8002b9e:	f993 3000 	ldrsb.w	r3, [r3]
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8002bd8 <Task_Run_HMI+0x7c>)
 8002ba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d007      	beq.n	8002bbe <Task_Run_HMI+0x62>
		{
			Main_Table[fisrtbit].handler();
 8002bae:	4b09      	ldr	r3, [pc, #36]	@ (8002bd4 <Task_Run_HMI+0x78>)
 8002bb0:	f993 3000 	ldrsb.w	r3, [r3]
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	4b08      	ldr	r3, [pc, #32]	@ (8002bd8 <Task_Run_HMI+0x7c>)
 8002bb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bbc:	4798      	blx	r3
		}

	}
	Task_Move_Oxis();
 8002bbe:	f7ff ff27 	bl	8002a10 <Task_Move_Oxis>
 8002bc2:	e000      	b.n	8002bc6 <Task_Run_HMI+0x6a>
		return;
 8002bc4:	bf00      	nop
}
 8002bc6:	3708      	adds	r7, #8
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	200005e2 	.word	0x200005e2
 8002bd0:	20000170 	.word	0x20000170
 8002bd4:	200005e1 	.word	0x200005e1
 8002bd8:	20000060 	.word	0x20000060

08002bdc <Task_Run_Home>:
		default:
		break;
	}
}
void Task_Run_Home(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
	Gpio_input();
 8002be0:	f7fe ff06 	bl	80019f0 <Gpio_input>
	if(home!=0x00u)
 8002be4:	4b0c      	ldr	r3, [pc, #48]	@ (8002c18 <Task_Run_Home+0x3c>)
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d012      	beq.n	8002c14 <Task_Run_Home+0x38>
	{
		start_run=0x00U;
 8002bee:	4b0b      	ldr	r3, [pc, #44]	@ (8002c1c <Task_Run_Home+0x40>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	701a      	strb	r2, [r3, #0]
		state=0X00u;// trạng thái để đưa z xuống con hàng cần reset khi về home
 8002bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8002c20 <Task_Run_Home+0x44>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	701a      	strb	r2, [r3, #0]
		if(Move_Home_3Step(&home))
 8002bfa:	4807      	ldr	r0, [pc, #28]	@ (8002c18 <Task_Run_Home+0x3c>)
 8002bfc:	f7fe f844 	bl	8000c88 <Move_Home_3Step>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d006      	beq.n	8002c14 <Task_Run_Home+0x38>
		{
			Reset_position();
 8002c06:	f7fd fcf9 	bl	80005fc <Reset_position>
			home=0x00U;
 8002c0a:	4b03      	ldr	r3, [pc, #12]	@ (8002c18 <Task_Run_Home+0x3c>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	701a      	strb	r2, [r3, #0]
			Reset_Oxis();
 8002c10:	f009 fe42 	bl	800c898 <Reset_Oxis>
		}
	}
}
 8002c14:	bf00      	nop
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	200005e3 	.word	0x200005e3
 8002c1c:	200005e4 	.word	0x200005e4
 8002c20:	200005e5 	.word	0x200005e5

08002c24 <Main_Reset>:

void Main_Reset(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0

}
 8002c28:	bf00      	nop
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr

08002c32 <Main_Stop>:

void Main_Stop(void)
{
 8002c32:	b480      	push	{r7}
 8002c34:	af00      	add	r7, sp, #0

}
 8002c36:	bf00      	nop
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <Handle_Left>:

// Nut sang trai Ox -> xa gốc tọa độ
void Handle_Left(uint8_t data)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4603      	mov	r3, r0
 8002c48:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x00);
 8002c4a:	79fb      	ldrb	r3, [r7, #7]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	4619      	mov	r1, r3
 8002c50:	2000      	movs	r0, #0
 8002c52:	f7fe fab7 	bl	80011c4 <MC_MoveHandle>
}
 8002c56:	bf00      	nop
 8002c58:	3708      	adds	r7, #8
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <Handle_Right>:
void Handle_Right(uint8_t data)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b082      	sub	sp, #8
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	4603      	mov	r3, r0
 8002c66:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x01u);
 8002c68:	79fb      	ldrb	r3, [r7, #7]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	2000      	movs	r0, #0
 8002c70:	f7fe faa8 	bl	80011c4 <MC_MoveHandle>
}
 8002c74:	bf00      	nop
 8002c76:	3708      	adds	r7, #8
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <Handle_In>:
void Handle_In(uint8_t data)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x00u);
 8002c86:	79fb      	ldrb	r3, [r7, #7]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	2001      	movs	r0, #1
 8002c8e:	f7fe fa99 	bl	80011c4 <MC_MoveHandle>
}
 8002c92:	bf00      	nop
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <Handle_Out>:
void Handle_Out(uint8_t data)
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b082      	sub	sp, #8
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x01u);
 8002ca4:	79fb      	ldrb	r3, [r7, #7]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	4619      	mov	r1, r3
 8002caa:	2001      	movs	r0, #1
 8002cac:	f7fe fa8a 	bl	80011c4 <MC_MoveHandle>
}
 8002cb0:	bf00      	nop
 8002cb2:	3708      	adds	r7, #8
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <Handle_Up>:
void Handle_Up(uint8_t data)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x00u);
 8002cc2:	79fb      	ldrb	r3, [r7, #7]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	2002      	movs	r0, #2
 8002cca:	f7fe fa7b 	bl	80011c4 <MC_MoveHandle>
}
 8002cce:	bf00      	nop
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}

08002cd6 <Handle_Down>:
void Handle_Down(uint8_t data)
{
 8002cd6:	b580      	push	{r7, lr}
 8002cd8:	b082      	sub	sp, #8
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	4603      	mov	r3, r0
 8002cde:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x01);
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	2002      	movs	r0, #2
 8002ce8:	f7fe fa6c 	bl	80011c4 <MC_MoveHandle>
}
 8002cec:	bf00      	nop
 8002cee:	3708      	adds	r7, #8
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <Handle_Set>:

void Handle_Set(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
	// lấy dữ liệu từ 4x Holding_Registers_Database để làm target
	Copy_target_fromPC();
 8002cf8:	f7fd fc1e 	bl	8000538 <Copy_target_fromPC>
	MC_MoveLinear(Rotbot_axis_target[0].target_position,Rotbot_axis_target[1].target_position,Rotbot_axis_target[2].target_position);
 8002cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8002d30 <Handle_Set+0x3c>)
 8002cfe:	edd3 7a00 	vldr	s15, [r3]
 8002d02:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8002d06:	4b0a      	ldr	r3, [pc, #40]	@ (8002d30 <Handle_Set+0x3c>)
 8002d08:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d0c:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002d10:	4b07      	ldr	r3, [pc, #28]	@ (8002d30 <Handle_Set+0x3c>)
 8002d12:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d1a:	ee17 2a90 	vmov	r2, s15
 8002d1e:	ee16 1a90 	vmov	r1, s13
 8002d22:	ee17 0a10 	vmov	r0, s14
 8002d26:	f7fe f983 	bl	8001030 <MC_MoveLinear>

}
 8002d2a:	bf00      	nop
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	20000278 	.word	0x20000278

08002d34 <Handle_Home>:
void Handle_Home(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
	if(home==0x00U)
 8002d38:	4b06      	ldr	r3, [pc, #24]	@ (8002d54 <Handle_Home+0x20>)
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d102      	bne.n	8002d48 <Handle_Home+0x14>
	{
		home=0x01U;
 8002d42:	4b04      	ldr	r3, [pc, #16]	@ (8002d54 <Handle_Home+0x20>)
 8002d44:	2201      	movs	r2, #1
 8002d46:	701a      	strb	r2, [r3, #0]
	}
}
 8002d48:	bf00      	nop
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	200005e3 	.word	0x200005e3

08002d58 <Handle_Emergency>:
void Handle_Emergency(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
	Emergency=0x01U;
 8002d5c:	4b03      	ldr	r3, [pc, #12]	@ (8002d6c <Handle_Emergency+0x14>)
 8002d5e:	2201      	movs	r2, #1
 8002d60:	701a      	strb	r2, [r3, #0]
}
 8002d62:	bf00      	nop
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr
 8002d6c:	200005e2 	.word	0x200005e2

08002d70 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	607b      	str	r3, [r7, #4]
 8002d7a:	4b21      	ldr	r3, [pc, #132]	@ (8002e00 <HAL_MspInit+0x90>)
 8002d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7e:	4a20      	ldr	r2, [pc, #128]	@ (8002e00 <HAL_MspInit+0x90>)
 8002d80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d84:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d86:	4b1e      	ldr	r3, [pc, #120]	@ (8002e00 <HAL_MspInit+0x90>)
 8002d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d8e:	607b      	str	r3, [r7, #4]
 8002d90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	603b      	str	r3, [r7, #0]
 8002d96:	4b1a      	ldr	r3, [pc, #104]	@ (8002e00 <HAL_MspInit+0x90>)
 8002d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9a:	4a19      	ldr	r2, [pc, #100]	@ (8002e00 <HAL_MspInit+0x90>)
 8002d9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002da0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002da2:	4b17      	ldr	r3, [pc, #92]	@ (8002e00 <HAL_MspInit+0x90>)
 8002da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002daa:	603b      	str	r3, [r7, #0]
 8002dac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8002dae:	2200      	movs	r2, #0
 8002db0:	2101      	movs	r1, #1
 8002db2:	f06f 000b 	mvn.w	r0, #11
 8002db6:	f000 fbfc 	bl	80035b2 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8002dba:	2200      	movs	r2, #0
 8002dbc:	2101      	movs	r1, #1
 8002dbe:	f06f 000a 	mvn.w	r0, #10
 8002dc2:	f000 fbf6 	bl	80035b2 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	2101      	movs	r1, #1
 8002dca:	f06f 0009 	mvn.w	r0, #9
 8002dce:	f000 fbf0 	bl	80035b2 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	2101      	movs	r1, #1
 8002dd6:	f06f 0004 	mvn.w	r0, #4
 8002dda:	f000 fbea 	bl	80035b2 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 8002dde:	2200      	movs	r2, #0
 8002de0:	2101      	movs	r1, #1
 8002de2:	f06f 0003 	mvn.w	r0, #3
 8002de6:	f000 fbe4 	bl	80035b2 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8002dea:	2200      	movs	r2, #0
 8002dec:	2101      	movs	r1, #1
 8002dee:	f06f 0001 	mvn.w	r0, #1
 8002df2:	f000 fbde 	bl	80035b2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002df6:	bf00      	nop
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	40023800 	.word	0x40023800

08002e04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b08a      	sub	sp, #40	@ 0x28
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a4a      	ldr	r2, [pc, #296]	@ (8002f3c <HAL_TIM_Base_MspInit+0x138>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d10e      	bne.n	8002e34 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e16:	2300      	movs	r3, #0
 8002e18:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e1a:	4b49      	ldr	r3, [pc, #292]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e1e:	4a48      	ldr	r2, [pc, #288]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002e20:	f043 0301 	orr.w	r3, r3, #1
 8002e24:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e26:	4b46      	ldr	r3, [pc, #280]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002e32:	e07e      	b.n	8002f32 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM2)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e3c:	d10e      	bne.n	8002e5c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e3e:	2300      	movs	r3, #0
 8002e40:	623b      	str	r3, [r7, #32]
 8002e42:	4b3f      	ldr	r3, [pc, #252]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e46:	4a3e      	ldr	r2, [pc, #248]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002e48:	f043 0301 	orr.w	r3, r3, #1
 8002e4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e4e:	4b3c      	ldr	r3, [pc, #240]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	623b      	str	r3, [r7, #32]
 8002e58:	6a3b      	ldr	r3, [r7, #32]
}
 8002e5a:	e06a      	b.n	8002f32 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM3)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a38      	ldr	r2, [pc, #224]	@ (8002f44 <HAL_TIM_Base_MspInit+0x140>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d10e      	bne.n	8002e84 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e66:	2300      	movs	r3, #0
 8002e68:	61fb      	str	r3, [r7, #28]
 8002e6a:	4b35      	ldr	r3, [pc, #212]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6e:	4a34      	ldr	r2, [pc, #208]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002e70:	f043 0302 	orr.w	r3, r3, #2
 8002e74:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e76:	4b32      	ldr	r3, [pc, #200]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	61fb      	str	r3, [r7, #28]
 8002e80:	69fb      	ldr	r3, [r7, #28]
}
 8002e82:	e056      	b.n	8002f32 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM4)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a2f      	ldr	r2, [pc, #188]	@ (8002f48 <HAL_TIM_Base_MspInit+0x144>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d10e      	bne.n	8002eac <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002e8e:	2300      	movs	r3, #0
 8002e90:	61bb      	str	r3, [r7, #24]
 8002e92:	4b2b      	ldr	r3, [pc, #172]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e96:	4a2a      	ldr	r2, [pc, #168]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002e98:	f043 0304 	orr.w	r3, r3, #4
 8002e9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e9e:	4b28      	ldr	r3, [pc, #160]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	61bb      	str	r3, [r7, #24]
 8002ea8:	69bb      	ldr	r3, [r7, #24]
}
 8002eaa:	e042      	b.n	8002f32 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a26      	ldr	r2, [pc, #152]	@ (8002f4c <HAL_TIM_Base_MspInit+0x148>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d10e      	bne.n	8002ed4 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	617b      	str	r3, [r7, #20]
 8002eba:	4b21      	ldr	r3, [pc, #132]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ebe:	4a20      	ldr	r2, [pc, #128]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002ec0:	f043 0308 	orr.w	r3, r3, #8
 8002ec4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eca:	f003 0308 	and.w	r3, r3, #8
 8002ece:	617b      	str	r3, [r7, #20]
 8002ed0:	697b      	ldr	r3, [r7, #20]
}
 8002ed2:	e02e      	b.n	8002f32 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM7)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8002f50 <HAL_TIM_Base_MspInit+0x14c>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d116      	bne.n	8002f0c <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002ede:	2300      	movs	r3, #0
 8002ee0:	613b      	str	r3, [r7, #16]
 8002ee2:	4b17      	ldr	r3, [pc, #92]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee6:	4a16      	ldr	r2, [pc, #88]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002ee8:	f043 0320 	orr.w	r3, r3, #32
 8002eec:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eee:	4b14      	ldr	r3, [pc, #80]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef2:	f003 0320 	and.w	r3, r3, #32
 8002ef6:	613b      	str	r3, [r7, #16]
 8002ef8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8002efa:	2200      	movs	r2, #0
 8002efc:	2101      	movs	r1, #1
 8002efe:	2037      	movs	r0, #55	@ 0x37
 8002f00:	f000 fb57 	bl	80035b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002f04:	2037      	movs	r0, #55	@ 0x37
 8002f06:	f000 fb70 	bl	80035ea <HAL_NVIC_EnableIRQ>
}
 8002f0a:	e012      	b.n	8002f32 <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM8)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a10      	ldr	r2, [pc, #64]	@ (8002f54 <HAL_TIM_Base_MspInit+0x150>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d10d      	bne.n	8002f32 <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	4b09      	ldr	r3, [pc, #36]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1e:	4a08      	ldr	r2, [pc, #32]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002f20:	f043 0302 	orr.w	r3, r3, #2
 8002f24:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f26:	4b06      	ldr	r3, [pc, #24]	@ (8002f40 <HAL_TIM_Base_MspInit+0x13c>)
 8002f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f2a:	f003 0302 	and.w	r3, r3, #2
 8002f2e:	60fb      	str	r3, [r7, #12]
 8002f30:	68fb      	ldr	r3, [r7, #12]
}
 8002f32:	bf00      	nop
 8002f34:	3728      	adds	r7, #40	@ 0x28
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40010000 	.word	0x40010000
 8002f40:	40023800 	.word	0x40023800
 8002f44:	40000400 	.word	0x40000400
 8002f48:	40000800 	.word	0x40000800
 8002f4c:	40000c00 	.word	0x40000c00
 8002f50:	40001400 	.word	0x40001400
 8002f54:	40010400 	.word	0x40010400

08002f58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b08a      	sub	sp, #40	@ 0x28
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f60:	f107 0314 	add.w	r3, r7, #20
 8002f64:	2200      	movs	r2, #0
 8002f66:	601a      	str	r2, [r3, #0]
 8002f68:	605a      	str	r2, [r3, #4]
 8002f6a:	609a      	str	r2, [r3, #8]
 8002f6c:	60da      	str	r2, [r3, #12]
 8002f6e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a37      	ldr	r2, [pc, #220]	@ (8003054 <HAL_TIM_MspPostInit+0xfc>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d11f      	bne.n	8002fba <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	613b      	str	r3, [r7, #16]
 8002f7e:	4b36      	ldr	r3, [pc, #216]	@ (8003058 <HAL_TIM_MspPostInit+0x100>)
 8002f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f82:	4a35      	ldr	r2, [pc, #212]	@ (8003058 <HAL_TIM_MspPostInit+0x100>)
 8002f84:	f043 0301 	orr.w	r3, r3, #1
 8002f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f8a:	4b33      	ldr	r3, [pc, #204]	@ (8003058 <HAL_TIM_MspPostInit+0x100>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	613b      	str	r3, [r7, #16]
 8002f94:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002f96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fac:	f107 0314 	add.w	r3, r7, #20
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	482a      	ldr	r0, [pc, #168]	@ (800305c <HAL_TIM_MspPostInit+0x104>)
 8002fb4:	f000 ff36 	bl	8003e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002fb8:	e047      	b.n	800304a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a28      	ldr	r2, [pc, #160]	@ (8003060 <HAL_TIM_MspPostInit+0x108>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d11e      	bne.n	8003002 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	4b23      	ldr	r3, [pc, #140]	@ (8003058 <HAL_TIM_MspPostInit+0x100>)
 8002fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fcc:	4a22      	ldr	r2, [pc, #136]	@ (8003058 <HAL_TIM_MspPostInit+0x100>)
 8002fce:	f043 0304 	orr.w	r3, r3, #4
 8002fd2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fd4:	4b20      	ldr	r3, [pc, #128]	@ (8003058 <HAL_TIM_MspPostInit+0x100>)
 8002fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd8:	f003 0304 	and.w	r3, r3, #4
 8002fdc:	60fb      	str	r3, [r7, #12]
 8002fde:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002fe0:	2340      	movs	r3, #64	@ 0x40
 8002fe2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe4:	2302      	movs	r3, #2
 8002fe6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fec:	2300      	movs	r3, #0
 8002fee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ff4:	f107 0314 	add.w	r3, r7, #20
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	481a      	ldr	r0, [pc, #104]	@ (8003064 <HAL_TIM_MspPostInit+0x10c>)
 8002ffc:	f000 ff12 	bl	8003e24 <HAL_GPIO_Init>
}
 8003000:	e023      	b.n	800304a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a18      	ldr	r2, [pc, #96]	@ (8003068 <HAL_TIM_MspPostInit+0x110>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d11e      	bne.n	800304a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800300c:	2300      	movs	r3, #0
 800300e:	60bb      	str	r3, [r7, #8]
 8003010:	4b11      	ldr	r3, [pc, #68]	@ (8003058 <HAL_TIM_MspPostInit+0x100>)
 8003012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003014:	4a10      	ldr	r2, [pc, #64]	@ (8003058 <HAL_TIM_MspPostInit+0x100>)
 8003016:	f043 0304 	orr.w	r3, r3, #4
 800301a:	6313      	str	r3, [r2, #48]	@ 0x30
 800301c:	4b0e      	ldr	r3, [pc, #56]	@ (8003058 <HAL_TIM_MspPostInit+0x100>)
 800301e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003020:	f003 0304 	and.w	r3, r3, #4
 8003024:	60bb      	str	r3, [r7, #8]
 8003026:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003028:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800302c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800302e:	2302      	movs	r3, #2
 8003030:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003032:	2300      	movs	r3, #0
 8003034:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003036:	2300      	movs	r3, #0
 8003038:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800303a:	2303      	movs	r3, #3
 800303c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800303e:	f107 0314 	add.w	r3, r7, #20
 8003042:	4619      	mov	r1, r3
 8003044:	4807      	ldr	r0, [pc, #28]	@ (8003064 <HAL_TIM_MspPostInit+0x10c>)
 8003046:	f000 feed 	bl	8003e24 <HAL_GPIO_Init>
}
 800304a:	bf00      	nop
 800304c:	3728      	adds	r7, #40	@ 0x28
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	40010000 	.word	0x40010000
 8003058:	40023800 	.word	0x40023800
 800305c:	40020000 	.word	0x40020000
 8003060:	40000400 	.word	0x40000400
 8003064:	40020800 	.word	0x40020800
 8003068:	40010400 	.word	0x40010400

0800306c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b08a      	sub	sp, #40	@ 0x28
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003074:	f107 0314 	add.w	r3, r7, #20
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]
 800307c:	605a      	str	r2, [r3, #4]
 800307e:	609a      	str	r2, [r3, #8]
 8003080:	60da      	str	r2, [r3, #12]
 8003082:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a34      	ldr	r2, [pc, #208]	@ (800315c <HAL_UART_MspInit+0xf0>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d161      	bne.n	8003152 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800308e:	2300      	movs	r3, #0
 8003090:	613b      	str	r3, [r7, #16]
 8003092:	4b33      	ldr	r3, [pc, #204]	@ (8003160 <HAL_UART_MspInit+0xf4>)
 8003094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003096:	4a32      	ldr	r2, [pc, #200]	@ (8003160 <HAL_UART_MspInit+0xf4>)
 8003098:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800309c:	6413      	str	r3, [r2, #64]	@ 0x40
 800309e:	4b30      	ldr	r3, [pc, #192]	@ (8003160 <HAL_UART_MspInit+0xf4>)
 80030a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a6:	613b      	str	r3, [r7, #16]
 80030a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030aa:	2300      	movs	r3, #0
 80030ac:	60fb      	str	r3, [r7, #12]
 80030ae:	4b2c      	ldr	r3, [pc, #176]	@ (8003160 <HAL_UART_MspInit+0xf4>)
 80030b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b2:	4a2b      	ldr	r2, [pc, #172]	@ (8003160 <HAL_UART_MspInit+0xf4>)
 80030b4:	f043 0301 	orr.w	r3, r3, #1
 80030b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80030ba:	4b29      	ldr	r3, [pc, #164]	@ (8003160 <HAL_UART_MspInit+0xf4>)
 80030bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	60fb      	str	r3, [r7, #12]
 80030c4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80030c6:	230c      	movs	r3, #12
 80030c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ca:	2302      	movs	r3, #2
 80030cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ce:	2300      	movs	r3, #0
 80030d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030d2:	2303      	movs	r3, #3
 80030d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80030d6:	2307      	movs	r3, #7
 80030d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030da:	f107 0314 	add.w	r3, r7, #20
 80030de:	4619      	mov	r1, r3
 80030e0:	4820      	ldr	r0, [pc, #128]	@ (8003164 <HAL_UART_MspInit+0xf8>)
 80030e2:	f000 fe9f 	bl	8003e24 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80030e6:	4b20      	ldr	r3, [pc, #128]	@ (8003168 <HAL_UART_MspInit+0xfc>)
 80030e8:	4a20      	ldr	r2, [pc, #128]	@ (800316c <HAL_UART_MspInit+0x100>)
 80030ea:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80030ec:	4b1e      	ldr	r3, [pc, #120]	@ (8003168 <HAL_UART_MspInit+0xfc>)
 80030ee:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80030f2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80030f4:	4b1c      	ldr	r3, [pc, #112]	@ (8003168 <HAL_UART_MspInit+0xfc>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80030fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003168 <HAL_UART_MspInit+0xfc>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003100:	4b19      	ldr	r3, [pc, #100]	@ (8003168 <HAL_UART_MspInit+0xfc>)
 8003102:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003106:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003108:	4b17      	ldr	r3, [pc, #92]	@ (8003168 <HAL_UART_MspInit+0xfc>)
 800310a:	2200      	movs	r2, #0
 800310c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800310e:	4b16      	ldr	r3, [pc, #88]	@ (8003168 <HAL_UART_MspInit+0xfc>)
 8003110:	2200      	movs	r2, #0
 8003112:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003114:	4b14      	ldr	r3, [pc, #80]	@ (8003168 <HAL_UART_MspInit+0xfc>)
 8003116:	2200      	movs	r2, #0
 8003118:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800311a:	4b13      	ldr	r3, [pc, #76]	@ (8003168 <HAL_UART_MspInit+0xfc>)
 800311c:	2200      	movs	r2, #0
 800311e:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003120:	4b11      	ldr	r3, [pc, #68]	@ (8003168 <HAL_UART_MspInit+0xfc>)
 8003122:	2200      	movs	r2, #0
 8003124:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003126:	4810      	ldr	r0, [pc, #64]	@ (8003168 <HAL_UART_MspInit+0xfc>)
 8003128:	f000 fa7a 	bl	8003620 <HAL_DMA_Init>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8003132:	f7ff fc60 	bl	80029f6 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	4a0b      	ldr	r2, [pc, #44]	@ (8003168 <HAL_UART_MspInit+0xfc>)
 800313a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800313c:	4a0a      	ldr	r2, [pc, #40]	@ (8003168 <HAL_UART_MspInit+0xfc>)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8003142:	2200      	movs	r2, #0
 8003144:	2102      	movs	r1, #2
 8003146:	2026      	movs	r0, #38	@ 0x26
 8003148:	f000 fa33 	bl	80035b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800314c:	2026      	movs	r0, #38	@ 0x26
 800314e:	f000 fa4c 	bl	80035ea <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8003152:	bf00      	nop
 8003154:	3728      	adds	r7, #40	@ 0x28
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	40004400 	.word	0x40004400
 8003160:	40023800 	.word	0x40023800
 8003164:	40020000 	.word	0x40020000
 8003168:	20000580 	.word	0x20000580
 800316c:	40026088 	.word	0x40026088

08003170 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003174:	bf00      	nop
 8003176:	e7fd      	b.n	8003174 <NMI_Handler+0x4>

08003178 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800317c:	bf00      	nop
 800317e:	e7fd      	b.n	800317c <HardFault_Handler+0x4>

08003180 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003184:	bf00      	nop
 8003186:	e7fd      	b.n	8003184 <MemManage_Handler+0x4>

08003188 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800318c:	bf00      	nop
 800318e:	e7fd      	b.n	800318c <BusFault_Handler+0x4>

08003190 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003194:	bf00      	nop
 8003196:	e7fd      	b.n	8003194 <UsageFault_Handler+0x4>

08003198 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800319c:	bf00      	nop
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr

080031a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031a6:	b480      	push	{r7}
 80031a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031aa:	bf00      	nop
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031b8:	bf00      	nop
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr

080031c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031c2:	b580      	push	{r7, lr}
 80031c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031c6:	f000 f8d5 	bl	8003374 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031ca:	bf00      	nop
 80031cc:	bd80      	pop	{r7, pc}

080031ce <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80031ce:	b580      	push	{r7, lr}
 80031d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	Interrup_gpio_OX();
 80031d2:	f7fd fc53 	bl	8000a7c <Interrup_gpio_OX>
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80031d6:	2001      	movs	r0, #1
 80031d8:	f000 fff2 	bl	80041c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80031dc:	bf00      	nop
 80031de:	bd80      	pop	{r7, pc}

080031e0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	Interrup_gpio_OY();
 80031e4:	f7fd fc92 	bl	8000b0c <Interrup_gpio_OY>
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80031e8:	2002      	movs	r0, #2
 80031ea:	f000 ffe9 	bl	80041c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80031ee:	bf00      	nop
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	Interrup_gpio_OZ();
 80031f6:	f7fd fcd3 	bl	8000ba0 <Interrup_gpio_OZ>
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80031fa:	2004      	movs	r0, #4
 80031fc:	f000 ffe0 	bl	80041c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003200:	bf00      	nop
 8003202:	bd80      	pop	{r7, pc}

08003204 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003208:	4802      	ldr	r0, [pc, #8]	@ (8003214 <DMA1_Stream5_IRQHandler+0x10>)
 800320a:	f000 fba1 	bl	8003950 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	20000580 	.word	0x20000580

08003218 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800321c:	4802      	ldr	r0, [pc, #8]	@ (8003228 <USART2_IRQHandler+0x10>)
 800321e:	f004 f95d 	bl	80074dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003222:	bf00      	nop
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	20000538 	.word	0x20000538

0800322c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  TIM7_Interrupt();
 8003230:	f7fe fa66 	bl	8001700 <TIM7_Interrupt>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003234:	4802      	ldr	r0, [pc, #8]	@ (8003240 <TIM7_IRQHandler+0x14>)
 8003236:	f003 f8a7 	bl	8006388 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800323a:	bf00      	nop
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	200004a8 	.word	0x200004a8

08003244 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003248:	4802      	ldr	r0, [pc, #8]	@ (8003254 <OTG_FS_IRQHandler+0x10>)
 800324a:	f001 f915 	bl	8004478 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800324e:	bf00      	nop
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	20001b14 	.word	0x20001b14

08003258 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800325c:	4b06      	ldr	r3, [pc, #24]	@ (8003278 <SystemInit+0x20>)
 800325e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003262:	4a05      	ldr	r2, [pc, #20]	@ (8003278 <SystemInit+0x20>)
 8003264:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003268:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800326c:	bf00      	nop
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	e000ed00 	.word	0xe000ed00

0800327c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800327c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80032b4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003280:	f7ff ffea 	bl	8003258 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003284:	480c      	ldr	r0, [pc, #48]	@ (80032b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003286:	490d      	ldr	r1, [pc, #52]	@ (80032bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003288:	4a0d      	ldr	r2, [pc, #52]	@ (80032c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800328a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800328c:	e002      	b.n	8003294 <LoopCopyDataInit>

0800328e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800328e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003290:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003292:	3304      	adds	r3, #4

08003294 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003294:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003296:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003298:	d3f9      	bcc.n	800328e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800329a:	4a0a      	ldr	r2, [pc, #40]	@ (80032c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800329c:	4c0a      	ldr	r4, [pc, #40]	@ (80032c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800329e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032a0:	e001      	b.n	80032a6 <LoopFillZerobss>

080032a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032a4:	3204      	adds	r2, #4

080032a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032a8:	d3fb      	bcc.n	80032a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80032aa:	f009 ffcf 	bl	800d24c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032ae:	f7fe fdc5 	bl	8001e3c <main>
  bx  lr    
 80032b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80032b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80032b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032bc:	20000178 	.word	0x20000178
  ldr r2, =_sidata
 80032c0:	0800d780 	.word	0x0800d780
  ldr r2, =_sbss
 80032c4:	20000178 	.word	0x20000178
  ldr r4, =_ebss
 80032c8:	20002548 	.word	0x20002548

080032cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032cc:	e7fe      	b.n	80032cc <ADC_IRQHandler>
	...

080032d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003310 <HAL_Init+0x40>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003310 <HAL_Init+0x40>)
 80032da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003310 <HAL_Init+0x40>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a0a      	ldr	r2, [pc, #40]	@ (8003310 <HAL_Init+0x40>)
 80032e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032ec:	4b08      	ldr	r3, [pc, #32]	@ (8003310 <HAL_Init+0x40>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a07      	ldr	r2, [pc, #28]	@ (8003310 <HAL_Init+0x40>)
 80032f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032f8:	2003      	movs	r0, #3
 80032fa:	f000 f94f 	bl	800359c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032fe:	200f      	movs	r0, #15
 8003300:	f000 f808 	bl	8003314 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003304:	f7ff fd34 	bl	8002d70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	40023c00 	.word	0x40023c00

08003314 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800331c:	4b12      	ldr	r3, [pc, #72]	@ (8003368 <HAL_InitTick+0x54>)
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	4b12      	ldr	r3, [pc, #72]	@ (800336c <HAL_InitTick+0x58>)
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	4619      	mov	r1, r3
 8003326:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800332a:	fbb3 f3f1 	udiv	r3, r3, r1
 800332e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003332:	4618      	mov	r0, r3
 8003334:	f000 f967 	bl	8003606 <HAL_SYSTICK_Config>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e00e      	b.n	8003360 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2b0f      	cmp	r3, #15
 8003346:	d80a      	bhi.n	800335e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003348:	2200      	movs	r2, #0
 800334a:	6879      	ldr	r1, [r7, #4]
 800334c:	f04f 30ff 	mov.w	r0, #4294967295
 8003350:	f000 f92f 	bl	80035b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003354:	4a06      	ldr	r2, [pc, #24]	@ (8003370 <HAL_InitTick+0x5c>)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800335a:	2300      	movs	r3, #0
 800335c:	e000      	b.n	8003360 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
}
 8003360:	4618      	mov	r0, r3
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	20000074 	.word	0x20000074
 800336c:	2000007c 	.word	0x2000007c
 8003370:	20000078 	.word	0x20000078

08003374 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003378:	4b06      	ldr	r3, [pc, #24]	@ (8003394 <HAL_IncTick+0x20>)
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	461a      	mov	r2, r3
 800337e:	4b06      	ldr	r3, [pc, #24]	@ (8003398 <HAL_IncTick+0x24>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4413      	add	r3, r2
 8003384:	4a04      	ldr	r2, [pc, #16]	@ (8003398 <HAL_IncTick+0x24>)
 8003386:	6013      	str	r3, [r2, #0]
}
 8003388:	bf00      	nop
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	2000007c 	.word	0x2000007c
 8003398:	20000630 	.word	0x20000630

0800339c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
  return uwTick;
 80033a0:	4b03      	ldr	r3, [pc, #12]	@ (80033b0 <HAL_GetTick+0x14>)
 80033a2:	681b      	ldr	r3, [r3, #0]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	20000630 	.word	0x20000630

080033b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b084      	sub	sp, #16
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033bc:	f7ff ffee 	bl	800339c <HAL_GetTick>
 80033c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033cc:	d005      	beq.n	80033da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033ce:	4b0a      	ldr	r3, [pc, #40]	@ (80033f8 <HAL_Delay+0x44>)
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	461a      	mov	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	4413      	add	r3, r2
 80033d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033da:	bf00      	nop
 80033dc:	f7ff ffde 	bl	800339c <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	68fa      	ldr	r2, [r7, #12]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d8f7      	bhi.n	80033dc <HAL_Delay+0x28>
  {
  }
}
 80033ec:	bf00      	nop
 80033ee:	bf00      	nop
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	2000007c 	.word	0x2000007c

080033fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b085      	sub	sp, #20
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f003 0307 	and.w	r3, r3, #7
 800340a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800340c:	4b0c      	ldr	r3, [pc, #48]	@ (8003440 <__NVIC_SetPriorityGrouping+0x44>)
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003412:	68ba      	ldr	r2, [r7, #8]
 8003414:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003418:	4013      	ands	r3, r2
 800341a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003424:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003428:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800342c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800342e:	4a04      	ldr	r2, [pc, #16]	@ (8003440 <__NVIC_SetPriorityGrouping+0x44>)
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	60d3      	str	r3, [r2, #12]
}
 8003434:	bf00      	nop
 8003436:	3714      	adds	r7, #20
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr
 8003440:	e000ed00 	.word	0xe000ed00

08003444 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003444:	b480      	push	{r7}
 8003446:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003448:	4b04      	ldr	r3, [pc, #16]	@ (800345c <__NVIC_GetPriorityGrouping+0x18>)
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	0a1b      	lsrs	r3, r3, #8
 800344e:	f003 0307 	and.w	r3, r3, #7
}
 8003452:	4618      	mov	r0, r3
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr
 800345c:	e000ed00 	.word	0xe000ed00

08003460 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	4603      	mov	r3, r0
 8003468:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800346a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800346e:	2b00      	cmp	r3, #0
 8003470:	db0b      	blt.n	800348a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003472:	79fb      	ldrb	r3, [r7, #7]
 8003474:	f003 021f 	and.w	r2, r3, #31
 8003478:	4907      	ldr	r1, [pc, #28]	@ (8003498 <__NVIC_EnableIRQ+0x38>)
 800347a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347e:	095b      	lsrs	r3, r3, #5
 8003480:	2001      	movs	r0, #1
 8003482:	fa00 f202 	lsl.w	r2, r0, r2
 8003486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	e000e100 	.word	0xe000e100

0800349c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	4603      	mov	r3, r0
 80034a4:	6039      	str	r1, [r7, #0]
 80034a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	db0a      	blt.n	80034c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	b2da      	uxtb	r2, r3
 80034b4:	490c      	ldr	r1, [pc, #48]	@ (80034e8 <__NVIC_SetPriority+0x4c>)
 80034b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ba:	0112      	lsls	r2, r2, #4
 80034bc:	b2d2      	uxtb	r2, r2
 80034be:	440b      	add	r3, r1
 80034c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034c4:	e00a      	b.n	80034dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	b2da      	uxtb	r2, r3
 80034ca:	4908      	ldr	r1, [pc, #32]	@ (80034ec <__NVIC_SetPriority+0x50>)
 80034cc:	79fb      	ldrb	r3, [r7, #7]
 80034ce:	f003 030f 	and.w	r3, r3, #15
 80034d2:	3b04      	subs	r3, #4
 80034d4:	0112      	lsls	r2, r2, #4
 80034d6:	b2d2      	uxtb	r2, r2
 80034d8:	440b      	add	r3, r1
 80034da:	761a      	strb	r2, [r3, #24]
}
 80034dc:	bf00      	nop
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr
 80034e8:	e000e100 	.word	0xe000e100
 80034ec:	e000ed00 	.word	0xe000ed00

080034f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b089      	sub	sp, #36	@ 0x24
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	60f8      	str	r0, [r7, #12]
 80034f8:	60b9      	str	r1, [r7, #8]
 80034fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f003 0307 	and.w	r3, r3, #7
 8003502:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	f1c3 0307 	rsb	r3, r3, #7
 800350a:	2b04      	cmp	r3, #4
 800350c:	bf28      	it	cs
 800350e:	2304      	movcs	r3, #4
 8003510:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	3304      	adds	r3, #4
 8003516:	2b06      	cmp	r3, #6
 8003518:	d902      	bls.n	8003520 <NVIC_EncodePriority+0x30>
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	3b03      	subs	r3, #3
 800351e:	e000      	b.n	8003522 <NVIC_EncodePriority+0x32>
 8003520:	2300      	movs	r3, #0
 8003522:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003524:	f04f 32ff 	mov.w	r2, #4294967295
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	fa02 f303 	lsl.w	r3, r2, r3
 800352e:	43da      	mvns	r2, r3
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	401a      	ands	r2, r3
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003538:	f04f 31ff 	mov.w	r1, #4294967295
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	fa01 f303 	lsl.w	r3, r1, r3
 8003542:	43d9      	mvns	r1, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003548:	4313      	orrs	r3, r2
         );
}
 800354a:	4618      	mov	r0, r3
 800354c:	3724      	adds	r7, #36	@ 0x24
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr
	...

08003558 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	3b01      	subs	r3, #1
 8003564:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003568:	d301      	bcc.n	800356e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800356a:	2301      	movs	r3, #1
 800356c:	e00f      	b.n	800358e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800356e:	4a0a      	ldr	r2, [pc, #40]	@ (8003598 <SysTick_Config+0x40>)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	3b01      	subs	r3, #1
 8003574:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003576:	210f      	movs	r1, #15
 8003578:	f04f 30ff 	mov.w	r0, #4294967295
 800357c:	f7ff ff8e 	bl	800349c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003580:	4b05      	ldr	r3, [pc, #20]	@ (8003598 <SysTick_Config+0x40>)
 8003582:	2200      	movs	r2, #0
 8003584:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003586:	4b04      	ldr	r3, [pc, #16]	@ (8003598 <SysTick_Config+0x40>)
 8003588:	2207      	movs	r2, #7
 800358a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800358c:	2300      	movs	r3, #0
}
 800358e:	4618      	mov	r0, r3
 8003590:	3708      	adds	r7, #8
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	e000e010 	.word	0xe000e010

0800359c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f7ff ff29 	bl	80033fc <__NVIC_SetPriorityGrouping>
}
 80035aa:	bf00      	nop
 80035ac:	3708      	adds	r7, #8
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b086      	sub	sp, #24
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	4603      	mov	r3, r0
 80035ba:	60b9      	str	r1, [r7, #8]
 80035bc:	607a      	str	r2, [r7, #4]
 80035be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035c0:	2300      	movs	r3, #0
 80035c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035c4:	f7ff ff3e 	bl	8003444 <__NVIC_GetPriorityGrouping>
 80035c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	68b9      	ldr	r1, [r7, #8]
 80035ce:	6978      	ldr	r0, [r7, #20]
 80035d0:	f7ff ff8e 	bl	80034f0 <NVIC_EncodePriority>
 80035d4:	4602      	mov	r2, r0
 80035d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035da:	4611      	mov	r1, r2
 80035dc:	4618      	mov	r0, r3
 80035de:	f7ff ff5d 	bl	800349c <__NVIC_SetPriority>
}
 80035e2:	bf00      	nop
 80035e4:	3718      	adds	r7, #24
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b082      	sub	sp, #8
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	4603      	mov	r3, r0
 80035f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff ff31 	bl	8003460 <__NVIC_EnableIRQ>
}
 80035fe:	bf00      	nop
 8003600:	3708      	adds	r7, #8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}

08003606 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003606:	b580      	push	{r7, lr}
 8003608:	b082      	sub	sp, #8
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f7ff ffa2 	bl	8003558 <SysTick_Config>
 8003614:	4603      	mov	r3, r0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
	...

08003620 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b086      	sub	sp, #24
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003628:	2300      	movs	r3, #0
 800362a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800362c:	f7ff feb6 	bl	800339c <HAL_GetTick>
 8003630:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d101      	bne.n	800363c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e099      	b.n	8003770 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2202      	movs	r2, #2
 8003640:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2200      	movs	r2, #0
 8003648:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 0201 	bic.w	r2, r2, #1
 800365a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800365c:	e00f      	b.n	800367e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800365e:	f7ff fe9d 	bl	800339c <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b05      	cmp	r3, #5
 800366a:	d908      	bls.n	800367e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2220      	movs	r2, #32
 8003670:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2203      	movs	r2, #3
 8003676:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e078      	b.n	8003770 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b00      	cmp	r3, #0
 800368a:	d1e8      	bne.n	800365e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003694:	697a      	ldr	r2, [r7, #20]
 8003696:	4b38      	ldr	r3, [pc, #224]	@ (8003778 <HAL_DMA_Init+0x158>)
 8003698:	4013      	ands	r3, r2
 800369a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685a      	ldr	r2, [r3, #4]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036ca:	697a      	ldr	r2, [r7, #20]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d4:	2b04      	cmp	r3, #4
 80036d6:	d107      	bne.n	80036e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e0:	4313      	orrs	r3, r2
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	697a      	ldr	r2, [r7, #20]
 80036ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	f023 0307 	bic.w	r3, r3, #7
 80036fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	4313      	orrs	r3, r2
 8003708:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370e:	2b04      	cmp	r3, #4
 8003710:	d117      	bne.n	8003742 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	4313      	orrs	r3, r2
 800371a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00e      	beq.n	8003742 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f000 fb01 	bl	8003d2c <DMA_CheckFifoParam>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d008      	beq.n	8003742 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2240      	movs	r2, #64	@ 0x40
 8003734:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2201      	movs	r2, #1
 800373a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800373e:	2301      	movs	r3, #1
 8003740:	e016      	b.n	8003770 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f000 fab8 	bl	8003cc0 <DMA_CalcBaseAndBitshift>
 8003750:	4603      	mov	r3, r0
 8003752:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003758:	223f      	movs	r2, #63	@ 0x3f
 800375a:	409a      	lsls	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2201      	movs	r2, #1
 800376a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800376e:	2300      	movs	r3, #0
}
 8003770:	4618      	mov	r0, r3
 8003772:	3718      	adds	r7, #24
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	f010803f 	.word	0xf010803f

0800377c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	607a      	str	r2, [r7, #4]
 8003788:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800378a:	2300      	movs	r3, #0
 800378c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003792:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800379a:	2b01      	cmp	r3, #1
 800379c:	d101      	bne.n	80037a2 <HAL_DMA_Start_IT+0x26>
 800379e:	2302      	movs	r3, #2
 80037a0:	e040      	b.n	8003824 <HAL_DMA_Start_IT+0xa8>
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2201      	movs	r2, #1
 80037a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d12f      	bne.n	8003816 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2202      	movs	r2, #2
 80037ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	68b9      	ldr	r1, [r7, #8]
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f000 fa4a 	bl	8003c64 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037d4:	223f      	movs	r2, #63	@ 0x3f
 80037d6:	409a      	lsls	r2, r3
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f042 0216 	orr.w	r2, r2, #22
 80037ea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d007      	beq.n	8003804 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0208 	orr.w	r2, r2, #8
 8003802:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f042 0201 	orr.w	r2, r2, #1
 8003812:	601a      	str	r2, [r3, #0]
 8003814:	e005      	b.n	8003822 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800381e:	2302      	movs	r3, #2
 8003820:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003822:	7dfb      	ldrb	r3, [r7, #23]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3718      	adds	r7, #24
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b084      	sub	sp, #16
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003838:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800383a:	f7ff fdaf 	bl	800339c <HAL_GetTick>
 800383e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003846:	b2db      	uxtb	r3, r3
 8003848:	2b02      	cmp	r3, #2
 800384a:	d008      	beq.n	800385e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2280      	movs	r2, #128	@ 0x80
 8003850:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e052      	b.n	8003904 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 0216 	bic.w	r2, r2, #22
 800386c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	695a      	ldr	r2, [r3, #20]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800387c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003882:	2b00      	cmp	r3, #0
 8003884:	d103      	bne.n	800388e <HAL_DMA_Abort+0x62>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800388a:	2b00      	cmp	r3, #0
 800388c:	d007      	beq.n	800389e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f022 0208 	bic.w	r2, r2, #8
 800389c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f022 0201 	bic.w	r2, r2, #1
 80038ac:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038ae:	e013      	b.n	80038d8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038b0:	f7ff fd74 	bl	800339c <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b05      	cmp	r3, #5
 80038bc:	d90c      	bls.n	80038d8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2220      	movs	r2, #32
 80038c2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2203      	movs	r2, #3
 80038c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e015      	b.n	8003904 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1e4      	bne.n	80038b0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ea:	223f      	movs	r2, #63	@ 0x3f
 80038ec:	409a      	lsls	r2, r3
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003902:	2300      	movs	r3, #0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2b02      	cmp	r3, #2
 800391e:	d004      	beq.n	800392a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2280      	movs	r2, #128	@ 0x80
 8003924:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e00c      	b.n	8003944 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2205      	movs	r2, #5
 800392e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 0201 	bic.w	r2, r2, #1
 8003940:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b086      	sub	sp, #24
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003958:	2300      	movs	r3, #0
 800395a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800395c:	4b8e      	ldr	r3, [pc, #568]	@ (8003b98 <HAL_DMA_IRQHandler+0x248>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a8e      	ldr	r2, [pc, #568]	@ (8003b9c <HAL_DMA_IRQHandler+0x24c>)
 8003962:	fba2 2303 	umull	r2, r3, r2, r3
 8003966:	0a9b      	lsrs	r3, r3, #10
 8003968:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800396e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800397a:	2208      	movs	r2, #8
 800397c:	409a      	lsls	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	4013      	ands	r3, r2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d01a      	beq.n	80039bc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0304 	and.w	r3, r3, #4
 8003990:	2b00      	cmp	r3, #0
 8003992:	d013      	beq.n	80039bc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f022 0204 	bic.w	r2, r2, #4
 80039a2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a8:	2208      	movs	r2, #8
 80039aa:	409a      	lsls	r2, r3
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039b4:	f043 0201 	orr.w	r2, r3, #1
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c0:	2201      	movs	r2, #1
 80039c2:	409a      	lsls	r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	4013      	ands	r3, r2
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d012      	beq.n	80039f2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00b      	beq.n	80039f2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039de:	2201      	movs	r2, #1
 80039e0:	409a      	lsls	r2, r3
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ea:	f043 0202 	orr.w	r2, r3, #2
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039f6:	2204      	movs	r2, #4
 80039f8:	409a      	lsls	r2, r3
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	4013      	ands	r3, r2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d012      	beq.n	8003a28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d00b      	beq.n	8003a28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a14:	2204      	movs	r2, #4
 8003a16:	409a      	lsls	r2, r3
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a20:	f043 0204 	orr.w	r2, r3, #4
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a2c:	2210      	movs	r2, #16
 8003a2e:	409a      	lsls	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	4013      	ands	r3, r2
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d043      	beq.n	8003ac0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0308 	and.w	r3, r3, #8
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d03c      	beq.n	8003ac0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a4a:	2210      	movs	r2, #16
 8003a4c:	409a      	lsls	r2, r3
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d018      	beq.n	8003a92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d108      	bne.n	8003a80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d024      	beq.n	8003ac0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	4798      	blx	r3
 8003a7e:	e01f      	b.n	8003ac0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d01b      	beq.n	8003ac0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	4798      	blx	r3
 8003a90:	e016      	b.n	8003ac0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d107      	bne.n	8003ab0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 0208 	bic.w	r2, r2, #8
 8003aae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d003      	beq.n	8003ac0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ac4:	2220      	movs	r2, #32
 8003ac6:	409a      	lsls	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	4013      	ands	r3, r2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	f000 808f 	beq.w	8003bf0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0310 	and.w	r3, r3, #16
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	f000 8087 	beq.w	8003bf0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ae6:	2220      	movs	r2, #32
 8003ae8:	409a      	lsls	r2, r3
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2b05      	cmp	r3, #5
 8003af8:	d136      	bne.n	8003b68 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f022 0216 	bic.w	r2, r2, #22
 8003b08:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	695a      	ldr	r2, [r3, #20]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b18:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d103      	bne.n	8003b2a <HAL_DMA_IRQHandler+0x1da>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d007      	beq.n	8003b3a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f022 0208 	bic.w	r2, r2, #8
 8003b38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b3e:	223f      	movs	r2, #63	@ 0x3f
 8003b40:	409a      	lsls	r2, r3
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d07e      	beq.n	8003c5c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	4798      	blx	r3
        }
        return;
 8003b66:	e079      	b.n	8003c5c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d01d      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d10d      	bne.n	8003ba0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d031      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	4798      	blx	r3
 8003b94:	e02c      	b.n	8003bf0 <HAL_DMA_IRQHandler+0x2a0>
 8003b96:	bf00      	nop
 8003b98:	20000074 	.word	0x20000074
 8003b9c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d023      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	4798      	blx	r3
 8003bb0:	e01e      	b.n	8003bf0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d10f      	bne.n	8003be0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f022 0210 	bic.w	r2, r2, #16
 8003bce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d003      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d032      	beq.n	8003c5e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bfc:	f003 0301 	and.w	r3, r3, #1
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d022      	beq.n	8003c4a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2205      	movs	r2, #5
 8003c08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f022 0201 	bic.w	r2, r2, #1
 8003c1a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	3301      	adds	r3, #1
 8003c20:	60bb      	str	r3, [r7, #8]
 8003c22:	697a      	ldr	r2, [r7, #20]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d307      	bcc.n	8003c38 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0301 	and.w	r3, r3, #1
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1f2      	bne.n	8003c1c <HAL_DMA_IRQHandler+0x2cc>
 8003c36:	e000      	b.n	8003c3a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c38:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d005      	beq.n	8003c5e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	4798      	blx	r3
 8003c5a:	e000      	b.n	8003c5e <HAL_DMA_IRQHandler+0x30e>
        return;
 8003c5c:	bf00      	nop
    }
  }
}
 8003c5e:	3718      	adds	r7, #24
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b085      	sub	sp, #20
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	60b9      	str	r1, [r7, #8]
 8003c6e:	607a      	str	r2, [r7, #4]
 8003c70:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003c80:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	683a      	ldr	r2, [r7, #0]
 8003c88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	2b40      	cmp	r3, #64	@ 0x40
 8003c90:	d108      	bne.n	8003ca4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	68ba      	ldr	r2, [r7, #8]
 8003ca0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ca2:	e007      	b.n	8003cb4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68ba      	ldr	r2, [r7, #8]
 8003caa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	60da      	str	r2, [r3, #12]
}
 8003cb4:	bf00      	nop
 8003cb6:	3714      	adds	r7, #20
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b085      	sub	sp, #20
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	3b10      	subs	r3, #16
 8003cd0:	4a14      	ldr	r2, [pc, #80]	@ (8003d24 <DMA_CalcBaseAndBitshift+0x64>)
 8003cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd6:	091b      	lsrs	r3, r3, #4
 8003cd8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003cda:	4a13      	ldr	r2, [pc, #76]	@ (8003d28 <DMA_CalcBaseAndBitshift+0x68>)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	4413      	add	r3, r2
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2b03      	cmp	r3, #3
 8003cec:	d909      	bls.n	8003d02 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003cf6:	f023 0303 	bic.w	r3, r3, #3
 8003cfa:	1d1a      	adds	r2, r3, #4
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	659a      	str	r2, [r3, #88]	@ 0x58
 8003d00:	e007      	b.n	8003d12 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003d0a:	f023 0303 	bic.w	r3, r3, #3
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3714      	adds	r7, #20
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	aaaaaaab 	.word	0xaaaaaaab
 8003d28:	0800d568 	.word	0x0800d568

08003d2c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d34:	2300      	movs	r3, #0
 8003d36:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d3c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d11f      	bne.n	8003d86 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	2b03      	cmp	r3, #3
 8003d4a:	d856      	bhi.n	8003dfa <DMA_CheckFifoParam+0xce>
 8003d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8003d54 <DMA_CheckFifoParam+0x28>)
 8003d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d52:	bf00      	nop
 8003d54:	08003d65 	.word	0x08003d65
 8003d58:	08003d77 	.word	0x08003d77
 8003d5c:	08003d65 	.word	0x08003d65
 8003d60:	08003dfb 	.word	0x08003dfb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d046      	beq.n	8003dfe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d74:	e043      	b.n	8003dfe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d7a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003d7e:	d140      	bne.n	8003e02 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d84:	e03d      	b.n	8003e02 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	699b      	ldr	r3, [r3, #24]
 8003d8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d8e:	d121      	bne.n	8003dd4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	2b03      	cmp	r3, #3
 8003d94:	d837      	bhi.n	8003e06 <DMA_CheckFifoParam+0xda>
 8003d96:	a201      	add	r2, pc, #4	@ (adr r2, 8003d9c <DMA_CheckFifoParam+0x70>)
 8003d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d9c:	08003dad 	.word	0x08003dad
 8003da0:	08003db3 	.word	0x08003db3
 8003da4:	08003dad 	.word	0x08003dad
 8003da8:	08003dc5 	.word	0x08003dc5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	73fb      	strb	r3, [r7, #15]
      break;
 8003db0:	e030      	b.n	8003e14 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d025      	beq.n	8003e0a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dc2:	e022      	b.n	8003e0a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dc8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003dcc:	d11f      	bne.n	8003e0e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003dd2:	e01c      	b.n	8003e0e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d903      	bls.n	8003de2 <DMA_CheckFifoParam+0xb6>
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	2b03      	cmp	r3, #3
 8003dde:	d003      	beq.n	8003de8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003de0:	e018      	b.n	8003e14 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	73fb      	strb	r3, [r7, #15]
      break;
 8003de6:	e015      	b.n	8003e14 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d00e      	beq.n	8003e12 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	73fb      	strb	r3, [r7, #15]
      break;
 8003df8:	e00b      	b.n	8003e12 <DMA_CheckFifoParam+0xe6>
      break;
 8003dfa:	bf00      	nop
 8003dfc:	e00a      	b.n	8003e14 <DMA_CheckFifoParam+0xe8>
      break;
 8003dfe:	bf00      	nop
 8003e00:	e008      	b.n	8003e14 <DMA_CheckFifoParam+0xe8>
      break;
 8003e02:	bf00      	nop
 8003e04:	e006      	b.n	8003e14 <DMA_CheckFifoParam+0xe8>
      break;
 8003e06:	bf00      	nop
 8003e08:	e004      	b.n	8003e14 <DMA_CheckFifoParam+0xe8>
      break;
 8003e0a:	bf00      	nop
 8003e0c:	e002      	b.n	8003e14 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e0e:	bf00      	nop
 8003e10:	e000      	b.n	8003e14 <DMA_CheckFifoParam+0xe8>
      break;
 8003e12:	bf00      	nop
    }
  } 
  
  return status; 
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3714      	adds	r7, #20
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop

08003e24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b089      	sub	sp, #36	@ 0x24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e32:	2300      	movs	r3, #0
 8003e34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e36:	2300      	movs	r3, #0
 8003e38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	61fb      	str	r3, [r7, #28]
 8003e3e:	e16b      	b.n	8004118 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e40:	2201      	movs	r2, #1
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	fa02 f303 	lsl.w	r3, r2, r3
 8003e48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	4013      	ands	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e54:	693a      	ldr	r2, [r7, #16]
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	f040 815a 	bne.w	8004112 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f003 0303 	and.w	r3, r3, #3
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d005      	beq.n	8003e76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d130      	bne.n	8003ed8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	005b      	lsls	r3, r3, #1
 8003e80:	2203      	movs	r2, #3
 8003e82:	fa02 f303 	lsl.w	r3, r2, r3
 8003e86:	43db      	mvns	r3, r3
 8003e88:	69ba      	ldr	r2, [r7, #24]
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	68da      	ldr	r2, [r3, #12]
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	005b      	lsls	r3, r3, #1
 8003e96:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9a:	69ba      	ldr	r2, [r7, #24]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	69ba      	ldr	r2, [r7, #24]
 8003ea4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003eac:	2201      	movs	r2, #1
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb4:	43db      	mvns	r3, r3
 8003eb6:	69ba      	ldr	r2, [r7, #24]
 8003eb8:	4013      	ands	r3, r2
 8003eba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	091b      	lsrs	r3, r3, #4
 8003ec2:	f003 0201 	and.w	r2, r3, #1
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f003 0303 	and.w	r3, r3, #3
 8003ee0:	2b03      	cmp	r3, #3
 8003ee2:	d017      	beq.n	8003f14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	005b      	lsls	r3, r3, #1
 8003eee:	2203      	movs	r2, #3
 8003ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef4:	43db      	mvns	r3, r3
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	4013      	ands	r3, r2
 8003efa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	689a      	ldr	r2, [r3, #8]
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	005b      	lsls	r3, r3, #1
 8003f04:	fa02 f303 	lsl.w	r3, r2, r3
 8003f08:	69ba      	ldr	r2, [r7, #24]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	69ba      	ldr	r2, [r7, #24]
 8003f12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f003 0303 	and.w	r3, r3, #3
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d123      	bne.n	8003f68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	08da      	lsrs	r2, r3, #3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	3208      	adds	r2, #8
 8003f28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	f003 0307 	and.w	r3, r3, #7
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	220f      	movs	r2, #15
 8003f38:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3c:	43db      	mvns	r3, r3
 8003f3e:	69ba      	ldr	r2, [r7, #24]
 8003f40:	4013      	ands	r3, r2
 8003f42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	691a      	ldr	r2, [r3, #16]
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	f003 0307 	and.w	r3, r3, #7
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	69ba      	ldr	r2, [r7, #24]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	08da      	lsrs	r2, r3, #3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	3208      	adds	r2, #8
 8003f62:	69b9      	ldr	r1, [r7, #24]
 8003f64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	005b      	lsls	r3, r3, #1
 8003f72:	2203      	movs	r2, #3
 8003f74:	fa02 f303 	lsl.w	r3, r2, r3
 8003f78:	43db      	mvns	r3, r3
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f003 0203 	and.w	r2, r3, #3
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	005b      	lsls	r3, r3, #1
 8003f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	69ba      	ldr	r2, [r7, #24]
 8003f9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	f000 80b4 	beq.w	8004112 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003faa:	2300      	movs	r3, #0
 8003fac:	60fb      	str	r3, [r7, #12]
 8003fae:	4b60      	ldr	r3, [pc, #384]	@ (8004130 <HAL_GPIO_Init+0x30c>)
 8003fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb2:	4a5f      	ldr	r2, [pc, #380]	@ (8004130 <HAL_GPIO_Init+0x30c>)
 8003fb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003fb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fba:	4b5d      	ldr	r3, [pc, #372]	@ (8004130 <HAL_GPIO_Init+0x30c>)
 8003fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fc2:	60fb      	str	r3, [r7, #12]
 8003fc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fc6:	4a5b      	ldr	r2, [pc, #364]	@ (8004134 <HAL_GPIO_Init+0x310>)
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	089b      	lsrs	r3, r3, #2
 8003fcc:	3302      	adds	r3, #2
 8003fce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	f003 0303 	and.w	r3, r3, #3
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	220f      	movs	r2, #15
 8003fde:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe2:	43db      	mvns	r3, r3
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a52      	ldr	r2, [pc, #328]	@ (8004138 <HAL_GPIO_Init+0x314>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d02b      	beq.n	800404a <HAL_GPIO_Init+0x226>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a51      	ldr	r2, [pc, #324]	@ (800413c <HAL_GPIO_Init+0x318>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d025      	beq.n	8004046 <HAL_GPIO_Init+0x222>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a50      	ldr	r2, [pc, #320]	@ (8004140 <HAL_GPIO_Init+0x31c>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d01f      	beq.n	8004042 <HAL_GPIO_Init+0x21e>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a4f      	ldr	r2, [pc, #316]	@ (8004144 <HAL_GPIO_Init+0x320>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d019      	beq.n	800403e <HAL_GPIO_Init+0x21a>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a4e      	ldr	r2, [pc, #312]	@ (8004148 <HAL_GPIO_Init+0x324>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d013      	beq.n	800403a <HAL_GPIO_Init+0x216>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a4d      	ldr	r2, [pc, #308]	@ (800414c <HAL_GPIO_Init+0x328>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d00d      	beq.n	8004036 <HAL_GPIO_Init+0x212>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a4c      	ldr	r2, [pc, #304]	@ (8004150 <HAL_GPIO_Init+0x32c>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d007      	beq.n	8004032 <HAL_GPIO_Init+0x20e>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a4b      	ldr	r2, [pc, #300]	@ (8004154 <HAL_GPIO_Init+0x330>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d101      	bne.n	800402e <HAL_GPIO_Init+0x20a>
 800402a:	2307      	movs	r3, #7
 800402c:	e00e      	b.n	800404c <HAL_GPIO_Init+0x228>
 800402e:	2308      	movs	r3, #8
 8004030:	e00c      	b.n	800404c <HAL_GPIO_Init+0x228>
 8004032:	2306      	movs	r3, #6
 8004034:	e00a      	b.n	800404c <HAL_GPIO_Init+0x228>
 8004036:	2305      	movs	r3, #5
 8004038:	e008      	b.n	800404c <HAL_GPIO_Init+0x228>
 800403a:	2304      	movs	r3, #4
 800403c:	e006      	b.n	800404c <HAL_GPIO_Init+0x228>
 800403e:	2303      	movs	r3, #3
 8004040:	e004      	b.n	800404c <HAL_GPIO_Init+0x228>
 8004042:	2302      	movs	r3, #2
 8004044:	e002      	b.n	800404c <HAL_GPIO_Init+0x228>
 8004046:	2301      	movs	r3, #1
 8004048:	e000      	b.n	800404c <HAL_GPIO_Init+0x228>
 800404a:	2300      	movs	r3, #0
 800404c:	69fa      	ldr	r2, [r7, #28]
 800404e:	f002 0203 	and.w	r2, r2, #3
 8004052:	0092      	lsls	r2, r2, #2
 8004054:	4093      	lsls	r3, r2
 8004056:	69ba      	ldr	r2, [r7, #24]
 8004058:	4313      	orrs	r3, r2
 800405a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800405c:	4935      	ldr	r1, [pc, #212]	@ (8004134 <HAL_GPIO_Init+0x310>)
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	089b      	lsrs	r3, r3, #2
 8004062:	3302      	adds	r3, #2
 8004064:	69ba      	ldr	r2, [r7, #24]
 8004066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800406a:	4b3b      	ldr	r3, [pc, #236]	@ (8004158 <HAL_GPIO_Init+0x334>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	43db      	mvns	r3, r3
 8004074:	69ba      	ldr	r2, [r7, #24]
 8004076:	4013      	ands	r3, r2
 8004078:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d003      	beq.n	800408e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004086:	69ba      	ldr	r2, [r7, #24]
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	4313      	orrs	r3, r2
 800408c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800408e:	4a32      	ldr	r2, [pc, #200]	@ (8004158 <HAL_GPIO_Init+0x334>)
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004094:	4b30      	ldr	r3, [pc, #192]	@ (8004158 <HAL_GPIO_Init+0x334>)
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	43db      	mvns	r3, r3
 800409e:	69ba      	ldr	r2, [r7, #24]
 80040a0:	4013      	ands	r3, r2
 80040a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d003      	beq.n	80040b8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80040b0:	69ba      	ldr	r2, [r7, #24]
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040b8:	4a27      	ldr	r2, [pc, #156]	@ (8004158 <HAL_GPIO_Init+0x334>)
 80040ba:	69bb      	ldr	r3, [r7, #24]
 80040bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040be:	4b26      	ldr	r3, [pc, #152]	@ (8004158 <HAL_GPIO_Init+0x334>)
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	43db      	mvns	r3, r3
 80040c8:	69ba      	ldr	r2, [r7, #24]
 80040ca:	4013      	ands	r3, r2
 80040cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80040da:	69ba      	ldr	r2, [r7, #24]
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	4313      	orrs	r3, r2
 80040e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040e2:	4a1d      	ldr	r2, [pc, #116]	@ (8004158 <HAL_GPIO_Init+0x334>)
 80040e4:	69bb      	ldr	r3, [r7, #24]
 80040e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040e8:	4b1b      	ldr	r3, [pc, #108]	@ (8004158 <HAL_GPIO_Init+0x334>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	43db      	mvns	r3, r3
 80040f2:	69ba      	ldr	r2, [r7, #24]
 80040f4:	4013      	ands	r3, r2
 80040f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d003      	beq.n	800410c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004104:	69ba      	ldr	r2, [r7, #24]
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	4313      	orrs	r3, r2
 800410a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800410c:	4a12      	ldr	r2, [pc, #72]	@ (8004158 <HAL_GPIO_Init+0x334>)
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	3301      	adds	r3, #1
 8004116:	61fb      	str	r3, [r7, #28]
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	2b0f      	cmp	r3, #15
 800411c:	f67f ae90 	bls.w	8003e40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004120:	bf00      	nop
 8004122:	bf00      	nop
 8004124:	3724      	adds	r7, #36	@ 0x24
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	40023800 	.word	0x40023800
 8004134:	40013800 	.word	0x40013800
 8004138:	40020000 	.word	0x40020000
 800413c:	40020400 	.word	0x40020400
 8004140:	40020800 	.word	0x40020800
 8004144:	40020c00 	.word	0x40020c00
 8004148:	40021000 	.word	0x40021000
 800414c:	40021400 	.word	0x40021400
 8004150:	40021800 	.word	0x40021800
 8004154:	40021c00 	.word	0x40021c00
 8004158:	40013c00 	.word	0x40013c00

0800415c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	460b      	mov	r3, r1
 8004166:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	691a      	ldr	r2, [r3, #16]
 800416c:	887b      	ldrh	r3, [r7, #2]
 800416e:	4013      	ands	r3, r2
 8004170:	2b00      	cmp	r3, #0
 8004172:	d002      	beq.n	800417a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004174:	2301      	movs	r3, #1
 8004176:	73fb      	strb	r3, [r7, #15]
 8004178:	e001      	b.n	800417e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800417a:	2300      	movs	r3, #0
 800417c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800417e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004180:	4618      	mov	r0, r3
 8004182:	3714      	adds	r7, #20
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	460b      	mov	r3, r1
 8004196:	807b      	strh	r3, [r7, #2]
 8004198:	4613      	mov	r3, r2
 800419a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800419c:	787b      	ldrb	r3, [r7, #1]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d003      	beq.n	80041aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041a2:	887a      	ldrh	r2, [r7, #2]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041a8:	e003      	b.n	80041b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041aa:	887b      	ldrh	r3, [r7, #2]
 80041ac:	041a      	lsls	r2, r3, #16
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	619a      	str	r2, [r3, #24]
}
 80041b2:	bf00      	nop
 80041b4:	370c      	adds	r7, #12
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr
	...

080041c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	4603      	mov	r3, r0
 80041c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80041ca:	4b08      	ldr	r3, [pc, #32]	@ (80041ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041cc:	695a      	ldr	r2, [r3, #20]
 80041ce:	88fb      	ldrh	r3, [r7, #6]
 80041d0:	4013      	ands	r3, r2
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d006      	beq.n	80041e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80041d6:	4a05      	ldr	r2, [pc, #20]	@ (80041ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041d8:	88fb      	ldrh	r3, [r7, #6]
 80041da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041dc:	88fb      	ldrh	r3, [r7, #6]
 80041de:	4618      	mov	r0, r3
 80041e0:	f7fe fbfe 	bl	80029e0 <HAL_GPIO_EXTI_Callback>
  }
}
 80041e4:	bf00      	nop
 80041e6:	3708      	adds	r7, #8
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	40013c00 	.word	0x40013c00

080041f0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b086      	sub	sp, #24
 80041f4:	af02      	add	r7, sp, #8
 80041f6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d101      	bne.n	8004202 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e101      	b.n	8004406 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b00      	cmp	r3, #0
 8004212:	d106      	bne.n	8004222 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f007 ff3f 	bl	800c0a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2203      	movs	r2, #3
 8004226:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004230:	d102      	bne.n	8004238 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4618      	mov	r0, r3
 800423e:	f004 fb6a 	bl	8008916 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6818      	ldr	r0, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	7c1a      	ldrb	r2, [r3, #16]
 800424a:	f88d 2000 	strb.w	r2, [sp]
 800424e:	3304      	adds	r3, #4
 8004250:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004252:	f004 fa49 	bl	80086e8 <USB_CoreInit>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d005      	beq.n	8004268 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2202      	movs	r2, #2
 8004260:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e0ce      	b.n	8004406 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2100      	movs	r1, #0
 800426e:	4618      	mov	r0, r3
 8004270:	f004 fb62 	bl	8008938 <USB_SetCurrentMode>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d005      	beq.n	8004286 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2202      	movs	r2, #2
 800427e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e0bf      	b.n	8004406 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004286:	2300      	movs	r3, #0
 8004288:	73fb      	strb	r3, [r7, #15]
 800428a:	e04a      	b.n	8004322 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800428c:	7bfa      	ldrb	r2, [r7, #15]
 800428e:	6879      	ldr	r1, [r7, #4]
 8004290:	4613      	mov	r3, r2
 8004292:	00db      	lsls	r3, r3, #3
 8004294:	4413      	add	r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	440b      	add	r3, r1
 800429a:	3315      	adds	r3, #21
 800429c:	2201      	movs	r2, #1
 800429e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80042a0:	7bfa      	ldrb	r2, [r7, #15]
 80042a2:	6879      	ldr	r1, [r7, #4]
 80042a4:	4613      	mov	r3, r2
 80042a6:	00db      	lsls	r3, r3, #3
 80042a8:	4413      	add	r3, r2
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	440b      	add	r3, r1
 80042ae:	3314      	adds	r3, #20
 80042b0:	7bfa      	ldrb	r2, [r7, #15]
 80042b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80042b4:	7bfa      	ldrb	r2, [r7, #15]
 80042b6:	7bfb      	ldrb	r3, [r7, #15]
 80042b8:	b298      	uxth	r0, r3
 80042ba:	6879      	ldr	r1, [r7, #4]
 80042bc:	4613      	mov	r3, r2
 80042be:	00db      	lsls	r3, r3, #3
 80042c0:	4413      	add	r3, r2
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	440b      	add	r3, r1
 80042c6:	332e      	adds	r3, #46	@ 0x2e
 80042c8:	4602      	mov	r2, r0
 80042ca:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80042cc:	7bfa      	ldrb	r2, [r7, #15]
 80042ce:	6879      	ldr	r1, [r7, #4]
 80042d0:	4613      	mov	r3, r2
 80042d2:	00db      	lsls	r3, r3, #3
 80042d4:	4413      	add	r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	440b      	add	r3, r1
 80042da:	3318      	adds	r3, #24
 80042dc:	2200      	movs	r2, #0
 80042de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80042e0:	7bfa      	ldrb	r2, [r7, #15]
 80042e2:	6879      	ldr	r1, [r7, #4]
 80042e4:	4613      	mov	r3, r2
 80042e6:	00db      	lsls	r3, r3, #3
 80042e8:	4413      	add	r3, r2
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	440b      	add	r3, r1
 80042ee:	331c      	adds	r3, #28
 80042f0:	2200      	movs	r2, #0
 80042f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80042f4:	7bfa      	ldrb	r2, [r7, #15]
 80042f6:	6879      	ldr	r1, [r7, #4]
 80042f8:	4613      	mov	r3, r2
 80042fa:	00db      	lsls	r3, r3, #3
 80042fc:	4413      	add	r3, r2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	440b      	add	r3, r1
 8004302:	3320      	adds	r3, #32
 8004304:	2200      	movs	r2, #0
 8004306:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004308:	7bfa      	ldrb	r2, [r7, #15]
 800430a:	6879      	ldr	r1, [r7, #4]
 800430c:	4613      	mov	r3, r2
 800430e:	00db      	lsls	r3, r3, #3
 8004310:	4413      	add	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	440b      	add	r3, r1
 8004316:	3324      	adds	r3, #36	@ 0x24
 8004318:	2200      	movs	r2, #0
 800431a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800431c:	7bfb      	ldrb	r3, [r7, #15]
 800431e:	3301      	adds	r3, #1
 8004320:	73fb      	strb	r3, [r7, #15]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	791b      	ldrb	r3, [r3, #4]
 8004326:	7bfa      	ldrb	r2, [r7, #15]
 8004328:	429a      	cmp	r2, r3
 800432a:	d3af      	bcc.n	800428c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800432c:	2300      	movs	r3, #0
 800432e:	73fb      	strb	r3, [r7, #15]
 8004330:	e044      	b.n	80043bc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004332:	7bfa      	ldrb	r2, [r7, #15]
 8004334:	6879      	ldr	r1, [r7, #4]
 8004336:	4613      	mov	r3, r2
 8004338:	00db      	lsls	r3, r3, #3
 800433a:	4413      	add	r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	440b      	add	r3, r1
 8004340:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004344:	2200      	movs	r2, #0
 8004346:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004348:	7bfa      	ldrb	r2, [r7, #15]
 800434a:	6879      	ldr	r1, [r7, #4]
 800434c:	4613      	mov	r3, r2
 800434e:	00db      	lsls	r3, r3, #3
 8004350:	4413      	add	r3, r2
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	440b      	add	r3, r1
 8004356:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800435a:	7bfa      	ldrb	r2, [r7, #15]
 800435c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800435e:	7bfa      	ldrb	r2, [r7, #15]
 8004360:	6879      	ldr	r1, [r7, #4]
 8004362:	4613      	mov	r3, r2
 8004364:	00db      	lsls	r3, r3, #3
 8004366:	4413      	add	r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	440b      	add	r3, r1
 800436c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004370:	2200      	movs	r2, #0
 8004372:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004374:	7bfa      	ldrb	r2, [r7, #15]
 8004376:	6879      	ldr	r1, [r7, #4]
 8004378:	4613      	mov	r3, r2
 800437a:	00db      	lsls	r3, r3, #3
 800437c:	4413      	add	r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	440b      	add	r3, r1
 8004382:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004386:	2200      	movs	r2, #0
 8004388:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800438a:	7bfa      	ldrb	r2, [r7, #15]
 800438c:	6879      	ldr	r1, [r7, #4]
 800438e:	4613      	mov	r3, r2
 8004390:	00db      	lsls	r3, r3, #3
 8004392:	4413      	add	r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	440b      	add	r3, r1
 8004398:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800439c:	2200      	movs	r2, #0
 800439e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80043a0:	7bfa      	ldrb	r2, [r7, #15]
 80043a2:	6879      	ldr	r1, [r7, #4]
 80043a4:	4613      	mov	r3, r2
 80043a6:	00db      	lsls	r3, r3, #3
 80043a8:	4413      	add	r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	440b      	add	r3, r1
 80043ae:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80043b2:	2200      	movs	r2, #0
 80043b4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043b6:	7bfb      	ldrb	r3, [r7, #15]
 80043b8:	3301      	adds	r3, #1
 80043ba:	73fb      	strb	r3, [r7, #15]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	791b      	ldrb	r3, [r3, #4]
 80043c0:	7bfa      	ldrb	r2, [r7, #15]
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d3b5      	bcc.n	8004332 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6818      	ldr	r0, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	7c1a      	ldrb	r2, [r3, #16]
 80043ce:	f88d 2000 	strb.w	r2, [sp]
 80043d2:	3304      	adds	r3, #4
 80043d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80043d6:	f004 fafb 	bl	80089d0 <USB_DevInit>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d005      	beq.n	80043ec <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2202      	movs	r2, #2
 80043e4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e00c      	b.n	8004406 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4618      	mov	r0, r3
 8004400:	f005 fb45 	bl	8009a8e <USB_DevDisconnect>

  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3710      	adds	r7, #16
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}

0800440e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800440e:	b580      	push	{r7, lr}
 8004410:	b084      	sub	sp, #16
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004422:	2b01      	cmp	r3, #1
 8004424:	d101      	bne.n	800442a <HAL_PCD_Start+0x1c>
 8004426:	2302      	movs	r3, #2
 8004428:	e022      	b.n	8004470 <HAL_PCD_Start+0x62>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2201      	movs	r2, #1
 800442e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800443a:	2b00      	cmp	r3, #0
 800443c:	d009      	beq.n	8004452 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004442:	2b01      	cmp	r3, #1
 8004444:	d105      	bne.n	8004452 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800444a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4618      	mov	r0, r3
 8004458:	f004 fa4c 	bl	80088f4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4618      	mov	r0, r3
 8004462:	f005 faf3 	bl	8009a4c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004478:	b590      	push	{r4, r7, lr}
 800447a:	b08d      	sub	sp, #52	@ 0x34
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004486:	6a3b      	ldr	r3, [r7, #32]
 8004488:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4618      	mov	r0, r3
 8004490:	f005 fbb1 	bl	8009bf6 <USB_GetMode>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	f040 848c 	bne.w	8004db4 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f005 fb15 	bl	8009ad0 <USB_ReadInterrupts>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f000 8482 	beq.w	8004db2 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	0a1b      	lsrs	r3, r3, #8
 80044b8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4618      	mov	r0, r3
 80044c8:	f005 fb02 	bl	8009ad0 <USB_ReadInterrupts>
 80044cc:	4603      	mov	r3, r0
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d107      	bne.n	80044e6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	695a      	ldr	r2, [r3, #20]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f002 0202 	and.w	r2, r2, #2
 80044e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4618      	mov	r0, r3
 80044ec:	f005 faf0 	bl	8009ad0 <USB_ReadInterrupts>
 80044f0:	4603      	mov	r3, r0
 80044f2:	f003 0310 	and.w	r3, r3, #16
 80044f6:	2b10      	cmp	r3, #16
 80044f8:	d161      	bne.n	80045be <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	699a      	ldr	r2, [r3, #24]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f022 0210 	bic.w	r2, r2, #16
 8004508:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800450a:	6a3b      	ldr	r3, [r7, #32]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	f003 020f 	and.w	r2, r3, #15
 8004516:	4613      	mov	r3, r2
 8004518:	00db      	lsls	r3, r3, #3
 800451a:	4413      	add	r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	4413      	add	r3, r2
 8004526:	3304      	adds	r3, #4
 8004528:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	0c5b      	lsrs	r3, r3, #17
 800452e:	f003 030f 	and.w	r3, r3, #15
 8004532:	2b02      	cmp	r3, #2
 8004534:	d124      	bne.n	8004580 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004536:	69ba      	ldr	r2, [r7, #24]
 8004538:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800453c:	4013      	ands	r3, r2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d035      	beq.n	80045ae <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	091b      	lsrs	r3, r3, #4
 800454a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800454c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004550:	b29b      	uxth	r3, r3
 8004552:	461a      	mov	r2, r3
 8004554:	6a38      	ldr	r0, [r7, #32]
 8004556:	f005 f927 	bl	80097a8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	68da      	ldr	r2, [r3, #12]
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	091b      	lsrs	r3, r3, #4
 8004562:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004566:	441a      	add	r2, r3
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	695a      	ldr	r2, [r3, #20]
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	091b      	lsrs	r3, r3, #4
 8004574:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004578:	441a      	add	r2, r3
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	615a      	str	r2, [r3, #20]
 800457e:	e016      	b.n	80045ae <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004580:	69bb      	ldr	r3, [r7, #24]
 8004582:	0c5b      	lsrs	r3, r3, #17
 8004584:	f003 030f 	and.w	r3, r3, #15
 8004588:	2b06      	cmp	r3, #6
 800458a:	d110      	bne.n	80045ae <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004592:	2208      	movs	r2, #8
 8004594:	4619      	mov	r1, r3
 8004596:	6a38      	ldr	r0, [r7, #32]
 8004598:	f005 f906 	bl	80097a8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	695a      	ldr	r2, [r3, #20]
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	091b      	lsrs	r3, r3, #4
 80045a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80045a8:	441a      	add	r2, r3
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	699a      	ldr	r2, [r3, #24]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f042 0210 	orr.w	r2, r2, #16
 80045bc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f005 fa84 	bl	8009ad0 <USB_ReadInterrupts>
 80045c8:	4603      	mov	r3, r0
 80045ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045ce:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80045d2:	f040 80a7 	bne.w	8004724 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80045d6:	2300      	movs	r3, #0
 80045d8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4618      	mov	r0, r3
 80045e0:	f005 fa89 	bl	8009af6 <USB_ReadDevAllOutEpInterrupt>
 80045e4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80045e6:	e099      	b.n	800471c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80045e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ea:	f003 0301 	and.w	r3, r3, #1
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f000 808e 	beq.w	8004710 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045fa:	b2d2      	uxtb	r2, r2
 80045fc:	4611      	mov	r1, r2
 80045fe:	4618      	mov	r0, r3
 8004600:	f005 faad 	bl	8009b5e <USB_ReadDevOutEPInterrupt>
 8004604:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	f003 0301 	and.w	r3, r3, #1
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00c      	beq.n	800462a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004612:	015a      	lsls	r2, r3, #5
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	4413      	add	r3, r2
 8004618:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800461c:	461a      	mov	r2, r3
 800461e:	2301      	movs	r3, #1
 8004620:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004622:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f000 fea3 	bl	8005370 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	f003 0308 	and.w	r3, r3, #8
 8004630:	2b00      	cmp	r3, #0
 8004632:	d00c      	beq.n	800464e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004636:	015a      	lsls	r2, r3, #5
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	4413      	add	r3, r2
 800463c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004640:	461a      	mov	r2, r3
 8004642:	2308      	movs	r3, #8
 8004644:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004646:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f000 ff79 	bl	8005540 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	f003 0310 	and.w	r3, r3, #16
 8004654:	2b00      	cmp	r3, #0
 8004656:	d008      	beq.n	800466a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465a:	015a      	lsls	r2, r3, #5
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	4413      	add	r3, r2
 8004660:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004664:	461a      	mov	r2, r3
 8004666:	2310      	movs	r3, #16
 8004668:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b00      	cmp	r3, #0
 8004672:	d030      	beq.n	80046d6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004674:	6a3b      	ldr	r3, [r7, #32]
 8004676:	695b      	ldr	r3, [r3, #20]
 8004678:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800467c:	2b80      	cmp	r3, #128	@ 0x80
 800467e:	d109      	bne.n	8004694 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	69fa      	ldr	r2, [r7, #28]
 800468a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800468e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004692:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004694:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004696:	4613      	mov	r3, r2
 8004698:	00db      	lsls	r3, r3, #3
 800469a:	4413      	add	r3, r2
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	4413      	add	r3, r2
 80046a6:	3304      	adds	r3, #4
 80046a8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	78db      	ldrb	r3, [r3, #3]
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d108      	bne.n	80046c4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	2200      	movs	r2, #0
 80046b6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80046b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	4619      	mov	r1, r3
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f007 fdf4 	bl	800c2ac <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80046c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c6:	015a      	lsls	r2, r3, #5
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	4413      	add	r3, r2
 80046cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046d0:	461a      	mov	r2, r3
 80046d2:	2302      	movs	r3, #2
 80046d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	f003 0320 	and.w	r3, r3, #32
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d008      	beq.n	80046f2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80046e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e2:	015a      	lsls	r2, r3, #5
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	4413      	add	r3, r2
 80046e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ec:	461a      	mov	r2, r3
 80046ee:	2320      	movs	r3, #32
 80046f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d009      	beq.n	8004710 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80046fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046fe:	015a      	lsls	r2, r3, #5
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	4413      	add	r3, r2
 8004704:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004708:	461a      	mov	r2, r3
 800470a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800470e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004712:	3301      	adds	r3, #1
 8004714:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004718:	085b      	lsrs	r3, r3, #1
 800471a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800471c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800471e:	2b00      	cmp	r3, #0
 8004720:	f47f af62 	bne.w	80045e8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4618      	mov	r0, r3
 800472a:	f005 f9d1 	bl	8009ad0 <USB_ReadInterrupts>
 800472e:	4603      	mov	r3, r0
 8004730:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004734:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004738:	f040 80db 	bne.w	80048f2 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4618      	mov	r0, r3
 8004742:	f005 f9f2 	bl	8009b2a <USB_ReadDevAllInEpInterrupt>
 8004746:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004748:	2300      	movs	r3, #0
 800474a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800474c:	e0cd      	b.n	80048ea <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800474e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004750:	f003 0301 	and.w	r3, r3, #1
 8004754:	2b00      	cmp	r3, #0
 8004756:	f000 80c2 	beq.w	80048de <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004760:	b2d2      	uxtb	r2, r2
 8004762:	4611      	mov	r1, r2
 8004764:	4618      	mov	r0, r3
 8004766:	f005 fa18 	bl	8009b9a <USB_ReadDevInEPInterrupt>
 800476a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	2b00      	cmp	r3, #0
 8004774:	d057      	beq.n	8004826 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004778:	f003 030f 	and.w	r3, r3, #15
 800477c:	2201      	movs	r2, #1
 800477e:	fa02 f303 	lsl.w	r3, r2, r3
 8004782:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800478a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	43db      	mvns	r3, r3
 8004790:	69f9      	ldr	r1, [r7, #28]
 8004792:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004796:	4013      	ands	r3, r2
 8004798:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800479a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479c:	015a      	lsls	r2, r3, #5
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	4413      	add	r3, r2
 80047a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047a6:	461a      	mov	r2, r3
 80047a8:	2301      	movs	r3, #1
 80047aa:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	799b      	ldrb	r3, [r3, #6]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d132      	bne.n	800481a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80047b4:	6879      	ldr	r1, [r7, #4]
 80047b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047b8:	4613      	mov	r3, r2
 80047ba:	00db      	lsls	r3, r3, #3
 80047bc:	4413      	add	r3, r2
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	440b      	add	r3, r1
 80047c2:	3320      	adds	r3, #32
 80047c4:	6819      	ldr	r1, [r3, #0]
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ca:	4613      	mov	r3, r2
 80047cc:	00db      	lsls	r3, r3, #3
 80047ce:	4413      	add	r3, r2
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	4403      	add	r3, r0
 80047d4:	331c      	adds	r3, #28
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4419      	add	r1, r3
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047de:	4613      	mov	r3, r2
 80047e0:	00db      	lsls	r3, r3, #3
 80047e2:	4413      	add	r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	4403      	add	r3, r0
 80047e8:	3320      	adds	r3, #32
 80047ea:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80047ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d113      	bne.n	800481a <HAL_PCD_IRQHandler+0x3a2>
 80047f2:	6879      	ldr	r1, [r7, #4]
 80047f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047f6:	4613      	mov	r3, r2
 80047f8:	00db      	lsls	r3, r3, #3
 80047fa:	4413      	add	r3, r2
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	440b      	add	r3, r1
 8004800:	3324      	adds	r3, #36	@ 0x24
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d108      	bne.n	800481a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6818      	ldr	r0, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004812:	461a      	mov	r2, r3
 8004814:	2101      	movs	r1, #1
 8004816:	f005 fa1f 	bl	8009c58 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800481a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481c:	b2db      	uxtb	r3, r3
 800481e:	4619      	mov	r1, r3
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f007 fcbe 	bl	800c1a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	f003 0308 	and.w	r3, r3, #8
 800482c:	2b00      	cmp	r3, #0
 800482e:	d008      	beq.n	8004842 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004832:	015a      	lsls	r2, r3, #5
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	4413      	add	r3, r2
 8004838:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800483c:	461a      	mov	r2, r3
 800483e:	2308      	movs	r3, #8
 8004840:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	f003 0310 	and.w	r3, r3, #16
 8004848:	2b00      	cmp	r3, #0
 800484a:	d008      	beq.n	800485e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800484c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484e:	015a      	lsls	r2, r3, #5
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	4413      	add	r3, r2
 8004854:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004858:	461a      	mov	r2, r3
 800485a:	2310      	movs	r3, #16
 800485c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004864:	2b00      	cmp	r3, #0
 8004866:	d008      	beq.n	800487a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486a:	015a      	lsls	r2, r3, #5
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	4413      	add	r3, r2
 8004870:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004874:	461a      	mov	r2, r3
 8004876:	2340      	movs	r3, #64	@ 0x40
 8004878:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	f003 0302 	and.w	r3, r3, #2
 8004880:	2b00      	cmp	r3, #0
 8004882:	d023      	beq.n	80048cc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004884:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004886:	6a38      	ldr	r0, [r7, #32]
 8004888:	f004 fa06 	bl	8008c98 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800488c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800488e:	4613      	mov	r3, r2
 8004890:	00db      	lsls	r3, r3, #3
 8004892:	4413      	add	r3, r2
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	3310      	adds	r3, #16
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	4413      	add	r3, r2
 800489c:	3304      	adds	r3, #4
 800489e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	78db      	ldrb	r3, [r3, #3]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d108      	bne.n	80048ba <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	2200      	movs	r2, #0
 80048ac:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80048ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	4619      	mov	r1, r3
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f007 fd0b 	bl	800c2d0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80048ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048bc:	015a      	lsls	r2, r3, #5
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	4413      	add	r3, r2
 80048c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048c6:	461a      	mov	r2, r3
 80048c8:	2302      	movs	r3, #2
 80048ca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d003      	beq.n	80048de <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80048d6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f000 fcbd 	bl	8005258 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80048de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e0:	3301      	adds	r3, #1
 80048e2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80048e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e6:	085b      	lsrs	r3, r3, #1
 80048e8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80048ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	f47f af2e 	bne.w	800474e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4618      	mov	r0, r3
 80048f8:	f005 f8ea 	bl	8009ad0 <USB_ReadInterrupts>
 80048fc:	4603      	mov	r3, r0
 80048fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004902:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004906:	d122      	bne.n	800494e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	69fa      	ldr	r2, [r7, #28]
 8004912:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004916:	f023 0301 	bic.w	r3, r3, #1
 800491a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004922:	2b01      	cmp	r3, #1
 8004924:	d108      	bne.n	8004938 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800492e:	2100      	movs	r1, #0
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f000 fea3 	bl	800567c <HAL_PCDEx_LPM_Callback>
 8004936:	e002      	b.n	800493e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f007 fca9 	bl	800c290 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	695a      	ldr	r2, [r3, #20]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800494c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4618      	mov	r0, r3
 8004954:	f005 f8bc 	bl	8009ad0 <USB_ReadInterrupts>
 8004958:	4603      	mov	r3, r0
 800495a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800495e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004962:	d112      	bne.n	800498a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	f003 0301 	and.w	r3, r3, #1
 8004970:	2b01      	cmp	r3, #1
 8004972:	d102      	bne.n	800497a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f007 fc65 	bl	800c244 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	695a      	ldr	r2, [r3, #20]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004988:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4618      	mov	r0, r3
 8004990:	f005 f89e 	bl	8009ad0 <USB_ReadInterrupts>
 8004994:	4603      	mov	r3, r0
 8004996:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800499a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800499e:	f040 80b7 	bne.w	8004b10 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80049a2:	69fb      	ldr	r3, [r7, #28]
 80049a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	69fa      	ldr	r2, [r7, #28]
 80049ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049b0:	f023 0301 	bic.w	r3, r3, #1
 80049b4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2110      	movs	r1, #16
 80049bc:	4618      	mov	r0, r3
 80049be:	f004 f96b 	bl	8008c98 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049c2:	2300      	movs	r3, #0
 80049c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049c6:	e046      	b.n	8004a56 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80049c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049ca:	015a      	lsls	r2, r3, #5
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	4413      	add	r3, r2
 80049d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049d4:	461a      	mov	r2, r3
 80049d6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80049da:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80049dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049de:	015a      	lsls	r2, r3, #5
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	4413      	add	r3, r2
 80049e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049ec:	0151      	lsls	r1, r2, #5
 80049ee:	69fa      	ldr	r2, [r7, #28]
 80049f0:	440a      	add	r2, r1
 80049f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049f6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80049fa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80049fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049fe:	015a      	lsls	r2, r3, #5
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	4413      	add	r3, r2
 8004a04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a08:	461a      	mov	r2, r3
 8004a0a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004a0e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a12:	015a      	lsls	r2, r3, #5
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	4413      	add	r3, r2
 8004a18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a20:	0151      	lsls	r1, r2, #5
 8004a22:	69fa      	ldr	r2, [r7, #28]
 8004a24:	440a      	add	r2, r1
 8004a26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a2a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004a2e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a32:	015a      	lsls	r2, r3, #5
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	4413      	add	r3, r2
 8004a38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a40:	0151      	lsls	r1, r2, #5
 8004a42:	69fa      	ldr	r2, [r7, #28]
 8004a44:	440a      	add	r2, r1
 8004a46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a4a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004a4e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a52:	3301      	adds	r3, #1
 8004a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	791b      	ldrb	r3, [r3, #4]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d3b2      	bcc.n	80049c8 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a68:	69db      	ldr	r3, [r3, #28]
 8004a6a:	69fa      	ldr	r2, [r7, #28]
 8004a6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a70:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004a74:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	7bdb      	ldrb	r3, [r3, #15]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d016      	beq.n	8004aac <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a88:	69fa      	ldr	r2, [r7, #28]
 8004a8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a8e:	f043 030b 	orr.w	r3, r3, #11
 8004a92:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a9e:	69fa      	ldr	r2, [r7, #28]
 8004aa0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004aa4:	f043 030b 	orr.w	r3, r3, #11
 8004aa8:	6453      	str	r3, [r2, #68]	@ 0x44
 8004aaa:	e015      	b.n	8004ad8 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ab2:	695b      	ldr	r3, [r3, #20]
 8004ab4:	69fa      	ldr	r2, [r7, #28]
 8004ab6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004aba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004abe:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004ac2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004aca:	691b      	ldr	r3, [r3, #16]
 8004acc:	69fa      	ldr	r2, [r7, #28]
 8004ace:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ad2:	f043 030b 	orr.w	r3, r3, #11
 8004ad6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	69fa      	ldr	r2, [r7, #28]
 8004ae2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ae6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004aea:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6818      	ldr	r0, [r3, #0]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004afa:	461a      	mov	r2, r3
 8004afc:	f005 f8ac 	bl	8009c58 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	695a      	ldr	r2, [r3, #20]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004b0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4618      	mov	r0, r3
 8004b16:	f004 ffdb 	bl	8009ad0 <USB_ReadInterrupts>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b24:	d123      	bne.n	8004b6e <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f005 f871 	bl	8009c12 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4618      	mov	r0, r3
 8004b36:	f004 f928 	bl	8008d8a <USB_GetDevSpeed>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	461a      	mov	r2, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681c      	ldr	r4, [r3, #0]
 8004b46:	f001 fa09 	bl	8005f5c <HAL_RCC_GetHCLKFreq>
 8004b4a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004b50:	461a      	mov	r2, r3
 8004b52:	4620      	mov	r0, r4
 8004b54:	f003 fe2c 	bl	80087b0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f007 fb4a 	bl	800c1f2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	695a      	ldr	r2, [r3, #20]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004b6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4618      	mov	r0, r3
 8004b74:	f004 ffac 	bl	8009ad0 <USB_ReadInterrupts>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	f003 0308 	and.w	r3, r3, #8
 8004b7e:	2b08      	cmp	r3, #8
 8004b80:	d10a      	bne.n	8004b98 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f007 fb27 	bl	800c1d6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	695a      	ldr	r2, [r3, #20]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f002 0208 	and.w	r2, r2, #8
 8004b96:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f004 ff97 	bl	8009ad0 <USB_ReadInterrupts>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ba8:	2b80      	cmp	r3, #128	@ 0x80
 8004baa:	d123      	bne.n	8004bf4 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004bac:	6a3b      	ldr	r3, [r7, #32]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004bb4:	6a3b      	ldr	r3, [r7, #32]
 8004bb6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004bb8:	2301      	movs	r3, #1
 8004bba:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bbc:	e014      	b.n	8004be8 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004bbe:	6879      	ldr	r1, [r7, #4]
 8004bc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	00db      	lsls	r3, r3, #3
 8004bc6:	4413      	add	r3, r2
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	440b      	add	r3, r1
 8004bcc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d105      	bne.n	8004be2 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	4619      	mov	r1, r3
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 fb0a 	bl	80051f6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be4:	3301      	adds	r3, #1
 8004be6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	791b      	ldrb	r3, [r3, #4]
 8004bec:	461a      	mov	r2, r3
 8004bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d3e4      	bcc.n	8004bbe <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f004 ff69 	bl	8009ad0 <USB_ReadInterrupts>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c08:	d13c      	bne.n	8004c84 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c0e:	e02b      	b.n	8004c68 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c12:	015a      	lsls	r2, r3, #5
 8004c14:	69fb      	ldr	r3, [r7, #28]
 8004c16:	4413      	add	r3, r2
 8004c18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004c20:	6879      	ldr	r1, [r7, #4]
 8004c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c24:	4613      	mov	r3, r2
 8004c26:	00db      	lsls	r3, r3, #3
 8004c28:	4413      	add	r3, r2
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	440b      	add	r3, r1
 8004c2e:	3318      	adds	r3, #24
 8004c30:	781b      	ldrb	r3, [r3, #0]
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d115      	bne.n	8004c62 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004c36:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	da12      	bge.n	8004c62 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004c3c:	6879      	ldr	r1, [r7, #4]
 8004c3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c40:	4613      	mov	r3, r2
 8004c42:	00db      	lsls	r3, r3, #3
 8004c44:	4413      	add	r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	3317      	adds	r3, #23
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 faca 	bl	80051f6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c64:	3301      	adds	r3, #1
 8004c66:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	791b      	ldrb	r3, [r3, #4]
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d3cd      	bcc.n	8004c10 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	695a      	ldr	r2, [r3, #20]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004c82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f004 ff21 	bl	8009ad0 <USB_ReadInterrupts>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c94:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c98:	d156      	bne.n	8004d48 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c9e:	e045      	b.n	8004d2c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca2:	015a      	lsls	r2, r3, #5
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	4413      	add	r3, r2
 8004ca8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004cb0:	6879      	ldr	r1, [r7, #4]
 8004cb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	00db      	lsls	r3, r3, #3
 8004cb8:	4413      	add	r3, r2
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	440b      	add	r3, r1
 8004cbe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004cc2:	781b      	ldrb	r3, [r3, #0]
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d12e      	bne.n	8004d26 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004cc8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	da2b      	bge.n	8004d26 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	0c1a      	lsrs	r2, r3, #16
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004cd8:	4053      	eors	r3, r2
 8004cda:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d121      	bne.n	8004d26 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004ce2:	6879      	ldr	r1, [r7, #4]
 8004ce4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ce6:	4613      	mov	r3, r2
 8004ce8:	00db      	lsls	r3, r3, #3
 8004cea:	4413      	add	r3, r2
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	440b      	add	r3, r1
 8004cf0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004cf8:	6a3b      	ldr	r3, [r7, #32]
 8004cfa:	699b      	ldr	r3, [r3, #24]
 8004cfc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004d00:	6a3b      	ldr	r3, [r7, #32]
 8004d02:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004d04:	6a3b      	ldr	r3, [r7, #32]
 8004d06:	695b      	ldr	r3, [r3, #20]
 8004d08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d10a      	bne.n	8004d26 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	69fa      	ldr	r2, [r7, #28]
 8004d1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d22:	6053      	str	r3, [r2, #4]
            break;
 8004d24:	e008      	b.n	8004d38 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d28:	3301      	adds	r3, #1
 8004d2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	791b      	ldrb	r3, [r3, #4]
 8004d30:	461a      	mov	r2, r3
 8004d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d3b3      	bcc.n	8004ca0 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	695a      	ldr	r2, [r3, #20]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004d46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f004 febf 	bl	8009ad0 <USB_ReadInterrupts>
 8004d52:	4603      	mov	r3, r0
 8004d54:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004d58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d5c:	d10a      	bne.n	8004d74 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f007 fac8 	bl	800c2f4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	695a      	ldr	r2, [r3, #20]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004d72:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f004 fea9 	bl	8009ad0 <USB_ReadInterrupts>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	f003 0304 	and.w	r3, r3, #4
 8004d84:	2b04      	cmp	r3, #4
 8004d86:	d115      	bne.n	8004db4 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	f003 0304 	and.w	r3, r3, #4
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d002      	beq.n	8004da0 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f007 fab8 	bl	800c310 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	6859      	ldr	r1, [r3, #4]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	69ba      	ldr	r2, [r7, #24]
 8004dac:	430a      	orrs	r2, r1
 8004dae:	605a      	str	r2, [r3, #4]
 8004db0:	e000      	b.n	8004db4 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004db2:	bf00      	nop
    }
  }
}
 8004db4:	3734      	adds	r7, #52	@ 0x34
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd90      	pop	{r4, r7, pc}

08004dba <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004dba:	b580      	push	{r7, lr}
 8004dbc:	b082      	sub	sp, #8
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	6078      	str	r0, [r7, #4]
 8004dc2:	460b      	mov	r3, r1
 8004dc4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d101      	bne.n	8004dd4 <HAL_PCD_SetAddress+0x1a>
 8004dd0:	2302      	movs	r3, #2
 8004dd2:	e012      	b.n	8004dfa <HAL_PCD_SetAddress+0x40>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	78fa      	ldrb	r2, [r7, #3]
 8004de0:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	78fa      	ldrb	r2, [r7, #3]
 8004de8:	4611      	mov	r1, r2
 8004dea:	4618      	mov	r0, r3
 8004dec:	f004 fe08 	bl	8009a00 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3708      	adds	r7, #8
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b084      	sub	sp, #16
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
 8004e0a:	4608      	mov	r0, r1
 8004e0c:	4611      	mov	r1, r2
 8004e0e:	461a      	mov	r2, r3
 8004e10:	4603      	mov	r3, r0
 8004e12:	70fb      	strb	r3, [r7, #3]
 8004e14:	460b      	mov	r3, r1
 8004e16:	803b      	strh	r3, [r7, #0]
 8004e18:	4613      	mov	r3, r2
 8004e1a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004e20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	da0f      	bge.n	8004e48 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e28:	78fb      	ldrb	r3, [r7, #3]
 8004e2a:	f003 020f 	and.w	r2, r3, #15
 8004e2e:	4613      	mov	r3, r2
 8004e30:	00db      	lsls	r3, r3, #3
 8004e32:	4413      	add	r3, r2
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	3310      	adds	r3, #16
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	4413      	add	r3, r2
 8004e3c:	3304      	adds	r3, #4
 8004e3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2201      	movs	r2, #1
 8004e44:	705a      	strb	r2, [r3, #1]
 8004e46:	e00f      	b.n	8004e68 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e48:	78fb      	ldrb	r3, [r7, #3]
 8004e4a:	f003 020f 	and.w	r2, r3, #15
 8004e4e:	4613      	mov	r3, r2
 8004e50:	00db      	lsls	r3, r3, #3
 8004e52:	4413      	add	r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	3304      	adds	r3, #4
 8004e60:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004e68:	78fb      	ldrb	r3, [r7, #3]
 8004e6a:	f003 030f 	and.w	r3, r3, #15
 8004e6e:	b2da      	uxtb	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004e74:	883b      	ldrh	r3, [r7, #0]
 8004e76:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	78ba      	ldrb	r2, [r7, #2]
 8004e82:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	785b      	ldrb	r3, [r3, #1]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d004      	beq.n	8004e96 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	781b      	ldrb	r3, [r3, #0]
 8004e90:	461a      	mov	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004e96:	78bb      	ldrb	r3, [r7, #2]
 8004e98:	2b02      	cmp	r3, #2
 8004e9a:	d102      	bne.n	8004ea2 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d101      	bne.n	8004eb0 <HAL_PCD_EP_Open+0xae>
 8004eac:	2302      	movs	r3, #2
 8004eae:	e00e      	b.n	8004ece <HAL_PCD_EP_Open+0xcc>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68f9      	ldr	r1, [r7, #12]
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f003 ff88 	bl	8008dd4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004ecc:	7afb      	ldrb	r3, [r7, #11]
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3710      	adds	r7, #16
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ed6:	b580      	push	{r7, lr}
 8004ed8:	b084      	sub	sp, #16
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	6078      	str	r0, [r7, #4]
 8004ede:	460b      	mov	r3, r1
 8004ee0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004ee2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	da0f      	bge.n	8004f0a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004eea:	78fb      	ldrb	r3, [r7, #3]
 8004eec:	f003 020f 	and.w	r2, r3, #15
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	00db      	lsls	r3, r3, #3
 8004ef4:	4413      	add	r3, r2
 8004ef6:	009b      	lsls	r3, r3, #2
 8004ef8:	3310      	adds	r3, #16
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	4413      	add	r3, r2
 8004efe:	3304      	adds	r3, #4
 8004f00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2201      	movs	r2, #1
 8004f06:	705a      	strb	r2, [r3, #1]
 8004f08:	e00f      	b.n	8004f2a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f0a:	78fb      	ldrb	r3, [r7, #3]
 8004f0c:	f003 020f 	and.w	r2, r3, #15
 8004f10:	4613      	mov	r3, r2
 8004f12:	00db      	lsls	r3, r3, #3
 8004f14:	4413      	add	r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	4413      	add	r3, r2
 8004f20:	3304      	adds	r3, #4
 8004f22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f2a:	78fb      	ldrb	r3, [r7, #3]
 8004f2c:	f003 030f 	and.w	r3, r3, #15
 8004f30:	b2da      	uxtb	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d101      	bne.n	8004f44 <HAL_PCD_EP_Close+0x6e>
 8004f40:	2302      	movs	r3, #2
 8004f42:	e00e      	b.n	8004f62 <HAL_PCD_EP_Close+0x8c>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68f9      	ldr	r1, [r7, #12]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f003 ffc6 	bl	8008ee4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3710      	adds	r7, #16
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}

08004f6a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004f6a:	b580      	push	{r7, lr}
 8004f6c:	b086      	sub	sp, #24
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	60f8      	str	r0, [r7, #12]
 8004f72:	607a      	str	r2, [r7, #4]
 8004f74:	603b      	str	r3, [r7, #0]
 8004f76:	460b      	mov	r3, r1
 8004f78:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f7a:	7afb      	ldrb	r3, [r7, #11]
 8004f7c:	f003 020f 	and.w	r2, r3, #15
 8004f80:	4613      	mov	r3, r2
 8004f82:	00db      	lsls	r3, r3, #3
 8004f84:	4413      	add	r3, r2
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	4413      	add	r3, r2
 8004f90:	3304      	adds	r3, #4
 8004f92:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	683a      	ldr	r2, [r7, #0]
 8004f9e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004fac:	7afb      	ldrb	r3, [r7, #11]
 8004fae:	f003 030f 	and.w	r3, r3, #15
 8004fb2:	b2da      	uxtb	r2, r3
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	799b      	ldrb	r3, [r3, #6]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d102      	bne.n	8004fc6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6818      	ldr	r0, [r3, #0]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	799b      	ldrb	r3, [r3, #6]
 8004fce:	461a      	mov	r2, r3
 8004fd0:	6979      	ldr	r1, [r7, #20]
 8004fd2:	f004 f863 	bl	800909c <USB_EPStartXfer>

  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3718      	adds	r7, #24
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	460b      	mov	r3, r1
 8004fea:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004fec:	78fb      	ldrb	r3, [r7, #3]
 8004fee:	f003 020f 	and.w	r2, r3, #15
 8004ff2:	6879      	ldr	r1, [r7, #4]
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	00db      	lsls	r3, r3, #3
 8004ff8:	4413      	add	r3, r2
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	440b      	add	r3, r1
 8004ffe:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005002:	681b      	ldr	r3, [r3, #0]
}
 8005004:	4618      	mov	r0, r3
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	607a      	str	r2, [r7, #4]
 800501a:	603b      	str	r3, [r7, #0]
 800501c:	460b      	mov	r3, r1
 800501e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005020:	7afb      	ldrb	r3, [r7, #11]
 8005022:	f003 020f 	and.w	r2, r3, #15
 8005026:	4613      	mov	r3, r2
 8005028:	00db      	lsls	r3, r3, #3
 800502a:	4413      	add	r3, r2
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	3310      	adds	r3, #16
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	4413      	add	r3, r2
 8005034:	3304      	adds	r3, #4
 8005036:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	683a      	ldr	r2, [r7, #0]
 8005042:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	2200      	movs	r2, #0
 8005048:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	2201      	movs	r2, #1
 800504e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005050:	7afb      	ldrb	r3, [r7, #11]
 8005052:	f003 030f 	and.w	r3, r3, #15
 8005056:	b2da      	uxtb	r2, r3
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	799b      	ldrb	r3, [r3, #6]
 8005060:	2b01      	cmp	r3, #1
 8005062:	d102      	bne.n	800506a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005064:	687a      	ldr	r2, [r7, #4]
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6818      	ldr	r0, [r3, #0]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	799b      	ldrb	r3, [r3, #6]
 8005072:	461a      	mov	r2, r3
 8005074:	6979      	ldr	r1, [r7, #20]
 8005076:	f004 f811 	bl	800909c <USB_EPStartXfer>

  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	3718      	adds	r7, #24
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}

08005084 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b084      	sub	sp, #16
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	460b      	mov	r3, r1
 800508e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005090:	78fb      	ldrb	r3, [r7, #3]
 8005092:	f003 030f 	and.w	r3, r3, #15
 8005096:	687a      	ldr	r2, [r7, #4]
 8005098:	7912      	ldrb	r2, [r2, #4]
 800509a:	4293      	cmp	r3, r2
 800509c:	d901      	bls.n	80050a2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e04f      	b.n	8005142 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80050a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	da0f      	bge.n	80050ca <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050aa:	78fb      	ldrb	r3, [r7, #3]
 80050ac:	f003 020f 	and.w	r2, r3, #15
 80050b0:	4613      	mov	r3, r2
 80050b2:	00db      	lsls	r3, r3, #3
 80050b4:	4413      	add	r3, r2
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	3310      	adds	r3, #16
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	4413      	add	r3, r2
 80050be:	3304      	adds	r3, #4
 80050c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2201      	movs	r2, #1
 80050c6:	705a      	strb	r2, [r3, #1]
 80050c8:	e00d      	b.n	80050e6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80050ca:	78fa      	ldrb	r2, [r7, #3]
 80050cc:	4613      	mov	r3, r2
 80050ce:	00db      	lsls	r3, r3, #3
 80050d0:	4413      	add	r3, r2
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	4413      	add	r3, r2
 80050dc:	3304      	adds	r3, #4
 80050de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2201      	movs	r2, #1
 80050ea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80050ec:	78fb      	ldrb	r3, [r7, #3]
 80050ee:	f003 030f 	and.w	r3, r3, #15
 80050f2:	b2da      	uxtb	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d101      	bne.n	8005106 <HAL_PCD_EP_SetStall+0x82>
 8005102:	2302      	movs	r3, #2
 8005104:	e01d      	b.n	8005142 <HAL_PCD_EP_SetStall+0xbe>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2201      	movs	r2, #1
 800510a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68f9      	ldr	r1, [r7, #12]
 8005114:	4618      	mov	r0, r3
 8005116:	f004 fb9f 	bl	8009858 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800511a:	78fb      	ldrb	r3, [r7, #3]
 800511c:	f003 030f 	and.w	r3, r3, #15
 8005120:	2b00      	cmp	r3, #0
 8005122:	d109      	bne.n	8005138 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6818      	ldr	r0, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	7999      	ldrb	r1, [r3, #6]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005132:	461a      	mov	r2, r3
 8005134:	f004 fd90 	bl	8009c58 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3710      	adds	r7, #16
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}

0800514a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800514a:	b580      	push	{r7, lr}
 800514c:	b084      	sub	sp, #16
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
 8005152:	460b      	mov	r3, r1
 8005154:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005156:	78fb      	ldrb	r3, [r7, #3]
 8005158:	f003 030f 	and.w	r3, r3, #15
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	7912      	ldrb	r2, [r2, #4]
 8005160:	4293      	cmp	r3, r2
 8005162:	d901      	bls.n	8005168 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e042      	b.n	80051ee <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005168:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800516c:	2b00      	cmp	r3, #0
 800516e:	da0f      	bge.n	8005190 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005170:	78fb      	ldrb	r3, [r7, #3]
 8005172:	f003 020f 	and.w	r2, r3, #15
 8005176:	4613      	mov	r3, r2
 8005178:	00db      	lsls	r3, r3, #3
 800517a:	4413      	add	r3, r2
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	3310      	adds	r3, #16
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	4413      	add	r3, r2
 8005184:	3304      	adds	r3, #4
 8005186:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2201      	movs	r2, #1
 800518c:	705a      	strb	r2, [r3, #1]
 800518e:	e00f      	b.n	80051b0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005190:	78fb      	ldrb	r3, [r7, #3]
 8005192:	f003 020f 	and.w	r2, r3, #15
 8005196:	4613      	mov	r3, r2
 8005198:	00db      	lsls	r3, r3, #3
 800519a:	4413      	add	r3, r2
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	4413      	add	r3, r2
 80051a6:	3304      	adds	r3, #4
 80051a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2200      	movs	r2, #0
 80051ae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2200      	movs	r2, #0
 80051b4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80051b6:	78fb      	ldrb	r3, [r7, #3]
 80051b8:	f003 030f 	and.w	r3, r3, #15
 80051bc:	b2da      	uxtb	r2, r3
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d101      	bne.n	80051d0 <HAL_PCD_EP_ClrStall+0x86>
 80051cc:	2302      	movs	r3, #2
 80051ce:	e00e      	b.n	80051ee <HAL_PCD_EP_ClrStall+0xa4>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68f9      	ldr	r1, [r7, #12]
 80051de:	4618      	mov	r0, r3
 80051e0:	f004 fba8 	bl	8009934 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80051ec:	2300      	movs	r3, #0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3710      	adds	r7, #16
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}

080051f6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051f6:	b580      	push	{r7, lr}
 80051f8:	b084      	sub	sp, #16
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	6078      	str	r0, [r7, #4]
 80051fe:	460b      	mov	r3, r1
 8005200:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005202:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005206:	2b00      	cmp	r3, #0
 8005208:	da0c      	bge.n	8005224 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800520a:	78fb      	ldrb	r3, [r7, #3]
 800520c:	f003 020f 	and.w	r2, r3, #15
 8005210:	4613      	mov	r3, r2
 8005212:	00db      	lsls	r3, r3, #3
 8005214:	4413      	add	r3, r2
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	3310      	adds	r3, #16
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	4413      	add	r3, r2
 800521e:	3304      	adds	r3, #4
 8005220:	60fb      	str	r3, [r7, #12]
 8005222:	e00c      	b.n	800523e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005224:	78fb      	ldrb	r3, [r7, #3]
 8005226:	f003 020f 	and.w	r2, r3, #15
 800522a:	4613      	mov	r3, r2
 800522c:	00db      	lsls	r3, r3, #3
 800522e:	4413      	add	r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	4413      	add	r3, r2
 800523a:	3304      	adds	r3, #4
 800523c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	68f9      	ldr	r1, [r7, #12]
 8005244:	4618      	mov	r0, r3
 8005246:	f004 f9c7 	bl	80095d8 <USB_EPStopXfer>
 800524a:	4603      	mov	r3, r0
 800524c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800524e:	7afb      	ldrb	r3, [r7, #11]
}
 8005250:	4618      	mov	r0, r3
 8005252:	3710      	adds	r7, #16
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}

08005258 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b08a      	sub	sp, #40	@ 0x28
 800525c:	af02      	add	r7, sp, #8
 800525e:	6078      	str	r0, [r7, #4]
 8005260:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800526c:	683a      	ldr	r2, [r7, #0]
 800526e:	4613      	mov	r3, r2
 8005270:	00db      	lsls	r3, r3, #3
 8005272:	4413      	add	r3, r2
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	3310      	adds	r3, #16
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	4413      	add	r3, r2
 800527c:	3304      	adds	r3, #4
 800527e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	695a      	ldr	r2, [r3, #20]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	691b      	ldr	r3, [r3, #16]
 8005288:	429a      	cmp	r2, r3
 800528a:	d901      	bls.n	8005290 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e06b      	b.n	8005368 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	691a      	ldr	r2, [r3, #16]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	695b      	ldr	r3, [r3, #20]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	69fa      	ldr	r2, [r7, #28]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d902      	bls.n	80052ac <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80052ac:	69fb      	ldr	r3, [r7, #28]
 80052ae:	3303      	adds	r3, #3
 80052b0:	089b      	lsrs	r3, r3, #2
 80052b2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80052b4:	e02a      	b.n	800530c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	691a      	ldr	r2, [r3, #16]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	695b      	ldr	r3, [r3, #20]
 80052be:	1ad3      	subs	r3, r2, r3
 80052c0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	69fa      	ldr	r2, [r7, #28]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d902      	bls.n	80052d2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	3303      	adds	r3, #3
 80052d6:	089b      	lsrs	r3, r3, #2
 80052d8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	68d9      	ldr	r1, [r3, #12]
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	b2da      	uxtb	r2, r3
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80052ea:	9300      	str	r3, [sp, #0]
 80052ec:	4603      	mov	r3, r0
 80052ee:	6978      	ldr	r0, [r7, #20]
 80052f0:	f004 fa1c 	bl	800972c <USB_WritePacket>

    ep->xfer_buff  += len;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	68da      	ldr	r2, [r3, #12]
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	441a      	add	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	695a      	ldr	r2, [r3, #20]
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	441a      	add	r2, r3
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	015a      	lsls	r2, r3, #5
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	4413      	add	r3, r2
 8005314:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800531c:	69ba      	ldr	r2, [r7, #24]
 800531e:	429a      	cmp	r2, r3
 8005320:	d809      	bhi.n	8005336 <PCD_WriteEmptyTxFifo+0xde>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	695a      	ldr	r2, [r3, #20]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800532a:	429a      	cmp	r2, r3
 800532c:	d203      	bcs.n	8005336 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d1bf      	bne.n	80052b6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	691a      	ldr	r2, [r3, #16]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	429a      	cmp	r2, r3
 8005340:	d811      	bhi.n	8005366 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	f003 030f 	and.w	r3, r3, #15
 8005348:	2201      	movs	r2, #1
 800534a:	fa02 f303 	lsl.w	r3, r2, r3
 800534e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005356:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	43db      	mvns	r3, r3
 800535c:	6939      	ldr	r1, [r7, #16]
 800535e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005362:	4013      	ands	r3, r2
 8005364:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3720      	adds	r7, #32
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b088      	sub	sp, #32
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	333c      	adds	r3, #60	@ 0x3c
 8005388:	3304      	adds	r3, #4
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	015a      	lsls	r2, r3, #5
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	4413      	add	r3, r2
 8005396:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	799b      	ldrb	r3, [r3, #6]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d17b      	bne.n	800549e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	f003 0308 	and.w	r3, r3, #8
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d015      	beq.n	80053dc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	4a61      	ldr	r2, [pc, #388]	@ (8005538 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	f240 80b9 	bls.w	800552c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	f000 80b3 	beq.w	800552c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	015a      	lsls	r2, r3, #5
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	4413      	add	r3, r2
 80053ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053d2:	461a      	mov	r2, r3
 80053d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053d8:	6093      	str	r3, [r2, #8]
 80053da:	e0a7      	b.n	800552c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	f003 0320 	and.w	r3, r3, #32
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d009      	beq.n	80053fa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	015a      	lsls	r2, r3, #5
 80053ea:	69bb      	ldr	r3, [r7, #24]
 80053ec:	4413      	add	r3, r2
 80053ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053f2:	461a      	mov	r2, r3
 80053f4:	2320      	movs	r3, #32
 80053f6:	6093      	str	r3, [r2, #8]
 80053f8:	e098      	b.n	800552c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005400:	2b00      	cmp	r3, #0
 8005402:	f040 8093 	bne.w	800552c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	4a4b      	ldr	r2, [pc, #300]	@ (8005538 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d90f      	bls.n	800542e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00a      	beq.n	800542e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	015a      	lsls	r2, r3, #5
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	4413      	add	r3, r2
 8005420:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005424:	461a      	mov	r2, r3
 8005426:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800542a:	6093      	str	r3, [r2, #8]
 800542c:	e07e      	b.n	800552c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800542e:	683a      	ldr	r2, [r7, #0]
 8005430:	4613      	mov	r3, r2
 8005432:	00db      	lsls	r3, r3, #3
 8005434:	4413      	add	r3, r2
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	4413      	add	r3, r2
 8005440:	3304      	adds	r3, #4
 8005442:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6a1a      	ldr	r2, [r3, #32]
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	0159      	lsls	r1, r3, #5
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	440b      	add	r3, r1
 8005450:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800545a:	1ad2      	subs	r2, r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d114      	bne.n	8005490 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	691b      	ldr	r3, [r3, #16]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d109      	bne.n	8005482 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6818      	ldr	r0, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005478:	461a      	mov	r2, r3
 800547a:	2101      	movs	r1, #1
 800547c:	f004 fbec 	bl	8009c58 <USB_EP0_OutStart>
 8005480:	e006      	b.n	8005490 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	68da      	ldr	r2, [r3, #12]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	441a      	add	r2, r3
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	b2db      	uxtb	r3, r3
 8005494:	4619      	mov	r1, r3
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f006 fe68 	bl	800c16c <HAL_PCD_DataOutStageCallback>
 800549c:	e046      	b.n	800552c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	4a26      	ldr	r2, [pc, #152]	@ (800553c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d124      	bne.n	80054f0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00a      	beq.n	80054c6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	015a      	lsls	r2, r3, #5
 80054b4:	69bb      	ldr	r3, [r7, #24]
 80054b6:	4413      	add	r3, r2
 80054b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054bc:	461a      	mov	r2, r3
 80054be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054c2:	6093      	str	r3, [r2, #8]
 80054c4:	e032      	b.n	800552c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	f003 0320 	and.w	r3, r3, #32
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d008      	beq.n	80054e2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	015a      	lsls	r2, r3, #5
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	4413      	add	r3, r2
 80054d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054dc:	461a      	mov	r2, r3
 80054de:	2320      	movs	r3, #32
 80054e0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	4619      	mov	r1, r3
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f006 fe3f 	bl	800c16c <HAL_PCD_DataOutStageCallback>
 80054ee:	e01d      	b.n	800552c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d114      	bne.n	8005520 <PCD_EP_OutXfrComplete_int+0x1b0>
 80054f6:	6879      	ldr	r1, [r7, #4]
 80054f8:	683a      	ldr	r2, [r7, #0]
 80054fa:	4613      	mov	r3, r2
 80054fc:	00db      	lsls	r3, r3, #3
 80054fe:	4413      	add	r3, r2
 8005500:	009b      	lsls	r3, r3, #2
 8005502:	440b      	add	r3, r1
 8005504:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d108      	bne.n	8005520 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6818      	ldr	r0, [r3, #0]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005518:	461a      	mov	r2, r3
 800551a:	2100      	movs	r1, #0
 800551c:	f004 fb9c 	bl	8009c58 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	b2db      	uxtb	r3, r3
 8005524:	4619      	mov	r1, r3
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f006 fe20 	bl	800c16c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3720      	adds	r7, #32
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	4f54300a 	.word	0x4f54300a
 800553c:	4f54310a 	.word	0x4f54310a

08005540 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b086      	sub	sp, #24
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	333c      	adds	r3, #60	@ 0x3c
 8005558:	3304      	adds	r3, #4
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	015a      	lsls	r2, r3, #5
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	4413      	add	r3, r2
 8005566:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	4a15      	ldr	r2, [pc, #84]	@ (80055c8 <PCD_EP_OutSetupPacket_int+0x88>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d90e      	bls.n	8005594 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800557c:	2b00      	cmp	r3, #0
 800557e:	d009      	beq.n	8005594 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	015a      	lsls	r2, r3, #5
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	4413      	add	r3, r2
 8005588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800558c:	461a      	mov	r2, r3
 800558e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005592:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f006 fdd7 	bl	800c148 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	4a0a      	ldr	r2, [pc, #40]	@ (80055c8 <PCD_EP_OutSetupPacket_int+0x88>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d90c      	bls.n	80055bc <PCD_EP_OutSetupPacket_int+0x7c>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	799b      	ldrb	r3, [r3, #6]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d108      	bne.n	80055bc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6818      	ldr	r0, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80055b4:	461a      	mov	r2, r3
 80055b6:	2101      	movs	r1, #1
 80055b8:	f004 fb4e 	bl	8009c58 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3718      	adds	r7, #24
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
 80055c6:	bf00      	nop
 80055c8:	4f54300a 	.word	0x4f54300a

080055cc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b085      	sub	sp, #20
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	460b      	mov	r3, r1
 80055d6:	70fb      	strb	r3, [r7, #3]
 80055d8:	4613      	mov	r3, r2
 80055da:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80055e4:	78fb      	ldrb	r3, [r7, #3]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d107      	bne.n	80055fa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80055ea:	883b      	ldrh	r3, [r7, #0]
 80055ec:	0419      	lsls	r1, r3, #16
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	430a      	orrs	r2, r1
 80055f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80055f8:	e028      	b.n	800564c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005600:	0c1b      	lsrs	r3, r3, #16
 8005602:	68ba      	ldr	r2, [r7, #8]
 8005604:	4413      	add	r3, r2
 8005606:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005608:	2300      	movs	r3, #0
 800560a:	73fb      	strb	r3, [r7, #15]
 800560c:	e00d      	b.n	800562a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	7bfb      	ldrb	r3, [r7, #15]
 8005614:	3340      	adds	r3, #64	@ 0x40
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	4413      	add	r3, r2
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	0c1b      	lsrs	r3, r3, #16
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	4413      	add	r3, r2
 8005622:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005624:	7bfb      	ldrb	r3, [r7, #15]
 8005626:	3301      	adds	r3, #1
 8005628:	73fb      	strb	r3, [r7, #15]
 800562a:	7bfa      	ldrb	r2, [r7, #15]
 800562c:	78fb      	ldrb	r3, [r7, #3]
 800562e:	3b01      	subs	r3, #1
 8005630:	429a      	cmp	r2, r3
 8005632:	d3ec      	bcc.n	800560e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005634:	883b      	ldrh	r3, [r7, #0]
 8005636:	0418      	lsls	r0, r3, #16
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6819      	ldr	r1, [r3, #0]
 800563c:	78fb      	ldrb	r3, [r7, #3]
 800563e:	3b01      	subs	r3, #1
 8005640:	68ba      	ldr	r2, [r7, #8]
 8005642:	4302      	orrs	r2, r0
 8005644:	3340      	adds	r3, #64	@ 0x40
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	440b      	add	r3, r1
 800564a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	3714      	adds	r7, #20
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr

0800565a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800565a:	b480      	push	{r7}
 800565c:	b083      	sub	sp, #12
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
 8005662:	460b      	mov	r3, r1
 8005664:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	887a      	ldrh	r2, [r7, #2]
 800566c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	460b      	mov	r3, r1
 8005686:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005688:	bf00      	nop
 800568a:	370c      	adds	r7, #12
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b086      	sub	sp, #24
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d101      	bne.n	80056a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e267      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d075      	beq.n	800579e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80056b2:	4b88      	ldr	r3, [pc, #544]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f003 030c 	and.w	r3, r3, #12
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	d00c      	beq.n	80056d8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056be:	4b85      	ldr	r3, [pc, #532]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80056c6:	2b08      	cmp	r3, #8
 80056c8:	d112      	bne.n	80056f0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056ca:	4b82      	ldr	r3, [pc, #520]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056d6:	d10b      	bne.n	80056f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056d8:	4b7e      	ldr	r3, [pc, #504]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d05b      	beq.n	800579c <HAL_RCC_OscConfig+0x108>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d157      	bne.n	800579c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e242      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056f8:	d106      	bne.n	8005708 <HAL_RCC_OscConfig+0x74>
 80056fa:	4b76      	ldr	r3, [pc, #472]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a75      	ldr	r2, [pc, #468]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005700:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005704:	6013      	str	r3, [r2, #0]
 8005706:	e01d      	b.n	8005744 <HAL_RCC_OscConfig+0xb0>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005710:	d10c      	bne.n	800572c <HAL_RCC_OscConfig+0x98>
 8005712:	4b70      	ldr	r3, [pc, #448]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a6f      	ldr	r2, [pc, #444]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005718:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800571c:	6013      	str	r3, [r2, #0]
 800571e:	4b6d      	ldr	r3, [pc, #436]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a6c      	ldr	r2, [pc, #432]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005724:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005728:	6013      	str	r3, [r2, #0]
 800572a:	e00b      	b.n	8005744 <HAL_RCC_OscConfig+0xb0>
 800572c:	4b69      	ldr	r3, [pc, #420]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a68      	ldr	r2, [pc, #416]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005732:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005736:	6013      	str	r3, [r2, #0]
 8005738:	4b66      	ldr	r3, [pc, #408]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a65      	ldr	r2, [pc, #404]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 800573e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005742:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d013      	beq.n	8005774 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800574c:	f7fd fe26 	bl	800339c <HAL_GetTick>
 8005750:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005752:	e008      	b.n	8005766 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005754:	f7fd fe22 	bl	800339c <HAL_GetTick>
 8005758:	4602      	mov	r2, r0
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	2b64      	cmp	r3, #100	@ 0x64
 8005760:	d901      	bls.n	8005766 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005762:	2303      	movs	r3, #3
 8005764:	e207      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005766:	4b5b      	ldr	r3, [pc, #364]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d0f0      	beq.n	8005754 <HAL_RCC_OscConfig+0xc0>
 8005772:	e014      	b.n	800579e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005774:	f7fd fe12 	bl	800339c <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800577a:	e008      	b.n	800578e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800577c:	f7fd fe0e 	bl	800339c <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b64      	cmp	r3, #100	@ 0x64
 8005788:	d901      	bls.n	800578e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e1f3      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800578e:	4b51      	ldr	r3, [pc, #324]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1f0      	bne.n	800577c <HAL_RCC_OscConfig+0xe8>
 800579a:	e000      	b.n	800579e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800579c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0302 	and.w	r3, r3, #2
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d063      	beq.n	8005872 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80057aa:	4b4a      	ldr	r3, [pc, #296]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	f003 030c 	and.w	r3, r3, #12
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00b      	beq.n	80057ce <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057b6:	4b47      	ldr	r3, [pc, #284]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80057be:	2b08      	cmp	r3, #8
 80057c0:	d11c      	bne.n	80057fc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057c2:	4b44      	ldr	r3, [pc, #272]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d116      	bne.n	80057fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057ce:	4b41      	ldr	r3, [pc, #260]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 0302 	and.w	r3, r3, #2
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d005      	beq.n	80057e6 <HAL_RCC_OscConfig+0x152>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d001      	beq.n	80057e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e1c7      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057e6:	4b3b      	ldr	r3, [pc, #236]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	00db      	lsls	r3, r3, #3
 80057f4:	4937      	ldr	r1, [pc, #220]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057fa:	e03a      	b.n	8005872 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d020      	beq.n	8005846 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005804:	4b34      	ldr	r3, [pc, #208]	@ (80058d8 <HAL_RCC_OscConfig+0x244>)
 8005806:	2201      	movs	r2, #1
 8005808:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800580a:	f7fd fdc7 	bl	800339c <HAL_GetTick>
 800580e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005810:	e008      	b.n	8005824 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005812:	f7fd fdc3 	bl	800339c <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	2b02      	cmp	r3, #2
 800581e:	d901      	bls.n	8005824 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e1a8      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005824:	4b2b      	ldr	r3, [pc, #172]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0302 	and.w	r3, r3, #2
 800582c:	2b00      	cmp	r3, #0
 800582e:	d0f0      	beq.n	8005812 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005830:	4b28      	ldr	r3, [pc, #160]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	00db      	lsls	r3, r3, #3
 800583e:	4925      	ldr	r1, [pc, #148]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005840:	4313      	orrs	r3, r2
 8005842:	600b      	str	r3, [r1, #0]
 8005844:	e015      	b.n	8005872 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005846:	4b24      	ldr	r3, [pc, #144]	@ (80058d8 <HAL_RCC_OscConfig+0x244>)
 8005848:	2200      	movs	r2, #0
 800584a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800584c:	f7fd fda6 	bl	800339c <HAL_GetTick>
 8005850:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005852:	e008      	b.n	8005866 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005854:	f7fd fda2 	bl	800339c <HAL_GetTick>
 8005858:	4602      	mov	r2, r0
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	2b02      	cmp	r3, #2
 8005860:	d901      	bls.n	8005866 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e187      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005866:	4b1b      	ldr	r3, [pc, #108]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f003 0302 	and.w	r3, r3, #2
 800586e:	2b00      	cmp	r3, #0
 8005870:	d1f0      	bne.n	8005854 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0308 	and.w	r3, r3, #8
 800587a:	2b00      	cmp	r3, #0
 800587c:	d036      	beq.n	80058ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d016      	beq.n	80058b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005886:	4b15      	ldr	r3, [pc, #84]	@ (80058dc <HAL_RCC_OscConfig+0x248>)
 8005888:	2201      	movs	r2, #1
 800588a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800588c:	f7fd fd86 	bl	800339c <HAL_GetTick>
 8005890:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005892:	e008      	b.n	80058a6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005894:	f7fd fd82 	bl	800339c <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d901      	bls.n	80058a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e167      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058a6:	4b0b      	ldr	r3, [pc, #44]	@ (80058d4 <HAL_RCC_OscConfig+0x240>)
 80058a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d0f0      	beq.n	8005894 <HAL_RCC_OscConfig+0x200>
 80058b2:	e01b      	b.n	80058ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058b4:	4b09      	ldr	r3, [pc, #36]	@ (80058dc <HAL_RCC_OscConfig+0x248>)
 80058b6:	2200      	movs	r2, #0
 80058b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058ba:	f7fd fd6f 	bl	800339c <HAL_GetTick>
 80058be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058c0:	e00e      	b.n	80058e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058c2:	f7fd fd6b 	bl	800339c <HAL_GetTick>
 80058c6:	4602      	mov	r2, r0
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	1ad3      	subs	r3, r2, r3
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d907      	bls.n	80058e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e150      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
 80058d4:	40023800 	.word	0x40023800
 80058d8:	42470000 	.word	0x42470000
 80058dc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058e0:	4b88      	ldr	r3, [pc, #544]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 80058e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058e4:	f003 0302 	and.w	r3, r3, #2
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d1ea      	bne.n	80058c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f003 0304 	and.w	r3, r3, #4
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f000 8097 	beq.w	8005a28 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058fa:	2300      	movs	r3, #0
 80058fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058fe:	4b81      	ldr	r3, [pc, #516]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005906:	2b00      	cmp	r3, #0
 8005908:	d10f      	bne.n	800592a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800590a:	2300      	movs	r3, #0
 800590c:	60bb      	str	r3, [r7, #8]
 800590e:	4b7d      	ldr	r3, [pc, #500]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005912:	4a7c      	ldr	r2, [pc, #496]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005914:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005918:	6413      	str	r3, [r2, #64]	@ 0x40
 800591a:	4b7a      	ldr	r3, [pc, #488]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 800591c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800591e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005922:	60bb      	str	r3, [r7, #8]
 8005924:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005926:	2301      	movs	r3, #1
 8005928:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800592a:	4b77      	ldr	r3, [pc, #476]	@ (8005b08 <HAL_RCC_OscConfig+0x474>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005932:	2b00      	cmp	r3, #0
 8005934:	d118      	bne.n	8005968 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005936:	4b74      	ldr	r3, [pc, #464]	@ (8005b08 <HAL_RCC_OscConfig+0x474>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a73      	ldr	r2, [pc, #460]	@ (8005b08 <HAL_RCC_OscConfig+0x474>)
 800593c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005940:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005942:	f7fd fd2b 	bl	800339c <HAL_GetTick>
 8005946:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005948:	e008      	b.n	800595c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800594a:	f7fd fd27 	bl	800339c <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e10c      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800595c:	4b6a      	ldr	r3, [pc, #424]	@ (8005b08 <HAL_RCC_OscConfig+0x474>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005964:	2b00      	cmp	r3, #0
 8005966:	d0f0      	beq.n	800594a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	2b01      	cmp	r3, #1
 800596e:	d106      	bne.n	800597e <HAL_RCC_OscConfig+0x2ea>
 8005970:	4b64      	ldr	r3, [pc, #400]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005974:	4a63      	ldr	r2, [pc, #396]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005976:	f043 0301 	orr.w	r3, r3, #1
 800597a:	6713      	str	r3, [r2, #112]	@ 0x70
 800597c:	e01c      	b.n	80059b8 <HAL_RCC_OscConfig+0x324>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	2b05      	cmp	r3, #5
 8005984:	d10c      	bne.n	80059a0 <HAL_RCC_OscConfig+0x30c>
 8005986:	4b5f      	ldr	r3, [pc, #380]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005988:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800598a:	4a5e      	ldr	r2, [pc, #376]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 800598c:	f043 0304 	orr.w	r3, r3, #4
 8005990:	6713      	str	r3, [r2, #112]	@ 0x70
 8005992:	4b5c      	ldr	r3, [pc, #368]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005994:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005996:	4a5b      	ldr	r2, [pc, #364]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005998:	f043 0301 	orr.w	r3, r3, #1
 800599c:	6713      	str	r3, [r2, #112]	@ 0x70
 800599e:	e00b      	b.n	80059b8 <HAL_RCC_OscConfig+0x324>
 80059a0:	4b58      	ldr	r3, [pc, #352]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 80059a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059a4:	4a57      	ldr	r2, [pc, #348]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 80059a6:	f023 0301 	bic.w	r3, r3, #1
 80059aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80059ac:	4b55      	ldr	r3, [pc, #340]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 80059ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059b0:	4a54      	ldr	r2, [pc, #336]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 80059b2:	f023 0304 	bic.w	r3, r3, #4
 80059b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d015      	beq.n	80059ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059c0:	f7fd fcec 	bl	800339c <HAL_GetTick>
 80059c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059c6:	e00a      	b.n	80059de <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059c8:	f7fd fce8 	bl	800339c <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e0cb      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059de:	4b49      	ldr	r3, [pc, #292]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 80059e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059e2:	f003 0302 	and.w	r3, r3, #2
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d0ee      	beq.n	80059c8 <HAL_RCC_OscConfig+0x334>
 80059ea:	e014      	b.n	8005a16 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059ec:	f7fd fcd6 	bl	800339c <HAL_GetTick>
 80059f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059f2:	e00a      	b.n	8005a0a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059f4:	f7fd fcd2 	bl	800339c <HAL_GetTick>
 80059f8:	4602      	mov	r2, r0
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d901      	bls.n	8005a0a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e0b5      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a0a:	4b3e      	ldr	r3, [pc, #248]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005a0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a0e:	f003 0302 	and.w	r3, r3, #2
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1ee      	bne.n	80059f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a16:	7dfb      	ldrb	r3, [r7, #23]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d105      	bne.n	8005a28 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a1c:	4b39      	ldr	r3, [pc, #228]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a20:	4a38      	ldr	r2, [pc, #224]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005a22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a26:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f000 80a1 	beq.w	8005b74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a32:	4b34      	ldr	r3, [pc, #208]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	f003 030c 	and.w	r3, r3, #12
 8005a3a:	2b08      	cmp	r3, #8
 8005a3c:	d05c      	beq.n	8005af8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d141      	bne.n	8005aca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a46:	4b31      	ldr	r3, [pc, #196]	@ (8005b0c <HAL_RCC_OscConfig+0x478>)
 8005a48:	2200      	movs	r2, #0
 8005a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a4c:	f7fd fca6 	bl	800339c <HAL_GetTick>
 8005a50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a52:	e008      	b.n	8005a66 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a54:	f7fd fca2 	bl	800339c <HAL_GetTick>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d901      	bls.n	8005a66 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e087      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a66:	4b27      	ldr	r3, [pc, #156]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1f0      	bne.n	8005a54 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	69da      	ldr	r2, [r3, #28]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	431a      	orrs	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a80:	019b      	lsls	r3, r3, #6
 8005a82:	431a      	orrs	r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a88:	085b      	lsrs	r3, r3, #1
 8005a8a:	3b01      	subs	r3, #1
 8005a8c:	041b      	lsls	r3, r3, #16
 8005a8e:	431a      	orrs	r2, r3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a94:	061b      	lsls	r3, r3, #24
 8005a96:	491b      	ldr	r1, [pc, #108]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a9c:	4b1b      	ldr	r3, [pc, #108]	@ (8005b0c <HAL_RCC_OscConfig+0x478>)
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aa2:	f7fd fc7b 	bl	800339c <HAL_GetTick>
 8005aa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aa8:	e008      	b.n	8005abc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005aaa:	f7fd fc77 	bl	800339c <HAL_GetTick>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	1ad3      	subs	r3, r2, r3
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d901      	bls.n	8005abc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005ab8:	2303      	movs	r3, #3
 8005aba:	e05c      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005abc:	4b11      	ldr	r3, [pc, #68]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d0f0      	beq.n	8005aaa <HAL_RCC_OscConfig+0x416>
 8005ac8:	e054      	b.n	8005b74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aca:	4b10      	ldr	r3, [pc, #64]	@ (8005b0c <HAL_RCC_OscConfig+0x478>)
 8005acc:	2200      	movs	r2, #0
 8005ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ad0:	f7fd fc64 	bl	800339c <HAL_GetTick>
 8005ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ad6:	e008      	b.n	8005aea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ad8:	f7fd fc60 	bl	800339c <HAL_GetTick>
 8005adc:	4602      	mov	r2, r0
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	1ad3      	subs	r3, r2, r3
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d901      	bls.n	8005aea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	e045      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aea:	4b06      	ldr	r3, [pc, #24]	@ (8005b04 <HAL_RCC_OscConfig+0x470>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d1f0      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x444>
 8005af6:	e03d      	b.n	8005b74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d107      	bne.n	8005b10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e038      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
 8005b04:	40023800 	.word	0x40023800
 8005b08:	40007000 	.word	0x40007000
 8005b0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b10:	4b1b      	ldr	r3, [pc, #108]	@ (8005b80 <HAL_RCC_OscConfig+0x4ec>)
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	699b      	ldr	r3, [r3, #24]
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d028      	beq.n	8005b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d121      	bne.n	8005b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d11a      	bne.n	8005b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005b40:	4013      	ands	r3, r2
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005b46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d111      	bne.n	8005b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b56:	085b      	lsrs	r3, r3, #1
 8005b58:	3b01      	subs	r3, #1
 8005b5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d107      	bne.n	8005b70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d001      	beq.n	8005b74 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e000      	b.n	8005b76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3718      	adds	r7, #24
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	40023800 	.word	0x40023800

08005b84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b084      	sub	sp, #16
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d101      	bne.n	8005b98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e0cc      	b.n	8005d32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b98:	4b68      	ldr	r3, [pc, #416]	@ (8005d3c <HAL_RCC_ClockConfig+0x1b8>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0307 	and.w	r3, r3, #7
 8005ba0:	683a      	ldr	r2, [r7, #0]
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d90c      	bls.n	8005bc0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ba6:	4b65      	ldr	r3, [pc, #404]	@ (8005d3c <HAL_RCC_ClockConfig+0x1b8>)
 8005ba8:	683a      	ldr	r2, [r7, #0]
 8005baa:	b2d2      	uxtb	r2, r2
 8005bac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bae:	4b63      	ldr	r3, [pc, #396]	@ (8005d3c <HAL_RCC_ClockConfig+0x1b8>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 0307 	and.w	r3, r3, #7
 8005bb6:	683a      	ldr	r2, [r7, #0]
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d001      	beq.n	8005bc0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e0b8      	b.n	8005d32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0302 	and.w	r3, r3, #2
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d020      	beq.n	8005c0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0304 	and.w	r3, r3, #4
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d005      	beq.n	8005be4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bd8:	4b59      	ldr	r3, [pc, #356]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	4a58      	ldr	r2, [pc, #352]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005bde:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005be2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 0308 	and.w	r3, r3, #8
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d005      	beq.n	8005bfc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005bf0:	4b53      	ldr	r3, [pc, #332]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	4a52      	ldr	r2, [pc, #328]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005bfa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bfc:	4b50      	ldr	r3, [pc, #320]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	494d      	ldr	r1, [pc, #308]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 0301 	and.w	r3, r3, #1
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d044      	beq.n	8005ca4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d107      	bne.n	8005c32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c22:	4b47      	ldr	r3, [pc, #284]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d119      	bne.n	8005c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e07f      	b.n	8005d32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	2b02      	cmp	r3, #2
 8005c38:	d003      	beq.n	8005c42 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c3e:	2b03      	cmp	r3, #3
 8005c40:	d107      	bne.n	8005c52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c42:	4b3f      	ldr	r3, [pc, #252]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d109      	bne.n	8005c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e06f      	b.n	8005d32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c52:	4b3b      	ldr	r3, [pc, #236]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0302 	and.w	r3, r3, #2
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d101      	bne.n	8005c62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e067      	b.n	8005d32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c62:	4b37      	ldr	r3, [pc, #220]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f023 0203 	bic.w	r2, r3, #3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	4934      	ldr	r1, [pc, #208]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005c70:	4313      	orrs	r3, r2
 8005c72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c74:	f7fd fb92 	bl	800339c <HAL_GetTick>
 8005c78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c7a:	e00a      	b.n	8005c92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c7c:	f7fd fb8e 	bl	800339c <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d901      	bls.n	8005c92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e04f      	b.n	8005d32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c92:	4b2b      	ldr	r3, [pc, #172]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f003 020c 	and.w	r2, r3, #12
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d1eb      	bne.n	8005c7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ca4:	4b25      	ldr	r3, [pc, #148]	@ (8005d3c <HAL_RCC_ClockConfig+0x1b8>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0307 	and.w	r3, r3, #7
 8005cac:	683a      	ldr	r2, [r7, #0]
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d20c      	bcs.n	8005ccc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cb2:	4b22      	ldr	r3, [pc, #136]	@ (8005d3c <HAL_RCC_ClockConfig+0x1b8>)
 8005cb4:	683a      	ldr	r2, [r7, #0]
 8005cb6:	b2d2      	uxtb	r2, r2
 8005cb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cba:	4b20      	ldr	r3, [pc, #128]	@ (8005d3c <HAL_RCC_ClockConfig+0x1b8>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0307 	and.w	r3, r3, #7
 8005cc2:	683a      	ldr	r2, [r7, #0]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d001      	beq.n	8005ccc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e032      	b.n	8005d32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 0304 	and.w	r3, r3, #4
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d008      	beq.n	8005cea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cd8:	4b19      	ldr	r3, [pc, #100]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	4916      	ldr	r1, [pc, #88]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0308 	and.w	r3, r3, #8
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d009      	beq.n	8005d0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005cf6:	4b12      	ldr	r3, [pc, #72]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	691b      	ldr	r3, [r3, #16]
 8005d02:	00db      	lsls	r3, r3, #3
 8005d04:	490e      	ldr	r1, [pc, #56]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d0a:	f000 f821 	bl	8005d50 <HAL_RCC_GetSysClockFreq>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	4b0b      	ldr	r3, [pc, #44]	@ (8005d40 <HAL_RCC_ClockConfig+0x1bc>)
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	091b      	lsrs	r3, r3, #4
 8005d16:	f003 030f 	and.w	r3, r3, #15
 8005d1a:	490a      	ldr	r1, [pc, #40]	@ (8005d44 <HAL_RCC_ClockConfig+0x1c0>)
 8005d1c:	5ccb      	ldrb	r3, [r1, r3]
 8005d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8005d22:	4a09      	ldr	r2, [pc, #36]	@ (8005d48 <HAL_RCC_ClockConfig+0x1c4>)
 8005d24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005d26:	4b09      	ldr	r3, [pc, #36]	@ (8005d4c <HAL_RCC_ClockConfig+0x1c8>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7fd faf2 	bl	8003314 <HAL_InitTick>

  return HAL_OK;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3710      	adds	r7, #16
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	40023c00 	.word	0x40023c00
 8005d40:	40023800 	.word	0x40023800
 8005d44:	0800d550 	.word	0x0800d550
 8005d48:	20000074 	.word	0x20000074
 8005d4c:	20000078 	.word	0x20000078

08005d50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d54:	b094      	sub	sp, #80	@ 0x50
 8005d56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005d60:	2300      	movs	r3, #0
 8005d62:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005d64:	2300      	movs	r3, #0
 8005d66:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d68:	4b79      	ldr	r3, [pc, #484]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	f003 030c 	and.w	r3, r3, #12
 8005d70:	2b08      	cmp	r3, #8
 8005d72:	d00d      	beq.n	8005d90 <HAL_RCC_GetSysClockFreq+0x40>
 8005d74:	2b08      	cmp	r3, #8
 8005d76:	f200 80e1 	bhi.w	8005f3c <HAL_RCC_GetSysClockFreq+0x1ec>
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d002      	beq.n	8005d84 <HAL_RCC_GetSysClockFreq+0x34>
 8005d7e:	2b04      	cmp	r3, #4
 8005d80:	d003      	beq.n	8005d8a <HAL_RCC_GetSysClockFreq+0x3a>
 8005d82:	e0db      	b.n	8005f3c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d84:	4b73      	ldr	r3, [pc, #460]	@ (8005f54 <HAL_RCC_GetSysClockFreq+0x204>)
 8005d86:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d88:	e0db      	b.n	8005f42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d8a:	4b73      	ldr	r3, [pc, #460]	@ (8005f58 <HAL_RCC_GetSysClockFreq+0x208>)
 8005d8c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d8e:	e0d8      	b.n	8005f42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d90:	4b6f      	ldr	r3, [pc, #444]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d98:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d9a:	4b6d      	ldr	r3, [pc, #436]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d063      	beq.n	8005e6e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005da6:	4b6a      	ldr	r3, [pc, #424]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	099b      	lsrs	r3, r3, #6
 8005dac:	2200      	movs	r2, #0
 8005dae:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005db0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005db8:	633b      	str	r3, [r7, #48]	@ 0x30
 8005dba:	2300      	movs	r3, #0
 8005dbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dbe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005dc2:	4622      	mov	r2, r4
 8005dc4:	462b      	mov	r3, r5
 8005dc6:	f04f 0000 	mov.w	r0, #0
 8005dca:	f04f 0100 	mov.w	r1, #0
 8005dce:	0159      	lsls	r1, r3, #5
 8005dd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005dd4:	0150      	lsls	r0, r2, #5
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	460b      	mov	r3, r1
 8005dda:	4621      	mov	r1, r4
 8005ddc:	1a51      	subs	r1, r2, r1
 8005dde:	6139      	str	r1, [r7, #16]
 8005de0:	4629      	mov	r1, r5
 8005de2:	eb63 0301 	sbc.w	r3, r3, r1
 8005de6:	617b      	str	r3, [r7, #20]
 8005de8:	f04f 0200 	mov.w	r2, #0
 8005dec:	f04f 0300 	mov.w	r3, #0
 8005df0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005df4:	4659      	mov	r1, fp
 8005df6:	018b      	lsls	r3, r1, #6
 8005df8:	4651      	mov	r1, sl
 8005dfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005dfe:	4651      	mov	r1, sl
 8005e00:	018a      	lsls	r2, r1, #6
 8005e02:	4651      	mov	r1, sl
 8005e04:	ebb2 0801 	subs.w	r8, r2, r1
 8005e08:	4659      	mov	r1, fp
 8005e0a:	eb63 0901 	sbc.w	r9, r3, r1
 8005e0e:	f04f 0200 	mov.w	r2, #0
 8005e12:	f04f 0300 	mov.w	r3, #0
 8005e16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e22:	4690      	mov	r8, r2
 8005e24:	4699      	mov	r9, r3
 8005e26:	4623      	mov	r3, r4
 8005e28:	eb18 0303 	adds.w	r3, r8, r3
 8005e2c:	60bb      	str	r3, [r7, #8]
 8005e2e:	462b      	mov	r3, r5
 8005e30:	eb49 0303 	adc.w	r3, r9, r3
 8005e34:	60fb      	str	r3, [r7, #12]
 8005e36:	f04f 0200 	mov.w	r2, #0
 8005e3a:	f04f 0300 	mov.w	r3, #0
 8005e3e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005e42:	4629      	mov	r1, r5
 8005e44:	024b      	lsls	r3, r1, #9
 8005e46:	4621      	mov	r1, r4
 8005e48:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005e4c:	4621      	mov	r1, r4
 8005e4e:	024a      	lsls	r2, r1, #9
 8005e50:	4610      	mov	r0, r2
 8005e52:	4619      	mov	r1, r3
 8005e54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e56:	2200      	movs	r2, #0
 8005e58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e5c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e60:	f7fa f9b2 	bl	80001c8 <__aeabi_uldivmod>
 8005e64:	4602      	mov	r2, r0
 8005e66:	460b      	mov	r3, r1
 8005e68:	4613      	mov	r3, r2
 8005e6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e6c:	e058      	b.n	8005f20 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e6e:	4b38      	ldr	r3, [pc, #224]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	099b      	lsrs	r3, r3, #6
 8005e74:	2200      	movs	r2, #0
 8005e76:	4618      	mov	r0, r3
 8005e78:	4611      	mov	r1, r2
 8005e7a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005e7e:	623b      	str	r3, [r7, #32]
 8005e80:	2300      	movs	r3, #0
 8005e82:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e84:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005e88:	4642      	mov	r2, r8
 8005e8a:	464b      	mov	r3, r9
 8005e8c:	f04f 0000 	mov.w	r0, #0
 8005e90:	f04f 0100 	mov.w	r1, #0
 8005e94:	0159      	lsls	r1, r3, #5
 8005e96:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e9a:	0150      	lsls	r0, r2, #5
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	4641      	mov	r1, r8
 8005ea2:	ebb2 0a01 	subs.w	sl, r2, r1
 8005ea6:	4649      	mov	r1, r9
 8005ea8:	eb63 0b01 	sbc.w	fp, r3, r1
 8005eac:	f04f 0200 	mov.w	r2, #0
 8005eb0:	f04f 0300 	mov.w	r3, #0
 8005eb4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005eb8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005ebc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005ec0:	ebb2 040a 	subs.w	r4, r2, sl
 8005ec4:	eb63 050b 	sbc.w	r5, r3, fp
 8005ec8:	f04f 0200 	mov.w	r2, #0
 8005ecc:	f04f 0300 	mov.w	r3, #0
 8005ed0:	00eb      	lsls	r3, r5, #3
 8005ed2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ed6:	00e2      	lsls	r2, r4, #3
 8005ed8:	4614      	mov	r4, r2
 8005eda:	461d      	mov	r5, r3
 8005edc:	4643      	mov	r3, r8
 8005ede:	18e3      	adds	r3, r4, r3
 8005ee0:	603b      	str	r3, [r7, #0]
 8005ee2:	464b      	mov	r3, r9
 8005ee4:	eb45 0303 	adc.w	r3, r5, r3
 8005ee8:	607b      	str	r3, [r7, #4]
 8005eea:	f04f 0200 	mov.w	r2, #0
 8005eee:	f04f 0300 	mov.w	r3, #0
 8005ef2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ef6:	4629      	mov	r1, r5
 8005ef8:	028b      	lsls	r3, r1, #10
 8005efa:	4621      	mov	r1, r4
 8005efc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005f00:	4621      	mov	r1, r4
 8005f02:	028a      	lsls	r2, r1, #10
 8005f04:	4610      	mov	r0, r2
 8005f06:	4619      	mov	r1, r3
 8005f08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	61bb      	str	r3, [r7, #24]
 8005f0e:	61fa      	str	r2, [r7, #28]
 8005f10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f14:	f7fa f958 	bl	80001c8 <__aeabi_uldivmod>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	460b      	mov	r3, r1
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005f20:	4b0b      	ldr	r3, [pc, #44]	@ (8005f50 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	0c1b      	lsrs	r3, r3, #16
 8005f26:	f003 0303 	and.w	r3, r3, #3
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	005b      	lsls	r3, r3, #1
 8005f2e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005f30:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f38:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f3a:	e002      	b.n	8005f42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f3c:	4b05      	ldr	r3, [pc, #20]	@ (8005f54 <HAL_RCC_GetSysClockFreq+0x204>)
 8005f3e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3750      	adds	r7, #80	@ 0x50
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f4e:	bf00      	nop
 8005f50:	40023800 	.word	0x40023800
 8005f54:	00f42400 	.word	0x00f42400
 8005f58:	007a1200 	.word	0x007a1200

08005f5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f60:	4b03      	ldr	r3, [pc, #12]	@ (8005f70 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f62:	681b      	ldr	r3, [r3, #0]
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	20000074 	.word	0x20000074

08005f74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f78:	f7ff fff0 	bl	8005f5c <HAL_RCC_GetHCLKFreq>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	4b05      	ldr	r3, [pc, #20]	@ (8005f94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	0a9b      	lsrs	r3, r3, #10
 8005f84:	f003 0307 	and.w	r3, r3, #7
 8005f88:	4903      	ldr	r1, [pc, #12]	@ (8005f98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f8a:	5ccb      	ldrb	r3, [r1, r3]
 8005f8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	40023800 	.word	0x40023800
 8005f98:	0800d560 	.word	0x0800d560

08005f9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005fa0:	f7ff ffdc 	bl	8005f5c <HAL_RCC_GetHCLKFreq>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	4b05      	ldr	r3, [pc, #20]	@ (8005fbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	0b5b      	lsrs	r3, r3, #13
 8005fac:	f003 0307 	and.w	r3, r3, #7
 8005fb0:	4903      	ldr	r1, [pc, #12]	@ (8005fc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005fb2:	5ccb      	ldrb	r3, [r1, r3]
 8005fb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	bd80      	pop	{r7, pc}
 8005fbc:	40023800 	.word	0x40023800
 8005fc0:	0800d560 	.word	0x0800d560

08005fc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b082      	sub	sp, #8
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d101      	bne.n	8005fd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e041      	b.n	800605a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d106      	bne.n	8005ff0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f7fc ff0a 	bl	8002e04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2202      	movs	r2, #2
 8005ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	3304      	adds	r3, #4
 8006000:	4619      	mov	r1, r3
 8006002:	4610      	mov	r0, r2
 8006004:	f000 fcae 	bl	8006964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3708      	adds	r7, #8
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
	...

08006064 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006064:	b480      	push	{r7}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006072:	b2db      	uxtb	r3, r3
 8006074:	2b01      	cmp	r3, #1
 8006076:	d001      	beq.n	800607c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	e04e      	b.n	800611a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2202      	movs	r2, #2
 8006080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68da      	ldr	r2, [r3, #12]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f042 0201 	orr.w	r2, r2, #1
 8006092:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a23      	ldr	r2, [pc, #140]	@ (8006128 <HAL_TIM_Base_Start_IT+0xc4>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d022      	beq.n	80060e4 <HAL_TIM_Base_Start_IT+0x80>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060a6:	d01d      	beq.n	80060e4 <HAL_TIM_Base_Start_IT+0x80>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a1f      	ldr	r2, [pc, #124]	@ (800612c <HAL_TIM_Base_Start_IT+0xc8>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d018      	beq.n	80060e4 <HAL_TIM_Base_Start_IT+0x80>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a1e      	ldr	r2, [pc, #120]	@ (8006130 <HAL_TIM_Base_Start_IT+0xcc>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d013      	beq.n	80060e4 <HAL_TIM_Base_Start_IT+0x80>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a1c      	ldr	r2, [pc, #112]	@ (8006134 <HAL_TIM_Base_Start_IT+0xd0>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d00e      	beq.n	80060e4 <HAL_TIM_Base_Start_IT+0x80>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a1b      	ldr	r2, [pc, #108]	@ (8006138 <HAL_TIM_Base_Start_IT+0xd4>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d009      	beq.n	80060e4 <HAL_TIM_Base_Start_IT+0x80>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a19      	ldr	r2, [pc, #100]	@ (800613c <HAL_TIM_Base_Start_IT+0xd8>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d004      	beq.n	80060e4 <HAL_TIM_Base_Start_IT+0x80>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a18      	ldr	r2, [pc, #96]	@ (8006140 <HAL_TIM_Base_Start_IT+0xdc>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d111      	bne.n	8006108 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	f003 0307 	and.w	r3, r3, #7
 80060ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2b06      	cmp	r3, #6
 80060f4:	d010      	beq.n	8006118 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f042 0201 	orr.w	r2, r2, #1
 8006104:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006106:	e007      	b.n	8006118 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f042 0201 	orr.w	r2, r2, #1
 8006116:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006118:	2300      	movs	r3, #0
}
 800611a:	4618      	mov	r0, r3
 800611c:	3714      	adds	r7, #20
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr
 8006126:	bf00      	nop
 8006128:	40010000 	.word	0x40010000
 800612c:	40000400 	.word	0x40000400
 8006130:	40000800 	.word	0x40000800
 8006134:	40000c00 	.word	0x40000c00
 8006138:	40010400 	.word	0x40010400
 800613c:	40014000 	.word	0x40014000
 8006140:	40001800 	.word	0x40001800

08006144 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d101      	bne.n	8006156 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e041      	b.n	80061da <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800615c:	b2db      	uxtb	r3, r3
 800615e:	2b00      	cmp	r3, #0
 8006160:	d106      	bne.n	8006170 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 f839 	bl	80061e2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2202      	movs	r2, #2
 8006174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	3304      	adds	r3, #4
 8006180:	4619      	mov	r1, r3
 8006182:	4610      	mov	r0, r2
 8006184:	f000 fbee 	bl	8006964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2201      	movs	r2, #1
 80061c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2201      	movs	r2, #1
 80061d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061d8:	2300      	movs	r3, #0
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3708      	adds	r7, #8
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}

080061e2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80061e2:	b480      	push	{r7}
 80061e4:	b083      	sub	sp, #12
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80061ea:	bf00      	nop
 80061ec:	370c      	adds	r7, #12
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr
	...

080061f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d109      	bne.n	800621c <HAL_TIM_PWM_Start+0x24>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800620e:	b2db      	uxtb	r3, r3
 8006210:	2b01      	cmp	r3, #1
 8006212:	bf14      	ite	ne
 8006214:	2301      	movne	r3, #1
 8006216:	2300      	moveq	r3, #0
 8006218:	b2db      	uxtb	r3, r3
 800621a:	e022      	b.n	8006262 <HAL_TIM_PWM_Start+0x6a>
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	2b04      	cmp	r3, #4
 8006220:	d109      	bne.n	8006236 <HAL_TIM_PWM_Start+0x3e>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006228:	b2db      	uxtb	r3, r3
 800622a:	2b01      	cmp	r3, #1
 800622c:	bf14      	ite	ne
 800622e:	2301      	movne	r3, #1
 8006230:	2300      	moveq	r3, #0
 8006232:	b2db      	uxtb	r3, r3
 8006234:	e015      	b.n	8006262 <HAL_TIM_PWM_Start+0x6a>
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	2b08      	cmp	r3, #8
 800623a:	d109      	bne.n	8006250 <HAL_TIM_PWM_Start+0x58>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006242:	b2db      	uxtb	r3, r3
 8006244:	2b01      	cmp	r3, #1
 8006246:	bf14      	ite	ne
 8006248:	2301      	movne	r3, #1
 800624a:	2300      	moveq	r3, #0
 800624c:	b2db      	uxtb	r3, r3
 800624e:	e008      	b.n	8006262 <HAL_TIM_PWM_Start+0x6a>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006256:	b2db      	uxtb	r3, r3
 8006258:	2b01      	cmp	r3, #1
 800625a:	bf14      	ite	ne
 800625c:	2301      	movne	r3, #1
 800625e:	2300      	moveq	r3, #0
 8006260:	b2db      	uxtb	r3, r3
 8006262:	2b00      	cmp	r3, #0
 8006264:	d001      	beq.n	800626a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e07c      	b.n	8006364 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d104      	bne.n	800627a <HAL_TIM_PWM_Start+0x82>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2202      	movs	r2, #2
 8006274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006278:	e013      	b.n	80062a2 <HAL_TIM_PWM_Start+0xaa>
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	2b04      	cmp	r3, #4
 800627e:	d104      	bne.n	800628a <HAL_TIM_PWM_Start+0x92>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2202      	movs	r2, #2
 8006284:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006288:	e00b      	b.n	80062a2 <HAL_TIM_PWM_Start+0xaa>
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	2b08      	cmp	r3, #8
 800628e:	d104      	bne.n	800629a <HAL_TIM_PWM_Start+0xa2>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2202      	movs	r2, #2
 8006294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006298:	e003      	b.n	80062a2 <HAL_TIM_PWM_Start+0xaa>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2202      	movs	r2, #2
 800629e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	2201      	movs	r2, #1
 80062a8:	6839      	ldr	r1, [r7, #0]
 80062aa:	4618      	mov	r0, r3
 80062ac:	f000 fedb 	bl	8007066 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a2d      	ldr	r2, [pc, #180]	@ (800636c <HAL_TIM_PWM_Start+0x174>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d004      	beq.n	80062c4 <HAL_TIM_PWM_Start+0xcc>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a2c      	ldr	r2, [pc, #176]	@ (8006370 <HAL_TIM_PWM_Start+0x178>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d101      	bne.n	80062c8 <HAL_TIM_PWM_Start+0xd0>
 80062c4:	2301      	movs	r3, #1
 80062c6:	e000      	b.n	80062ca <HAL_TIM_PWM_Start+0xd2>
 80062c8:	2300      	movs	r3, #0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d007      	beq.n	80062de <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80062dc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a22      	ldr	r2, [pc, #136]	@ (800636c <HAL_TIM_PWM_Start+0x174>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d022      	beq.n	800632e <HAL_TIM_PWM_Start+0x136>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062f0:	d01d      	beq.n	800632e <HAL_TIM_PWM_Start+0x136>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a1f      	ldr	r2, [pc, #124]	@ (8006374 <HAL_TIM_PWM_Start+0x17c>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d018      	beq.n	800632e <HAL_TIM_PWM_Start+0x136>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a1d      	ldr	r2, [pc, #116]	@ (8006378 <HAL_TIM_PWM_Start+0x180>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d013      	beq.n	800632e <HAL_TIM_PWM_Start+0x136>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4a1c      	ldr	r2, [pc, #112]	@ (800637c <HAL_TIM_PWM_Start+0x184>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d00e      	beq.n	800632e <HAL_TIM_PWM_Start+0x136>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a16      	ldr	r2, [pc, #88]	@ (8006370 <HAL_TIM_PWM_Start+0x178>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d009      	beq.n	800632e <HAL_TIM_PWM_Start+0x136>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4a18      	ldr	r2, [pc, #96]	@ (8006380 <HAL_TIM_PWM_Start+0x188>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d004      	beq.n	800632e <HAL_TIM_PWM_Start+0x136>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a16      	ldr	r2, [pc, #88]	@ (8006384 <HAL_TIM_PWM_Start+0x18c>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d111      	bne.n	8006352 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	f003 0307 	and.w	r3, r3, #7
 8006338:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2b06      	cmp	r3, #6
 800633e:	d010      	beq.n	8006362 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f042 0201 	orr.w	r2, r2, #1
 800634e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006350:	e007      	b.n	8006362 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f042 0201 	orr.w	r2, r2, #1
 8006360:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	40010000 	.word	0x40010000
 8006370:	40010400 	.word	0x40010400
 8006374:	40000400 	.word	0x40000400
 8006378:	40000800 	.word	0x40000800
 800637c:	40000c00 	.word	0x40000c00
 8006380:	40014000 	.word	0x40014000
 8006384:	40001800 	.word	0x40001800

08006388 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b084      	sub	sp, #16
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	68db      	ldr	r3, [r3, #12]
 8006396:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	691b      	ldr	r3, [r3, #16]
 800639e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	f003 0302 	and.w	r3, r3, #2
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d020      	beq.n	80063ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	f003 0302 	and.w	r3, r3, #2
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d01b      	beq.n	80063ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f06f 0202 	mvn.w	r2, #2
 80063bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2201      	movs	r2, #1
 80063c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	699b      	ldr	r3, [r3, #24]
 80063ca:	f003 0303 	and.w	r3, r3, #3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d003      	beq.n	80063da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 faa7 	bl	8006926 <HAL_TIM_IC_CaptureCallback>
 80063d8:	e005      	b.n	80063e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f000 fa99 	bl	8006912 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 faaa 	bl	800693a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2200      	movs	r2, #0
 80063ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	f003 0304 	and.w	r3, r3, #4
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d020      	beq.n	8006438 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f003 0304 	and.w	r3, r3, #4
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d01b      	beq.n	8006438 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f06f 0204 	mvn.w	r2, #4
 8006408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2202      	movs	r2, #2
 800640e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	699b      	ldr	r3, [r3, #24]
 8006416:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800641a:	2b00      	cmp	r3, #0
 800641c:	d003      	beq.n	8006426 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 fa81 	bl	8006926 <HAL_TIM_IC_CaptureCallback>
 8006424:	e005      	b.n	8006432 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 fa73 	bl	8006912 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 fa84 	bl	800693a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	f003 0308 	and.w	r3, r3, #8
 800643e:	2b00      	cmp	r3, #0
 8006440:	d020      	beq.n	8006484 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	f003 0308 	and.w	r3, r3, #8
 8006448:	2b00      	cmp	r3, #0
 800644a:	d01b      	beq.n	8006484 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f06f 0208 	mvn.w	r2, #8
 8006454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2204      	movs	r2, #4
 800645a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	69db      	ldr	r3, [r3, #28]
 8006462:	f003 0303 	and.w	r3, r3, #3
 8006466:	2b00      	cmp	r3, #0
 8006468:	d003      	beq.n	8006472 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 fa5b 	bl	8006926 <HAL_TIM_IC_CaptureCallback>
 8006470:	e005      	b.n	800647e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 fa4d 	bl	8006912 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f000 fa5e 	bl	800693a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	f003 0310 	and.w	r3, r3, #16
 800648a:	2b00      	cmp	r3, #0
 800648c:	d020      	beq.n	80064d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f003 0310 	and.w	r3, r3, #16
 8006494:	2b00      	cmp	r3, #0
 8006496:	d01b      	beq.n	80064d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f06f 0210 	mvn.w	r2, #16
 80064a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2208      	movs	r2, #8
 80064a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	69db      	ldr	r3, [r3, #28]
 80064ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d003      	beq.n	80064be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f000 fa35 	bl	8006926 <HAL_TIM_IC_CaptureCallback>
 80064bc:	e005      	b.n	80064ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 fa27 	bl	8006912 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 fa38 	bl	800693a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	f003 0301 	and.w	r3, r3, #1
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d00c      	beq.n	80064f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f003 0301 	and.w	r3, r3, #1
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d007      	beq.n	80064f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f06f 0201 	mvn.w	r2, #1
 80064ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f000 fa05 	bl	80068fe <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d00c      	beq.n	8006518 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006504:	2b00      	cmp	r3, #0
 8006506:	d007      	beq.n	8006518 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f000 fea4 	bl	8007260 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800651e:	2b00      	cmp	r3, #0
 8006520:	d00c      	beq.n	800653c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006528:	2b00      	cmp	r3, #0
 800652a:	d007      	beq.n	800653c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006534:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f000 fa09 	bl	800694e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	f003 0320 	and.w	r3, r3, #32
 8006542:	2b00      	cmp	r3, #0
 8006544:	d00c      	beq.n	8006560 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f003 0320 	and.w	r3, r3, #32
 800654c:	2b00      	cmp	r3, #0
 800654e:	d007      	beq.n	8006560 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f06f 0220 	mvn.w	r2, #32
 8006558:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 fe76 	bl	800724c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006560:	bf00      	nop
 8006562:	3710      	adds	r7, #16
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b086      	sub	sp, #24
 800656c:	af00      	add	r7, sp, #0
 800656e:	60f8      	str	r0, [r7, #12]
 8006570:	60b9      	str	r1, [r7, #8]
 8006572:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006574:	2300      	movs	r3, #0
 8006576:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800657e:	2b01      	cmp	r3, #1
 8006580:	d101      	bne.n	8006586 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006582:	2302      	movs	r3, #2
 8006584:	e0ae      	b.n	80066e4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2201      	movs	r2, #1
 800658a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2b0c      	cmp	r3, #12
 8006592:	f200 809f 	bhi.w	80066d4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006596:	a201      	add	r2, pc, #4	@ (adr r2, 800659c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800659c:	080065d1 	.word	0x080065d1
 80065a0:	080066d5 	.word	0x080066d5
 80065a4:	080066d5 	.word	0x080066d5
 80065a8:	080066d5 	.word	0x080066d5
 80065ac:	08006611 	.word	0x08006611
 80065b0:	080066d5 	.word	0x080066d5
 80065b4:	080066d5 	.word	0x080066d5
 80065b8:	080066d5 	.word	0x080066d5
 80065bc:	08006653 	.word	0x08006653
 80065c0:	080066d5 	.word	0x080066d5
 80065c4:	080066d5 	.word	0x080066d5
 80065c8:	080066d5 	.word	0x080066d5
 80065cc:	08006693 	.word	0x08006693
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68b9      	ldr	r1, [r7, #8]
 80065d6:	4618      	mov	r0, r3
 80065d8:	f000 fa6a 	bl	8006ab0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	699a      	ldr	r2, [r3, #24]
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f042 0208 	orr.w	r2, r2, #8
 80065ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	699a      	ldr	r2, [r3, #24]
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f022 0204 	bic.w	r2, r2, #4
 80065fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	6999      	ldr	r1, [r3, #24]
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	691a      	ldr	r2, [r3, #16]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	430a      	orrs	r2, r1
 800660c:	619a      	str	r2, [r3, #24]
      break;
 800660e:	e064      	b.n	80066da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68b9      	ldr	r1, [r7, #8]
 8006616:	4618      	mov	r0, r3
 8006618:	f000 faba 	bl	8006b90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	699a      	ldr	r2, [r3, #24]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800662a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	699a      	ldr	r2, [r3, #24]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800663a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	6999      	ldr	r1, [r3, #24]
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	021a      	lsls	r2, r3, #8
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	430a      	orrs	r2, r1
 800664e:	619a      	str	r2, [r3, #24]
      break;
 8006650:	e043      	b.n	80066da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	68b9      	ldr	r1, [r7, #8]
 8006658:	4618      	mov	r0, r3
 800665a:	f000 fb0f 	bl	8006c7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	69da      	ldr	r2, [r3, #28]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f042 0208 	orr.w	r2, r2, #8
 800666c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	69da      	ldr	r2, [r3, #28]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f022 0204 	bic.w	r2, r2, #4
 800667c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	69d9      	ldr	r1, [r3, #28]
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	691a      	ldr	r2, [r3, #16]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	430a      	orrs	r2, r1
 800668e:	61da      	str	r2, [r3, #28]
      break;
 8006690:	e023      	b.n	80066da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68b9      	ldr	r1, [r7, #8]
 8006698:	4618      	mov	r0, r3
 800669a:	f000 fb63 	bl	8006d64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	69da      	ldr	r2, [r3, #28]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	69da      	ldr	r2, [r3, #28]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	69d9      	ldr	r1, [r3, #28]
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	691b      	ldr	r3, [r3, #16]
 80066c8:	021a      	lsls	r2, r3, #8
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	430a      	orrs	r2, r1
 80066d0:	61da      	str	r2, [r3, #28]
      break;
 80066d2:	e002      	b.n	80066da <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	75fb      	strb	r3, [r7, #23]
      break;
 80066d8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2200      	movs	r2, #0
 80066de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80066e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	3718      	adds	r7, #24
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b084      	sub	sp, #16
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066f6:	2300      	movs	r3, #0
 80066f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006700:	2b01      	cmp	r3, #1
 8006702:	d101      	bne.n	8006708 <HAL_TIM_ConfigClockSource+0x1c>
 8006704:	2302      	movs	r3, #2
 8006706:	e0b4      	b.n	8006872 <HAL_TIM_ConfigClockSource+0x186>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2201      	movs	r2, #1
 800670c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2202      	movs	r2, #2
 8006714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006726:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800672e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68ba      	ldr	r2, [r7, #8]
 8006736:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006740:	d03e      	beq.n	80067c0 <HAL_TIM_ConfigClockSource+0xd4>
 8006742:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006746:	f200 8087 	bhi.w	8006858 <HAL_TIM_ConfigClockSource+0x16c>
 800674a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800674e:	f000 8086 	beq.w	800685e <HAL_TIM_ConfigClockSource+0x172>
 8006752:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006756:	d87f      	bhi.n	8006858 <HAL_TIM_ConfigClockSource+0x16c>
 8006758:	2b70      	cmp	r3, #112	@ 0x70
 800675a:	d01a      	beq.n	8006792 <HAL_TIM_ConfigClockSource+0xa6>
 800675c:	2b70      	cmp	r3, #112	@ 0x70
 800675e:	d87b      	bhi.n	8006858 <HAL_TIM_ConfigClockSource+0x16c>
 8006760:	2b60      	cmp	r3, #96	@ 0x60
 8006762:	d050      	beq.n	8006806 <HAL_TIM_ConfigClockSource+0x11a>
 8006764:	2b60      	cmp	r3, #96	@ 0x60
 8006766:	d877      	bhi.n	8006858 <HAL_TIM_ConfigClockSource+0x16c>
 8006768:	2b50      	cmp	r3, #80	@ 0x50
 800676a:	d03c      	beq.n	80067e6 <HAL_TIM_ConfigClockSource+0xfa>
 800676c:	2b50      	cmp	r3, #80	@ 0x50
 800676e:	d873      	bhi.n	8006858 <HAL_TIM_ConfigClockSource+0x16c>
 8006770:	2b40      	cmp	r3, #64	@ 0x40
 8006772:	d058      	beq.n	8006826 <HAL_TIM_ConfigClockSource+0x13a>
 8006774:	2b40      	cmp	r3, #64	@ 0x40
 8006776:	d86f      	bhi.n	8006858 <HAL_TIM_ConfigClockSource+0x16c>
 8006778:	2b30      	cmp	r3, #48	@ 0x30
 800677a:	d064      	beq.n	8006846 <HAL_TIM_ConfigClockSource+0x15a>
 800677c:	2b30      	cmp	r3, #48	@ 0x30
 800677e:	d86b      	bhi.n	8006858 <HAL_TIM_ConfigClockSource+0x16c>
 8006780:	2b20      	cmp	r3, #32
 8006782:	d060      	beq.n	8006846 <HAL_TIM_ConfigClockSource+0x15a>
 8006784:	2b20      	cmp	r3, #32
 8006786:	d867      	bhi.n	8006858 <HAL_TIM_ConfigClockSource+0x16c>
 8006788:	2b00      	cmp	r3, #0
 800678a:	d05c      	beq.n	8006846 <HAL_TIM_ConfigClockSource+0x15a>
 800678c:	2b10      	cmp	r3, #16
 800678e:	d05a      	beq.n	8006846 <HAL_TIM_ConfigClockSource+0x15a>
 8006790:	e062      	b.n	8006858 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80067a2:	f000 fc40 	bl	8007026 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80067b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	68ba      	ldr	r2, [r7, #8]
 80067bc:	609a      	str	r2, [r3, #8]
      break;
 80067be:	e04f      	b.n	8006860 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80067d0:	f000 fc29 	bl	8007026 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	689a      	ldr	r2, [r3, #8]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80067e2:	609a      	str	r2, [r3, #8]
      break;
 80067e4:	e03c      	b.n	8006860 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067f2:	461a      	mov	r2, r3
 80067f4:	f000 fb9d 	bl	8006f32 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2150      	movs	r1, #80	@ 0x50
 80067fe:	4618      	mov	r0, r3
 8006800:	f000 fbf6 	bl	8006ff0 <TIM_ITRx_SetConfig>
      break;
 8006804:	e02c      	b.n	8006860 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006812:	461a      	mov	r2, r3
 8006814:	f000 fbbc 	bl	8006f90 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2160      	movs	r1, #96	@ 0x60
 800681e:	4618      	mov	r0, r3
 8006820:	f000 fbe6 	bl	8006ff0 <TIM_ITRx_SetConfig>
      break;
 8006824:	e01c      	b.n	8006860 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006832:	461a      	mov	r2, r3
 8006834:	f000 fb7d 	bl	8006f32 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2140      	movs	r1, #64	@ 0x40
 800683e:	4618      	mov	r0, r3
 8006840:	f000 fbd6 	bl	8006ff0 <TIM_ITRx_SetConfig>
      break;
 8006844:	e00c      	b.n	8006860 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4619      	mov	r1, r3
 8006850:	4610      	mov	r0, r2
 8006852:	f000 fbcd 	bl	8006ff0 <TIM_ITRx_SetConfig>
      break;
 8006856:	e003      	b.n	8006860 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	73fb      	strb	r3, [r7, #15]
      break;
 800685c:	e000      	b.n	8006860 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800685e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006870:	7bfb      	ldrb	r3, [r7, #15]
}
 8006872:	4618      	mov	r0, r3
 8006874:	3710      	adds	r7, #16
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}

0800687a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800687a:	b580      	push	{r7, lr}
 800687c:	b082      	sub	sp, #8
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
 8006882:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800688a:	2b01      	cmp	r3, #1
 800688c:	d101      	bne.n	8006892 <HAL_TIM_SlaveConfigSynchro+0x18>
 800688e:	2302      	movs	r3, #2
 8006890:	e031      	b.n	80068f6 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2201      	movs	r2, #1
 8006896:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2202      	movs	r2, #2
 800689e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80068a2:	6839      	ldr	r1, [r7, #0]
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f000 fab3 	bl	8006e10 <TIM_SlaveTimer_SetConfig>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d009      	beq.n	80068c4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80068c0:	2301      	movs	r3, #1
 80068c2:	e018      	b.n	80068f6 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	68da      	ldr	r2, [r3, #12]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068d2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68da      	ldr	r2, [r3, #12]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80068e2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2200      	movs	r2, #0
 80068f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3708      	adds	r7, #8
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}

080068fe <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068fe:	b480      	push	{r7}
 8006900:	b083      	sub	sp, #12
 8006902:	af00      	add	r7, sp, #0
 8006904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006906:	bf00      	nop
 8006908:	370c      	adds	r7, #12
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr

08006912 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006912:	b480      	push	{r7}
 8006914:	b083      	sub	sp, #12
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800691a:	bf00      	nop
 800691c:	370c      	adds	r7, #12
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr

08006926 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006926:	b480      	push	{r7}
 8006928:	b083      	sub	sp, #12
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800692e:	bf00      	nop
 8006930:	370c      	adds	r7, #12
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr

0800693a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800693a:	b480      	push	{r7}
 800693c:	b083      	sub	sp, #12
 800693e:	af00      	add	r7, sp, #0
 8006940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006942:	bf00      	nop
 8006944:	370c      	adds	r7, #12
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr

0800694e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800694e:	b480      	push	{r7}
 8006950:	b083      	sub	sp, #12
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006956:	bf00      	nop
 8006958:	370c      	adds	r7, #12
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr
	...

08006964 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006964:	b480      	push	{r7}
 8006966:	b085      	sub	sp, #20
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4a43      	ldr	r2, [pc, #268]	@ (8006a84 <TIM_Base_SetConfig+0x120>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d013      	beq.n	80069a4 <TIM_Base_SetConfig+0x40>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006982:	d00f      	beq.n	80069a4 <TIM_Base_SetConfig+0x40>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a40      	ldr	r2, [pc, #256]	@ (8006a88 <TIM_Base_SetConfig+0x124>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d00b      	beq.n	80069a4 <TIM_Base_SetConfig+0x40>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a3f      	ldr	r2, [pc, #252]	@ (8006a8c <TIM_Base_SetConfig+0x128>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d007      	beq.n	80069a4 <TIM_Base_SetConfig+0x40>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	4a3e      	ldr	r2, [pc, #248]	@ (8006a90 <TIM_Base_SetConfig+0x12c>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d003      	beq.n	80069a4 <TIM_Base_SetConfig+0x40>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	4a3d      	ldr	r2, [pc, #244]	@ (8006a94 <TIM_Base_SetConfig+0x130>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d108      	bne.n	80069b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	68fa      	ldr	r2, [r7, #12]
 80069b2:	4313      	orrs	r3, r2
 80069b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a32      	ldr	r2, [pc, #200]	@ (8006a84 <TIM_Base_SetConfig+0x120>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d02b      	beq.n	8006a16 <TIM_Base_SetConfig+0xb2>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069c4:	d027      	beq.n	8006a16 <TIM_Base_SetConfig+0xb2>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a2f      	ldr	r2, [pc, #188]	@ (8006a88 <TIM_Base_SetConfig+0x124>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d023      	beq.n	8006a16 <TIM_Base_SetConfig+0xb2>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	4a2e      	ldr	r2, [pc, #184]	@ (8006a8c <TIM_Base_SetConfig+0x128>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d01f      	beq.n	8006a16 <TIM_Base_SetConfig+0xb2>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4a2d      	ldr	r2, [pc, #180]	@ (8006a90 <TIM_Base_SetConfig+0x12c>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d01b      	beq.n	8006a16 <TIM_Base_SetConfig+0xb2>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a2c      	ldr	r2, [pc, #176]	@ (8006a94 <TIM_Base_SetConfig+0x130>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d017      	beq.n	8006a16 <TIM_Base_SetConfig+0xb2>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a2b      	ldr	r2, [pc, #172]	@ (8006a98 <TIM_Base_SetConfig+0x134>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d013      	beq.n	8006a16 <TIM_Base_SetConfig+0xb2>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	4a2a      	ldr	r2, [pc, #168]	@ (8006a9c <TIM_Base_SetConfig+0x138>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d00f      	beq.n	8006a16 <TIM_Base_SetConfig+0xb2>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	4a29      	ldr	r2, [pc, #164]	@ (8006aa0 <TIM_Base_SetConfig+0x13c>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d00b      	beq.n	8006a16 <TIM_Base_SetConfig+0xb2>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a28      	ldr	r2, [pc, #160]	@ (8006aa4 <TIM_Base_SetConfig+0x140>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d007      	beq.n	8006a16 <TIM_Base_SetConfig+0xb2>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4a27      	ldr	r2, [pc, #156]	@ (8006aa8 <TIM_Base_SetConfig+0x144>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d003      	beq.n	8006a16 <TIM_Base_SetConfig+0xb2>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a26      	ldr	r2, [pc, #152]	@ (8006aac <TIM_Base_SetConfig+0x148>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d108      	bne.n	8006a28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	68fa      	ldr	r2, [r7, #12]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	695b      	ldr	r3, [r3, #20]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	689a      	ldr	r2, [r3, #8]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4a0e      	ldr	r2, [pc, #56]	@ (8006a84 <TIM_Base_SetConfig+0x120>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d003      	beq.n	8006a56 <TIM_Base_SetConfig+0xf2>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4a10      	ldr	r2, [pc, #64]	@ (8006a94 <TIM_Base_SetConfig+0x130>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d103      	bne.n	8006a5e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	691a      	ldr	r2, [r3, #16]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f043 0204 	orr.w	r2, r3, #4
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	68fa      	ldr	r2, [r7, #12]
 8006a74:	601a      	str	r2, [r3, #0]
}
 8006a76:	bf00      	nop
 8006a78:	3714      	adds	r7, #20
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr
 8006a82:	bf00      	nop
 8006a84:	40010000 	.word	0x40010000
 8006a88:	40000400 	.word	0x40000400
 8006a8c:	40000800 	.word	0x40000800
 8006a90:	40000c00 	.word	0x40000c00
 8006a94:	40010400 	.word	0x40010400
 8006a98:	40014000 	.word	0x40014000
 8006a9c:	40014400 	.word	0x40014400
 8006aa0:	40014800 	.word	0x40014800
 8006aa4:	40001800 	.word	0x40001800
 8006aa8:	40001c00 	.word	0x40001c00
 8006aac:	40002000 	.word	0x40002000

08006ab0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b087      	sub	sp, #28
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6a1b      	ldr	r3, [r3, #32]
 8006ac4:	f023 0201 	bic.w	r2, r3, #1
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	699b      	ldr	r3, [r3, #24]
 8006ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ade:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f023 0303 	bic.w	r3, r3, #3
 8006ae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68fa      	ldr	r2, [r7, #12]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	f023 0302 	bic.w	r3, r3, #2
 8006af8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	697a      	ldr	r2, [r7, #20]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4a20      	ldr	r2, [pc, #128]	@ (8006b88 <TIM_OC1_SetConfig+0xd8>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d003      	beq.n	8006b14 <TIM_OC1_SetConfig+0x64>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4a1f      	ldr	r2, [pc, #124]	@ (8006b8c <TIM_OC1_SetConfig+0xdc>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d10c      	bne.n	8006b2e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	f023 0308 	bic.w	r3, r3, #8
 8006b1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	68db      	ldr	r3, [r3, #12]
 8006b20:	697a      	ldr	r2, [r7, #20]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	f023 0304 	bic.w	r3, r3, #4
 8006b2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	4a15      	ldr	r2, [pc, #84]	@ (8006b88 <TIM_OC1_SetConfig+0xd8>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d003      	beq.n	8006b3e <TIM_OC1_SetConfig+0x8e>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	4a14      	ldr	r2, [pc, #80]	@ (8006b8c <TIM_OC1_SetConfig+0xdc>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d111      	bne.n	8006b62 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	695b      	ldr	r3, [r3, #20]
 8006b52:	693a      	ldr	r2, [r7, #16]
 8006b54:	4313      	orrs	r3, r2
 8006b56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	699b      	ldr	r3, [r3, #24]
 8006b5c:	693a      	ldr	r2, [r7, #16]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	693a      	ldr	r2, [r7, #16]
 8006b66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	68fa      	ldr	r2, [r7, #12]
 8006b6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	685a      	ldr	r2, [r3, #4]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	697a      	ldr	r2, [r7, #20]
 8006b7a:	621a      	str	r2, [r3, #32]
}
 8006b7c:	bf00      	nop
 8006b7e:	371c      	adds	r7, #28
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr
 8006b88:	40010000 	.word	0x40010000
 8006b8c:	40010400 	.word	0x40010400

08006b90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b087      	sub	sp, #28
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
 8006b9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a1b      	ldr	r3, [r3, #32]
 8006ba4:	f023 0210 	bic.w	r2, r3, #16
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	699b      	ldr	r3, [r3, #24]
 8006bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	021b      	lsls	r3, r3, #8
 8006bce:	68fa      	ldr	r2, [r7, #12]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	f023 0320 	bic.w	r3, r3, #32
 8006bda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	011b      	lsls	r3, r3, #4
 8006be2:	697a      	ldr	r2, [r7, #20]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	4a22      	ldr	r2, [pc, #136]	@ (8006c74 <TIM_OC2_SetConfig+0xe4>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d003      	beq.n	8006bf8 <TIM_OC2_SetConfig+0x68>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4a21      	ldr	r2, [pc, #132]	@ (8006c78 <TIM_OC2_SetConfig+0xe8>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d10d      	bne.n	8006c14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	011b      	lsls	r3, r3, #4
 8006c06:	697a      	ldr	r2, [r7, #20]
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	4a17      	ldr	r2, [pc, #92]	@ (8006c74 <TIM_OC2_SetConfig+0xe4>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d003      	beq.n	8006c24 <TIM_OC2_SetConfig+0x94>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a16      	ldr	r2, [pc, #88]	@ (8006c78 <TIM_OC2_SetConfig+0xe8>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d113      	bne.n	8006c4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	695b      	ldr	r3, [r3, #20]
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	693a      	ldr	r2, [r7, #16]
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	009b      	lsls	r3, r3, #2
 8006c46:	693a      	ldr	r2, [r7, #16]
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	693a      	ldr	r2, [r7, #16]
 8006c50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	68fa      	ldr	r2, [r7, #12]
 8006c56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	685a      	ldr	r2, [r3, #4]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	697a      	ldr	r2, [r7, #20]
 8006c64:	621a      	str	r2, [r3, #32]
}
 8006c66:	bf00      	nop
 8006c68:	371c      	adds	r7, #28
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr
 8006c72:	bf00      	nop
 8006c74:	40010000 	.word	0x40010000
 8006c78:	40010400 	.word	0x40010400

08006c7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b087      	sub	sp, #28
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a1b      	ldr	r3, [r3, #32]
 8006c8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6a1b      	ldr	r3, [r3, #32]
 8006c90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	69db      	ldr	r3, [r3, #28]
 8006ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006caa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f023 0303 	bic.w	r3, r3, #3
 8006cb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006cc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	021b      	lsls	r3, r3, #8
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a21      	ldr	r2, [pc, #132]	@ (8006d5c <TIM_OC3_SetConfig+0xe0>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d003      	beq.n	8006ce2 <TIM_OC3_SetConfig+0x66>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a20      	ldr	r2, [pc, #128]	@ (8006d60 <TIM_OC3_SetConfig+0xe4>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d10d      	bne.n	8006cfe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ce8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	021b      	lsls	r3, r3, #8
 8006cf0:	697a      	ldr	r2, [r7, #20]
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006cfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4a16      	ldr	r2, [pc, #88]	@ (8006d5c <TIM_OC3_SetConfig+0xe0>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d003      	beq.n	8006d0e <TIM_OC3_SetConfig+0x92>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a15      	ldr	r2, [pc, #84]	@ (8006d60 <TIM_OC3_SetConfig+0xe4>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d113      	bne.n	8006d36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d16:	693b      	ldr	r3, [r7, #16]
 8006d18:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	695b      	ldr	r3, [r3, #20]
 8006d22:	011b      	lsls	r3, r3, #4
 8006d24:	693a      	ldr	r2, [r7, #16]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	699b      	ldr	r3, [r3, #24]
 8006d2e:	011b      	lsls	r3, r3, #4
 8006d30:	693a      	ldr	r2, [r7, #16]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	693a      	ldr	r2, [r7, #16]
 8006d3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	68fa      	ldr	r2, [r7, #12]
 8006d40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	685a      	ldr	r2, [r3, #4]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	697a      	ldr	r2, [r7, #20]
 8006d4e:	621a      	str	r2, [r3, #32]
}
 8006d50:	bf00      	nop
 8006d52:	371c      	adds	r7, #28
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr
 8006d5c:	40010000 	.word	0x40010000
 8006d60:	40010400 	.word	0x40010400

08006d64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b087      	sub	sp, #28
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6a1b      	ldr	r3, [r3, #32]
 8006d72:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6a1b      	ldr	r3, [r3, #32]
 8006d78:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	69db      	ldr	r3, [r3, #28]
 8006d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	021b      	lsls	r3, r3, #8
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006dae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	031b      	lsls	r3, r3, #12
 8006db6:	693a      	ldr	r2, [r7, #16]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	4a12      	ldr	r2, [pc, #72]	@ (8006e08 <TIM_OC4_SetConfig+0xa4>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d003      	beq.n	8006dcc <TIM_OC4_SetConfig+0x68>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	4a11      	ldr	r2, [pc, #68]	@ (8006e0c <TIM_OC4_SetConfig+0xa8>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d109      	bne.n	8006de0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006dd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	695b      	ldr	r3, [r3, #20]
 8006dd8:	019b      	lsls	r3, r3, #6
 8006dda:	697a      	ldr	r2, [r7, #20]
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	697a      	ldr	r2, [r7, #20]
 8006de4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	685a      	ldr	r2, [r3, #4]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	621a      	str	r2, [r3, #32]
}
 8006dfa:	bf00      	nop
 8006dfc:	371c      	adds	r7, #28
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr
 8006e06:	bf00      	nop
 8006e08:	40010000 	.word	0x40010000
 8006e0c:	40010400 	.word	0x40010400

08006e10 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b086      	sub	sp, #24
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e2c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	693a      	ldr	r2, [r7, #16]
 8006e34:	4313      	orrs	r3, r2
 8006e36:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	f023 0307 	bic.w	r3, r3, #7
 8006e3e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	693a      	ldr	r2, [r7, #16]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	693a      	ldr	r2, [r7, #16]
 8006e50:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	2b70      	cmp	r3, #112	@ 0x70
 8006e58:	d01a      	beq.n	8006e90 <TIM_SlaveTimer_SetConfig+0x80>
 8006e5a:	2b70      	cmp	r3, #112	@ 0x70
 8006e5c:	d860      	bhi.n	8006f20 <TIM_SlaveTimer_SetConfig+0x110>
 8006e5e:	2b60      	cmp	r3, #96	@ 0x60
 8006e60:	d054      	beq.n	8006f0c <TIM_SlaveTimer_SetConfig+0xfc>
 8006e62:	2b60      	cmp	r3, #96	@ 0x60
 8006e64:	d85c      	bhi.n	8006f20 <TIM_SlaveTimer_SetConfig+0x110>
 8006e66:	2b50      	cmp	r3, #80	@ 0x50
 8006e68:	d046      	beq.n	8006ef8 <TIM_SlaveTimer_SetConfig+0xe8>
 8006e6a:	2b50      	cmp	r3, #80	@ 0x50
 8006e6c:	d858      	bhi.n	8006f20 <TIM_SlaveTimer_SetConfig+0x110>
 8006e6e:	2b40      	cmp	r3, #64	@ 0x40
 8006e70:	d019      	beq.n	8006ea6 <TIM_SlaveTimer_SetConfig+0x96>
 8006e72:	2b40      	cmp	r3, #64	@ 0x40
 8006e74:	d854      	bhi.n	8006f20 <TIM_SlaveTimer_SetConfig+0x110>
 8006e76:	2b30      	cmp	r3, #48	@ 0x30
 8006e78:	d055      	beq.n	8006f26 <TIM_SlaveTimer_SetConfig+0x116>
 8006e7a:	2b30      	cmp	r3, #48	@ 0x30
 8006e7c:	d850      	bhi.n	8006f20 <TIM_SlaveTimer_SetConfig+0x110>
 8006e7e:	2b20      	cmp	r3, #32
 8006e80:	d051      	beq.n	8006f26 <TIM_SlaveTimer_SetConfig+0x116>
 8006e82:	2b20      	cmp	r3, #32
 8006e84:	d84c      	bhi.n	8006f20 <TIM_SlaveTimer_SetConfig+0x110>
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d04d      	beq.n	8006f26 <TIM_SlaveTimer_SetConfig+0x116>
 8006e8a:	2b10      	cmp	r3, #16
 8006e8c:	d04b      	beq.n	8006f26 <TIM_SlaveTimer_SetConfig+0x116>
 8006e8e:	e047      	b.n	8006f20 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8006ea0:	f000 f8c1 	bl	8007026 <TIM_ETR_SetConfig>
      break;
 8006ea4:	e040      	b.n	8006f28 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2b05      	cmp	r3, #5
 8006eac:	d101      	bne.n	8006eb2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e03b      	b.n	8006f2a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	6a1b      	ldr	r3, [r3, #32]
 8006eb8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	6a1a      	ldr	r2, [r3, #32]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f022 0201 	bic.w	r2, r2, #1
 8006ec8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	699b      	ldr	r3, [r3, #24]
 8006ed0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ed8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	011b      	lsls	r3, r3, #4
 8006ee0:	68ba      	ldr	r2, [r7, #8]
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	68ba      	ldr	r2, [r7, #8]
 8006eec:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	621a      	str	r2, [r3, #32]
      break;
 8006ef6:	e017      	b.n	8006f28 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f04:	461a      	mov	r2, r3
 8006f06:	f000 f814 	bl	8006f32 <TIM_TI1_ConfigInputStage>
      break;
 8006f0a:	e00d      	b.n	8006f28 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f18:	461a      	mov	r2, r3
 8006f1a:	f000 f839 	bl	8006f90 <TIM_TI2_ConfigInputStage>
      break;
 8006f1e:	e003      	b.n	8006f28 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006f20:	2301      	movs	r3, #1
 8006f22:	75fb      	strb	r3, [r7, #23]
      break;
 8006f24:	e000      	b.n	8006f28 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006f26:	bf00      	nop
  }

  return status;
 8006f28:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3718      	adds	r7, #24
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}

08006f32 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f32:	b480      	push	{r7}
 8006f34:	b087      	sub	sp, #28
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	60f8      	str	r0, [r7, #12]
 8006f3a:	60b9      	str	r1, [r7, #8]
 8006f3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	6a1b      	ldr	r3, [r3, #32]
 8006f42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6a1b      	ldr	r3, [r3, #32]
 8006f48:	f023 0201 	bic.w	r2, r3, #1
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	699b      	ldr	r3, [r3, #24]
 8006f54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	011b      	lsls	r3, r3, #4
 8006f62:	693a      	ldr	r2, [r7, #16]
 8006f64:	4313      	orrs	r3, r2
 8006f66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	f023 030a 	bic.w	r3, r3, #10
 8006f6e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f70:	697a      	ldr	r2, [r7, #20]
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	4313      	orrs	r3, r2
 8006f76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	693a      	ldr	r2, [r7, #16]
 8006f7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	697a      	ldr	r2, [r7, #20]
 8006f82:	621a      	str	r2, [r3, #32]
}
 8006f84:	bf00      	nop
 8006f86:	371c      	adds	r7, #28
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b087      	sub	sp, #28
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	60f8      	str	r0, [r7, #12]
 8006f98:	60b9      	str	r1, [r7, #8]
 8006f9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6a1b      	ldr	r3, [r3, #32]
 8006fa0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	6a1b      	ldr	r3, [r3, #32]
 8006fa6:	f023 0210 	bic.w	r2, r3, #16
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	699b      	ldr	r3, [r3, #24]
 8006fb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006fba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	031b      	lsls	r3, r3, #12
 8006fc0:	693a      	ldr	r2, [r7, #16]
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006fcc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	011b      	lsls	r3, r3, #4
 8006fd2:	697a      	ldr	r2, [r7, #20]
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	693a      	ldr	r2, [r7, #16]
 8006fdc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	697a      	ldr	r2, [r7, #20]
 8006fe2:	621a      	str	r2, [r3, #32]
}
 8006fe4:	bf00      	nop
 8006fe6:	371c      	adds	r7, #28
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr

08006ff0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b085      	sub	sp, #20
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
 8006ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007006:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007008:	683a      	ldr	r2, [r7, #0]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	4313      	orrs	r3, r2
 800700e:	f043 0307 	orr.w	r3, r3, #7
 8007012:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	68fa      	ldr	r2, [r7, #12]
 8007018:	609a      	str	r2, [r3, #8]
}
 800701a:	bf00      	nop
 800701c:	3714      	adds	r7, #20
 800701e:	46bd      	mov	sp, r7
 8007020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007024:	4770      	bx	lr

08007026 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007026:	b480      	push	{r7}
 8007028:	b087      	sub	sp, #28
 800702a:	af00      	add	r7, sp, #0
 800702c:	60f8      	str	r0, [r7, #12]
 800702e:	60b9      	str	r1, [r7, #8]
 8007030:	607a      	str	r2, [r7, #4]
 8007032:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007040:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	021a      	lsls	r2, r3, #8
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	431a      	orrs	r2, r3
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	4313      	orrs	r3, r2
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	4313      	orrs	r3, r2
 8007052:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	697a      	ldr	r2, [r7, #20]
 8007058:	609a      	str	r2, [r3, #8]
}
 800705a:	bf00      	nop
 800705c:	371c      	adds	r7, #28
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr

08007066 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007066:	b480      	push	{r7}
 8007068:	b087      	sub	sp, #28
 800706a:	af00      	add	r7, sp, #0
 800706c:	60f8      	str	r0, [r7, #12]
 800706e:	60b9      	str	r1, [r7, #8]
 8007070:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	f003 031f 	and.w	r3, r3, #31
 8007078:	2201      	movs	r2, #1
 800707a:	fa02 f303 	lsl.w	r3, r2, r3
 800707e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6a1a      	ldr	r2, [r3, #32]
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	43db      	mvns	r3, r3
 8007088:	401a      	ands	r2, r3
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	6a1a      	ldr	r2, [r3, #32]
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	f003 031f 	and.w	r3, r3, #31
 8007098:	6879      	ldr	r1, [r7, #4]
 800709a:	fa01 f303 	lsl.w	r3, r1, r3
 800709e:	431a      	orrs	r2, r3
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	621a      	str	r2, [r3, #32]
}
 80070a4:	bf00      	nop
 80070a6:	371c      	adds	r7, #28
 80070a8:	46bd      	mov	sp, r7
 80070aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ae:	4770      	bx	lr

080070b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b085      	sub	sp, #20
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d101      	bne.n	80070c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80070c4:	2302      	movs	r3, #2
 80070c6:	e05a      	b.n	800717e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2201      	movs	r2, #1
 80070cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2202      	movs	r2, #2
 80070d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	68fa      	ldr	r2, [r7, #12]
 8007100:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a21      	ldr	r2, [pc, #132]	@ (800718c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d022      	beq.n	8007152 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007114:	d01d      	beq.n	8007152 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a1d      	ldr	r2, [pc, #116]	@ (8007190 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d018      	beq.n	8007152 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a1b      	ldr	r2, [pc, #108]	@ (8007194 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d013      	beq.n	8007152 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a1a      	ldr	r2, [pc, #104]	@ (8007198 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d00e      	beq.n	8007152 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a18      	ldr	r2, [pc, #96]	@ (800719c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d009      	beq.n	8007152 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a17      	ldr	r2, [pc, #92]	@ (80071a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d004      	beq.n	8007152 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a15      	ldr	r2, [pc, #84]	@ (80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d10c      	bne.n	800716c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007158:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	68ba      	ldr	r2, [r7, #8]
 8007160:	4313      	orrs	r3, r2
 8007162:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	68ba      	ldr	r2, [r7, #8]
 800716a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2200      	movs	r2, #0
 8007178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800717c:	2300      	movs	r3, #0
}
 800717e:	4618      	mov	r0, r3
 8007180:	3714      	adds	r7, #20
 8007182:	46bd      	mov	sp, r7
 8007184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007188:	4770      	bx	lr
 800718a:	bf00      	nop
 800718c:	40010000 	.word	0x40010000
 8007190:	40000400 	.word	0x40000400
 8007194:	40000800 	.word	0x40000800
 8007198:	40000c00 	.word	0x40000c00
 800719c:	40010400 	.word	0x40010400
 80071a0:	40014000 	.word	0x40014000
 80071a4:	40001800 	.word	0x40001800

080071a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b085      	sub	sp, #20
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80071b2:	2300      	movs	r3, #0
 80071b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d101      	bne.n	80071c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80071c0:	2302      	movs	r3, #2
 80071c2:	e03d      	b.n	8007240 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	4313      	orrs	r3, r2
 80071d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4313      	orrs	r3, r2
 8007202:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	691b      	ldr	r3, [r3, #16]
 800720e:	4313      	orrs	r3, r2
 8007210:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	695b      	ldr	r3, [r3, #20]
 800721c:	4313      	orrs	r3, r2
 800721e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	69db      	ldr	r3, [r3, #28]
 800722a:	4313      	orrs	r3, r2
 800722c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	68fa      	ldr	r2, [r7, #12]
 8007234:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	3714      	adds	r7, #20
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007268:	bf00      	nop
 800726a:	370c      	adds	r7, #12
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b082      	sub	sp, #8
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d101      	bne.n	8007286 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007282:	2301      	movs	r3, #1
 8007284:	e042      	b.n	800730c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800728c:	b2db      	uxtb	r3, r3
 800728e:	2b00      	cmp	r3, #0
 8007290:	d106      	bne.n	80072a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f7fb fee6 	bl	800306c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2224      	movs	r2, #36	@ 0x24
 80072a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68da      	ldr	r2, [r3, #12]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80072b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80072b8:	6878      	ldr	r0, [r7, #4]
 80072ba:	f000 ffa1 	bl	8008200 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	691a      	ldr	r2, [r3, #16]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80072cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	695a      	ldr	r2, [r3, #20]
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80072dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	68da      	ldr	r2, [r3, #12]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80072ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2200      	movs	r2, #0
 80072f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2220      	movs	r2, #32
 80072f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2220      	movs	r2, #32
 8007300:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	3708      	adds	r7, #8
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b08a      	sub	sp, #40	@ 0x28
 8007318:	af02      	add	r7, sp, #8
 800731a:	60f8      	str	r0, [r7, #12]
 800731c:	60b9      	str	r1, [r7, #8]
 800731e:	603b      	str	r3, [r7, #0]
 8007320:	4613      	mov	r3, r2
 8007322:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007324:	2300      	movs	r3, #0
 8007326:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800732e:	b2db      	uxtb	r3, r3
 8007330:	2b20      	cmp	r3, #32
 8007332:	d175      	bne.n	8007420 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d002      	beq.n	8007340 <HAL_UART_Transmit+0x2c>
 800733a:	88fb      	ldrh	r3, [r7, #6]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d101      	bne.n	8007344 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007340:	2301      	movs	r3, #1
 8007342:	e06e      	b.n	8007422 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2200      	movs	r2, #0
 8007348:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2221      	movs	r2, #33	@ 0x21
 800734e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007352:	f7fc f823 	bl	800339c <HAL_GetTick>
 8007356:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	88fa      	ldrh	r2, [r7, #6]
 800735c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	88fa      	ldrh	r2, [r7, #6]
 8007362:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800736c:	d108      	bne.n	8007380 <HAL_UART_Transmit+0x6c>
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	691b      	ldr	r3, [r3, #16]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d104      	bne.n	8007380 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007376:	2300      	movs	r3, #0
 8007378:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	61bb      	str	r3, [r7, #24]
 800737e:	e003      	b.n	8007388 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007384:	2300      	movs	r3, #0
 8007386:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007388:	e02e      	b.n	80073e8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	9300      	str	r3, [sp, #0]
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	2200      	movs	r2, #0
 8007392:	2180      	movs	r1, #128	@ 0x80
 8007394:	68f8      	ldr	r0, [r7, #12]
 8007396:	f000 fc71 	bl	8007c7c <UART_WaitOnFlagUntilTimeout>
 800739a:	4603      	mov	r3, r0
 800739c:	2b00      	cmp	r3, #0
 800739e:	d005      	beq.n	80073ac <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2220      	movs	r2, #32
 80073a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80073a8:	2303      	movs	r3, #3
 80073aa:	e03a      	b.n	8007422 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80073ac:	69fb      	ldr	r3, [r7, #28]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d10b      	bne.n	80073ca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80073b2:	69bb      	ldr	r3, [r7, #24]
 80073b4:	881b      	ldrh	r3, [r3, #0]
 80073b6:	461a      	mov	r2, r3
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80073c2:	69bb      	ldr	r3, [r7, #24]
 80073c4:	3302      	adds	r3, #2
 80073c6:	61bb      	str	r3, [r7, #24]
 80073c8:	e007      	b.n	80073da <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80073ca:	69fb      	ldr	r3, [r7, #28]
 80073cc:	781a      	ldrb	r2, [r3, #0]
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80073d4:	69fb      	ldr	r3, [r7, #28]
 80073d6:	3301      	adds	r3, #1
 80073d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80073de:	b29b      	uxth	r3, r3
 80073e0:	3b01      	subs	r3, #1
 80073e2:	b29a      	uxth	r2, r3
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d1cb      	bne.n	800738a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	9300      	str	r3, [sp, #0]
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	2200      	movs	r2, #0
 80073fa:	2140      	movs	r1, #64	@ 0x40
 80073fc:	68f8      	ldr	r0, [r7, #12]
 80073fe:	f000 fc3d 	bl	8007c7c <UART_WaitOnFlagUntilTimeout>
 8007402:	4603      	mov	r3, r0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d005      	beq.n	8007414 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2220      	movs	r2, #32
 800740c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007410:	2303      	movs	r3, #3
 8007412:	e006      	b.n	8007422 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2220      	movs	r2, #32
 8007418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800741c:	2300      	movs	r3, #0
 800741e:	e000      	b.n	8007422 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007420:	2302      	movs	r3, #2
  }
}
 8007422:	4618      	mov	r0, r3
 8007424:	3720      	adds	r7, #32
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}

0800742a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800742a:	b580      	push	{r7, lr}
 800742c:	b08c      	sub	sp, #48	@ 0x30
 800742e:	af00      	add	r7, sp, #0
 8007430:	60f8      	str	r0, [r7, #12]
 8007432:	60b9      	str	r1, [r7, #8]
 8007434:	4613      	mov	r3, r2
 8007436:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800743e:	b2db      	uxtb	r3, r3
 8007440:	2b20      	cmp	r3, #32
 8007442:	d146      	bne.n	80074d2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d002      	beq.n	8007450 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800744a:	88fb      	ldrh	r3, [r7, #6]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d101      	bne.n	8007454 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	e03f      	b.n	80074d4 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	2201      	movs	r2, #1
 8007458:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2200      	movs	r2, #0
 800745e:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007460:	88fb      	ldrh	r3, [r7, #6]
 8007462:	461a      	mov	r2, r3
 8007464:	68b9      	ldr	r1, [r7, #8]
 8007466:	68f8      	ldr	r0, [r7, #12]
 8007468:	f000 fc62 	bl	8007d30 <UART_Start_Receive_DMA>
 800746c:	4603      	mov	r3, r0
 800746e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007476:	2b01      	cmp	r3, #1
 8007478:	d125      	bne.n	80074c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800747a:	2300      	movs	r3, #0
 800747c:	613b      	str	r3, [r7, #16]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	613b      	str	r3, [r7, #16]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	613b      	str	r3, [r7, #16]
 800748e:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	330c      	adds	r3, #12
 8007496:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007498:	69bb      	ldr	r3, [r7, #24]
 800749a:	e853 3f00 	ldrex	r3, [r3]
 800749e:	617b      	str	r3, [r7, #20]
   return(result);
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	f043 0310 	orr.w	r3, r3, #16
 80074a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	330c      	adds	r3, #12
 80074ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80074b0:	627a      	str	r2, [r7, #36]	@ 0x24
 80074b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b4:	6a39      	ldr	r1, [r7, #32]
 80074b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074b8:	e841 2300 	strex	r3, r2, [r1]
 80074bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80074be:	69fb      	ldr	r3, [r7, #28]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d1e5      	bne.n	8007490 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80074c4:	e002      	b.n	80074cc <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80074cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80074d0:	e000      	b.n	80074d4 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80074d2:	2302      	movs	r3, #2
  }
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3730      	adds	r7, #48	@ 0x30
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b0ba      	sub	sp, #232	@ 0xe8
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	68db      	ldr	r3, [r3, #12]
 80074f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	695b      	ldr	r3, [r3, #20]
 80074fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007502:	2300      	movs	r3, #0
 8007504:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007508:	2300      	movs	r3, #0
 800750a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800750e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007512:	f003 030f 	and.w	r3, r3, #15
 8007516:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800751a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800751e:	2b00      	cmp	r3, #0
 8007520:	d10f      	bne.n	8007542 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007526:	f003 0320 	and.w	r3, r3, #32
 800752a:	2b00      	cmp	r3, #0
 800752c:	d009      	beq.n	8007542 <HAL_UART_IRQHandler+0x66>
 800752e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007532:	f003 0320 	and.w	r3, r3, #32
 8007536:	2b00      	cmp	r3, #0
 8007538:	d003      	beq.n	8007542 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 fda2 	bl	8008084 <UART_Receive_IT>
      return;
 8007540:	e273      	b.n	8007a2a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007542:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007546:	2b00      	cmp	r3, #0
 8007548:	f000 80de 	beq.w	8007708 <HAL_UART_IRQHandler+0x22c>
 800754c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007550:	f003 0301 	and.w	r3, r3, #1
 8007554:	2b00      	cmp	r3, #0
 8007556:	d106      	bne.n	8007566 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800755c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007560:	2b00      	cmp	r3, #0
 8007562:	f000 80d1 	beq.w	8007708 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800756a:	f003 0301 	and.w	r3, r3, #1
 800756e:	2b00      	cmp	r3, #0
 8007570:	d00b      	beq.n	800758a <HAL_UART_IRQHandler+0xae>
 8007572:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800757a:	2b00      	cmp	r3, #0
 800757c:	d005      	beq.n	800758a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007582:	f043 0201 	orr.w	r2, r3, #1
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800758a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800758e:	f003 0304 	and.w	r3, r3, #4
 8007592:	2b00      	cmp	r3, #0
 8007594:	d00b      	beq.n	80075ae <HAL_UART_IRQHandler+0xd2>
 8007596:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800759a:	f003 0301 	and.w	r3, r3, #1
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d005      	beq.n	80075ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075a6:	f043 0202 	orr.w	r2, r3, #2
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075b2:	f003 0302 	and.w	r3, r3, #2
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d00b      	beq.n	80075d2 <HAL_UART_IRQHandler+0xf6>
 80075ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075be:	f003 0301 	and.w	r3, r3, #1
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d005      	beq.n	80075d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ca:	f043 0204 	orr.w	r2, r3, #4
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80075d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075d6:	f003 0308 	and.w	r3, r3, #8
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d011      	beq.n	8007602 <HAL_UART_IRQHandler+0x126>
 80075de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075e2:	f003 0320 	and.w	r3, r3, #32
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d105      	bne.n	80075f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80075ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075ee:	f003 0301 	and.w	r3, r3, #1
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d005      	beq.n	8007602 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075fa:	f043 0208 	orr.w	r2, r3, #8
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007606:	2b00      	cmp	r3, #0
 8007608:	f000 820a 	beq.w	8007a20 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800760c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007610:	f003 0320 	and.w	r3, r3, #32
 8007614:	2b00      	cmp	r3, #0
 8007616:	d008      	beq.n	800762a <HAL_UART_IRQHandler+0x14e>
 8007618:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800761c:	f003 0320 	and.w	r3, r3, #32
 8007620:	2b00      	cmp	r3, #0
 8007622:	d002      	beq.n	800762a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f000 fd2d 	bl	8008084 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	695b      	ldr	r3, [r3, #20]
 8007630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007634:	2b40      	cmp	r3, #64	@ 0x40
 8007636:	bf0c      	ite	eq
 8007638:	2301      	moveq	r3, #1
 800763a:	2300      	movne	r3, #0
 800763c:	b2db      	uxtb	r3, r3
 800763e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007646:	f003 0308 	and.w	r3, r3, #8
 800764a:	2b00      	cmp	r3, #0
 800764c:	d103      	bne.n	8007656 <HAL_UART_IRQHandler+0x17a>
 800764e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007652:	2b00      	cmp	r3, #0
 8007654:	d04f      	beq.n	80076f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f000 fc38 	bl	8007ecc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	695b      	ldr	r3, [r3, #20]
 8007662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007666:	2b40      	cmp	r3, #64	@ 0x40
 8007668:	d141      	bne.n	80076ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	3314      	adds	r3, #20
 8007670:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007674:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007678:	e853 3f00 	ldrex	r3, [r3]
 800767c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007680:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007684:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007688:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	3314      	adds	r3, #20
 8007692:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007696:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800769a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800769e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80076a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80076a6:	e841 2300 	strex	r3, r2, [r1]
 80076aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80076ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d1d9      	bne.n	800766a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d013      	beq.n	80076e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076c2:	4a8a      	ldr	r2, [pc, #552]	@ (80078ec <HAL_UART_IRQHandler+0x410>)
 80076c4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076ca:	4618      	mov	r0, r3
 80076cc:	f7fc f91e 	bl	800390c <HAL_DMA_Abort_IT>
 80076d0:	4603      	mov	r3, r0
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d016      	beq.n	8007704 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076dc:	687a      	ldr	r2, [r7, #4]
 80076de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80076e0:	4610      	mov	r0, r2
 80076e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076e4:	e00e      	b.n	8007704 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 f9c0 	bl	8007a6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076ec:	e00a      	b.n	8007704 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 f9bc 	bl	8007a6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076f4:	e006      	b.n	8007704 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f000 f9b8 	bl	8007a6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007702:	e18d      	b.n	8007a20 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007704:	bf00      	nop
    return;
 8007706:	e18b      	b.n	8007a20 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800770c:	2b01      	cmp	r3, #1
 800770e:	f040 8167 	bne.w	80079e0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007716:	f003 0310 	and.w	r3, r3, #16
 800771a:	2b00      	cmp	r3, #0
 800771c:	f000 8160 	beq.w	80079e0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007724:	f003 0310 	and.w	r3, r3, #16
 8007728:	2b00      	cmp	r3, #0
 800772a:	f000 8159 	beq.w	80079e0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800772e:	2300      	movs	r3, #0
 8007730:	60bb      	str	r3, [r7, #8]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	60bb      	str	r3, [r7, #8]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	685b      	ldr	r3, [r3, #4]
 8007740:	60bb      	str	r3, [r7, #8]
 8007742:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	695b      	ldr	r3, [r3, #20]
 800774a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800774e:	2b40      	cmp	r3, #64	@ 0x40
 8007750:	f040 80ce 	bne.w	80078f0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007760:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007764:	2b00      	cmp	r3, #0
 8007766:	f000 80a9 	beq.w	80078bc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800776e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007772:	429a      	cmp	r2, r3
 8007774:	f080 80a2 	bcs.w	80078bc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800777e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007784:	69db      	ldr	r3, [r3, #28]
 8007786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800778a:	f000 8088 	beq.w	800789e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	330c      	adds	r3, #12
 8007794:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007798:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800779c:	e853 3f00 	ldrex	r3, [r3]
 80077a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80077a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80077a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	330c      	adds	r3, #12
 80077b6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80077ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80077be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80077c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80077ca:	e841 2300 	strex	r3, r2, [r1]
 80077ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80077d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1d9      	bne.n	800778e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	3314      	adds	r3, #20
 80077e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077e4:	e853 3f00 	ldrex	r3, [r3]
 80077e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80077ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80077ec:	f023 0301 	bic.w	r3, r3, #1
 80077f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	3314      	adds	r3, #20
 80077fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80077fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007802:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007804:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007806:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800780a:	e841 2300 	strex	r3, r2, [r1]
 800780e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007810:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007812:	2b00      	cmp	r3, #0
 8007814:	d1e1      	bne.n	80077da <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	3314      	adds	r3, #20
 800781c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800781e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007820:	e853 3f00 	ldrex	r3, [r3]
 8007824:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007826:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007828:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800782c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	3314      	adds	r3, #20
 8007836:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800783a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800783c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800783e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007840:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007842:	e841 2300 	strex	r3, r2, [r1]
 8007846:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007848:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1e3      	bne.n	8007816 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2220      	movs	r2, #32
 8007852:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	330c      	adds	r3, #12
 8007862:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007864:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007866:	e853 3f00 	ldrex	r3, [r3]
 800786a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800786c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800786e:	f023 0310 	bic.w	r3, r3, #16
 8007872:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	330c      	adds	r3, #12
 800787c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007880:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007882:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007884:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007886:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007888:	e841 2300 	strex	r3, r2, [r1]
 800788c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800788e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007890:	2b00      	cmp	r3, #0
 8007892:	d1e3      	bne.n	800785c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007898:	4618      	mov	r0, r3
 800789a:	f7fb ffc7 	bl	800382c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2202      	movs	r2, #2
 80078a2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80078ac:	b29b      	uxth	r3, r3
 80078ae:	1ad3      	subs	r3, r2, r3
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	4619      	mov	r1, r3
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f004 ff49 	bl	800c74c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80078ba:	e0b3      	b.n	8007a24 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80078c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80078c4:	429a      	cmp	r2, r3
 80078c6:	f040 80ad 	bne.w	8007a24 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078ce:	69db      	ldr	r3, [r3, #28]
 80078d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078d4:	f040 80a6 	bne.w	8007a24 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2202      	movs	r2, #2
 80078dc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80078e2:	4619      	mov	r1, r3
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f004 ff31 	bl	800c74c <HAL_UARTEx_RxEventCallback>
      return;
 80078ea:	e09b      	b.n	8007a24 <HAL_UART_IRQHandler+0x548>
 80078ec:	08007f93 	.word	0x08007f93
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80078f8:	b29b      	uxth	r3, r3
 80078fa:	1ad3      	subs	r3, r2, r3
 80078fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007904:	b29b      	uxth	r3, r3
 8007906:	2b00      	cmp	r3, #0
 8007908:	f000 808e 	beq.w	8007a28 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800790c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007910:	2b00      	cmp	r3, #0
 8007912:	f000 8089 	beq.w	8007a28 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	330c      	adds	r3, #12
 800791c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007920:	e853 3f00 	ldrex	r3, [r3]
 8007924:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007928:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800792c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	330c      	adds	r3, #12
 8007936:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800793a:	647a      	str	r2, [r7, #68]	@ 0x44
 800793c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800793e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007940:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007942:	e841 2300 	strex	r3, r2, [r1]
 8007946:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007948:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800794a:	2b00      	cmp	r3, #0
 800794c:	d1e3      	bne.n	8007916 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	3314      	adds	r3, #20
 8007954:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007958:	e853 3f00 	ldrex	r3, [r3]
 800795c:	623b      	str	r3, [r7, #32]
   return(result);
 800795e:	6a3b      	ldr	r3, [r7, #32]
 8007960:	f023 0301 	bic.w	r3, r3, #1
 8007964:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	3314      	adds	r3, #20
 800796e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007972:	633a      	str	r2, [r7, #48]	@ 0x30
 8007974:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007976:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007978:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800797a:	e841 2300 	strex	r3, r2, [r1]
 800797e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007982:	2b00      	cmp	r3, #0
 8007984:	d1e3      	bne.n	800794e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2220      	movs	r2, #32
 800798a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	330c      	adds	r3, #12
 800799a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	e853 3f00 	ldrex	r3, [r3]
 80079a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f023 0310 	bic.w	r3, r3, #16
 80079aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	330c      	adds	r3, #12
 80079b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80079b8:	61fa      	str	r2, [r7, #28]
 80079ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079bc:	69b9      	ldr	r1, [r7, #24]
 80079be:	69fa      	ldr	r2, [r7, #28]
 80079c0:	e841 2300 	strex	r3, r2, [r1]
 80079c4:	617b      	str	r3, [r7, #20]
   return(result);
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d1e3      	bne.n	8007994 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2202      	movs	r2, #2
 80079d0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80079d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80079d6:	4619      	mov	r1, r3
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f004 feb7 	bl	800c74c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80079de:	e023      	b.n	8007a28 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80079e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d009      	beq.n	8007a00 <HAL_UART_IRQHandler+0x524>
 80079ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d003      	beq.n	8007a00 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f000 fadb 	bl	8007fb4 <UART_Transmit_IT>
    return;
 80079fe:	e014      	b.n	8007a2a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007a00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d00e      	beq.n	8007a2a <HAL_UART_IRQHandler+0x54e>
 8007a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d008      	beq.n	8007a2a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f000 fb1b 	bl	8008054 <UART_EndTransmit_IT>
    return;
 8007a1e:	e004      	b.n	8007a2a <HAL_UART_IRQHandler+0x54e>
    return;
 8007a20:	bf00      	nop
 8007a22:	e002      	b.n	8007a2a <HAL_UART_IRQHandler+0x54e>
      return;
 8007a24:	bf00      	nop
 8007a26:	e000      	b.n	8007a2a <HAL_UART_IRQHandler+0x54e>
      return;
 8007a28:	bf00      	nop
  }
}
 8007a2a:	37e8      	adds	r7, #232	@ 0xe8
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b083      	sub	sp, #12
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007a38:	bf00      	nop
 8007a3a:	370c      	adds	r7, #12
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b083      	sub	sp, #12
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007a4c:	bf00      	nop
 8007a4e:	370c      	adds	r7, #12
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr

08007a58 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007a60:	bf00      	nop
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr

08007a6c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007a74:	bf00      	nop
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b09c      	sub	sp, #112	@ 0x70
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a8c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d172      	bne.n	8007b82 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007a9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007aa2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	330c      	adds	r3, #12
 8007aa8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007aac:	e853 3f00 	ldrex	r3, [r3]
 8007ab0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007ab2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ab4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ab8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007aba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	330c      	adds	r3, #12
 8007ac0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007ac2:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007ac4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ac8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007aca:	e841 2300 	strex	r3, r2, [r1]
 8007ace:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007ad0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d1e5      	bne.n	8007aa2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ad6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	3314      	adds	r3, #20
 8007adc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ae0:	e853 3f00 	ldrex	r3, [r3]
 8007ae4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ae6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ae8:	f023 0301 	bic.w	r3, r3, #1
 8007aec:	667b      	str	r3, [r7, #100]	@ 0x64
 8007aee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	3314      	adds	r3, #20
 8007af4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007af6:	647a      	str	r2, [r7, #68]	@ 0x44
 8007af8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007afa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007afc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007afe:	e841 2300 	strex	r3, r2, [r1]
 8007b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d1e5      	bne.n	8007ad6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	3314      	adds	r3, #20
 8007b10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b14:	e853 3f00 	ldrex	r3, [r3]
 8007b18:	623b      	str	r3, [r7, #32]
   return(result);
 8007b1a:	6a3b      	ldr	r3, [r7, #32]
 8007b1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b20:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	3314      	adds	r3, #20
 8007b28:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007b2a:	633a      	str	r2, [r7, #48]	@ 0x30
 8007b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b32:	e841 2300 	strex	r3, r2, [r1]
 8007b36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d1e5      	bne.n	8007b0a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007b3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b40:	2220      	movs	r2, #32
 8007b42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	d119      	bne.n	8007b82 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	330c      	adds	r3, #12
 8007b54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	e853 3f00 	ldrex	r3, [r3]
 8007b5c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f023 0310 	bic.w	r3, r3, #16
 8007b64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	330c      	adds	r3, #12
 8007b6c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007b6e:	61fa      	str	r2, [r7, #28]
 8007b70:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b72:	69b9      	ldr	r1, [r7, #24]
 8007b74:	69fa      	ldr	r2, [r7, #28]
 8007b76:	e841 2300 	strex	r3, r2, [r1]
 8007b7a:	617b      	str	r3, [r7, #20]
   return(result);
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1e5      	bne.n	8007b4e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b84:	2200      	movs	r2, #0
 8007b86:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d106      	bne.n	8007b9e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b92:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b94:	4619      	mov	r1, r3
 8007b96:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007b98:	f004 fdd8 	bl	800c74c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007b9c:	e002      	b.n	8007ba4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007b9e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007ba0:	f7ff ff50 	bl	8007a44 <HAL_UART_RxCpltCallback>
}
 8007ba4:	bf00      	nop
 8007ba6:	3770      	adds	r7, #112	@ 0x70
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}

08007bac <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b084      	sub	sp, #16
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bb8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d108      	bne.n	8007bda <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007bcc:	085b      	lsrs	r3, r3, #1
 8007bce:	b29b      	uxth	r3, r3
 8007bd0:	4619      	mov	r1, r3
 8007bd2:	68f8      	ldr	r0, [r7, #12]
 8007bd4:	f004 fdba 	bl	800c74c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007bd8:	e002      	b.n	8007be0 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007bda:	68f8      	ldr	r0, [r7, #12]
 8007bdc:	f7ff ff3c 	bl	8007a58 <HAL_UART_RxHalfCpltCallback>
}
 8007be0:	bf00      	nop
 8007be2:	3710      	adds	r7, #16
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b084      	sub	sp, #16
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bf8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	695b      	ldr	r3, [r3, #20]
 8007c00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c04:	2b80      	cmp	r3, #128	@ 0x80
 8007c06:	bf0c      	ite	eq
 8007c08:	2301      	moveq	r3, #1
 8007c0a:	2300      	movne	r3, #0
 8007c0c:	b2db      	uxtb	r3, r3
 8007c0e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c16:	b2db      	uxtb	r3, r3
 8007c18:	2b21      	cmp	r3, #33	@ 0x21
 8007c1a:	d108      	bne.n	8007c2e <UART_DMAError+0x46>
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d005      	beq.n	8007c2e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	2200      	movs	r2, #0
 8007c26:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007c28:	68b8      	ldr	r0, [r7, #8]
 8007c2a:	f000 f927 	bl	8007e7c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	695b      	ldr	r3, [r3, #20]
 8007c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c38:	2b40      	cmp	r3, #64	@ 0x40
 8007c3a:	bf0c      	ite	eq
 8007c3c:	2301      	moveq	r3, #1
 8007c3e:	2300      	movne	r3, #0
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c4a:	b2db      	uxtb	r3, r3
 8007c4c:	2b22      	cmp	r3, #34	@ 0x22
 8007c4e:	d108      	bne.n	8007c62 <UART_DMAError+0x7a>
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d005      	beq.n	8007c62 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007c5c:	68b8      	ldr	r0, [r7, #8]
 8007c5e:	f000 f935 	bl	8007ecc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c66:	f043 0210 	orr.w	r2, r3, #16
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c6e:	68b8      	ldr	r0, [r7, #8]
 8007c70:	f7ff fefc 	bl	8007a6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c74:	bf00      	nop
 8007c76:	3710      	adds	r7, #16
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b086      	sub	sp, #24
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	60b9      	str	r1, [r7, #8]
 8007c86:	603b      	str	r3, [r7, #0]
 8007c88:	4613      	mov	r3, r2
 8007c8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c8c:	e03b      	b.n	8007d06 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c8e:	6a3b      	ldr	r3, [r7, #32]
 8007c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c94:	d037      	beq.n	8007d06 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c96:	f7fb fb81 	bl	800339c <HAL_GetTick>
 8007c9a:	4602      	mov	r2, r0
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	1ad3      	subs	r3, r2, r3
 8007ca0:	6a3a      	ldr	r2, [r7, #32]
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d302      	bcc.n	8007cac <UART_WaitOnFlagUntilTimeout+0x30>
 8007ca6:	6a3b      	ldr	r3, [r7, #32]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d101      	bne.n	8007cb0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007cac:	2303      	movs	r3, #3
 8007cae:	e03a      	b.n	8007d26 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	68db      	ldr	r3, [r3, #12]
 8007cb6:	f003 0304 	and.w	r3, r3, #4
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d023      	beq.n	8007d06 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	2b80      	cmp	r3, #128	@ 0x80
 8007cc2:	d020      	beq.n	8007d06 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	2b40      	cmp	r3, #64	@ 0x40
 8007cc8:	d01d      	beq.n	8007d06 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f003 0308 	and.w	r3, r3, #8
 8007cd4:	2b08      	cmp	r3, #8
 8007cd6:	d116      	bne.n	8007d06 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007cd8:	2300      	movs	r3, #0
 8007cda:	617b      	str	r3, [r7, #20]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	617b      	str	r3, [r7, #20]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	617b      	str	r3, [r7, #20]
 8007cec:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007cee:	68f8      	ldr	r0, [r7, #12]
 8007cf0:	f000 f8ec 	bl	8007ecc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2208      	movs	r2, #8
 8007cf8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	e00f      	b.n	8007d26 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	4013      	ands	r3, r2
 8007d10:	68ba      	ldr	r2, [r7, #8]
 8007d12:	429a      	cmp	r2, r3
 8007d14:	bf0c      	ite	eq
 8007d16:	2301      	moveq	r3, #1
 8007d18:	2300      	movne	r3, #0
 8007d1a:	b2db      	uxtb	r3, r3
 8007d1c:	461a      	mov	r2, r3
 8007d1e:	79fb      	ldrb	r3, [r7, #7]
 8007d20:	429a      	cmp	r2, r3
 8007d22:	d0b4      	beq.n	8007c8e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3718      	adds	r7, #24
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}
	...

08007d30 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b098      	sub	sp, #96	@ 0x60
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	60f8      	str	r0, [r7, #12]
 8007d38:	60b9      	str	r1, [r7, #8]
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007d3e:	68ba      	ldr	r2, [r7, #8]
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	88fa      	ldrh	r2, [r7, #6]
 8007d48:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	2222      	movs	r2, #34	@ 0x22
 8007d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d5c:	4a44      	ldr	r2, [pc, #272]	@ (8007e70 <UART_Start_Receive_DMA+0x140>)
 8007d5e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d64:	4a43      	ldr	r2, [pc, #268]	@ (8007e74 <UART_Start_Receive_DMA+0x144>)
 8007d66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d6c:	4a42      	ldr	r2, [pc, #264]	@ (8007e78 <UART_Start_Receive_DMA+0x148>)
 8007d6e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d74:	2200      	movs	r2, #0
 8007d76:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007d78:	f107 0308 	add.w	r3, r7, #8
 8007d7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	3304      	adds	r3, #4
 8007d88:	4619      	mov	r1, r3
 8007d8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	88fb      	ldrh	r3, [r7, #6]
 8007d90:	f7fb fcf4 	bl	800377c <HAL_DMA_Start_IT>
 8007d94:	4603      	mov	r3, r0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d008      	beq.n	8007dac <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2210      	movs	r2, #16
 8007d9e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2220      	movs	r2, #32
 8007da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	e05d      	b.n	8007e68 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007dac:	2300      	movs	r3, #0
 8007dae:	613b      	str	r3, [r7, #16]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	613b      	str	r3, [r7, #16]
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	613b      	str	r3, [r7, #16]
 8007dc0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	691b      	ldr	r3, [r3, #16]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d019      	beq.n	8007dfe <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	330c      	adds	r3, #12
 8007dd0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007dd4:	e853 3f00 	ldrex	r3, [r3]
 8007dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ddc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007de0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	330c      	adds	r3, #12
 8007de8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007dea:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007dec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dee:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007df0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007df2:	e841 2300 	strex	r3, r2, [r1]
 8007df6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007df8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d1e5      	bne.n	8007dca <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	3314      	adds	r3, #20
 8007e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e08:	e853 3f00 	ldrex	r3, [r3]
 8007e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e10:	f043 0301 	orr.w	r3, r3, #1
 8007e14:	657b      	str	r3, [r7, #84]	@ 0x54
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	3314      	adds	r3, #20
 8007e1c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007e1e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007e20:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e22:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007e24:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007e26:	e841 2300 	strex	r3, r2, [r1]
 8007e2a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d1e5      	bne.n	8007dfe <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	3314      	adds	r3, #20
 8007e38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e3a:	69bb      	ldr	r3, [r7, #24]
 8007e3c:	e853 3f00 	ldrex	r3, [r3]
 8007e40:	617b      	str	r3, [r7, #20]
   return(result);
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e48:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	3314      	adds	r3, #20
 8007e50:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007e52:	627a      	str	r2, [r7, #36]	@ 0x24
 8007e54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e56:	6a39      	ldr	r1, [r7, #32]
 8007e58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e5a:	e841 2300 	strex	r3, r2, [r1]
 8007e5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e60:	69fb      	ldr	r3, [r7, #28]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d1e5      	bne.n	8007e32 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007e66:	2300      	movs	r3, #0
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3760      	adds	r7, #96	@ 0x60
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}
 8007e70:	08007a81 	.word	0x08007a81
 8007e74:	08007bad 	.word	0x08007bad
 8007e78:	08007be9 	.word	0x08007be9

08007e7c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b089      	sub	sp, #36	@ 0x24
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	330c      	adds	r3, #12
 8007e8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	e853 3f00 	ldrex	r3, [r3]
 8007e92:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007e9a:	61fb      	str	r3, [r7, #28]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	330c      	adds	r3, #12
 8007ea2:	69fa      	ldr	r2, [r7, #28]
 8007ea4:	61ba      	str	r2, [r7, #24]
 8007ea6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea8:	6979      	ldr	r1, [r7, #20]
 8007eaa:	69ba      	ldr	r2, [r7, #24]
 8007eac:	e841 2300 	strex	r3, r2, [r1]
 8007eb0:	613b      	str	r3, [r7, #16]
   return(result);
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d1e5      	bne.n	8007e84 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2220      	movs	r2, #32
 8007ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007ec0:	bf00      	nop
 8007ec2:	3724      	adds	r7, #36	@ 0x24
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr

08007ecc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b095      	sub	sp, #84	@ 0x54
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	330c      	adds	r3, #12
 8007eda:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007edc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ede:	e853 3f00 	ldrex	r3, [r3]
 8007ee2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007eea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	330c      	adds	r3, #12
 8007ef2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007ef4:	643a      	str	r2, [r7, #64]	@ 0x40
 8007ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007efa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007efc:	e841 2300 	strex	r3, r2, [r1]
 8007f00:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d1e5      	bne.n	8007ed4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	3314      	adds	r3, #20
 8007f0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f10:	6a3b      	ldr	r3, [r7, #32]
 8007f12:	e853 3f00 	ldrex	r3, [r3]
 8007f16:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f18:	69fb      	ldr	r3, [r7, #28]
 8007f1a:	f023 0301 	bic.w	r3, r3, #1
 8007f1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	3314      	adds	r3, #20
 8007f26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f30:	e841 2300 	strex	r3, r2, [r1]
 8007f34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d1e5      	bne.n	8007f08 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d119      	bne.n	8007f78 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	330c      	adds	r3, #12
 8007f4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	e853 3f00 	ldrex	r3, [r3]
 8007f52:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	f023 0310 	bic.w	r3, r3, #16
 8007f5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	330c      	adds	r3, #12
 8007f62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f64:	61ba      	str	r2, [r7, #24]
 8007f66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f68:	6979      	ldr	r1, [r7, #20]
 8007f6a:	69ba      	ldr	r2, [r7, #24]
 8007f6c:	e841 2300 	strex	r3, r2, [r1]
 8007f70:	613b      	str	r3, [r7, #16]
   return(result);
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d1e5      	bne.n	8007f44 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2220      	movs	r2, #32
 8007f7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2200      	movs	r2, #0
 8007f84:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007f86:	bf00      	nop
 8007f88:	3754      	adds	r7, #84	@ 0x54
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr

08007f92 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f92:	b580      	push	{r7, lr}
 8007f94:	b084      	sub	sp, #16
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f9e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007fa6:	68f8      	ldr	r0, [r7, #12]
 8007fa8:	f7ff fd60 	bl	8007a6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fac:	bf00      	nop
 8007fae:	3710      	adds	r7, #16
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}

08007fb4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b085      	sub	sp, #20
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fc2:	b2db      	uxtb	r3, r3
 8007fc4:	2b21      	cmp	r3, #33	@ 0x21
 8007fc6:	d13e      	bne.n	8008046 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fd0:	d114      	bne.n	8007ffc <UART_Transmit_IT+0x48>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	691b      	ldr	r3, [r3, #16]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d110      	bne.n	8007ffc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6a1b      	ldr	r3, [r3, #32]
 8007fde:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	881b      	ldrh	r3, [r3, #0]
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007fee:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6a1b      	ldr	r3, [r3, #32]
 8007ff4:	1c9a      	adds	r2, r3, #2
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	621a      	str	r2, [r3, #32]
 8007ffa:	e008      	b.n	800800e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6a1b      	ldr	r3, [r3, #32]
 8008000:	1c59      	adds	r1, r3, #1
 8008002:	687a      	ldr	r2, [r7, #4]
 8008004:	6211      	str	r1, [r2, #32]
 8008006:	781a      	ldrb	r2, [r3, #0]
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008012:	b29b      	uxth	r3, r3
 8008014:	3b01      	subs	r3, #1
 8008016:	b29b      	uxth	r3, r3
 8008018:	687a      	ldr	r2, [r7, #4]
 800801a:	4619      	mov	r1, r3
 800801c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800801e:	2b00      	cmp	r3, #0
 8008020:	d10f      	bne.n	8008042 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	68da      	ldr	r2, [r3, #12]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008030:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	68da      	ldr	r2, [r3, #12]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008040:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008042:	2300      	movs	r3, #0
 8008044:	e000      	b.n	8008048 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008046:	2302      	movs	r3, #2
  }
}
 8008048:	4618      	mov	r0, r3
 800804a:	3714      	adds	r7, #20
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b082      	sub	sp, #8
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	68da      	ldr	r2, [r3, #12]
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800806a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2220      	movs	r2, #32
 8008070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f7ff fcdb 	bl	8007a30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800807a:	2300      	movs	r3, #0
}
 800807c:	4618      	mov	r0, r3
 800807e:	3708      	adds	r7, #8
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}

08008084 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b08c      	sub	sp, #48	@ 0x30
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800808c:	2300      	movs	r3, #0
 800808e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008090:	2300      	movs	r3, #0
 8008092:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800809a:	b2db      	uxtb	r3, r3
 800809c:	2b22      	cmp	r3, #34	@ 0x22
 800809e:	f040 80aa 	bne.w	80081f6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	689b      	ldr	r3, [r3, #8]
 80080a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080aa:	d115      	bne.n	80080d8 <UART_Receive_IT+0x54>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	691b      	ldr	r3, [r3, #16]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d111      	bne.n	80080d8 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080b8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	685b      	ldr	r3, [r3, #4]
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080c6:	b29a      	uxth	r2, r3
 80080c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ca:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080d0:	1c9a      	adds	r2, r3, #2
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	629a      	str	r2, [r3, #40]	@ 0x28
 80080d6:	e024      	b.n	8008122 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	689b      	ldr	r3, [r3, #8]
 80080e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080e6:	d007      	beq.n	80080f8 <UART_Receive_IT+0x74>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	689b      	ldr	r3, [r3, #8]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d10a      	bne.n	8008106 <UART_Receive_IT+0x82>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	691b      	ldr	r3, [r3, #16]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d106      	bne.n	8008106 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	b2da      	uxtb	r2, r3
 8008100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008102:	701a      	strb	r2, [r3, #0]
 8008104:	e008      	b.n	8008118 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	b2db      	uxtb	r3, r3
 800810e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008112:	b2da      	uxtb	r2, r3
 8008114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008116:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800811c:	1c5a      	adds	r2, r3, #1
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008126:	b29b      	uxth	r3, r3
 8008128:	3b01      	subs	r3, #1
 800812a:	b29b      	uxth	r3, r3
 800812c:	687a      	ldr	r2, [r7, #4]
 800812e:	4619      	mov	r1, r3
 8008130:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008132:	2b00      	cmp	r3, #0
 8008134:	d15d      	bne.n	80081f2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	68da      	ldr	r2, [r3, #12]
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f022 0220 	bic.w	r2, r2, #32
 8008144:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	68da      	ldr	r2, [r3, #12]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008154:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	695a      	ldr	r2, [r3, #20]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f022 0201 	bic.w	r2, r2, #1
 8008164:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2220      	movs	r2, #32
 800816a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2200      	movs	r2, #0
 8008172:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008178:	2b01      	cmp	r3, #1
 800817a:	d135      	bne.n	80081e8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2200      	movs	r2, #0
 8008180:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	330c      	adds	r3, #12
 8008188:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	e853 3f00 	ldrex	r3, [r3]
 8008190:	613b      	str	r3, [r7, #16]
   return(result);
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	f023 0310 	bic.w	r3, r3, #16
 8008198:	627b      	str	r3, [r7, #36]	@ 0x24
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	330c      	adds	r3, #12
 80081a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081a2:	623a      	str	r2, [r7, #32]
 80081a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a6:	69f9      	ldr	r1, [r7, #28]
 80081a8:	6a3a      	ldr	r2, [r7, #32]
 80081aa:	e841 2300 	strex	r3, r2, [r1]
 80081ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80081b0:	69bb      	ldr	r3, [r7, #24]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d1e5      	bne.n	8008182 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f003 0310 	and.w	r3, r3, #16
 80081c0:	2b10      	cmp	r3, #16
 80081c2:	d10a      	bne.n	80081da <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80081c4:	2300      	movs	r3, #0
 80081c6:	60fb      	str	r3, [r7, #12]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	60fb      	str	r3, [r7, #12]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	60fb      	str	r3, [r7, #12]
 80081d8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80081de:	4619      	mov	r1, r3
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f004 fab3 	bl	800c74c <HAL_UARTEx_RxEventCallback>
 80081e6:	e002      	b.n	80081ee <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f7ff fc2b 	bl	8007a44 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80081ee:	2300      	movs	r3, #0
 80081f0:	e002      	b.n	80081f8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80081f2:	2300      	movs	r3, #0
 80081f4:	e000      	b.n	80081f8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80081f6:	2302      	movs	r3, #2
  }
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	3730      	adds	r7, #48	@ 0x30
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008200:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008204:	b0c0      	sub	sp, #256	@ 0x100
 8008206:	af00      	add	r7, sp, #0
 8008208:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800820c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	691b      	ldr	r3, [r3, #16]
 8008214:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800821c:	68d9      	ldr	r1, [r3, #12]
 800821e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	ea40 0301 	orr.w	r3, r0, r1
 8008228:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800822a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800822e:	689a      	ldr	r2, [r3, #8]
 8008230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008234:	691b      	ldr	r3, [r3, #16]
 8008236:	431a      	orrs	r2, r3
 8008238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800823c:	695b      	ldr	r3, [r3, #20]
 800823e:	431a      	orrs	r2, r3
 8008240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008244:	69db      	ldr	r3, [r3, #28]
 8008246:	4313      	orrs	r3, r2
 8008248:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800824c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	68db      	ldr	r3, [r3, #12]
 8008254:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008258:	f021 010c 	bic.w	r1, r1, #12
 800825c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008260:	681a      	ldr	r2, [r3, #0]
 8008262:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008266:	430b      	orrs	r3, r1
 8008268:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800826a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	695b      	ldr	r3, [r3, #20]
 8008272:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008276:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800827a:	6999      	ldr	r1, [r3, #24]
 800827c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008280:	681a      	ldr	r2, [r3, #0]
 8008282:	ea40 0301 	orr.w	r3, r0, r1
 8008286:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800828c:	681a      	ldr	r2, [r3, #0]
 800828e:	4b8f      	ldr	r3, [pc, #572]	@ (80084cc <UART_SetConfig+0x2cc>)
 8008290:	429a      	cmp	r2, r3
 8008292:	d005      	beq.n	80082a0 <UART_SetConfig+0xa0>
 8008294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	4b8d      	ldr	r3, [pc, #564]	@ (80084d0 <UART_SetConfig+0x2d0>)
 800829c:	429a      	cmp	r2, r3
 800829e:	d104      	bne.n	80082aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80082a0:	f7fd fe7c 	bl	8005f9c <HAL_RCC_GetPCLK2Freq>
 80082a4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80082a8:	e003      	b.n	80082b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80082aa:	f7fd fe63 	bl	8005f74 <HAL_RCC_GetPCLK1Freq>
 80082ae:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082b6:	69db      	ldr	r3, [r3, #28]
 80082b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082bc:	f040 810c 	bne.w	80084d8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80082c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082c4:	2200      	movs	r2, #0
 80082c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80082ca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80082ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80082d2:	4622      	mov	r2, r4
 80082d4:	462b      	mov	r3, r5
 80082d6:	1891      	adds	r1, r2, r2
 80082d8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80082da:	415b      	adcs	r3, r3
 80082dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80082de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80082e2:	4621      	mov	r1, r4
 80082e4:	eb12 0801 	adds.w	r8, r2, r1
 80082e8:	4629      	mov	r1, r5
 80082ea:	eb43 0901 	adc.w	r9, r3, r1
 80082ee:	f04f 0200 	mov.w	r2, #0
 80082f2:	f04f 0300 	mov.w	r3, #0
 80082f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80082fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80082fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008302:	4690      	mov	r8, r2
 8008304:	4699      	mov	r9, r3
 8008306:	4623      	mov	r3, r4
 8008308:	eb18 0303 	adds.w	r3, r8, r3
 800830c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008310:	462b      	mov	r3, r5
 8008312:	eb49 0303 	adc.w	r3, r9, r3
 8008316:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800831a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008326:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800832a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800832e:	460b      	mov	r3, r1
 8008330:	18db      	adds	r3, r3, r3
 8008332:	653b      	str	r3, [r7, #80]	@ 0x50
 8008334:	4613      	mov	r3, r2
 8008336:	eb42 0303 	adc.w	r3, r2, r3
 800833a:	657b      	str	r3, [r7, #84]	@ 0x54
 800833c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008340:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008344:	f7f7 ff40 	bl	80001c8 <__aeabi_uldivmod>
 8008348:	4602      	mov	r2, r0
 800834a:	460b      	mov	r3, r1
 800834c:	4b61      	ldr	r3, [pc, #388]	@ (80084d4 <UART_SetConfig+0x2d4>)
 800834e:	fba3 2302 	umull	r2, r3, r3, r2
 8008352:	095b      	lsrs	r3, r3, #5
 8008354:	011c      	lsls	r4, r3, #4
 8008356:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800835a:	2200      	movs	r2, #0
 800835c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008360:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008364:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008368:	4642      	mov	r2, r8
 800836a:	464b      	mov	r3, r9
 800836c:	1891      	adds	r1, r2, r2
 800836e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008370:	415b      	adcs	r3, r3
 8008372:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008374:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008378:	4641      	mov	r1, r8
 800837a:	eb12 0a01 	adds.w	sl, r2, r1
 800837e:	4649      	mov	r1, r9
 8008380:	eb43 0b01 	adc.w	fp, r3, r1
 8008384:	f04f 0200 	mov.w	r2, #0
 8008388:	f04f 0300 	mov.w	r3, #0
 800838c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008390:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008394:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008398:	4692      	mov	sl, r2
 800839a:	469b      	mov	fp, r3
 800839c:	4643      	mov	r3, r8
 800839e:	eb1a 0303 	adds.w	r3, sl, r3
 80083a2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80083a6:	464b      	mov	r3, r9
 80083a8:	eb4b 0303 	adc.w	r3, fp, r3
 80083ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80083b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083b4:	685b      	ldr	r3, [r3, #4]
 80083b6:	2200      	movs	r2, #0
 80083b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80083bc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80083c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80083c4:	460b      	mov	r3, r1
 80083c6:	18db      	adds	r3, r3, r3
 80083c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80083ca:	4613      	mov	r3, r2
 80083cc:	eb42 0303 	adc.w	r3, r2, r3
 80083d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80083d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80083d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80083da:	f7f7 fef5 	bl	80001c8 <__aeabi_uldivmod>
 80083de:	4602      	mov	r2, r0
 80083e0:	460b      	mov	r3, r1
 80083e2:	4611      	mov	r1, r2
 80083e4:	4b3b      	ldr	r3, [pc, #236]	@ (80084d4 <UART_SetConfig+0x2d4>)
 80083e6:	fba3 2301 	umull	r2, r3, r3, r1
 80083ea:	095b      	lsrs	r3, r3, #5
 80083ec:	2264      	movs	r2, #100	@ 0x64
 80083ee:	fb02 f303 	mul.w	r3, r2, r3
 80083f2:	1acb      	subs	r3, r1, r3
 80083f4:	00db      	lsls	r3, r3, #3
 80083f6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80083fa:	4b36      	ldr	r3, [pc, #216]	@ (80084d4 <UART_SetConfig+0x2d4>)
 80083fc:	fba3 2302 	umull	r2, r3, r3, r2
 8008400:	095b      	lsrs	r3, r3, #5
 8008402:	005b      	lsls	r3, r3, #1
 8008404:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008408:	441c      	add	r4, r3
 800840a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800840e:	2200      	movs	r2, #0
 8008410:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008414:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008418:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800841c:	4642      	mov	r2, r8
 800841e:	464b      	mov	r3, r9
 8008420:	1891      	adds	r1, r2, r2
 8008422:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008424:	415b      	adcs	r3, r3
 8008426:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008428:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800842c:	4641      	mov	r1, r8
 800842e:	1851      	adds	r1, r2, r1
 8008430:	6339      	str	r1, [r7, #48]	@ 0x30
 8008432:	4649      	mov	r1, r9
 8008434:	414b      	adcs	r3, r1
 8008436:	637b      	str	r3, [r7, #52]	@ 0x34
 8008438:	f04f 0200 	mov.w	r2, #0
 800843c:	f04f 0300 	mov.w	r3, #0
 8008440:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008444:	4659      	mov	r1, fp
 8008446:	00cb      	lsls	r3, r1, #3
 8008448:	4651      	mov	r1, sl
 800844a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800844e:	4651      	mov	r1, sl
 8008450:	00ca      	lsls	r2, r1, #3
 8008452:	4610      	mov	r0, r2
 8008454:	4619      	mov	r1, r3
 8008456:	4603      	mov	r3, r0
 8008458:	4642      	mov	r2, r8
 800845a:	189b      	adds	r3, r3, r2
 800845c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008460:	464b      	mov	r3, r9
 8008462:	460a      	mov	r2, r1
 8008464:	eb42 0303 	adc.w	r3, r2, r3
 8008468:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800846c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	2200      	movs	r2, #0
 8008474:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008478:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800847c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008480:	460b      	mov	r3, r1
 8008482:	18db      	adds	r3, r3, r3
 8008484:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008486:	4613      	mov	r3, r2
 8008488:	eb42 0303 	adc.w	r3, r2, r3
 800848c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800848e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008492:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008496:	f7f7 fe97 	bl	80001c8 <__aeabi_uldivmod>
 800849a:	4602      	mov	r2, r0
 800849c:	460b      	mov	r3, r1
 800849e:	4b0d      	ldr	r3, [pc, #52]	@ (80084d4 <UART_SetConfig+0x2d4>)
 80084a0:	fba3 1302 	umull	r1, r3, r3, r2
 80084a4:	095b      	lsrs	r3, r3, #5
 80084a6:	2164      	movs	r1, #100	@ 0x64
 80084a8:	fb01 f303 	mul.w	r3, r1, r3
 80084ac:	1ad3      	subs	r3, r2, r3
 80084ae:	00db      	lsls	r3, r3, #3
 80084b0:	3332      	adds	r3, #50	@ 0x32
 80084b2:	4a08      	ldr	r2, [pc, #32]	@ (80084d4 <UART_SetConfig+0x2d4>)
 80084b4:	fba2 2303 	umull	r2, r3, r2, r3
 80084b8:	095b      	lsrs	r3, r3, #5
 80084ba:	f003 0207 	and.w	r2, r3, #7
 80084be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4422      	add	r2, r4
 80084c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80084c8:	e106      	b.n	80086d8 <UART_SetConfig+0x4d8>
 80084ca:	bf00      	nop
 80084cc:	40011000 	.word	0x40011000
 80084d0:	40011400 	.word	0x40011400
 80084d4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80084d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084dc:	2200      	movs	r2, #0
 80084de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80084e2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80084e6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80084ea:	4642      	mov	r2, r8
 80084ec:	464b      	mov	r3, r9
 80084ee:	1891      	adds	r1, r2, r2
 80084f0:	6239      	str	r1, [r7, #32]
 80084f2:	415b      	adcs	r3, r3
 80084f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80084f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80084fa:	4641      	mov	r1, r8
 80084fc:	1854      	adds	r4, r2, r1
 80084fe:	4649      	mov	r1, r9
 8008500:	eb43 0501 	adc.w	r5, r3, r1
 8008504:	f04f 0200 	mov.w	r2, #0
 8008508:	f04f 0300 	mov.w	r3, #0
 800850c:	00eb      	lsls	r3, r5, #3
 800850e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008512:	00e2      	lsls	r2, r4, #3
 8008514:	4614      	mov	r4, r2
 8008516:	461d      	mov	r5, r3
 8008518:	4643      	mov	r3, r8
 800851a:	18e3      	adds	r3, r4, r3
 800851c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008520:	464b      	mov	r3, r9
 8008522:	eb45 0303 	adc.w	r3, r5, r3
 8008526:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800852a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800852e:	685b      	ldr	r3, [r3, #4]
 8008530:	2200      	movs	r2, #0
 8008532:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008536:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800853a:	f04f 0200 	mov.w	r2, #0
 800853e:	f04f 0300 	mov.w	r3, #0
 8008542:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008546:	4629      	mov	r1, r5
 8008548:	008b      	lsls	r3, r1, #2
 800854a:	4621      	mov	r1, r4
 800854c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008550:	4621      	mov	r1, r4
 8008552:	008a      	lsls	r2, r1, #2
 8008554:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008558:	f7f7 fe36 	bl	80001c8 <__aeabi_uldivmod>
 800855c:	4602      	mov	r2, r0
 800855e:	460b      	mov	r3, r1
 8008560:	4b60      	ldr	r3, [pc, #384]	@ (80086e4 <UART_SetConfig+0x4e4>)
 8008562:	fba3 2302 	umull	r2, r3, r3, r2
 8008566:	095b      	lsrs	r3, r3, #5
 8008568:	011c      	lsls	r4, r3, #4
 800856a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800856e:	2200      	movs	r2, #0
 8008570:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008574:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008578:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800857c:	4642      	mov	r2, r8
 800857e:	464b      	mov	r3, r9
 8008580:	1891      	adds	r1, r2, r2
 8008582:	61b9      	str	r1, [r7, #24]
 8008584:	415b      	adcs	r3, r3
 8008586:	61fb      	str	r3, [r7, #28]
 8008588:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800858c:	4641      	mov	r1, r8
 800858e:	1851      	adds	r1, r2, r1
 8008590:	6139      	str	r1, [r7, #16]
 8008592:	4649      	mov	r1, r9
 8008594:	414b      	adcs	r3, r1
 8008596:	617b      	str	r3, [r7, #20]
 8008598:	f04f 0200 	mov.w	r2, #0
 800859c:	f04f 0300 	mov.w	r3, #0
 80085a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80085a4:	4659      	mov	r1, fp
 80085a6:	00cb      	lsls	r3, r1, #3
 80085a8:	4651      	mov	r1, sl
 80085aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085ae:	4651      	mov	r1, sl
 80085b0:	00ca      	lsls	r2, r1, #3
 80085b2:	4610      	mov	r0, r2
 80085b4:	4619      	mov	r1, r3
 80085b6:	4603      	mov	r3, r0
 80085b8:	4642      	mov	r2, r8
 80085ba:	189b      	adds	r3, r3, r2
 80085bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80085c0:	464b      	mov	r3, r9
 80085c2:	460a      	mov	r2, r1
 80085c4:	eb42 0303 	adc.w	r3, r2, r3
 80085c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80085cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	2200      	movs	r2, #0
 80085d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80085d6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80085d8:	f04f 0200 	mov.w	r2, #0
 80085dc:	f04f 0300 	mov.w	r3, #0
 80085e0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80085e4:	4649      	mov	r1, r9
 80085e6:	008b      	lsls	r3, r1, #2
 80085e8:	4641      	mov	r1, r8
 80085ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085ee:	4641      	mov	r1, r8
 80085f0:	008a      	lsls	r2, r1, #2
 80085f2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80085f6:	f7f7 fde7 	bl	80001c8 <__aeabi_uldivmod>
 80085fa:	4602      	mov	r2, r0
 80085fc:	460b      	mov	r3, r1
 80085fe:	4611      	mov	r1, r2
 8008600:	4b38      	ldr	r3, [pc, #224]	@ (80086e4 <UART_SetConfig+0x4e4>)
 8008602:	fba3 2301 	umull	r2, r3, r3, r1
 8008606:	095b      	lsrs	r3, r3, #5
 8008608:	2264      	movs	r2, #100	@ 0x64
 800860a:	fb02 f303 	mul.w	r3, r2, r3
 800860e:	1acb      	subs	r3, r1, r3
 8008610:	011b      	lsls	r3, r3, #4
 8008612:	3332      	adds	r3, #50	@ 0x32
 8008614:	4a33      	ldr	r2, [pc, #204]	@ (80086e4 <UART_SetConfig+0x4e4>)
 8008616:	fba2 2303 	umull	r2, r3, r2, r3
 800861a:	095b      	lsrs	r3, r3, #5
 800861c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008620:	441c      	add	r4, r3
 8008622:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008626:	2200      	movs	r2, #0
 8008628:	673b      	str	r3, [r7, #112]	@ 0x70
 800862a:	677a      	str	r2, [r7, #116]	@ 0x74
 800862c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008630:	4642      	mov	r2, r8
 8008632:	464b      	mov	r3, r9
 8008634:	1891      	adds	r1, r2, r2
 8008636:	60b9      	str	r1, [r7, #8]
 8008638:	415b      	adcs	r3, r3
 800863a:	60fb      	str	r3, [r7, #12]
 800863c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008640:	4641      	mov	r1, r8
 8008642:	1851      	adds	r1, r2, r1
 8008644:	6039      	str	r1, [r7, #0]
 8008646:	4649      	mov	r1, r9
 8008648:	414b      	adcs	r3, r1
 800864a:	607b      	str	r3, [r7, #4]
 800864c:	f04f 0200 	mov.w	r2, #0
 8008650:	f04f 0300 	mov.w	r3, #0
 8008654:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008658:	4659      	mov	r1, fp
 800865a:	00cb      	lsls	r3, r1, #3
 800865c:	4651      	mov	r1, sl
 800865e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008662:	4651      	mov	r1, sl
 8008664:	00ca      	lsls	r2, r1, #3
 8008666:	4610      	mov	r0, r2
 8008668:	4619      	mov	r1, r3
 800866a:	4603      	mov	r3, r0
 800866c:	4642      	mov	r2, r8
 800866e:	189b      	adds	r3, r3, r2
 8008670:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008672:	464b      	mov	r3, r9
 8008674:	460a      	mov	r2, r1
 8008676:	eb42 0303 	adc.w	r3, r2, r3
 800867a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800867c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	2200      	movs	r2, #0
 8008684:	663b      	str	r3, [r7, #96]	@ 0x60
 8008686:	667a      	str	r2, [r7, #100]	@ 0x64
 8008688:	f04f 0200 	mov.w	r2, #0
 800868c:	f04f 0300 	mov.w	r3, #0
 8008690:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008694:	4649      	mov	r1, r9
 8008696:	008b      	lsls	r3, r1, #2
 8008698:	4641      	mov	r1, r8
 800869a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800869e:	4641      	mov	r1, r8
 80086a0:	008a      	lsls	r2, r1, #2
 80086a2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80086a6:	f7f7 fd8f 	bl	80001c8 <__aeabi_uldivmod>
 80086aa:	4602      	mov	r2, r0
 80086ac:	460b      	mov	r3, r1
 80086ae:	4b0d      	ldr	r3, [pc, #52]	@ (80086e4 <UART_SetConfig+0x4e4>)
 80086b0:	fba3 1302 	umull	r1, r3, r3, r2
 80086b4:	095b      	lsrs	r3, r3, #5
 80086b6:	2164      	movs	r1, #100	@ 0x64
 80086b8:	fb01 f303 	mul.w	r3, r1, r3
 80086bc:	1ad3      	subs	r3, r2, r3
 80086be:	011b      	lsls	r3, r3, #4
 80086c0:	3332      	adds	r3, #50	@ 0x32
 80086c2:	4a08      	ldr	r2, [pc, #32]	@ (80086e4 <UART_SetConfig+0x4e4>)
 80086c4:	fba2 2303 	umull	r2, r3, r2, r3
 80086c8:	095b      	lsrs	r3, r3, #5
 80086ca:	f003 020f 	and.w	r2, r3, #15
 80086ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4422      	add	r2, r4
 80086d6:	609a      	str	r2, [r3, #8]
}
 80086d8:	bf00      	nop
 80086da:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80086de:	46bd      	mov	sp, r7
 80086e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80086e4:	51eb851f 	.word	0x51eb851f

080086e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80086e8:	b084      	sub	sp, #16
 80086ea:	b580      	push	{r7, lr}
 80086ec:	b084      	sub	sp, #16
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
 80086f2:	f107 001c 	add.w	r0, r7, #28
 80086f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80086fa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80086fe:	2b01      	cmp	r3, #1
 8008700:	d123      	bne.n	800874a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008706:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	68db      	ldr	r3, [r3, #12]
 8008712:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008716:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800871a:	687a      	ldr	r2, [r7, #4]
 800871c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	68db      	ldr	r3, [r3, #12]
 8008722:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800872a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800872e:	2b01      	cmp	r3, #1
 8008730:	d105      	bne.n	800873e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	68db      	ldr	r3, [r3, #12]
 8008736:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f001 fae8 	bl	8009d14 <USB_CoreReset>
 8008744:	4603      	mov	r3, r0
 8008746:	73fb      	strb	r3, [r7, #15]
 8008748:	e01b      	b.n	8008782 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	68db      	ldr	r3, [r3, #12]
 800874e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f001 fadc 	bl	8009d14 <USB_CoreReset>
 800875c:	4603      	mov	r3, r0
 800875e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008760:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008764:	2b00      	cmp	r3, #0
 8008766:	d106      	bne.n	8008776 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800876c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	639a      	str	r2, [r3, #56]	@ 0x38
 8008774:	e005      	b.n	8008782 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800877a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008782:	7fbb      	ldrb	r3, [r7, #30]
 8008784:	2b01      	cmp	r3, #1
 8008786:	d10b      	bne.n	80087a0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	f043 0206 	orr.w	r2, r3, #6
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	689b      	ldr	r3, [r3, #8]
 8008798:	f043 0220 	orr.w	r2, r3, #32
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80087a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3710      	adds	r7, #16
 80087a6:	46bd      	mov	sp, r7
 80087a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80087ac:	b004      	add	sp, #16
 80087ae:	4770      	bx	lr

080087b0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b087      	sub	sp, #28
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	60b9      	str	r1, [r7, #8]
 80087ba:	4613      	mov	r3, r2
 80087bc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80087be:	79fb      	ldrb	r3, [r7, #7]
 80087c0:	2b02      	cmp	r3, #2
 80087c2:	d165      	bne.n	8008890 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	4a41      	ldr	r2, [pc, #260]	@ (80088cc <USB_SetTurnaroundTime+0x11c>)
 80087c8:	4293      	cmp	r3, r2
 80087ca:	d906      	bls.n	80087da <USB_SetTurnaroundTime+0x2a>
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	4a40      	ldr	r2, [pc, #256]	@ (80088d0 <USB_SetTurnaroundTime+0x120>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d202      	bcs.n	80087da <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80087d4:	230f      	movs	r3, #15
 80087d6:	617b      	str	r3, [r7, #20]
 80087d8:	e062      	b.n	80088a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	4a3c      	ldr	r2, [pc, #240]	@ (80088d0 <USB_SetTurnaroundTime+0x120>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d306      	bcc.n	80087f0 <USB_SetTurnaroundTime+0x40>
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	4a3b      	ldr	r2, [pc, #236]	@ (80088d4 <USB_SetTurnaroundTime+0x124>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d202      	bcs.n	80087f0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80087ea:	230e      	movs	r3, #14
 80087ec:	617b      	str	r3, [r7, #20]
 80087ee:	e057      	b.n	80088a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	4a38      	ldr	r2, [pc, #224]	@ (80088d4 <USB_SetTurnaroundTime+0x124>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d306      	bcc.n	8008806 <USB_SetTurnaroundTime+0x56>
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	4a37      	ldr	r2, [pc, #220]	@ (80088d8 <USB_SetTurnaroundTime+0x128>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d202      	bcs.n	8008806 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008800:	230d      	movs	r3, #13
 8008802:	617b      	str	r3, [r7, #20]
 8008804:	e04c      	b.n	80088a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	4a33      	ldr	r2, [pc, #204]	@ (80088d8 <USB_SetTurnaroundTime+0x128>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d306      	bcc.n	800881c <USB_SetTurnaroundTime+0x6c>
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	4a32      	ldr	r2, [pc, #200]	@ (80088dc <USB_SetTurnaroundTime+0x12c>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d802      	bhi.n	800881c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008816:	230c      	movs	r3, #12
 8008818:	617b      	str	r3, [r7, #20]
 800881a:	e041      	b.n	80088a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	4a2f      	ldr	r2, [pc, #188]	@ (80088dc <USB_SetTurnaroundTime+0x12c>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d906      	bls.n	8008832 <USB_SetTurnaroundTime+0x82>
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	4a2e      	ldr	r2, [pc, #184]	@ (80088e0 <USB_SetTurnaroundTime+0x130>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d802      	bhi.n	8008832 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800882c:	230b      	movs	r3, #11
 800882e:	617b      	str	r3, [r7, #20]
 8008830:	e036      	b.n	80088a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	4a2a      	ldr	r2, [pc, #168]	@ (80088e0 <USB_SetTurnaroundTime+0x130>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d906      	bls.n	8008848 <USB_SetTurnaroundTime+0x98>
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	4a29      	ldr	r2, [pc, #164]	@ (80088e4 <USB_SetTurnaroundTime+0x134>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d802      	bhi.n	8008848 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008842:	230a      	movs	r3, #10
 8008844:	617b      	str	r3, [r7, #20]
 8008846:	e02b      	b.n	80088a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	4a26      	ldr	r2, [pc, #152]	@ (80088e4 <USB_SetTurnaroundTime+0x134>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d906      	bls.n	800885e <USB_SetTurnaroundTime+0xae>
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	4a25      	ldr	r2, [pc, #148]	@ (80088e8 <USB_SetTurnaroundTime+0x138>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d202      	bcs.n	800885e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008858:	2309      	movs	r3, #9
 800885a:	617b      	str	r3, [r7, #20]
 800885c:	e020      	b.n	80088a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	4a21      	ldr	r2, [pc, #132]	@ (80088e8 <USB_SetTurnaroundTime+0x138>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d306      	bcc.n	8008874 <USB_SetTurnaroundTime+0xc4>
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	4a20      	ldr	r2, [pc, #128]	@ (80088ec <USB_SetTurnaroundTime+0x13c>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d802      	bhi.n	8008874 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800886e:	2308      	movs	r3, #8
 8008870:	617b      	str	r3, [r7, #20]
 8008872:	e015      	b.n	80088a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	4a1d      	ldr	r2, [pc, #116]	@ (80088ec <USB_SetTurnaroundTime+0x13c>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d906      	bls.n	800888a <USB_SetTurnaroundTime+0xda>
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	4a1c      	ldr	r2, [pc, #112]	@ (80088f0 <USB_SetTurnaroundTime+0x140>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d202      	bcs.n	800888a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008884:	2307      	movs	r3, #7
 8008886:	617b      	str	r3, [r7, #20]
 8008888:	e00a      	b.n	80088a0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800888a:	2306      	movs	r3, #6
 800888c:	617b      	str	r3, [r7, #20]
 800888e:	e007      	b.n	80088a0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008890:	79fb      	ldrb	r3, [r7, #7]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d102      	bne.n	800889c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008896:	2309      	movs	r3, #9
 8008898:	617b      	str	r3, [r7, #20]
 800889a:	e001      	b.n	80088a0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800889c:	2309      	movs	r3, #9
 800889e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	68db      	ldr	r3, [r3, #12]
 80088a4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	68da      	ldr	r2, [r3, #12]
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	029b      	lsls	r3, r3, #10
 80088b4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80088b8:	431a      	orrs	r2, r3
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80088be:	2300      	movs	r3, #0
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	371c      	adds	r7, #28
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr
 80088cc:	00d8acbf 	.word	0x00d8acbf
 80088d0:	00e4e1c0 	.word	0x00e4e1c0
 80088d4:	00f42400 	.word	0x00f42400
 80088d8:	01067380 	.word	0x01067380
 80088dc:	011a499f 	.word	0x011a499f
 80088e0:	01312cff 	.word	0x01312cff
 80088e4:	014ca43f 	.word	0x014ca43f
 80088e8:	016e3600 	.word	0x016e3600
 80088ec:	01a6ab1f 	.word	0x01a6ab1f
 80088f0:	01e84800 	.word	0x01e84800

080088f4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80088f4:	b480      	push	{r7}
 80088f6:	b083      	sub	sp, #12
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	689b      	ldr	r3, [r3, #8]
 8008900:	f043 0201 	orr.w	r2, r3, #1
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	370c      	adds	r7, #12
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr

08008916 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008916:	b480      	push	{r7}
 8008918:	b083      	sub	sp, #12
 800891a:	af00      	add	r7, sp, #0
 800891c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	689b      	ldr	r3, [r3, #8]
 8008922:	f023 0201 	bic.w	r2, r3, #1
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800892a:	2300      	movs	r3, #0
}
 800892c:	4618      	mov	r0, r3
 800892e:	370c      	adds	r7, #12
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr

08008938 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b084      	sub	sp, #16
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	460b      	mov	r3, r1
 8008942:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008944:	2300      	movs	r3, #0
 8008946:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	68db      	ldr	r3, [r3, #12]
 800894c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008954:	78fb      	ldrb	r3, [r7, #3]
 8008956:	2b01      	cmp	r3, #1
 8008958:	d115      	bne.n	8008986 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	68db      	ldr	r3, [r3, #12]
 800895e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008966:	200a      	movs	r0, #10
 8008968:	f7fa fd24 	bl	80033b4 <HAL_Delay>
      ms += 10U;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	330a      	adds	r3, #10
 8008970:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f001 f93f 	bl	8009bf6 <USB_GetMode>
 8008978:	4603      	mov	r3, r0
 800897a:	2b01      	cmp	r3, #1
 800897c:	d01e      	beq.n	80089bc <USB_SetCurrentMode+0x84>
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2bc7      	cmp	r3, #199	@ 0xc7
 8008982:	d9f0      	bls.n	8008966 <USB_SetCurrentMode+0x2e>
 8008984:	e01a      	b.n	80089bc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008986:	78fb      	ldrb	r3, [r7, #3]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d115      	bne.n	80089b8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	68db      	ldr	r3, [r3, #12]
 8008990:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008998:	200a      	movs	r0, #10
 800899a:	f7fa fd0b 	bl	80033b4 <HAL_Delay>
      ms += 10U;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	330a      	adds	r3, #10
 80089a2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f001 f926 	bl	8009bf6 <USB_GetMode>
 80089aa:	4603      	mov	r3, r0
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d005      	beq.n	80089bc <USB_SetCurrentMode+0x84>
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2bc7      	cmp	r3, #199	@ 0xc7
 80089b4:	d9f0      	bls.n	8008998 <USB_SetCurrentMode+0x60>
 80089b6:	e001      	b.n	80089bc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80089b8:	2301      	movs	r3, #1
 80089ba:	e005      	b.n	80089c8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	2bc8      	cmp	r3, #200	@ 0xc8
 80089c0:	d101      	bne.n	80089c6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80089c2:	2301      	movs	r3, #1
 80089c4:	e000      	b.n	80089c8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80089c6:	2300      	movs	r3, #0
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3710      	adds	r7, #16
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80089d0:	b084      	sub	sp, #16
 80089d2:	b580      	push	{r7, lr}
 80089d4:	b086      	sub	sp, #24
 80089d6:	af00      	add	r7, sp, #0
 80089d8:	6078      	str	r0, [r7, #4]
 80089da:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80089de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80089e2:	2300      	movs	r3, #0
 80089e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80089ea:	2300      	movs	r3, #0
 80089ec:	613b      	str	r3, [r7, #16]
 80089ee:	e009      	b.n	8008a04 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80089f0:	687a      	ldr	r2, [r7, #4]
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	3340      	adds	r3, #64	@ 0x40
 80089f6:	009b      	lsls	r3, r3, #2
 80089f8:	4413      	add	r3, r2
 80089fa:	2200      	movs	r2, #0
 80089fc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	3301      	adds	r3, #1
 8008a02:	613b      	str	r3, [r7, #16]
 8008a04:	693b      	ldr	r3, [r7, #16]
 8008a06:	2b0e      	cmp	r3, #14
 8008a08:	d9f2      	bls.n	80089f0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008a0a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d11c      	bne.n	8008a4c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	68fa      	ldr	r2, [r7, #12]
 8008a1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a20:	f043 0302 	orr.w	r3, r3, #2
 8008a24:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a2a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a36:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a42:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	639a      	str	r2, [r3, #56]	@ 0x38
 8008a4a:	e00b      	b.n	8008a64 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a50:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a5c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008a70:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d10d      	bne.n	8008a94 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008a78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d104      	bne.n	8008a8a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008a80:	2100      	movs	r1, #0
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 f968 	bl	8008d58 <USB_SetDevSpeed>
 8008a88:	e008      	b.n	8008a9c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008a8a:	2101      	movs	r1, #1
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f000 f963 	bl	8008d58 <USB_SetDevSpeed>
 8008a92:	e003      	b.n	8008a9c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008a94:	2103      	movs	r1, #3
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f000 f95e 	bl	8008d58 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008a9c:	2110      	movs	r1, #16
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f000 f8fa 	bl	8008c98 <USB_FlushTxFifo>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d001      	beq.n	8008aae <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008aaa:	2301      	movs	r3, #1
 8008aac:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 f924 	bl	8008cfc <USB_FlushRxFifo>
 8008ab4:	4603      	mov	r3, r0
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d001      	beq.n	8008abe <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008aba:	2301      	movs	r3, #1
 8008abc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ad0:	461a      	mov	r2, r3
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008adc:	461a      	mov	r2, r3
 8008ade:	2300      	movs	r3, #0
 8008ae0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	613b      	str	r3, [r7, #16]
 8008ae6:	e043      	b.n	8008b70 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008ae8:	693b      	ldr	r3, [r7, #16]
 8008aea:	015a      	lsls	r2, r3, #5
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	4413      	add	r3, r2
 8008af0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008afa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008afe:	d118      	bne.n	8008b32 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d10a      	bne.n	8008b1c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008b06:	693b      	ldr	r3, [r7, #16]
 8008b08:	015a      	lsls	r2, r3, #5
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	4413      	add	r3, r2
 8008b0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b12:	461a      	mov	r2, r3
 8008b14:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008b18:	6013      	str	r3, [r2, #0]
 8008b1a:	e013      	b.n	8008b44 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	015a      	lsls	r2, r3, #5
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	4413      	add	r3, r2
 8008b24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b28:	461a      	mov	r2, r3
 8008b2a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008b2e:	6013      	str	r3, [r2, #0]
 8008b30:	e008      	b.n	8008b44 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	015a      	lsls	r2, r3, #5
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	4413      	add	r3, r2
 8008b3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b3e:	461a      	mov	r2, r3
 8008b40:	2300      	movs	r3, #0
 8008b42:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	015a      	lsls	r2, r3, #5
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	4413      	add	r3, r2
 8008b4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b50:	461a      	mov	r2, r3
 8008b52:	2300      	movs	r3, #0
 8008b54:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008b56:	693b      	ldr	r3, [r7, #16]
 8008b58:	015a      	lsls	r2, r3, #5
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	4413      	add	r3, r2
 8008b5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b62:	461a      	mov	r2, r3
 8008b64:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008b68:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008b6a:	693b      	ldr	r3, [r7, #16]
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	613b      	str	r3, [r7, #16]
 8008b70:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008b74:	461a      	mov	r2, r3
 8008b76:	693b      	ldr	r3, [r7, #16]
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d3b5      	bcc.n	8008ae8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	613b      	str	r3, [r7, #16]
 8008b80:	e043      	b.n	8008c0a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	015a      	lsls	r2, r3, #5
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	4413      	add	r3, r2
 8008b8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008b94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b98:	d118      	bne.n	8008bcc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d10a      	bne.n	8008bb6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	015a      	lsls	r2, r3, #5
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	4413      	add	r3, r2
 8008ba8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bac:	461a      	mov	r2, r3
 8008bae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008bb2:	6013      	str	r3, [r2, #0]
 8008bb4:	e013      	b.n	8008bde <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008bb6:	693b      	ldr	r3, [r7, #16]
 8008bb8:	015a      	lsls	r2, r3, #5
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	4413      	add	r3, r2
 8008bbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bc2:	461a      	mov	r2, r3
 8008bc4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008bc8:	6013      	str	r3, [r2, #0]
 8008bca:	e008      	b.n	8008bde <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	015a      	lsls	r2, r3, #5
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	4413      	add	r3, r2
 8008bd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bd8:	461a      	mov	r2, r3
 8008bda:	2300      	movs	r3, #0
 8008bdc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008bde:	693b      	ldr	r3, [r7, #16]
 8008be0:	015a      	lsls	r2, r3, #5
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	4413      	add	r3, r2
 8008be6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bea:	461a      	mov	r2, r3
 8008bec:	2300      	movs	r3, #0
 8008bee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008bf0:	693b      	ldr	r3, [r7, #16]
 8008bf2:	015a      	lsls	r2, r3, #5
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	4413      	add	r3, r2
 8008bf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bfc:	461a      	mov	r2, r3
 8008bfe:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008c02:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	3301      	adds	r3, #1
 8008c08:	613b      	str	r3, [r7, #16]
 8008c0a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008c0e:	461a      	mov	r2, r3
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d3b5      	bcc.n	8008b82 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c1c:	691b      	ldr	r3, [r3, #16]
 8008c1e:	68fa      	ldr	r2, [r7, #12]
 8008c20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008c24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c28:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008c36:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008c38:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d105      	bne.n	8008c4c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	699b      	ldr	r3, [r3, #24]
 8008c44:	f043 0210 	orr.w	r2, r3, #16
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	699a      	ldr	r2, [r3, #24]
 8008c50:	4b10      	ldr	r3, [pc, #64]	@ (8008c94 <USB_DevInit+0x2c4>)
 8008c52:	4313      	orrs	r3, r2
 8008c54:	687a      	ldr	r2, [r7, #4]
 8008c56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008c58:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d005      	beq.n	8008c6c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	699b      	ldr	r3, [r3, #24]
 8008c64:	f043 0208 	orr.w	r2, r3, #8
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008c6c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d107      	bne.n	8008c84 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	699b      	ldr	r3, [r3, #24]
 8008c78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c7c:	f043 0304 	orr.w	r3, r3, #4
 8008c80:	687a      	ldr	r2, [r7, #4]
 8008c82:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008c84:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	3718      	adds	r7, #24
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008c90:	b004      	add	sp, #16
 8008c92:	4770      	bx	lr
 8008c94:	803c3800 	.word	0x803c3800

08008c98 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b085      	sub	sp, #20
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
 8008ca0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	3301      	adds	r3, #1
 8008caa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008cb2:	d901      	bls.n	8008cb8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008cb4:	2303      	movs	r3, #3
 8008cb6:	e01b      	b.n	8008cf0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	691b      	ldr	r3, [r3, #16]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	daf2      	bge.n	8008ca6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	019b      	lsls	r3, r3, #6
 8008cc8:	f043 0220 	orr.w	r2, r3, #32
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	3301      	adds	r3, #1
 8008cd4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008cdc:	d901      	bls.n	8008ce2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008cde:	2303      	movs	r3, #3
 8008ce0:	e006      	b.n	8008cf0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	691b      	ldr	r3, [r3, #16]
 8008ce6:	f003 0320 	and.w	r3, r3, #32
 8008cea:	2b20      	cmp	r3, #32
 8008cec:	d0f0      	beq.n	8008cd0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008cee:	2300      	movs	r3, #0
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3714      	adds	r7, #20
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfa:	4770      	bx	lr

08008cfc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008cfc:	b480      	push	{r7}
 8008cfe:	b085      	sub	sp, #20
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008d04:	2300      	movs	r3, #0
 8008d06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	3301      	adds	r3, #1
 8008d0c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008d14:	d901      	bls.n	8008d1a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008d16:	2303      	movs	r3, #3
 8008d18:	e018      	b.n	8008d4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	691b      	ldr	r3, [r3, #16]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	daf2      	bge.n	8008d08 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008d22:	2300      	movs	r3, #0
 8008d24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2210      	movs	r2, #16
 8008d2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	3301      	adds	r3, #1
 8008d30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008d38:	d901      	bls.n	8008d3e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008d3a:	2303      	movs	r3, #3
 8008d3c:	e006      	b.n	8008d4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	691b      	ldr	r3, [r3, #16]
 8008d42:	f003 0310 	and.w	r3, r3, #16
 8008d46:	2b10      	cmp	r3, #16
 8008d48:	d0f0      	beq.n	8008d2c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3714      	adds	r7, #20
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b085      	sub	sp, #20
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
 8008d60:	460b      	mov	r3, r1
 8008d62:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d6e:	681a      	ldr	r2, [r3, #0]
 8008d70:	78fb      	ldrb	r3, [r7, #3]
 8008d72:	68f9      	ldr	r1, [r7, #12]
 8008d74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008d78:	4313      	orrs	r3, r2
 8008d7a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008d7c:	2300      	movs	r3, #0
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3714      	adds	r7, #20
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr

08008d8a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008d8a:	b480      	push	{r7}
 8008d8c:	b087      	sub	sp, #28
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008d96:	693b      	ldr	r3, [r7, #16]
 8008d98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d9c:	689b      	ldr	r3, [r3, #8]
 8008d9e:	f003 0306 	and.w	r3, r3, #6
 8008da2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d102      	bne.n	8008db0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008daa:	2300      	movs	r3, #0
 8008dac:	75fb      	strb	r3, [r7, #23]
 8008dae:	e00a      	b.n	8008dc6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2b02      	cmp	r3, #2
 8008db4:	d002      	beq.n	8008dbc <USB_GetDevSpeed+0x32>
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2b06      	cmp	r3, #6
 8008dba:	d102      	bne.n	8008dc2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008dbc:	2302      	movs	r3, #2
 8008dbe:	75fb      	strb	r3, [r7, #23]
 8008dc0:	e001      	b.n	8008dc6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008dc2:	230f      	movs	r3, #15
 8008dc4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008dc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	371c      	adds	r7, #28
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd2:	4770      	bx	lr

08008dd4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b085      	sub	sp, #20
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
 8008ddc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	781b      	ldrb	r3, [r3, #0]
 8008de6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	785b      	ldrb	r3, [r3, #1]
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d13a      	bne.n	8008e66 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008df6:	69da      	ldr	r2, [r3, #28]
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	781b      	ldrb	r3, [r3, #0]
 8008dfc:	f003 030f 	and.w	r3, r3, #15
 8008e00:	2101      	movs	r1, #1
 8008e02:	fa01 f303 	lsl.w	r3, r1, r3
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	68f9      	ldr	r1, [r7, #12]
 8008e0a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	015a      	lsls	r2, r3, #5
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	4413      	add	r3, r2
 8008e1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d155      	bne.n	8008ed4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	015a      	lsls	r2, r3, #5
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	4413      	add	r3, r2
 8008e30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e34:	681a      	ldr	r2, [r3, #0]
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	689b      	ldr	r3, [r3, #8]
 8008e3a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	791b      	ldrb	r3, [r3, #4]
 8008e42:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008e44:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	059b      	lsls	r3, r3, #22
 8008e4a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	68ba      	ldr	r2, [r7, #8]
 8008e50:	0151      	lsls	r1, r2, #5
 8008e52:	68fa      	ldr	r2, [r7, #12]
 8008e54:	440a      	add	r2, r1
 8008e56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e62:	6013      	str	r3, [r2, #0]
 8008e64:	e036      	b.n	8008ed4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e6c:	69da      	ldr	r2, [r3, #28]
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	781b      	ldrb	r3, [r3, #0]
 8008e72:	f003 030f 	and.w	r3, r3, #15
 8008e76:	2101      	movs	r1, #1
 8008e78:	fa01 f303 	lsl.w	r3, r1, r3
 8008e7c:	041b      	lsls	r3, r3, #16
 8008e7e:	68f9      	ldr	r1, [r7, #12]
 8008e80:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e84:	4313      	orrs	r3, r2
 8008e86:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	015a      	lsls	r2, r3, #5
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	4413      	add	r3, r2
 8008e90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d11a      	bne.n	8008ed4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	015a      	lsls	r2, r3, #5
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	4413      	add	r3, r2
 8008ea6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008eaa:	681a      	ldr	r2, [r3, #0]
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	689b      	ldr	r3, [r3, #8]
 8008eb0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	791b      	ldrb	r3, [r3, #4]
 8008eb8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008eba:	430b      	orrs	r3, r1
 8008ebc:	4313      	orrs	r3, r2
 8008ebe:	68ba      	ldr	r2, [r7, #8]
 8008ec0:	0151      	lsls	r1, r2, #5
 8008ec2:	68fa      	ldr	r2, [r7, #12]
 8008ec4:	440a      	add	r2, r1
 8008ec6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008eca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ece:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ed2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008ed4:	2300      	movs	r3, #0
}
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	3714      	adds	r7, #20
 8008eda:	46bd      	mov	sp, r7
 8008edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee0:	4770      	bx	lr
	...

08008ee4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b085      	sub	sp, #20
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
 8008eec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	781b      	ldrb	r3, [r3, #0]
 8008ef6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	785b      	ldrb	r3, [r3, #1]
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d161      	bne.n	8008fc4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	015a      	lsls	r2, r3, #5
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	4413      	add	r3, r2
 8008f08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f16:	d11f      	bne.n	8008f58 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	015a      	lsls	r2, r3, #5
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	4413      	add	r3, r2
 8008f20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	68ba      	ldr	r2, [r7, #8]
 8008f28:	0151      	lsls	r1, r2, #5
 8008f2a:	68fa      	ldr	r2, [r7, #12]
 8008f2c:	440a      	add	r2, r1
 8008f2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f32:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008f36:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008f38:	68bb      	ldr	r3, [r7, #8]
 8008f3a:	015a      	lsls	r2, r3, #5
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	4413      	add	r3, r2
 8008f40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	68ba      	ldr	r2, [r7, #8]
 8008f48:	0151      	lsls	r1, r2, #5
 8008f4a:	68fa      	ldr	r2, [r7, #12]
 8008f4c:	440a      	add	r2, r1
 8008f4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f52:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f56:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	781b      	ldrb	r3, [r3, #0]
 8008f64:	f003 030f 	and.w	r3, r3, #15
 8008f68:	2101      	movs	r1, #1
 8008f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8008f6e:	b29b      	uxth	r3, r3
 8008f70:	43db      	mvns	r3, r3
 8008f72:	68f9      	ldr	r1, [r7, #12]
 8008f74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008f78:	4013      	ands	r3, r2
 8008f7a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f82:	69da      	ldr	r2, [r3, #28]
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	781b      	ldrb	r3, [r3, #0]
 8008f88:	f003 030f 	and.w	r3, r3, #15
 8008f8c:	2101      	movs	r1, #1
 8008f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8008f92:	b29b      	uxth	r3, r3
 8008f94:	43db      	mvns	r3, r3
 8008f96:	68f9      	ldr	r1, [r7, #12]
 8008f98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008f9c:	4013      	ands	r3, r2
 8008f9e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	015a      	lsls	r2, r3, #5
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	4413      	add	r3, r2
 8008fa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fac:	681a      	ldr	r2, [r3, #0]
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	0159      	lsls	r1, r3, #5
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	440b      	add	r3, r1
 8008fb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fba:	4619      	mov	r1, r3
 8008fbc:	4b35      	ldr	r3, [pc, #212]	@ (8009094 <USB_DeactivateEndpoint+0x1b0>)
 8008fbe:	4013      	ands	r3, r2
 8008fc0:	600b      	str	r3, [r1, #0]
 8008fc2:	e060      	b.n	8009086 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	015a      	lsls	r2, r3, #5
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	4413      	add	r3, r2
 8008fcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008fd6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008fda:	d11f      	bne.n	800901c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	015a      	lsls	r2, r3, #5
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	4413      	add	r3, r2
 8008fe4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	68ba      	ldr	r2, [r7, #8]
 8008fec:	0151      	lsls	r1, r2, #5
 8008fee:	68fa      	ldr	r2, [r7, #12]
 8008ff0:	440a      	add	r2, r1
 8008ff2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ff6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008ffa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	015a      	lsls	r2, r3, #5
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	4413      	add	r3, r2
 8009004:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	68ba      	ldr	r2, [r7, #8]
 800900c:	0151      	lsls	r1, r2, #5
 800900e:	68fa      	ldr	r2, [r7, #12]
 8009010:	440a      	add	r2, r1
 8009012:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009016:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800901a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009022:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	781b      	ldrb	r3, [r3, #0]
 8009028:	f003 030f 	and.w	r3, r3, #15
 800902c:	2101      	movs	r1, #1
 800902e:	fa01 f303 	lsl.w	r3, r1, r3
 8009032:	041b      	lsls	r3, r3, #16
 8009034:	43db      	mvns	r3, r3
 8009036:	68f9      	ldr	r1, [r7, #12]
 8009038:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800903c:	4013      	ands	r3, r2
 800903e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009046:	69da      	ldr	r2, [r3, #28]
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	f003 030f 	and.w	r3, r3, #15
 8009050:	2101      	movs	r1, #1
 8009052:	fa01 f303 	lsl.w	r3, r1, r3
 8009056:	041b      	lsls	r3, r3, #16
 8009058:	43db      	mvns	r3, r3
 800905a:	68f9      	ldr	r1, [r7, #12]
 800905c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009060:	4013      	ands	r3, r2
 8009062:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	015a      	lsls	r2, r3, #5
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	4413      	add	r3, r2
 800906c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009070:	681a      	ldr	r2, [r3, #0]
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	0159      	lsls	r1, r3, #5
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	440b      	add	r3, r1
 800907a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800907e:	4619      	mov	r1, r3
 8009080:	4b05      	ldr	r3, [pc, #20]	@ (8009098 <USB_DeactivateEndpoint+0x1b4>)
 8009082:	4013      	ands	r3, r2
 8009084:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009086:	2300      	movs	r3, #0
}
 8009088:	4618      	mov	r0, r3
 800908a:	3714      	adds	r7, #20
 800908c:	46bd      	mov	sp, r7
 800908e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009092:	4770      	bx	lr
 8009094:	ec337800 	.word	0xec337800
 8009098:	eff37800 	.word	0xeff37800

0800909c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b08a      	sub	sp, #40	@ 0x28
 80090a0:	af02      	add	r7, sp, #8
 80090a2:	60f8      	str	r0, [r7, #12]
 80090a4:	60b9      	str	r1, [r7, #8]
 80090a6:	4613      	mov	r3, r2
 80090a8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	781b      	ldrb	r3, [r3, #0]
 80090b2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	785b      	ldrb	r3, [r3, #1]
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	f040 817f 	bne.w	80093bc <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80090be:	68bb      	ldr	r3, [r7, #8]
 80090c0:	691b      	ldr	r3, [r3, #16]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d132      	bne.n	800912c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80090c6:	69bb      	ldr	r3, [r7, #24]
 80090c8:	015a      	lsls	r2, r3, #5
 80090ca:	69fb      	ldr	r3, [r7, #28]
 80090cc:	4413      	add	r3, r2
 80090ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090d2:	691b      	ldr	r3, [r3, #16]
 80090d4:	69ba      	ldr	r2, [r7, #24]
 80090d6:	0151      	lsls	r1, r2, #5
 80090d8:	69fa      	ldr	r2, [r7, #28]
 80090da:	440a      	add	r2, r1
 80090dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090e0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80090e4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80090e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80090ea:	69bb      	ldr	r3, [r7, #24]
 80090ec:	015a      	lsls	r2, r3, #5
 80090ee:	69fb      	ldr	r3, [r7, #28]
 80090f0:	4413      	add	r3, r2
 80090f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090f6:	691b      	ldr	r3, [r3, #16]
 80090f8:	69ba      	ldr	r2, [r7, #24]
 80090fa:	0151      	lsls	r1, r2, #5
 80090fc:	69fa      	ldr	r2, [r7, #28]
 80090fe:	440a      	add	r2, r1
 8009100:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009104:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009108:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800910a:	69bb      	ldr	r3, [r7, #24]
 800910c:	015a      	lsls	r2, r3, #5
 800910e:	69fb      	ldr	r3, [r7, #28]
 8009110:	4413      	add	r3, r2
 8009112:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009116:	691b      	ldr	r3, [r3, #16]
 8009118:	69ba      	ldr	r2, [r7, #24]
 800911a:	0151      	lsls	r1, r2, #5
 800911c:	69fa      	ldr	r2, [r7, #28]
 800911e:	440a      	add	r2, r1
 8009120:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009124:	0cdb      	lsrs	r3, r3, #19
 8009126:	04db      	lsls	r3, r3, #19
 8009128:	6113      	str	r3, [r2, #16]
 800912a:	e097      	b.n	800925c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800912c:	69bb      	ldr	r3, [r7, #24]
 800912e:	015a      	lsls	r2, r3, #5
 8009130:	69fb      	ldr	r3, [r7, #28]
 8009132:	4413      	add	r3, r2
 8009134:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009138:	691b      	ldr	r3, [r3, #16]
 800913a:	69ba      	ldr	r2, [r7, #24]
 800913c:	0151      	lsls	r1, r2, #5
 800913e:	69fa      	ldr	r2, [r7, #28]
 8009140:	440a      	add	r2, r1
 8009142:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009146:	0cdb      	lsrs	r3, r3, #19
 8009148:	04db      	lsls	r3, r3, #19
 800914a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800914c:	69bb      	ldr	r3, [r7, #24]
 800914e:	015a      	lsls	r2, r3, #5
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	4413      	add	r3, r2
 8009154:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009158:	691b      	ldr	r3, [r3, #16]
 800915a:	69ba      	ldr	r2, [r7, #24]
 800915c:	0151      	lsls	r1, r2, #5
 800915e:	69fa      	ldr	r2, [r7, #28]
 8009160:	440a      	add	r2, r1
 8009162:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009166:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800916a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800916e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009170:	69bb      	ldr	r3, [r7, #24]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d11a      	bne.n	80091ac <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	691a      	ldr	r2, [r3, #16]
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	689b      	ldr	r3, [r3, #8]
 800917e:	429a      	cmp	r2, r3
 8009180:	d903      	bls.n	800918a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	689a      	ldr	r2, [r3, #8]
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800918a:	69bb      	ldr	r3, [r7, #24]
 800918c:	015a      	lsls	r2, r3, #5
 800918e:	69fb      	ldr	r3, [r7, #28]
 8009190:	4413      	add	r3, r2
 8009192:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009196:	691b      	ldr	r3, [r3, #16]
 8009198:	69ba      	ldr	r2, [r7, #24]
 800919a:	0151      	lsls	r1, r2, #5
 800919c:	69fa      	ldr	r2, [r7, #28]
 800919e:	440a      	add	r2, r1
 80091a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80091a8:	6113      	str	r3, [r2, #16]
 80091aa:	e044      	b.n	8009236 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	691a      	ldr	r2, [r3, #16]
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	689b      	ldr	r3, [r3, #8]
 80091b4:	4413      	add	r3, r2
 80091b6:	1e5a      	subs	r2, r3, #1
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	689b      	ldr	r3, [r3, #8]
 80091bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80091c0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80091c2:	69bb      	ldr	r3, [r7, #24]
 80091c4:	015a      	lsls	r2, r3, #5
 80091c6:	69fb      	ldr	r3, [r7, #28]
 80091c8:	4413      	add	r3, r2
 80091ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091ce:	691a      	ldr	r2, [r3, #16]
 80091d0:	8afb      	ldrh	r3, [r7, #22]
 80091d2:	04d9      	lsls	r1, r3, #19
 80091d4:	4ba4      	ldr	r3, [pc, #656]	@ (8009468 <USB_EPStartXfer+0x3cc>)
 80091d6:	400b      	ands	r3, r1
 80091d8:	69b9      	ldr	r1, [r7, #24]
 80091da:	0148      	lsls	r0, r1, #5
 80091dc:	69f9      	ldr	r1, [r7, #28]
 80091de:	4401      	add	r1, r0
 80091e0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80091e4:	4313      	orrs	r3, r2
 80091e6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	791b      	ldrb	r3, [r3, #4]
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d122      	bne.n	8009236 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80091f0:	69bb      	ldr	r3, [r7, #24]
 80091f2:	015a      	lsls	r2, r3, #5
 80091f4:	69fb      	ldr	r3, [r7, #28]
 80091f6:	4413      	add	r3, r2
 80091f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091fc:	691b      	ldr	r3, [r3, #16]
 80091fe:	69ba      	ldr	r2, [r7, #24]
 8009200:	0151      	lsls	r1, r2, #5
 8009202:	69fa      	ldr	r2, [r7, #28]
 8009204:	440a      	add	r2, r1
 8009206:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800920a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800920e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8009210:	69bb      	ldr	r3, [r7, #24]
 8009212:	015a      	lsls	r2, r3, #5
 8009214:	69fb      	ldr	r3, [r7, #28]
 8009216:	4413      	add	r3, r2
 8009218:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800921c:	691a      	ldr	r2, [r3, #16]
 800921e:	8afb      	ldrh	r3, [r7, #22]
 8009220:	075b      	lsls	r3, r3, #29
 8009222:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009226:	69b9      	ldr	r1, [r7, #24]
 8009228:	0148      	lsls	r0, r1, #5
 800922a:	69f9      	ldr	r1, [r7, #28]
 800922c:	4401      	add	r1, r0
 800922e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009232:	4313      	orrs	r3, r2
 8009234:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009236:	69bb      	ldr	r3, [r7, #24]
 8009238:	015a      	lsls	r2, r3, #5
 800923a:	69fb      	ldr	r3, [r7, #28]
 800923c:	4413      	add	r3, r2
 800923e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009242:	691a      	ldr	r2, [r3, #16]
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	691b      	ldr	r3, [r3, #16]
 8009248:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800924c:	69b9      	ldr	r1, [r7, #24]
 800924e:	0148      	lsls	r0, r1, #5
 8009250:	69f9      	ldr	r1, [r7, #28]
 8009252:	4401      	add	r1, r0
 8009254:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009258:	4313      	orrs	r3, r2
 800925a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800925c:	79fb      	ldrb	r3, [r7, #7]
 800925e:	2b01      	cmp	r3, #1
 8009260:	d14b      	bne.n	80092fa <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	69db      	ldr	r3, [r3, #28]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d009      	beq.n	800927e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800926a:	69bb      	ldr	r3, [r7, #24]
 800926c:	015a      	lsls	r2, r3, #5
 800926e:	69fb      	ldr	r3, [r7, #28]
 8009270:	4413      	add	r3, r2
 8009272:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009276:	461a      	mov	r2, r3
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	69db      	ldr	r3, [r3, #28]
 800927c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	791b      	ldrb	r3, [r3, #4]
 8009282:	2b01      	cmp	r3, #1
 8009284:	d128      	bne.n	80092d8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009286:	69fb      	ldr	r3, [r7, #28]
 8009288:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800928c:	689b      	ldr	r3, [r3, #8]
 800928e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009292:	2b00      	cmp	r3, #0
 8009294:	d110      	bne.n	80092b8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009296:	69bb      	ldr	r3, [r7, #24]
 8009298:	015a      	lsls	r2, r3, #5
 800929a:	69fb      	ldr	r3, [r7, #28]
 800929c:	4413      	add	r3, r2
 800929e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	69ba      	ldr	r2, [r7, #24]
 80092a6:	0151      	lsls	r1, r2, #5
 80092a8:	69fa      	ldr	r2, [r7, #28]
 80092aa:	440a      	add	r2, r1
 80092ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80092b4:	6013      	str	r3, [r2, #0]
 80092b6:	e00f      	b.n	80092d8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80092b8:	69bb      	ldr	r3, [r7, #24]
 80092ba:	015a      	lsls	r2, r3, #5
 80092bc:	69fb      	ldr	r3, [r7, #28]
 80092be:	4413      	add	r3, r2
 80092c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	69ba      	ldr	r2, [r7, #24]
 80092c8:	0151      	lsls	r1, r2, #5
 80092ca:	69fa      	ldr	r2, [r7, #28]
 80092cc:	440a      	add	r2, r1
 80092ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092d6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80092d8:	69bb      	ldr	r3, [r7, #24]
 80092da:	015a      	lsls	r2, r3, #5
 80092dc:	69fb      	ldr	r3, [r7, #28]
 80092de:	4413      	add	r3, r2
 80092e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	69ba      	ldr	r2, [r7, #24]
 80092e8:	0151      	lsls	r1, r2, #5
 80092ea:	69fa      	ldr	r2, [r7, #28]
 80092ec:	440a      	add	r2, r1
 80092ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092f2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80092f6:	6013      	str	r3, [r2, #0]
 80092f8:	e166      	b.n	80095c8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80092fa:	69bb      	ldr	r3, [r7, #24]
 80092fc:	015a      	lsls	r2, r3, #5
 80092fe:	69fb      	ldr	r3, [r7, #28]
 8009300:	4413      	add	r3, r2
 8009302:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	69ba      	ldr	r2, [r7, #24]
 800930a:	0151      	lsls	r1, r2, #5
 800930c:	69fa      	ldr	r2, [r7, #28]
 800930e:	440a      	add	r2, r1
 8009310:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009314:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009318:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	791b      	ldrb	r3, [r3, #4]
 800931e:	2b01      	cmp	r3, #1
 8009320:	d015      	beq.n	800934e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	691b      	ldr	r3, [r3, #16]
 8009326:	2b00      	cmp	r3, #0
 8009328:	f000 814e 	beq.w	80095c8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800932c:	69fb      	ldr	r3, [r7, #28]
 800932e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009332:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	781b      	ldrb	r3, [r3, #0]
 8009338:	f003 030f 	and.w	r3, r3, #15
 800933c:	2101      	movs	r1, #1
 800933e:	fa01 f303 	lsl.w	r3, r1, r3
 8009342:	69f9      	ldr	r1, [r7, #28]
 8009344:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009348:	4313      	orrs	r3, r2
 800934a:	634b      	str	r3, [r1, #52]	@ 0x34
 800934c:	e13c      	b.n	80095c8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800934e:	69fb      	ldr	r3, [r7, #28]
 8009350:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009354:	689b      	ldr	r3, [r3, #8]
 8009356:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800935a:	2b00      	cmp	r3, #0
 800935c:	d110      	bne.n	8009380 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800935e:	69bb      	ldr	r3, [r7, #24]
 8009360:	015a      	lsls	r2, r3, #5
 8009362:	69fb      	ldr	r3, [r7, #28]
 8009364:	4413      	add	r3, r2
 8009366:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	69ba      	ldr	r2, [r7, #24]
 800936e:	0151      	lsls	r1, r2, #5
 8009370:	69fa      	ldr	r2, [r7, #28]
 8009372:	440a      	add	r2, r1
 8009374:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009378:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800937c:	6013      	str	r3, [r2, #0]
 800937e:	e00f      	b.n	80093a0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009380:	69bb      	ldr	r3, [r7, #24]
 8009382:	015a      	lsls	r2, r3, #5
 8009384:	69fb      	ldr	r3, [r7, #28]
 8009386:	4413      	add	r3, r2
 8009388:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	69ba      	ldr	r2, [r7, #24]
 8009390:	0151      	lsls	r1, r2, #5
 8009392:	69fa      	ldr	r2, [r7, #28]
 8009394:	440a      	add	r2, r1
 8009396:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800939a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800939e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	68d9      	ldr	r1, [r3, #12]
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	781a      	ldrb	r2, [r3, #0]
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	691b      	ldr	r3, [r3, #16]
 80093ac:	b298      	uxth	r0, r3
 80093ae:	79fb      	ldrb	r3, [r7, #7]
 80093b0:	9300      	str	r3, [sp, #0]
 80093b2:	4603      	mov	r3, r0
 80093b4:	68f8      	ldr	r0, [r7, #12]
 80093b6:	f000 f9b9 	bl	800972c <USB_WritePacket>
 80093ba:	e105      	b.n	80095c8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80093bc:	69bb      	ldr	r3, [r7, #24]
 80093be:	015a      	lsls	r2, r3, #5
 80093c0:	69fb      	ldr	r3, [r7, #28]
 80093c2:	4413      	add	r3, r2
 80093c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093c8:	691b      	ldr	r3, [r3, #16]
 80093ca:	69ba      	ldr	r2, [r7, #24]
 80093cc:	0151      	lsls	r1, r2, #5
 80093ce:	69fa      	ldr	r2, [r7, #28]
 80093d0:	440a      	add	r2, r1
 80093d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093d6:	0cdb      	lsrs	r3, r3, #19
 80093d8:	04db      	lsls	r3, r3, #19
 80093da:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80093dc:	69bb      	ldr	r3, [r7, #24]
 80093de:	015a      	lsls	r2, r3, #5
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	4413      	add	r3, r2
 80093e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093e8:	691b      	ldr	r3, [r3, #16]
 80093ea:	69ba      	ldr	r2, [r7, #24]
 80093ec:	0151      	lsls	r1, r2, #5
 80093ee:	69fa      	ldr	r2, [r7, #28]
 80093f0:	440a      	add	r2, r1
 80093f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093f6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80093fa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80093fe:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009400:	69bb      	ldr	r3, [r7, #24]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d132      	bne.n	800946c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	691b      	ldr	r3, [r3, #16]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d003      	beq.n	8009416 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	689a      	ldr	r2, [r3, #8]
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	689a      	ldr	r2, [r3, #8]
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800941e:	69bb      	ldr	r3, [r7, #24]
 8009420:	015a      	lsls	r2, r3, #5
 8009422:	69fb      	ldr	r3, [r7, #28]
 8009424:	4413      	add	r3, r2
 8009426:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800942a:	691a      	ldr	r2, [r3, #16]
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	6a1b      	ldr	r3, [r3, #32]
 8009430:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009434:	69b9      	ldr	r1, [r7, #24]
 8009436:	0148      	lsls	r0, r1, #5
 8009438:	69f9      	ldr	r1, [r7, #28]
 800943a:	4401      	add	r1, r0
 800943c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009440:	4313      	orrs	r3, r2
 8009442:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009444:	69bb      	ldr	r3, [r7, #24]
 8009446:	015a      	lsls	r2, r3, #5
 8009448:	69fb      	ldr	r3, [r7, #28]
 800944a:	4413      	add	r3, r2
 800944c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009450:	691b      	ldr	r3, [r3, #16]
 8009452:	69ba      	ldr	r2, [r7, #24]
 8009454:	0151      	lsls	r1, r2, #5
 8009456:	69fa      	ldr	r2, [r7, #28]
 8009458:	440a      	add	r2, r1
 800945a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800945e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009462:	6113      	str	r3, [r2, #16]
 8009464:	e062      	b.n	800952c <USB_EPStartXfer+0x490>
 8009466:	bf00      	nop
 8009468:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	691b      	ldr	r3, [r3, #16]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d123      	bne.n	80094bc <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009474:	69bb      	ldr	r3, [r7, #24]
 8009476:	015a      	lsls	r2, r3, #5
 8009478:	69fb      	ldr	r3, [r7, #28]
 800947a:	4413      	add	r3, r2
 800947c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009480:	691a      	ldr	r2, [r3, #16]
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	689b      	ldr	r3, [r3, #8]
 8009486:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800948a:	69b9      	ldr	r1, [r7, #24]
 800948c:	0148      	lsls	r0, r1, #5
 800948e:	69f9      	ldr	r1, [r7, #28]
 8009490:	4401      	add	r1, r0
 8009492:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009496:	4313      	orrs	r3, r2
 8009498:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800949a:	69bb      	ldr	r3, [r7, #24]
 800949c:	015a      	lsls	r2, r3, #5
 800949e:	69fb      	ldr	r3, [r7, #28]
 80094a0:	4413      	add	r3, r2
 80094a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094a6:	691b      	ldr	r3, [r3, #16]
 80094a8:	69ba      	ldr	r2, [r7, #24]
 80094aa:	0151      	lsls	r1, r2, #5
 80094ac:	69fa      	ldr	r2, [r7, #28]
 80094ae:	440a      	add	r2, r1
 80094b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80094b8:	6113      	str	r3, [r2, #16]
 80094ba:	e037      	b.n	800952c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	691a      	ldr	r2, [r3, #16]
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	689b      	ldr	r3, [r3, #8]
 80094c4:	4413      	add	r3, r2
 80094c6:	1e5a      	subs	r2, r3, #1
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	689b      	ldr	r3, [r3, #8]
 80094cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80094d0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	689b      	ldr	r3, [r3, #8]
 80094d6:	8afa      	ldrh	r2, [r7, #22]
 80094d8:	fb03 f202 	mul.w	r2, r3, r2
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80094e0:	69bb      	ldr	r3, [r7, #24]
 80094e2:	015a      	lsls	r2, r3, #5
 80094e4:	69fb      	ldr	r3, [r7, #28]
 80094e6:	4413      	add	r3, r2
 80094e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094ec:	691a      	ldr	r2, [r3, #16]
 80094ee:	8afb      	ldrh	r3, [r7, #22]
 80094f0:	04d9      	lsls	r1, r3, #19
 80094f2:	4b38      	ldr	r3, [pc, #224]	@ (80095d4 <USB_EPStartXfer+0x538>)
 80094f4:	400b      	ands	r3, r1
 80094f6:	69b9      	ldr	r1, [r7, #24]
 80094f8:	0148      	lsls	r0, r1, #5
 80094fa:	69f9      	ldr	r1, [r7, #28]
 80094fc:	4401      	add	r1, r0
 80094fe:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009502:	4313      	orrs	r3, r2
 8009504:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009506:	69bb      	ldr	r3, [r7, #24]
 8009508:	015a      	lsls	r2, r3, #5
 800950a:	69fb      	ldr	r3, [r7, #28]
 800950c:	4413      	add	r3, r2
 800950e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009512:	691a      	ldr	r2, [r3, #16]
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	6a1b      	ldr	r3, [r3, #32]
 8009518:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800951c:	69b9      	ldr	r1, [r7, #24]
 800951e:	0148      	lsls	r0, r1, #5
 8009520:	69f9      	ldr	r1, [r7, #28]
 8009522:	4401      	add	r1, r0
 8009524:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009528:	4313      	orrs	r3, r2
 800952a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800952c:	79fb      	ldrb	r3, [r7, #7]
 800952e:	2b01      	cmp	r3, #1
 8009530:	d10d      	bne.n	800954e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	68db      	ldr	r3, [r3, #12]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d009      	beq.n	800954e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	68d9      	ldr	r1, [r3, #12]
 800953e:	69bb      	ldr	r3, [r7, #24]
 8009540:	015a      	lsls	r2, r3, #5
 8009542:	69fb      	ldr	r3, [r7, #28]
 8009544:	4413      	add	r3, r2
 8009546:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800954a:	460a      	mov	r2, r1
 800954c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	791b      	ldrb	r3, [r3, #4]
 8009552:	2b01      	cmp	r3, #1
 8009554:	d128      	bne.n	80095a8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009556:	69fb      	ldr	r3, [r7, #28]
 8009558:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800955c:	689b      	ldr	r3, [r3, #8]
 800955e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009562:	2b00      	cmp	r3, #0
 8009564:	d110      	bne.n	8009588 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009566:	69bb      	ldr	r3, [r7, #24]
 8009568:	015a      	lsls	r2, r3, #5
 800956a:	69fb      	ldr	r3, [r7, #28]
 800956c:	4413      	add	r3, r2
 800956e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	69ba      	ldr	r2, [r7, #24]
 8009576:	0151      	lsls	r1, r2, #5
 8009578:	69fa      	ldr	r2, [r7, #28]
 800957a:	440a      	add	r2, r1
 800957c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009580:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009584:	6013      	str	r3, [r2, #0]
 8009586:	e00f      	b.n	80095a8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009588:	69bb      	ldr	r3, [r7, #24]
 800958a:	015a      	lsls	r2, r3, #5
 800958c:	69fb      	ldr	r3, [r7, #28]
 800958e:	4413      	add	r3, r2
 8009590:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	69ba      	ldr	r2, [r7, #24]
 8009598:	0151      	lsls	r1, r2, #5
 800959a:	69fa      	ldr	r2, [r7, #28]
 800959c:	440a      	add	r2, r1
 800959e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80095a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80095a6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80095a8:	69bb      	ldr	r3, [r7, #24]
 80095aa:	015a      	lsls	r2, r3, #5
 80095ac:	69fb      	ldr	r3, [r7, #28]
 80095ae:	4413      	add	r3, r2
 80095b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	69ba      	ldr	r2, [r7, #24]
 80095b8:	0151      	lsls	r1, r2, #5
 80095ba:	69fa      	ldr	r2, [r7, #28]
 80095bc:	440a      	add	r2, r1
 80095be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80095c2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80095c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80095c8:	2300      	movs	r3, #0
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3720      	adds	r7, #32
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	1ff80000 	.word	0x1ff80000

080095d8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80095d8:	b480      	push	{r7}
 80095da:	b087      	sub	sp, #28
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
 80095e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80095e2:	2300      	movs	r3, #0
 80095e4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80095e6:	2300      	movs	r3, #0
 80095e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	785b      	ldrb	r3, [r3, #1]
 80095f2:	2b01      	cmp	r3, #1
 80095f4:	d14a      	bne.n	800968c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	781b      	ldrb	r3, [r3, #0]
 80095fa:	015a      	lsls	r2, r3, #5
 80095fc:	693b      	ldr	r3, [r7, #16]
 80095fe:	4413      	add	r3, r2
 8009600:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800960a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800960e:	f040 8086 	bne.w	800971e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	781b      	ldrb	r3, [r3, #0]
 8009616:	015a      	lsls	r2, r3, #5
 8009618:	693b      	ldr	r3, [r7, #16]
 800961a:	4413      	add	r3, r2
 800961c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	683a      	ldr	r2, [r7, #0]
 8009624:	7812      	ldrb	r2, [r2, #0]
 8009626:	0151      	lsls	r1, r2, #5
 8009628:	693a      	ldr	r2, [r7, #16]
 800962a:	440a      	add	r2, r1
 800962c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009630:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009634:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	015a      	lsls	r2, r3, #5
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	4413      	add	r3, r2
 8009640:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	683a      	ldr	r2, [r7, #0]
 8009648:	7812      	ldrb	r2, [r2, #0]
 800964a:	0151      	lsls	r1, r2, #5
 800964c:	693a      	ldr	r2, [r7, #16]
 800964e:	440a      	add	r2, r1
 8009650:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009654:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009658:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	3301      	adds	r3, #1
 800965e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009666:	4293      	cmp	r3, r2
 8009668:	d902      	bls.n	8009670 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800966a:	2301      	movs	r3, #1
 800966c:	75fb      	strb	r3, [r7, #23]
          break;
 800966e:	e056      	b.n	800971e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	781b      	ldrb	r3, [r3, #0]
 8009674:	015a      	lsls	r2, r3, #5
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	4413      	add	r3, r2
 800967a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009684:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009688:	d0e7      	beq.n	800965a <USB_EPStopXfer+0x82>
 800968a:	e048      	b.n	800971e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	781b      	ldrb	r3, [r3, #0]
 8009690:	015a      	lsls	r2, r3, #5
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	4413      	add	r3, r2
 8009696:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80096a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80096a4:	d13b      	bne.n	800971e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	781b      	ldrb	r3, [r3, #0]
 80096aa:	015a      	lsls	r2, r3, #5
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	4413      	add	r3, r2
 80096b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	683a      	ldr	r2, [r7, #0]
 80096b8:	7812      	ldrb	r2, [r2, #0]
 80096ba:	0151      	lsls	r1, r2, #5
 80096bc:	693a      	ldr	r2, [r7, #16]
 80096be:	440a      	add	r2, r1
 80096c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096c4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80096c8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	781b      	ldrb	r3, [r3, #0]
 80096ce:	015a      	lsls	r2, r3, #5
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	4413      	add	r3, r2
 80096d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	683a      	ldr	r2, [r7, #0]
 80096dc:	7812      	ldrb	r2, [r2, #0]
 80096de:	0151      	lsls	r1, r2, #5
 80096e0:	693a      	ldr	r2, [r7, #16]
 80096e2:	440a      	add	r2, r1
 80096e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80096e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80096ec:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	3301      	adds	r3, #1
 80096f2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d902      	bls.n	8009704 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80096fe:	2301      	movs	r3, #1
 8009700:	75fb      	strb	r3, [r7, #23]
          break;
 8009702:	e00c      	b.n	800971e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	781b      	ldrb	r3, [r3, #0]
 8009708:	015a      	lsls	r2, r3, #5
 800970a:	693b      	ldr	r3, [r7, #16]
 800970c:	4413      	add	r3, r2
 800970e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009718:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800971c:	d0e7      	beq.n	80096ee <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800971e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009720:	4618      	mov	r0, r3
 8009722:	371c      	adds	r7, #28
 8009724:	46bd      	mov	sp, r7
 8009726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972a:	4770      	bx	lr

0800972c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800972c:	b480      	push	{r7}
 800972e:	b089      	sub	sp, #36	@ 0x24
 8009730:	af00      	add	r7, sp, #0
 8009732:	60f8      	str	r0, [r7, #12]
 8009734:	60b9      	str	r1, [r7, #8]
 8009736:	4611      	mov	r1, r2
 8009738:	461a      	mov	r2, r3
 800973a:	460b      	mov	r3, r1
 800973c:	71fb      	strb	r3, [r7, #7]
 800973e:	4613      	mov	r3, r2
 8009740:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800974a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800974e:	2b00      	cmp	r3, #0
 8009750:	d123      	bne.n	800979a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009752:	88bb      	ldrh	r3, [r7, #4]
 8009754:	3303      	adds	r3, #3
 8009756:	089b      	lsrs	r3, r3, #2
 8009758:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800975a:	2300      	movs	r3, #0
 800975c:	61bb      	str	r3, [r7, #24]
 800975e:	e018      	b.n	8009792 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009760:	79fb      	ldrb	r3, [r7, #7]
 8009762:	031a      	lsls	r2, r3, #12
 8009764:	697b      	ldr	r3, [r7, #20]
 8009766:	4413      	add	r3, r2
 8009768:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800976c:	461a      	mov	r2, r3
 800976e:	69fb      	ldr	r3, [r7, #28]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009774:	69fb      	ldr	r3, [r7, #28]
 8009776:	3301      	adds	r3, #1
 8009778:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800977a:	69fb      	ldr	r3, [r7, #28]
 800977c:	3301      	adds	r3, #1
 800977e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009780:	69fb      	ldr	r3, [r7, #28]
 8009782:	3301      	adds	r3, #1
 8009784:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009786:	69fb      	ldr	r3, [r7, #28]
 8009788:	3301      	adds	r3, #1
 800978a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800978c:	69bb      	ldr	r3, [r7, #24]
 800978e:	3301      	adds	r3, #1
 8009790:	61bb      	str	r3, [r7, #24]
 8009792:	69ba      	ldr	r2, [r7, #24]
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	429a      	cmp	r2, r3
 8009798:	d3e2      	bcc.n	8009760 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800979a:	2300      	movs	r3, #0
}
 800979c:	4618      	mov	r0, r3
 800979e:	3724      	adds	r7, #36	@ 0x24
 80097a0:	46bd      	mov	sp, r7
 80097a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a6:	4770      	bx	lr

080097a8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b08b      	sub	sp, #44	@ 0x2c
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	60f8      	str	r0, [r7, #12]
 80097b0:	60b9      	str	r1, [r7, #8]
 80097b2:	4613      	mov	r3, r2
 80097b4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80097be:	88fb      	ldrh	r3, [r7, #6]
 80097c0:	089b      	lsrs	r3, r3, #2
 80097c2:	b29b      	uxth	r3, r3
 80097c4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80097c6:	88fb      	ldrh	r3, [r7, #6]
 80097c8:	f003 0303 	and.w	r3, r3, #3
 80097cc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80097ce:	2300      	movs	r3, #0
 80097d0:	623b      	str	r3, [r7, #32]
 80097d2:	e014      	b.n	80097fe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80097d4:	69bb      	ldr	r3, [r7, #24]
 80097d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097de:	601a      	str	r2, [r3, #0]
    pDest++;
 80097e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e2:	3301      	adds	r3, #1
 80097e4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80097e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e8:	3301      	adds	r3, #1
 80097ea:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80097ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ee:	3301      	adds	r3, #1
 80097f0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80097f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f4:	3301      	adds	r3, #1
 80097f6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80097f8:	6a3b      	ldr	r3, [r7, #32]
 80097fa:	3301      	adds	r3, #1
 80097fc:	623b      	str	r3, [r7, #32]
 80097fe:	6a3a      	ldr	r2, [r7, #32]
 8009800:	697b      	ldr	r3, [r7, #20]
 8009802:	429a      	cmp	r2, r3
 8009804:	d3e6      	bcc.n	80097d4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009806:	8bfb      	ldrh	r3, [r7, #30]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d01e      	beq.n	800984a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800980c:	2300      	movs	r3, #0
 800980e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009810:	69bb      	ldr	r3, [r7, #24]
 8009812:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009816:	461a      	mov	r2, r3
 8009818:	f107 0310 	add.w	r3, r7, #16
 800981c:	6812      	ldr	r2, [r2, #0]
 800981e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009820:	693a      	ldr	r2, [r7, #16]
 8009822:	6a3b      	ldr	r3, [r7, #32]
 8009824:	b2db      	uxtb	r3, r3
 8009826:	00db      	lsls	r3, r3, #3
 8009828:	fa22 f303 	lsr.w	r3, r2, r3
 800982c:	b2da      	uxtb	r2, r3
 800982e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009830:	701a      	strb	r2, [r3, #0]
      i++;
 8009832:	6a3b      	ldr	r3, [r7, #32]
 8009834:	3301      	adds	r3, #1
 8009836:	623b      	str	r3, [r7, #32]
      pDest++;
 8009838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800983a:	3301      	adds	r3, #1
 800983c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800983e:	8bfb      	ldrh	r3, [r7, #30]
 8009840:	3b01      	subs	r3, #1
 8009842:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009844:	8bfb      	ldrh	r3, [r7, #30]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d1ea      	bne.n	8009820 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800984a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800984c:	4618      	mov	r0, r3
 800984e:	372c      	adds	r7, #44	@ 0x2c
 8009850:	46bd      	mov	sp, r7
 8009852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009856:	4770      	bx	lr

08009858 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009858:	b480      	push	{r7}
 800985a:	b085      	sub	sp, #20
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
 8009860:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	781b      	ldrb	r3, [r3, #0]
 800986a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	785b      	ldrb	r3, [r3, #1]
 8009870:	2b01      	cmp	r3, #1
 8009872:	d12c      	bne.n	80098ce <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	015a      	lsls	r2, r3, #5
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	4413      	add	r3, r2
 800987c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	2b00      	cmp	r3, #0
 8009884:	db12      	blt.n	80098ac <USB_EPSetStall+0x54>
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d00f      	beq.n	80098ac <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	015a      	lsls	r2, r3, #5
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	4413      	add	r3, r2
 8009894:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	68ba      	ldr	r2, [r7, #8]
 800989c:	0151      	lsls	r1, r2, #5
 800989e:	68fa      	ldr	r2, [r7, #12]
 80098a0:	440a      	add	r2, r1
 80098a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80098a6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80098aa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	015a      	lsls	r2, r3, #5
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	4413      	add	r3, r2
 80098b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	68ba      	ldr	r2, [r7, #8]
 80098bc:	0151      	lsls	r1, r2, #5
 80098be:	68fa      	ldr	r2, [r7, #12]
 80098c0:	440a      	add	r2, r1
 80098c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80098c6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80098ca:	6013      	str	r3, [r2, #0]
 80098cc:	e02b      	b.n	8009926 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	015a      	lsls	r2, r3, #5
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	4413      	add	r3, r2
 80098d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	db12      	blt.n	8009906 <USB_EPSetStall+0xae>
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d00f      	beq.n	8009906 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	015a      	lsls	r2, r3, #5
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	4413      	add	r3, r2
 80098ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	0151      	lsls	r1, r2, #5
 80098f8:	68fa      	ldr	r2, [r7, #12]
 80098fa:	440a      	add	r2, r1
 80098fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009900:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009904:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	015a      	lsls	r2, r3, #5
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	4413      	add	r3, r2
 800990e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	68ba      	ldr	r2, [r7, #8]
 8009916:	0151      	lsls	r1, r2, #5
 8009918:	68fa      	ldr	r2, [r7, #12]
 800991a:	440a      	add	r2, r1
 800991c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009920:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009924:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009926:	2300      	movs	r3, #0
}
 8009928:	4618      	mov	r0, r3
 800992a:	3714      	adds	r7, #20
 800992c:	46bd      	mov	sp, r7
 800992e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009932:	4770      	bx	lr

08009934 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009934:	b480      	push	{r7}
 8009936:	b085      	sub	sp, #20
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
 800993c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	781b      	ldrb	r3, [r3, #0]
 8009946:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	785b      	ldrb	r3, [r3, #1]
 800994c:	2b01      	cmp	r3, #1
 800994e:	d128      	bne.n	80099a2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	015a      	lsls	r2, r3, #5
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	4413      	add	r3, r2
 8009958:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	68ba      	ldr	r2, [r7, #8]
 8009960:	0151      	lsls	r1, r2, #5
 8009962:	68fa      	ldr	r2, [r7, #12]
 8009964:	440a      	add	r2, r1
 8009966:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800996a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800996e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	791b      	ldrb	r3, [r3, #4]
 8009974:	2b03      	cmp	r3, #3
 8009976:	d003      	beq.n	8009980 <USB_EPClearStall+0x4c>
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	791b      	ldrb	r3, [r3, #4]
 800997c:	2b02      	cmp	r3, #2
 800997e:	d138      	bne.n	80099f2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	015a      	lsls	r2, r3, #5
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	4413      	add	r3, r2
 8009988:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	68ba      	ldr	r2, [r7, #8]
 8009990:	0151      	lsls	r1, r2, #5
 8009992:	68fa      	ldr	r2, [r7, #12]
 8009994:	440a      	add	r2, r1
 8009996:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800999a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800999e:	6013      	str	r3, [r2, #0]
 80099a0:	e027      	b.n	80099f2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	015a      	lsls	r2, r3, #5
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	4413      	add	r3, r2
 80099aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	68ba      	ldr	r2, [r7, #8]
 80099b2:	0151      	lsls	r1, r2, #5
 80099b4:	68fa      	ldr	r2, [r7, #12]
 80099b6:	440a      	add	r2, r1
 80099b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099bc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80099c0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	791b      	ldrb	r3, [r3, #4]
 80099c6:	2b03      	cmp	r3, #3
 80099c8:	d003      	beq.n	80099d2 <USB_EPClearStall+0x9e>
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	791b      	ldrb	r3, [r3, #4]
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	d10f      	bne.n	80099f2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	015a      	lsls	r2, r3, #5
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	4413      	add	r3, r2
 80099da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	68ba      	ldr	r2, [r7, #8]
 80099e2:	0151      	lsls	r1, r2, #5
 80099e4:	68fa      	ldr	r2, [r7, #12]
 80099e6:	440a      	add	r2, r1
 80099e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80099f0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80099f2:	2300      	movs	r3, #0
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3714      	adds	r7, #20
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr

08009a00 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009a00:	b480      	push	{r7}
 8009a02:	b085      	sub	sp, #20
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
 8009a08:	460b      	mov	r3, r1
 8009a0a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	68fa      	ldr	r2, [r7, #12]
 8009a1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009a1e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009a22:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	78fb      	ldrb	r3, [r7, #3]
 8009a2e:	011b      	lsls	r3, r3, #4
 8009a30:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009a34:	68f9      	ldr	r1, [r7, #12]
 8009a36:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009a3e:	2300      	movs	r3, #0
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	3714      	adds	r7, #20
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr

08009a4c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a4c:	b480      	push	{r7}
 8009a4e:	b085      	sub	sp, #20
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	68fa      	ldr	r2, [r7, #12]
 8009a62:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009a66:	f023 0303 	bic.w	r3, r3, #3
 8009a6a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a72:	685b      	ldr	r3, [r3, #4]
 8009a74:	68fa      	ldr	r2, [r7, #12]
 8009a76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009a7a:	f023 0302 	bic.w	r3, r3, #2
 8009a7e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009a80:	2300      	movs	r3, #0
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3714      	adds	r7, #20
 8009a86:	46bd      	mov	sp, r7
 8009a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8c:	4770      	bx	lr

08009a8e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a8e:	b480      	push	{r7}
 8009a90:	b085      	sub	sp, #20
 8009a92:	af00      	add	r7, sp, #0
 8009a94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	68fa      	ldr	r2, [r7, #12]
 8009aa4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009aa8:	f023 0303 	bic.w	r3, r3, #3
 8009aac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ab4:	685b      	ldr	r3, [r3, #4]
 8009ab6:	68fa      	ldr	r2, [r7, #12]
 8009ab8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009abc:	f043 0302 	orr.w	r3, r3, #2
 8009ac0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009ac2:	2300      	movs	r3, #0
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3714      	adds	r7, #20
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ace:	4770      	bx	lr

08009ad0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b085      	sub	sp, #20
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	695b      	ldr	r3, [r3, #20]
 8009adc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	699b      	ldr	r3, [r3, #24]
 8009ae2:	68fa      	ldr	r2, [r7, #12]
 8009ae4:	4013      	ands	r3, r2
 8009ae6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3714      	adds	r7, #20
 8009aee:	46bd      	mov	sp, r7
 8009af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af4:	4770      	bx	lr

08009af6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009af6:	b480      	push	{r7}
 8009af8:	b085      	sub	sp, #20
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b08:	699b      	ldr	r3, [r3, #24]
 8009b0a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b12:	69db      	ldr	r3, [r3, #28]
 8009b14:	68ba      	ldr	r2, [r7, #8]
 8009b16:	4013      	ands	r3, r2
 8009b18:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	0c1b      	lsrs	r3, r3, #16
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3714      	adds	r7, #20
 8009b22:	46bd      	mov	sp, r7
 8009b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b28:	4770      	bx	lr

08009b2a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009b2a:	b480      	push	{r7}
 8009b2c:	b085      	sub	sp, #20
 8009b2e:	af00      	add	r7, sp, #0
 8009b30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b3c:	699b      	ldr	r3, [r3, #24]
 8009b3e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b46:	69db      	ldr	r3, [r3, #28]
 8009b48:	68ba      	ldr	r2, [r7, #8]
 8009b4a:	4013      	ands	r3, r2
 8009b4c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	b29b      	uxth	r3, r3
}
 8009b52:	4618      	mov	r0, r3
 8009b54:	3714      	adds	r7, #20
 8009b56:	46bd      	mov	sp, r7
 8009b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5c:	4770      	bx	lr

08009b5e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009b5e:	b480      	push	{r7}
 8009b60:	b085      	sub	sp, #20
 8009b62:	af00      	add	r7, sp, #0
 8009b64:	6078      	str	r0, [r7, #4]
 8009b66:	460b      	mov	r3, r1
 8009b68:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009b6e:	78fb      	ldrb	r3, [r7, #3]
 8009b70:	015a      	lsls	r2, r3, #5
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	4413      	add	r3, r2
 8009b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b7a:	689b      	ldr	r3, [r3, #8]
 8009b7c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b84:	695b      	ldr	r3, [r3, #20]
 8009b86:	68ba      	ldr	r2, [r7, #8]
 8009b88:	4013      	ands	r3, r2
 8009b8a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009b8c:	68bb      	ldr	r3, [r7, #8]
}
 8009b8e:	4618      	mov	r0, r3
 8009b90:	3714      	adds	r7, #20
 8009b92:	46bd      	mov	sp, r7
 8009b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b98:	4770      	bx	lr

08009b9a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009b9a:	b480      	push	{r7}
 8009b9c:	b087      	sub	sp, #28
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
 8009ba2:	460b      	mov	r3, r1
 8009ba4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009baa:	697b      	ldr	r3, [r7, #20]
 8009bac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bb0:	691b      	ldr	r3, [r3, #16]
 8009bb2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bbc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009bbe:	78fb      	ldrb	r3, [r7, #3]
 8009bc0:	f003 030f 	and.w	r3, r3, #15
 8009bc4:	68fa      	ldr	r2, [r7, #12]
 8009bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8009bca:	01db      	lsls	r3, r3, #7
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	693a      	ldr	r2, [r7, #16]
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009bd4:	78fb      	ldrb	r3, [r7, #3]
 8009bd6:	015a      	lsls	r2, r3, #5
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	4413      	add	r3, r2
 8009bdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	693a      	ldr	r2, [r7, #16]
 8009be4:	4013      	ands	r3, r2
 8009be6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009be8:	68bb      	ldr	r3, [r7, #8]
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	371c      	adds	r7, #28
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr

08009bf6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009bf6:	b480      	push	{r7}
 8009bf8:	b083      	sub	sp, #12
 8009bfa:	af00      	add	r7, sp, #0
 8009bfc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	695b      	ldr	r3, [r3, #20]
 8009c02:	f003 0301 	and.w	r3, r3, #1
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	370c      	adds	r7, #12
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c10:	4770      	bx	lr

08009c12 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009c12:	b480      	push	{r7}
 8009c14:	b085      	sub	sp, #20
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c2c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009c30:	f023 0307 	bic.w	r3, r3, #7
 8009c34:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c3c:	685b      	ldr	r3, [r3, #4]
 8009c3e:	68fa      	ldr	r2, [r7, #12]
 8009c40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009c44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c48:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009c4a:	2300      	movs	r3, #0
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	3714      	adds	r7, #20
 8009c50:	46bd      	mov	sp, r7
 8009c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c56:	4770      	bx	lr

08009c58 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009c58:	b480      	push	{r7}
 8009c5a:	b087      	sub	sp, #28
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	60f8      	str	r0, [r7, #12]
 8009c60:	460b      	mov	r3, r1
 8009c62:	607a      	str	r2, [r7, #4]
 8009c64:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	333c      	adds	r3, #60	@ 0x3c
 8009c6e:	3304      	adds	r3, #4
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	4a26      	ldr	r2, [pc, #152]	@ (8009d10 <USB_EP0_OutStart+0xb8>)
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d90a      	bls.n	8009c92 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009c88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009c8c:	d101      	bne.n	8009c92 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	e037      	b.n	8009d02 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c98:	461a      	mov	r2, r3
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ca4:	691b      	ldr	r3, [r3, #16]
 8009ca6:	697a      	ldr	r2, [r7, #20]
 8009ca8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009cac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009cb0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009cb2:	697b      	ldr	r3, [r7, #20]
 8009cb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cb8:	691b      	ldr	r3, [r3, #16]
 8009cba:	697a      	ldr	r2, [r7, #20]
 8009cbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009cc0:	f043 0318 	orr.w	r3, r3, #24
 8009cc4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ccc:	691b      	ldr	r3, [r3, #16]
 8009cce:	697a      	ldr	r2, [r7, #20]
 8009cd0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009cd4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009cd8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009cda:	7afb      	ldrb	r3, [r7, #11]
 8009cdc:	2b01      	cmp	r3, #1
 8009cde:	d10f      	bne.n	8009d00 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ce6:	461a      	mov	r2, r3
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009cec:	697b      	ldr	r3, [r7, #20]
 8009cee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	697a      	ldr	r2, [r7, #20]
 8009cf6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009cfa:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009cfe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009d00:	2300      	movs	r3, #0
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	371c      	adds	r7, #28
 8009d06:	46bd      	mov	sp, r7
 8009d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0c:	4770      	bx	lr
 8009d0e:	bf00      	nop
 8009d10:	4f54300a 	.word	0x4f54300a

08009d14 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b085      	sub	sp, #20
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	3301      	adds	r3, #1
 8009d24:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009d2c:	d901      	bls.n	8009d32 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009d2e:	2303      	movs	r3, #3
 8009d30:	e022      	b.n	8009d78 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	691b      	ldr	r3, [r3, #16]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	daf2      	bge.n	8009d20 <USB_CoreReset+0xc>

  count = 10U;
 8009d3a:	230a      	movs	r3, #10
 8009d3c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009d3e:	e002      	b.n	8009d46 <USB_CoreReset+0x32>
  {
    count--;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	3b01      	subs	r3, #1
 8009d44:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d1f9      	bne.n	8009d40 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	691b      	ldr	r3, [r3, #16]
 8009d50:	f043 0201 	orr.w	r2, r3, #1
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	3301      	adds	r3, #1
 8009d5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009d64:	d901      	bls.n	8009d6a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009d66:	2303      	movs	r3, #3
 8009d68:	e006      	b.n	8009d78 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	691b      	ldr	r3, [r3, #16]
 8009d6e:	f003 0301 	and.w	r3, r3, #1
 8009d72:	2b01      	cmp	r3, #1
 8009d74:	d0f0      	beq.n	8009d58 <USB_CoreReset+0x44>

  return HAL_OK;
 8009d76:	2300      	movs	r3, #0
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	3714      	adds	r7, #20
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d82:	4770      	bx	lr

08009d84 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b084      	sub	sp, #16
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
 8009d8c:	460b      	mov	r3, r1
 8009d8e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009d90:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009d94:	f002 fc54 	bl	800c640 <USBD_static_malloc>
 8009d98:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d109      	bne.n	8009db4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	32b0      	adds	r2, #176	@ 0xb0
 8009daa:	2100      	movs	r1, #0
 8009dac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009db0:	2302      	movs	r3, #2
 8009db2:	e0d4      	b.n	8009f5e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009db4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8009db8:	2100      	movs	r1, #0
 8009dba:	68f8      	ldr	r0, [r7, #12]
 8009dbc:	f003 fa3e 	bl	800d23c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	32b0      	adds	r2, #176	@ 0xb0
 8009dca:	68f9      	ldr	r1, [r7, #12]
 8009dcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	32b0      	adds	r2, #176	@ 0xb0
 8009dda:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	7c1b      	ldrb	r3, [r3, #16]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d138      	bne.n	8009e5e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009dec:	4b5e      	ldr	r3, [pc, #376]	@ (8009f68 <USBD_CDC_Init+0x1e4>)
 8009dee:	7819      	ldrb	r1, [r3, #0]
 8009df0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009df4:	2202      	movs	r2, #2
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f002 faff 	bl	800c3fa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009dfc:	4b5a      	ldr	r3, [pc, #360]	@ (8009f68 <USBD_CDC_Init+0x1e4>)
 8009dfe:	781b      	ldrb	r3, [r3, #0]
 8009e00:	f003 020f 	and.w	r2, r3, #15
 8009e04:	6879      	ldr	r1, [r7, #4]
 8009e06:	4613      	mov	r3, r2
 8009e08:	009b      	lsls	r3, r3, #2
 8009e0a:	4413      	add	r3, r2
 8009e0c:	009b      	lsls	r3, r3, #2
 8009e0e:	440b      	add	r3, r1
 8009e10:	3323      	adds	r3, #35	@ 0x23
 8009e12:	2201      	movs	r2, #1
 8009e14:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009e16:	4b55      	ldr	r3, [pc, #340]	@ (8009f6c <USBD_CDC_Init+0x1e8>)
 8009e18:	7819      	ldrb	r1, [r3, #0]
 8009e1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009e1e:	2202      	movs	r2, #2
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f002 faea 	bl	800c3fa <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009e26:	4b51      	ldr	r3, [pc, #324]	@ (8009f6c <USBD_CDC_Init+0x1e8>)
 8009e28:	781b      	ldrb	r3, [r3, #0]
 8009e2a:	f003 020f 	and.w	r2, r3, #15
 8009e2e:	6879      	ldr	r1, [r7, #4]
 8009e30:	4613      	mov	r3, r2
 8009e32:	009b      	lsls	r3, r3, #2
 8009e34:	4413      	add	r3, r2
 8009e36:	009b      	lsls	r3, r3, #2
 8009e38:	440b      	add	r3, r1
 8009e3a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009e3e:	2201      	movs	r2, #1
 8009e40:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009e42:	4b4b      	ldr	r3, [pc, #300]	@ (8009f70 <USBD_CDC_Init+0x1ec>)
 8009e44:	781b      	ldrb	r3, [r3, #0]
 8009e46:	f003 020f 	and.w	r2, r3, #15
 8009e4a:	6879      	ldr	r1, [r7, #4]
 8009e4c:	4613      	mov	r3, r2
 8009e4e:	009b      	lsls	r3, r3, #2
 8009e50:	4413      	add	r3, r2
 8009e52:	009b      	lsls	r3, r3, #2
 8009e54:	440b      	add	r3, r1
 8009e56:	331c      	adds	r3, #28
 8009e58:	2210      	movs	r2, #16
 8009e5a:	601a      	str	r2, [r3, #0]
 8009e5c:	e035      	b.n	8009eca <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009e5e:	4b42      	ldr	r3, [pc, #264]	@ (8009f68 <USBD_CDC_Init+0x1e4>)
 8009e60:	7819      	ldrb	r1, [r3, #0]
 8009e62:	2340      	movs	r3, #64	@ 0x40
 8009e64:	2202      	movs	r2, #2
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f002 fac7 	bl	800c3fa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009e6c:	4b3e      	ldr	r3, [pc, #248]	@ (8009f68 <USBD_CDC_Init+0x1e4>)
 8009e6e:	781b      	ldrb	r3, [r3, #0]
 8009e70:	f003 020f 	and.w	r2, r3, #15
 8009e74:	6879      	ldr	r1, [r7, #4]
 8009e76:	4613      	mov	r3, r2
 8009e78:	009b      	lsls	r3, r3, #2
 8009e7a:	4413      	add	r3, r2
 8009e7c:	009b      	lsls	r3, r3, #2
 8009e7e:	440b      	add	r3, r1
 8009e80:	3323      	adds	r3, #35	@ 0x23
 8009e82:	2201      	movs	r2, #1
 8009e84:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009e86:	4b39      	ldr	r3, [pc, #228]	@ (8009f6c <USBD_CDC_Init+0x1e8>)
 8009e88:	7819      	ldrb	r1, [r3, #0]
 8009e8a:	2340      	movs	r3, #64	@ 0x40
 8009e8c:	2202      	movs	r2, #2
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f002 fab3 	bl	800c3fa <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009e94:	4b35      	ldr	r3, [pc, #212]	@ (8009f6c <USBD_CDC_Init+0x1e8>)
 8009e96:	781b      	ldrb	r3, [r3, #0]
 8009e98:	f003 020f 	and.w	r2, r3, #15
 8009e9c:	6879      	ldr	r1, [r7, #4]
 8009e9e:	4613      	mov	r3, r2
 8009ea0:	009b      	lsls	r3, r3, #2
 8009ea2:	4413      	add	r3, r2
 8009ea4:	009b      	lsls	r3, r3, #2
 8009ea6:	440b      	add	r3, r1
 8009ea8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009eac:	2201      	movs	r2, #1
 8009eae:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009eb0:	4b2f      	ldr	r3, [pc, #188]	@ (8009f70 <USBD_CDC_Init+0x1ec>)
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	f003 020f 	and.w	r2, r3, #15
 8009eb8:	6879      	ldr	r1, [r7, #4]
 8009eba:	4613      	mov	r3, r2
 8009ebc:	009b      	lsls	r3, r3, #2
 8009ebe:	4413      	add	r3, r2
 8009ec0:	009b      	lsls	r3, r3, #2
 8009ec2:	440b      	add	r3, r1
 8009ec4:	331c      	adds	r3, #28
 8009ec6:	2210      	movs	r2, #16
 8009ec8:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009eca:	4b29      	ldr	r3, [pc, #164]	@ (8009f70 <USBD_CDC_Init+0x1ec>)
 8009ecc:	7819      	ldrb	r1, [r3, #0]
 8009ece:	2308      	movs	r3, #8
 8009ed0:	2203      	movs	r2, #3
 8009ed2:	6878      	ldr	r0, [r7, #4]
 8009ed4:	f002 fa91 	bl	800c3fa <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009ed8:	4b25      	ldr	r3, [pc, #148]	@ (8009f70 <USBD_CDC_Init+0x1ec>)
 8009eda:	781b      	ldrb	r3, [r3, #0]
 8009edc:	f003 020f 	and.w	r2, r3, #15
 8009ee0:	6879      	ldr	r1, [r7, #4]
 8009ee2:	4613      	mov	r3, r2
 8009ee4:	009b      	lsls	r3, r3, #2
 8009ee6:	4413      	add	r3, r2
 8009ee8:	009b      	lsls	r3, r3, #2
 8009eea:	440b      	add	r3, r1
 8009eec:	3323      	adds	r3, #35	@ 0x23
 8009eee:	2201      	movs	r2, #1
 8009ef0:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009f00:	687a      	ldr	r2, [r7, #4]
 8009f02:	33b0      	adds	r3, #176	@ 0xb0
 8009f04:	009b      	lsls	r3, r3, #2
 8009f06:	4413      	add	r3, r2
 8009f08:	685b      	ldr	r3, [r3, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	2200      	movs	r2, #0
 8009f12:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	2200      	movs	r2, #0
 8009f1a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d101      	bne.n	8009f2c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009f28:	2302      	movs	r3, #2
 8009f2a:	e018      	b.n	8009f5e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	7c1b      	ldrb	r3, [r3, #16]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d10a      	bne.n	8009f4a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009f34:	4b0d      	ldr	r3, [pc, #52]	@ (8009f6c <USBD_CDC_Init+0x1e8>)
 8009f36:	7819      	ldrb	r1, [r3, #0]
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009f3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f002 fb48 	bl	800c5d8 <USBD_LL_PrepareReceive>
 8009f48:	e008      	b.n	8009f5c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009f4a:	4b08      	ldr	r3, [pc, #32]	@ (8009f6c <USBD_CDC_Init+0x1e8>)
 8009f4c:	7819      	ldrb	r1, [r3, #0]
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009f54:	2340      	movs	r3, #64	@ 0x40
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f002 fb3e 	bl	800c5d8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009f5c:	2300      	movs	r3, #0
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	3710      	adds	r7, #16
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}
 8009f66:	bf00      	nop
 8009f68:	20000107 	.word	0x20000107
 8009f6c:	20000108 	.word	0x20000108
 8009f70:	20000109 	.word	0x20000109

08009f74 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b082      	sub	sp, #8
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
 8009f7c:	460b      	mov	r3, r1
 8009f7e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009f80:	4b3a      	ldr	r3, [pc, #232]	@ (800a06c <USBD_CDC_DeInit+0xf8>)
 8009f82:	781b      	ldrb	r3, [r3, #0]
 8009f84:	4619      	mov	r1, r3
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f002 fa5d 	bl	800c446 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009f8c:	4b37      	ldr	r3, [pc, #220]	@ (800a06c <USBD_CDC_DeInit+0xf8>)
 8009f8e:	781b      	ldrb	r3, [r3, #0]
 8009f90:	f003 020f 	and.w	r2, r3, #15
 8009f94:	6879      	ldr	r1, [r7, #4]
 8009f96:	4613      	mov	r3, r2
 8009f98:	009b      	lsls	r3, r3, #2
 8009f9a:	4413      	add	r3, r2
 8009f9c:	009b      	lsls	r3, r3, #2
 8009f9e:	440b      	add	r3, r1
 8009fa0:	3323      	adds	r3, #35	@ 0x23
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009fa6:	4b32      	ldr	r3, [pc, #200]	@ (800a070 <USBD_CDC_DeInit+0xfc>)
 8009fa8:	781b      	ldrb	r3, [r3, #0]
 8009faa:	4619      	mov	r1, r3
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f002 fa4a 	bl	800c446 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8009fb2:	4b2f      	ldr	r3, [pc, #188]	@ (800a070 <USBD_CDC_DeInit+0xfc>)
 8009fb4:	781b      	ldrb	r3, [r3, #0]
 8009fb6:	f003 020f 	and.w	r2, r3, #15
 8009fba:	6879      	ldr	r1, [r7, #4]
 8009fbc:	4613      	mov	r3, r2
 8009fbe:	009b      	lsls	r3, r3, #2
 8009fc0:	4413      	add	r3, r2
 8009fc2:	009b      	lsls	r3, r3, #2
 8009fc4:	440b      	add	r3, r1
 8009fc6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009fca:	2200      	movs	r2, #0
 8009fcc:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009fce:	4b29      	ldr	r3, [pc, #164]	@ (800a074 <USBD_CDC_DeInit+0x100>)
 8009fd0:	781b      	ldrb	r3, [r3, #0]
 8009fd2:	4619      	mov	r1, r3
 8009fd4:	6878      	ldr	r0, [r7, #4]
 8009fd6:	f002 fa36 	bl	800c446 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009fda:	4b26      	ldr	r3, [pc, #152]	@ (800a074 <USBD_CDC_DeInit+0x100>)
 8009fdc:	781b      	ldrb	r3, [r3, #0]
 8009fde:	f003 020f 	and.w	r2, r3, #15
 8009fe2:	6879      	ldr	r1, [r7, #4]
 8009fe4:	4613      	mov	r3, r2
 8009fe6:	009b      	lsls	r3, r3, #2
 8009fe8:	4413      	add	r3, r2
 8009fea:	009b      	lsls	r3, r3, #2
 8009fec:	440b      	add	r3, r1
 8009fee:	3323      	adds	r3, #35	@ 0x23
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009ff4:	4b1f      	ldr	r3, [pc, #124]	@ (800a074 <USBD_CDC_DeInit+0x100>)
 8009ff6:	781b      	ldrb	r3, [r3, #0]
 8009ff8:	f003 020f 	and.w	r2, r3, #15
 8009ffc:	6879      	ldr	r1, [r7, #4]
 8009ffe:	4613      	mov	r3, r2
 800a000:	009b      	lsls	r3, r3, #2
 800a002:	4413      	add	r3, r2
 800a004:	009b      	lsls	r3, r3, #2
 800a006:	440b      	add	r3, r1
 800a008:	331c      	adds	r3, #28
 800a00a:	2200      	movs	r2, #0
 800a00c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	32b0      	adds	r2, #176	@ 0xb0
 800a018:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d01f      	beq.n	800a060 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a026:	687a      	ldr	r2, [r7, #4]
 800a028:	33b0      	adds	r3, #176	@ 0xb0
 800a02a:	009b      	lsls	r3, r3, #2
 800a02c:	4413      	add	r3, r2
 800a02e:	685b      	ldr	r3, [r3, #4]
 800a030:	685b      	ldr	r3, [r3, #4]
 800a032:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	32b0      	adds	r2, #176	@ 0xb0
 800a03e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a042:	4618      	mov	r0, r3
 800a044:	f002 fb0a 	bl	800c65c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	32b0      	adds	r2, #176	@ 0xb0
 800a052:	2100      	movs	r1, #0
 800a054:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2200      	movs	r2, #0
 800a05c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a060:	2300      	movs	r3, #0
}
 800a062:	4618      	mov	r0, r3
 800a064:	3708      	adds	r7, #8
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}
 800a06a:	bf00      	nop
 800a06c:	20000107 	.word	0x20000107
 800a070:	20000108 	.word	0x20000108
 800a074:	20000109 	.word	0x20000109

0800a078 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b086      	sub	sp, #24
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
 800a080:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	32b0      	adds	r2, #176	@ 0xb0
 800a08c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a090:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a092:	2300      	movs	r3, #0
 800a094:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a096:	2300      	movs	r3, #0
 800a098:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a09a:	2300      	movs	r3, #0
 800a09c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d101      	bne.n	800a0a8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a0a4:	2303      	movs	r3, #3
 800a0a6:	e0bf      	b.n	800a228 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	781b      	ldrb	r3, [r3, #0]
 800a0ac:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d050      	beq.n	800a156 <USBD_CDC_Setup+0xde>
 800a0b4:	2b20      	cmp	r3, #32
 800a0b6:	f040 80af 	bne.w	800a218 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	88db      	ldrh	r3, [r3, #6]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d03a      	beq.n	800a138 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a0c2:	683b      	ldr	r3, [r7, #0]
 800a0c4:	781b      	ldrb	r3, [r3, #0]
 800a0c6:	b25b      	sxtb	r3, r3
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	da1b      	bge.n	800a104 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a0d2:	687a      	ldr	r2, [r7, #4]
 800a0d4:	33b0      	adds	r3, #176	@ 0xb0
 800a0d6:	009b      	lsls	r3, r3, #2
 800a0d8:	4413      	add	r3, r2
 800a0da:	685b      	ldr	r3, [r3, #4]
 800a0dc:	689b      	ldr	r3, [r3, #8]
 800a0de:	683a      	ldr	r2, [r7, #0]
 800a0e0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a0e2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a0e4:	683a      	ldr	r2, [r7, #0]
 800a0e6:	88d2      	ldrh	r2, [r2, #6]
 800a0e8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	88db      	ldrh	r3, [r3, #6]
 800a0ee:	2b07      	cmp	r3, #7
 800a0f0:	bf28      	it	cs
 800a0f2:	2307      	movcs	r3, #7
 800a0f4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a0f6:	693b      	ldr	r3, [r7, #16]
 800a0f8:	89fa      	ldrh	r2, [r7, #14]
 800a0fa:	4619      	mov	r1, r3
 800a0fc:	6878      	ldr	r0, [r7, #4]
 800a0fe:	f001 fd67 	bl	800bbd0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a102:	e090      	b.n	800a226 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	785a      	ldrb	r2, [r3, #1]
 800a108:	693b      	ldr	r3, [r7, #16]
 800a10a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	88db      	ldrh	r3, [r3, #6]
 800a112:	2b3f      	cmp	r3, #63	@ 0x3f
 800a114:	d803      	bhi.n	800a11e <USBD_CDC_Setup+0xa6>
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	88db      	ldrh	r3, [r3, #6]
 800a11a:	b2da      	uxtb	r2, r3
 800a11c:	e000      	b.n	800a120 <USBD_CDC_Setup+0xa8>
 800a11e:	2240      	movs	r2, #64	@ 0x40
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a126:	6939      	ldr	r1, [r7, #16]
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a12e:	461a      	mov	r2, r3
 800a130:	6878      	ldr	r0, [r7, #4]
 800a132:	f001 fd7c 	bl	800bc2e <USBD_CtlPrepareRx>
      break;
 800a136:	e076      	b.n	800a226 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a13e:	687a      	ldr	r2, [r7, #4]
 800a140:	33b0      	adds	r3, #176	@ 0xb0
 800a142:	009b      	lsls	r3, r3, #2
 800a144:	4413      	add	r3, r2
 800a146:	685b      	ldr	r3, [r3, #4]
 800a148:	689b      	ldr	r3, [r3, #8]
 800a14a:	683a      	ldr	r2, [r7, #0]
 800a14c:	7850      	ldrb	r0, [r2, #1]
 800a14e:	2200      	movs	r2, #0
 800a150:	6839      	ldr	r1, [r7, #0]
 800a152:	4798      	blx	r3
      break;
 800a154:	e067      	b.n	800a226 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	785b      	ldrb	r3, [r3, #1]
 800a15a:	2b0b      	cmp	r3, #11
 800a15c:	d851      	bhi.n	800a202 <USBD_CDC_Setup+0x18a>
 800a15e:	a201      	add	r2, pc, #4	@ (adr r2, 800a164 <USBD_CDC_Setup+0xec>)
 800a160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a164:	0800a195 	.word	0x0800a195
 800a168:	0800a211 	.word	0x0800a211
 800a16c:	0800a203 	.word	0x0800a203
 800a170:	0800a203 	.word	0x0800a203
 800a174:	0800a203 	.word	0x0800a203
 800a178:	0800a203 	.word	0x0800a203
 800a17c:	0800a203 	.word	0x0800a203
 800a180:	0800a203 	.word	0x0800a203
 800a184:	0800a203 	.word	0x0800a203
 800a188:	0800a203 	.word	0x0800a203
 800a18c:	0800a1bf 	.word	0x0800a1bf
 800a190:	0800a1e9 	.word	0x0800a1e9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a19a:	b2db      	uxtb	r3, r3
 800a19c:	2b03      	cmp	r3, #3
 800a19e:	d107      	bne.n	800a1b0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a1a0:	f107 030a 	add.w	r3, r7, #10
 800a1a4:	2202      	movs	r2, #2
 800a1a6:	4619      	mov	r1, r3
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f001 fd11 	bl	800bbd0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a1ae:	e032      	b.n	800a216 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a1b0:	6839      	ldr	r1, [r7, #0]
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	f001 fc8f 	bl	800bad6 <USBD_CtlError>
            ret = USBD_FAIL;
 800a1b8:	2303      	movs	r3, #3
 800a1ba:	75fb      	strb	r3, [r7, #23]
          break;
 800a1bc:	e02b      	b.n	800a216 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1c4:	b2db      	uxtb	r3, r3
 800a1c6:	2b03      	cmp	r3, #3
 800a1c8:	d107      	bne.n	800a1da <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a1ca:	f107 030d 	add.w	r3, r7, #13
 800a1ce:	2201      	movs	r2, #1
 800a1d0:	4619      	mov	r1, r3
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f001 fcfc 	bl	800bbd0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a1d8:	e01d      	b.n	800a216 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a1da:	6839      	ldr	r1, [r7, #0]
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	f001 fc7a 	bl	800bad6 <USBD_CtlError>
            ret = USBD_FAIL;
 800a1e2:	2303      	movs	r3, #3
 800a1e4:	75fb      	strb	r3, [r7, #23]
          break;
 800a1e6:	e016      	b.n	800a216 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1ee:	b2db      	uxtb	r3, r3
 800a1f0:	2b03      	cmp	r3, #3
 800a1f2:	d00f      	beq.n	800a214 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a1f4:	6839      	ldr	r1, [r7, #0]
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	f001 fc6d 	bl	800bad6 <USBD_CtlError>
            ret = USBD_FAIL;
 800a1fc:	2303      	movs	r3, #3
 800a1fe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a200:	e008      	b.n	800a214 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a202:	6839      	ldr	r1, [r7, #0]
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f001 fc66 	bl	800bad6 <USBD_CtlError>
          ret = USBD_FAIL;
 800a20a:	2303      	movs	r3, #3
 800a20c:	75fb      	strb	r3, [r7, #23]
          break;
 800a20e:	e002      	b.n	800a216 <USBD_CDC_Setup+0x19e>
          break;
 800a210:	bf00      	nop
 800a212:	e008      	b.n	800a226 <USBD_CDC_Setup+0x1ae>
          break;
 800a214:	bf00      	nop
      }
      break;
 800a216:	e006      	b.n	800a226 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a218:	6839      	ldr	r1, [r7, #0]
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f001 fc5b 	bl	800bad6 <USBD_CtlError>
      ret = USBD_FAIL;
 800a220:	2303      	movs	r3, #3
 800a222:	75fb      	strb	r3, [r7, #23]
      break;
 800a224:	bf00      	nop
  }

  return (uint8_t)ret;
 800a226:	7dfb      	ldrb	r3, [r7, #23]
}
 800a228:	4618      	mov	r0, r3
 800a22a:	3718      	adds	r7, #24
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bd80      	pop	{r7, pc}

0800a230 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b084      	sub	sp, #16
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
 800a238:	460b      	mov	r3, r1
 800a23a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a242:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	32b0      	adds	r2, #176	@ 0xb0
 800a24e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d101      	bne.n	800a25a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a256:	2303      	movs	r3, #3
 800a258:	e065      	b.n	800a326 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	32b0      	adds	r2, #176	@ 0xb0
 800a264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a268:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a26a:	78fb      	ldrb	r3, [r7, #3]
 800a26c:	f003 020f 	and.w	r2, r3, #15
 800a270:	6879      	ldr	r1, [r7, #4]
 800a272:	4613      	mov	r3, r2
 800a274:	009b      	lsls	r3, r3, #2
 800a276:	4413      	add	r3, r2
 800a278:	009b      	lsls	r3, r3, #2
 800a27a:	440b      	add	r3, r1
 800a27c:	3314      	adds	r3, #20
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d02f      	beq.n	800a2e4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a284:	78fb      	ldrb	r3, [r7, #3]
 800a286:	f003 020f 	and.w	r2, r3, #15
 800a28a:	6879      	ldr	r1, [r7, #4]
 800a28c:	4613      	mov	r3, r2
 800a28e:	009b      	lsls	r3, r3, #2
 800a290:	4413      	add	r3, r2
 800a292:	009b      	lsls	r3, r3, #2
 800a294:	440b      	add	r3, r1
 800a296:	3314      	adds	r3, #20
 800a298:	681a      	ldr	r2, [r3, #0]
 800a29a:	78fb      	ldrb	r3, [r7, #3]
 800a29c:	f003 010f 	and.w	r1, r3, #15
 800a2a0:	68f8      	ldr	r0, [r7, #12]
 800a2a2:	460b      	mov	r3, r1
 800a2a4:	00db      	lsls	r3, r3, #3
 800a2a6:	440b      	add	r3, r1
 800a2a8:	009b      	lsls	r3, r3, #2
 800a2aa:	4403      	add	r3, r0
 800a2ac:	331c      	adds	r3, #28
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	fbb2 f1f3 	udiv	r1, r2, r3
 800a2b4:	fb01 f303 	mul.w	r3, r1, r3
 800a2b8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d112      	bne.n	800a2e4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a2be:	78fb      	ldrb	r3, [r7, #3]
 800a2c0:	f003 020f 	and.w	r2, r3, #15
 800a2c4:	6879      	ldr	r1, [r7, #4]
 800a2c6:	4613      	mov	r3, r2
 800a2c8:	009b      	lsls	r3, r3, #2
 800a2ca:	4413      	add	r3, r2
 800a2cc:	009b      	lsls	r3, r3, #2
 800a2ce:	440b      	add	r3, r1
 800a2d0:	3314      	adds	r3, #20
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a2d6:	78f9      	ldrb	r1, [r7, #3]
 800a2d8:	2300      	movs	r3, #0
 800a2da:	2200      	movs	r2, #0
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f002 f95a 	bl	800c596 <USBD_LL_Transmit>
 800a2e2:	e01f      	b.n	800a324 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a2f2:	687a      	ldr	r2, [r7, #4]
 800a2f4:	33b0      	adds	r3, #176	@ 0xb0
 800a2f6:	009b      	lsls	r3, r3, #2
 800a2f8:	4413      	add	r3, r2
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	691b      	ldr	r3, [r3, #16]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d010      	beq.n	800a324 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a308:	687a      	ldr	r2, [r7, #4]
 800a30a:	33b0      	adds	r3, #176	@ 0xb0
 800a30c:	009b      	lsls	r3, r3, #2
 800a30e:	4413      	add	r3, r2
 800a310:	685b      	ldr	r3, [r3, #4]
 800a312:	691b      	ldr	r3, [r3, #16]
 800a314:	68ba      	ldr	r2, [r7, #8]
 800a316:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a31a:	68ba      	ldr	r2, [r7, #8]
 800a31c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a320:	78fa      	ldrb	r2, [r7, #3]
 800a322:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a324:	2300      	movs	r3, #0
}
 800a326:	4618      	mov	r0, r3
 800a328:	3710      	adds	r7, #16
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}

0800a32e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a32e:	b580      	push	{r7, lr}
 800a330:	b084      	sub	sp, #16
 800a332:	af00      	add	r7, sp, #0
 800a334:	6078      	str	r0, [r7, #4]
 800a336:	460b      	mov	r3, r1
 800a338:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	32b0      	adds	r2, #176	@ 0xb0
 800a344:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a348:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	32b0      	adds	r2, #176	@ 0xb0
 800a354:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d101      	bne.n	800a360 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a35c:	2303      	movs	r3, #3
 800a35e:	e01a      	b.n	800a396 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a360:	78fb      	ldrb	r3, [r7, #3]
 800a362:	4619      	mov	r1, r3
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f002 f958 	bl	800c61a <USBD_LL_GetRxDataSize>
 800a36a:	4602      	mov	r2, r0
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a378:	687a      	ldr	r2, [r7, #4]
 800a37a:	33b0      	adds	r3, #176	@ 0xb0
 800a37c:	009b      	lsls	r3, r3, #2
 800a37e:	4413      	add	r3, r2
 800a380:	685b      	ldr	r3, [r3, #4]
 800a382:	68db      	ldr	r3, [r3, #12]
 800a384:	68fa      	ldr	r2, [r7, #12]
 800a386:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a38a:	68fa      	ldr	r2, [r7, #12]
 800a38c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a390:	4611      	mov	r1, r2
 800a392:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a394:	2300      	movs	r3, #0
}
 800a396:	4618      	mov	r0, r3
 800a398:	3710      	adds	r7, #16
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}

0800a39e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a39e:	b580      	push	{r7, lr}
 800a3a0:	b084      	sub	sp, #16
 800a3a2:	af00      	add	r7, sp, #0
 800a3a4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	32b0      	adds	r2, #176	@ 0xb0
 800a3b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3b4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d101      	bne.n	800a3c0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a3bc:	2303      	movs	r3, #3
 800a3be:	e024      	b.n	800a40a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a3c6:	687a      	ldr	r2, [r7, #4]
 800a3c8:	33b0      	adds	r3, #176	@ 0xb0
 800a3ca:	009b      	lsls	r3, r3, #2
 800a3cc:	4413      	add	r3, r2
 800a3ce:	685b      	ldr	r3, [r3, #4]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d019      	beq.n	800a408 <USBD_CDC_EP0_RxReady+0x6a>
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a3da:	2bff      	cmp	r3, #255	@ 0xff
 800a3dc:	d014      	beq.n	800a408 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a3e4:	687a      	ldr	r2, [r7, #4]
 800a3e6:	33b0      	adds	r3, #176	@ 0xb0
 800a3e8:	009b      	lsls	r3, r3, #2
 800a3ea:	4413      	add	r3, r2
 800a3ec:	685b      	ldr	r3, [r3, #4]
 800a3ee:	689b      	ldr	r3, [r3, #8]
 800a3f0:	68fa      	ldr	r2, [r7, #12]
 800a3f2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a3f6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a3f8:	68fa      	ldr	r2, [r7, #12]
 800a3fa:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a3fe:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	22ff      	movs	r2, #255	@ 0xff
 800a404:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a408:	2300      	movs	r3, #0
}
 800a40a:	4618      	mov	r0, r3
 800a40c:	3710      	adds	r7, #16
 800a40e:	46bd      	mov	sp, r7
 800a410:	bd80      	pop	{r7, pc}
	...

0800a414 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b086      	sub	sp, #24
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a41c:	2182      	movs	r1, #130	@ 0x82
 800a41e:	4818      	ldr	r0, [pc, #96]	@ (800a480 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a420:	f000 fd22 	bl	800ae68 <USBD_GetEpDesc>
 800a424:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a426:	2101      	movs	r1, #1
 800a428:	4815      	ldr	r0, [pc, #84]	@ (800a480 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a42a:	f000 fd1d 	bl	800ae68 <USBD_GetEpDesc>
 800a42e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a430:	2181      	movs	r1, #129	@ 0x81
 800a432:	4813      	ldr	r0, [pc, #76]	@ (800a480 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a434:	f000 fd18 	bl	800ae68 <USBD_GetEpDesc>
 800a438:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d002      	beq.n	800a446 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a440:	697b      	ldr	r3, [r7, #20]
 800a442:	2210      	movs	r2, #16
 800a444:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a446:	693b      	ldr	r3, [r7, #16]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d006      	beq.n	800a45a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a44c:	693b      	ldr	r3, [r7, #16]
 800a44e:	2200      	movs	r2, #0
 800a450:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a454:	711a      	strb	r2, [r3, #4]
 800a456:	2200      	movs	r2, #0
 800a458:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d006      	beq.n	800a46e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	2200      	movs	r2, #0
 800a464:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a468:	711a      	strb	r2, [r3, #4]
 800a46a:	2200      	movs	r2, #0
 800a46c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2243      	movs	r2, #67	@ 0x43
 800a472:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a474:	4b02      	ldr	r3, [pc, #8]	@ (800a480 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a476:	4618      	mov	r0, r3
 800a478:	3718      	adds	r7, #24
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bd80      	pop	{r7, pc}
 800a47e:	bf00      	nop
 800a480:	200000c4 	.word	0x200000c4

0800a484 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b086      	sub	sp, #24
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a48c:	2182      	movs	r1, #130	@ 0x82
 800a48e:	4818      	ldr	r0, [pc, #96]	@ (800a4f0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a490:	f000 fcea 	bl	800ae68 <USBD_GetEpDesc>
 800a494:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a496:	2101      	movs	r1, #1
 800a498:	4815      	ldr	r0, [pc, #84]	@ (800a4f0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a49a:	f000 fce5 	bl	800ae68 <USBD_GetEpDesc>
 800a49e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a4a0:	2181      	movs	r1, #129	@ 0x81
 800a4a2:	4813      	ldr	r0, [pc, #76]	@ (800a4f0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a4a4:	f000 fce0 	bl	800ae68 <USBD_GetEpDesc>
 800a4a8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a4aa:	697b      	ldr	r3, [r7, #20]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d002      	beq.n	800a4b6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	2210      	movs	r2, #16
 800a4b4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a4b6:	693b      	ldr	r3, [r7, #16]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d006      	beq.n	800a4ca <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	2200      	movs	r2, #0
 800a4c0:	711a      	strb	r2, [r3, #4]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	f042 0202 	orr.w	r2, r2, #2
 800a4c8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d006      	beq.n	800a4de <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	711a      	strb	r2, [r3, #4]
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	f042 0202 	orr.w	r2, r2, #2
 800a4dc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2243      	movs	r2, #67	@ 0x43
 800a4e2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a4e4:	4b02      	ldr	r3, [pc, #8]	@ (800a4f0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	3718      	adds	r7, #24
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	bd80      	pop	{r7, pc}
 800a4ee:	bf00      	nop
 800a4f0:	200000c4 	.word	0x200000c4

0800a4f4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b086      	sub	sp, #24
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a4fc:	2182      	movs	r1, #130	@ 0x82
 800a4fe:	4818      	ldr	r0, [pc, #96]	@ (800a560 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a500:	f000 fcb2 	bl	800ae68 <USBD_GetEpDesc>
 800a504:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a506:	2101      	movs	r1, #1
 800a508:	4815      	ldr	r0, [pc, #84]	@ (800a560 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a50a:	f000 fcad 	bl	800ae68 <USBD_GetEpDesc>
 800a50e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a510:	2181      	movs	r1, #129	@ 0x81
 800a512:	4813      	ldr	r0, [pc, #76]	@ (800a560 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a514:	f000 fca8 	bl	800ae68 <USBD_GetEpDesc>
 800a518:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d002      	beq.n	800a526 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	2210      	movs	r2, #16
 800a524:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d006      	beq.n	800a53a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	2200      	movs	r2, #0
 800a530:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a534:	711a      	strb	r2, [r3, #4]
 800a536:	2200      	movs	r2, #0
 800a538:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d006      	beq.n	800a54e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	2200      	movs	r2, #0
 800a544:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a548:	711a      	strb	r2, [r3, #4]
 800a54a:	2200      	movs	r2, #0
 800a54c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2243      	movs	r2, #67	@ 0x43
 800a552:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a554:	4b02      	ldr	r3, [pc, #8]	@ (800a560 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a556:	4618      	mov	r0, r3
 800a558:	3718      	adds	r7, #24
 800a55a:	46bd      	mov	sp, r7
 800a55c:	bd80      	pop	{r7, pc}
 800a55e:	bf00      	nop
 800a560:	200000c4 	.word	0x200000c4

0800a564 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a564:	b480      	push	{r7}
 800a566:	b083      	sub	sp, #12
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	220a      	movs	r2, #10
 800a570:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a572:	4b03      	ldr	r3, [pc, #12]	@ (800a580 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a574:	4618      	mov	r0, r3
 800a576:	370c      	adds	r7, #12
 800a578:	46bd      	mov	sp, r7
 800a57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57e:	4770      	bx	lr
 800a580:	20000080 	.word	0x20000080

0800a584 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a584:	b480      	push	{r7}
 800a586:	b083      	sub	sp, #12
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
 800a58c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d101      	bne.n	800a598 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a594:	2303      	movs	r3, #3
 800a596:	e009      	b.n	800a5ac <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a59e:	687a      	ldr	r2, [r7, #4]
 800a5a0:	33b0      	adds	r3, #176	@ 0xb0
 800a5a2:	009b      	lsls	r3, r3, #2
 800a5a4:	4413      	add	r3, r2
 800a5a6:	683a      	ldr	r2, [r7, #0]
 800a5a8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a5aa:	2300      	movs	r3, #0
}
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	370c      	adds	r7, #12
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b6:	4770      	bx	lr

0800a5b8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b087      	sub	sp, #28
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	60f8      	str	r0, [r7, #12]
 800a5c0:	60b9      	str	r1, [r7, #8]
 800a5c2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	32b0      	adds	r2, #176	@ 0xb0
 800a5ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5d2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a5d4:	697b      	ldr	r3, [r7, #20]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d101      	bne.n	800a5de <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a5da:	2303      	movs	r3, #3
 800a5dc:	e008      	b.n	800a5f0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a5de:	697b      	ldr	r3, [r7, #20]
 800a5e0:	68ba      	ldr	r2, [r7, #8]
 800a5e2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a5e6:	697b      	ldr	r3, [r7, #20]
 800a5e8:	687a      	ldr	r2, [r7, #4]
 800a5ea:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a5ee:	2300      	movs	r3, #0
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	371c      	adds	r7, #28
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fa:	4770      	bx	lr

0800a5fc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b085      	sub	sp, #20
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
 800a604:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	32b0      	adds	r2, #176	@ 0xb0
 800a610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a614:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d101      	bne.n	800a620 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a61c:	2303      	movs	r3, #3
 800a61e:	e004      	b.n	800a62a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	683a      	ldr	r2, [r7, #0]
 800a624:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a628:	2300      	movs	r3, #0
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	3714      	adds	r7, #20
 800a62e:	46bd      	mov	sp, r7
 800a630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a634:	4770      	bx	lr
	...

0800a638 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b084      	sub	sp, #16
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	32b0      	adds	r2, #176	@ 0xb0
 800a64a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a64e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	32b0      	adds	r2, #176	@ 0xb0
 800a65a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d101      	bne.n	800a666 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a662:	2303      	movs	r3, #3
 800a664:	e018      	b.n	800a698 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	7c1b      	ldrb	r3, [r3, #16]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d10a      	bne.n	800a684 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a66e:	4b0c      	ldr	r3, [pc, #48]	@ (800a6a0 <USBD_CDC_ReceivePacket+0x68>)
 800a670:	7819      	ldrb	r1, [r3, #0]
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a678:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f001 ffab 	bl	800c5d8 <USBD_LL_PrepareReceive>
 800a682:	e008      	b.n	800a696 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a684:	4b06      	ldr	r3, [pc, #24]	@ (800a6a0 <USBD_CDC_ReceivePacket+0x68>)
 800a686:	7819      	ldrb	r1, [r3, #0]
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a68e:	2340      	movs	r3, #64	@ 0x40
 800a690:	6878      	ldr	r0, [r7, #4]
 800a692:	f001 ffa1 	bl	800c5d8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a696:	2300      	movs	r3, #0
}
 800a698:	4618      	mov	r0, r3
 800a69a:	3710      	adds	r7, #16
 800a69c:	46bd      	mov	sp, r7
 800a69e:	bd80      	pop	{r7, pc}
 800a6a0:	20000108 	.word	0x20000108

0800a6a4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b086      	sub	sp, #24
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	60f8      	str	r0, [r7, #12]
 800a6ac:	60b9      	str	r1, [r7, #8]
 800a6ae:	4613      	mov	r3, r2
 800a6b0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d101      	bne.n	800a6bc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a6b8:	2303      	movs	r3, #3
 800a6ba:	e01f      	b.n	800a6fc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d003      	beq.n	800a6e2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	68ba      	ldr	r2, [r7, #8]
 800a6de:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	2201      	movs	r2, #1
 800a6e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	79fa      	ldrb	r2, [r7, #7]
 800a6ee:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a6f0:	68f8      	ldr	r0, [r7, #12]
 800a6f2:	f001 fe1b 	bl	800c32c <USBD_LL_Init>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a6fa:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	3718      	adds	r7, #24
 800a700:	46bd      	mov	sp, r7
 800a702:	bd80      	pop	{r7, pc}

0800a704 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b084      	sub	sp, #16
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
 800a70c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a70e:	2300      	movs	r3, #0
 800a710:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d101      	bne.n	800a71c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a718:	2303      	movs	r3, #3
 800a71a:	e025      	b.n	800a768 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	683a      	ldr	r2, [r7, #0]
 800a720:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	32ae      	adds	r2, #174	@ 0xae
 800a72e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a734:	2b00      	cmp	r3, #0
 800a736:	d00f      	beq.n	800a758 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	32ae      	adds	r2, #174	@ 0xae
 800a742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a748:	f107 020e 	add.w	r2, r7, #14
 800a74c:	4610      	mov	r0, r2
 800a74e:	4798      	blx	r3
 800a750:	4602      	mov	r2, r0
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a75e:	1c5a      	adds	r2, r3, #1
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a766:	2300      	movs	r3, #0
}
 800a768:	4618      	mov	r0, r3
 800a76a:	3710      	adds	r7, #16
 800a76c:	46bd      	mov	sp, r7
 800a76e:	bd80      	pop	{r7, pc}

0800a770 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b082      	sub	sp, #8
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f001 fe23 	bl	800c3c4 <USBD_LL_Start>
 800a77e:	4603      	mov	r3, r0
}
 800a780:	4618      	mov	r0, r3
 800a782:	3708      	adds	r7, #8
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}

0800a788 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a788:	b480      	push	{r7}
 800a78a:	b083      	sub	sp, #12
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a790:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a792:	4618      	mov	r0, r3
 800a794:	370c      	adds	r7, #12
 800a796:	46bd      	mov	sp, r7
 800a798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79c:	4770      	bx	lr

0800a79e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a79e:	b580      	push	{r7, lr}
 800a7a0:	b084      	sub	sp, #16
 800a7a2:	af00      	add	r7, sp, #0
 800a7a4:	6078      	str	r0, [r7, #4]
 800a7a6:	460b      	mov	r3, r1
 800a7a8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d009      	beq.n	800a7cc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	78fa      	ldrb	r2, [r7, #3]
 800a7c2:	4611      	mov	r1, r2
 800a7c4:	6878      	ldr	r0, [r7, #4]
 800a7c6:	4798      	blx	r3
 800a7c8:	4603      	mov	r3, r0
 800a7ca:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a7cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	3710      	adds	r7, #16
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}

0800a7d6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a7d6:	b580      	push	{r7, lr}
 800a7d8:	b084      	sub	sp, #16
 800a7da:	af00      	add	r7, sp, #0
 800a7dc:	6078      	str	r0, [r7, #4]
 800a7de:	460b      	mov	r3, r1
 800a7e0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a7ec:	685b      	ldr	r3, [r3, #4]
 800a7ee:	78fa      	ldrb	r2, [r7, #3]
 800a7f0:	4611      	mov	r1, r2
 800a7f2:	6878      	ldr	r0, [r7, #4]
 800a7f4:	4798      	blx	r3
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d001      	beq.n	800a800 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a7fc:	2303      	movs	r3, #3
 800a7fe:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a800:	7bfb      	ldrb	r3, [r7, #15]
}
 800a802:	4618      	mov	r0, r3
 800a804:	3710      	adds	r7, #16
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}

0800a80a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b084      	sub	sp, #16
 800a80e:	af00      	add	r7, sp, #0
 800a810:	6078      	str	r0, [r7, #4]
 800a812:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a81a:	6839      	ldr	r1, [r7, #0]
 800a81c:	4618      	mov	r0, r3
 800a81e:	f001 f920 	bl	800ba62 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2201      	movs	r2, #1
 800a826:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a830:	461a      	mov	r2, r3
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a83e:	f003 031f 	and.w	r3, r3, #31
 800a842:	2b02      	cmp	r3, #2
 800a844:	d01a      	beq.n	800a87c <USBD_LL_SetupStage+0x72>
 800a846:	2b02      	cmp	r3, #2
 800a848:	d822      	bhi.n	800a890 <USBD_LL_SetupStage+0x86>
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d002      	beq.n	800a854 <USBD_LL_SetupStage+0x4a>
 800a84e:	2b01      	cmp	r3, #1
 800a850:	d00a      	beq.n	800a868 <USBD_LL_SetupStage+0x5e>
 800a852:	e01d      	b.n	800a890 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a85a:	4619      	mov	r1, r3
 800a85c:	6878      	ldr	r0, [r7, #4]
 800a85e:	f000 fb75 	bl	800af4c <USBD_StdDevReq>
 800a862:	4603      	mov	r3, r0
 800a864:	73fb      	strb	r3, [r7, #15]
      break;
 800a866:	e020      	b.n	800a8aa <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a86e:	4619      	mov	r1, r3
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f000 fbdd 	bl	800b030 <USBD_StdItfReq>
 800a876:	4603      	mov	r3, r0
 800a878:	73fb      	strb	r3, [r7, #15]
      break;
 800a87a:	e016      	b.n	800a8aa <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a882:	4619      	mov	r1, r3
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f000 fc3f 	bl	800b108 <USBD_StdEPReq>
 800a88a:	4603      	mov	r3, r0
 800a88c:	73fb      	strb	r3, [r7, #15]
      break;
 800a88e:	e00c      	b.n	800a8aa <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a896:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a89a:	b2db      	uxtb	r3, r3
 800a89c:	4619      	mov	r1, r3
 800a89e:	6878      	ldr	r0, [r7, #4]
 800a8a0:	f001 fdf0 	bl	800c484 <USBD_LL_StallEP>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	73fb      	strb	r3, [r7, #15]
      break;
 800a8a8:	bf00      	nop
  }

  return ret;
 800a8aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	3710      	adds	r7, #16
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}

0800a8b4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b086      	sub	sp, #24
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	60f8      	str	r0, [r7, #12]
 800a8bc:	460b      	mov	r3, r1
 800a8be:	607a      	str	r2, [r7, #4]
 800a8c0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a8c6:	7afb      	ldrb	r3, [r7, #11]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d177      	bne.n	800a9bc <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a8d2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a8da:	2b03      	cmp	r3, #3
 800a8dc:	f040 80a1 	bne.w	800aa22 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800a8e0:	693b      	ldr	r3, [r7, #16]
 800a8e2:	685b      	ldr	r3, [r3, #4]
 800a8e4:	693a      	ldr	r2, [r7, #16]
 800a8e6:	8992      	ldrh	r2, [r2, #12]
 800a8e8:	4293      	cmp	r3, r2
 800a8ea:	d91c      	bls.n	800a926 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800a8ec:	693b      	ldr	r3, [r7, #16]
 800a8ee:	685b      	ldr	r3, [r3, #4]
 800a8f0:	693a      	ldr	r2, [r7, #16]
 800a8f2:	8992      	ldrh	r2, [r2, #12]
 800a8f4:	1a9a      	subs	r2, r3, r2
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a8fa:	693b      	ldr	r3, [r7, #16]
 800a8fc:	691b      	ldr	r3, [r3, #16]
 800a8fe:	693a      	ldr	r2, [r7, #16]
 800a900:	8992      	ldrh	r2, [r2, #12]
 800a902:	441a      	add	r2, r3
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	6919      	ldr	r1, [r3, #16]
 800a90c:	693b      	ldr	r3, [r7, #16]
 800a90e:	899b      	ldrh	r3, [r3, #12]
 800a910:	461a      	mov	r2, r3
 800a912:	693b      	ldr	r3, [r7, #16]
 800a914:	685b      	ldr	r3, [r3, #4]
 800a916:	4293      	cmp	r3, r2
 800a918:	bf38      	it	cc
 800a91a:	4613      	movcc	r3, r2
 800a91c:	461a      	mov	r2, r3
 800a91e:	68f8      	ldr	r0, [r7, #12]
 800a920:	f001 f9a6 	bl	800bc70 <USBD_CtlContinueRx>
 800a924:	e07d      	b.n	800aa22 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a92c:	f003 031f 	and.w	r3, r3, #31
 800a930:	2b02      	cmp	r3, #2
 800a932:	d014      	beq.n	800a95e <USBD_LL_DataOutStage+0xaa>
 800a934:	2b02      	cmp	r3, #2
 800a936:	d81d      	bhi.n	800a974 <USBD_LL_DataOutStage+0xc0>
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d002      	beq.n	800a942 <USBD_LL_DataOutStage+0x8e>
 800a93c:	2b01      	cmp	r3, #1
 800a93e:	d003      	beq.n	800a948 <USBD_LL_DataOutStage+0x94>
 800a940:	e018      	b.n	800a974 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a942:	2300      	movs	r3, #0
 800a944:	75bb      	strb	r3, [r7, #22]
            break;
 800a946:	e018      	b.n	800a97a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a94e:	b2db      	uxtb	r3, r3
 800a950:	4619      	mov	r1, r3
 800a952:	68f8      	ldr	r0, [r7, #12]
 800a954:	f000 fa6e 	bl	800ae34 <USBD_CoreFindIF>
 800a958:	4603      	mov	r3, r0
 800a95a:	75bb      	strb	r3, [r7, #22]
            break;
 800a95c:	e00d      	b.n	800a97a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a964:	b2db      	uxtb	r3, r3
 800a966:	4619      	mov	r1, r3
 800a968:	68f8      	ldr	r0, [r7, #12]
 800a96a:	f000 fa70 	bl	800ae4e <USBD_CoreFindEP>
 800a96e:	4603      	mov	r3, r0
 800a970:	75bb      	strb	r3, [r7, #22]
            break;
 800a972:	e002      	b.n	800a97a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a974:	2300      	movs	r3, #0
 800a976:	75bb      	strb	r3, [r7, #22]
            break;
 800a978:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a97a:	7dbb      	ldrb	r3, [r7, #22]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d119      	bne.n	800a9b4 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a986:	b2db      	uxtb	r3, r3
 800a988:	2b03      	cmp	r3, #3
 800a98a:	d113      	bne.n	800a9b4 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a98c:	7dba      	ldrb	r2, [r7, #22]
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	32ae      	adds	r2, #174	@ 0xae
 800a992:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a996:	691b      	ldr	r3, [r3, #16]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d00b      	beq.n	800a9b4 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800a99c:	7dba      	ldrb	r2, [r7, #22]
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a9a4:	7dba      	ldrb	r2, [r7, #22]
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	32ae      	adds	r2, #174	@ 0xae
 800a9aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9ae:	691b      	ldr	r3, [r3, #16]
 800a9b0:	68f8      	ldr	r0, [r7, #12]
 800a9b2:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a9b4:	68f8      	ldr	r0, [r7, #12]
 800a9b6:	f001 f96c 	bl	800bc92 <USBD_CtlSendStatus>
 800a9ba:	e032      	b.n	800aa22 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a9bc:	7afb      	ldrb	r3, [r7, #11]
 800a9be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a9c2:	b2db      	uxtb	r3, r3
 800a9c4:	4619      	mov	r1, r3
 800a9c6:	68f8      	ldr	r0, [r7, #12]
 800a9c8:	f000 fa41 	bl	800ae4e <USBD_CoreFindEP>
 800a9cc:	4603      	mov	r3, r0
 800a9ce:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a9d0:	7dbb      	ldrb	r3, [r7, #22]
 800a9d2:	2bff      	cmp	r3, #255	@ 0xff
 800a9d4:	d025      	beq.n	800aa22 <USBD_LL_DataOutStage+0x16e>
 800a9d6:	7dbb      	ldrb	r3, [r7, #22]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d122      	bne.n	800aa22 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9e2:	b2db      	uxtb	r3, r3
 800a9e4:	2b03      	cmp	r3, #3
 800a9e6:	d117      	bne.n	800aa18 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a9e8:	7dba      	ldrb	r2, [r7, #22]
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	32ae      	adds	r2, #174	@ 0xae
 800a9ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9f2:	699b      	ldr	r3, [r3, #24]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d00f      	beq.n	800aa18 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800a9f8:	7dba      	ldrb	r2, [r7, #22]
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800aa00:	7dba      	ldrb	r2, [r7, #22]
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	32ae      	adds	r2, #174	@ 0xae
 800aa06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa0a:	699b      	ldr	r3, [r3, #24]
 800aa0c:	7afa      	ldrb	r2, [r7, #11]
 800aa0e:	4611      	mov	r1, r2
 800aa10:	68f8      	ldr	r0, [r7, #12]
 800aa12:	4798      	blx	r3
 800aa14:	4603      	mov	r3, r0
 800aa16:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800aa18:	7dfb      	ldrb	r3, [r7, #23]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d001      	beq.n	800aa22 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800aa1e:	7dfb      	ldrb	r3, [r7, #23]
 800aa20:	e000      	b.n	800aa24 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800aa22:	2300      	movs	r3, #0
}
 800aa24:	4618      	mov	r0, r3
 800aa26:	3718      	adds	r7, #24
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd80      	pop	{r7, pc}

0800aa2c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b086      	sub	sp, #24
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	60f8      	str	r0, [r7, #12]
 800aa34:	460b      	mov	r3, r1
 800aa36:	607a      	str	r2, [r7, #4]
 800aa38:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800aa3a:	7afb      	ldrb	r3, [r7, #11]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d178      	bne.n	800ab32 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	3314      	adds	r3, #20
 800aa44:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800aa4c:	2b02      	cmp	r3, #2
 800aa4e:	d163      	bne.n	800ab18 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800aa50:	693b      	ldr	r3, [r7, #16]
 800aa52:	685b      	ldr	r3, [r3, #4]
 800aa54:	693a      	ldr	r2, [r7, #16]
 800aa56:	8992      	ldrh	r2, [r2, #12]
 800aa58:	4293      	cmp	r3, r2
 800aa5a:	d91c      	bls.n	800aa96 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	685b      	ldr	r3, [r3, #4]
 800aa60:	693a      	ldr	r2, [r7, #16]
 800aa62:	8992      	ldrh	r2, [r2, #12]
 800aa64:	1a9a      	subs	r2, r3, r2
 800aa66:	693b      	ldr	r3, [r7, #16]
 800aa68:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800aa6a:	693b      	ldr	r3, [r7, #16]
 800aa6c:	691b      	ldr	r3, [r3, #16]
 800aa6e:	693a      	ldr	r2, [r7, #16]
 800aa70:	8992      	ldrh	r2, [r2, #12]
 800aa72:	441a      	add	r2, r3
 800aa74:	693b      	ldr	r3, [r7, #16]
 800aa76:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800aa78:	693b      	ldr	r3, [r7, #16]
 800aa7a:	6919      	ldr	r1, [r3, #16]
 800aa7c:	693b      	ldr	r3, [r7, #16]
 800aa7e:	685b      	ldr	r3, [r3, #4]
 800aa80:	461a      	mov	r2, r3
 800aa82:	68f8      	ldr	r0, [r7, #12]
 800aa84:	f001 f8c2 	bl	800bc0c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aa88:	2300      	movs	r3, #0
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	2100      	movs	r1, #0
 800aa8e:	68f8      	ldr	r0, [r7, #12]
 800aa90:	f001 fda2 	bl	800c5d8 <USBD_LL_PrepareReceive>
 800aa94:	e040      	b.n	800ab18 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800aa96:	693b      	ldr	r3, [r7, #16]
 800aa98:	899b      	ldrh	r3, [r3, #12]
 800aa9a:	461a      	mov	r2, r3
 800aa9c:	693b      	ldr	r3, [r7, #16]
 800aa9e:	685b      	ldr	r3, [r3, #4]
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d11c      	bne.n	800aade <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800aaa4:	693b      	ldr	r3, [r7, #16]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	693a      	ldr	r2, [r7, #16]
 800aaaa:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800aaac:	4293      	cmp	r3, r2
 800aaae:	d316      	bcc.n	800aade <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800aab0:	693b      	ldr	r3, [r7, #16]
 800aab2:	681a      	ldr	r2, [r3, #0]
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800aaba:	429a      	cmp	r2, r3
 800aabc:	d20f      	bcs.n	800aade <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800aabe:	2200      	movs	r2, #0
 800aac0:	2100      	movs	r1, #0
 800aac2:	68f8      	ldr	r0, [r7, #12]
 800aac4:	f001 f8a2 	bl	800bc0c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	2200      	movs	r2, #0
 800aacc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aad0:	2300      	movs	r3, #0
 800aad2:	2200      	movs	r2, #0
 800aad4:	2100      	movs	r1, #0
 800aad6:	68f8      	ldr	r0, [r7, #12]
 800aad8:	f001 fd7e 	bl	800c5d8 <USBD_LL_PrepareReceive>
 800aadc:	e01c      	b.n	800ab18 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aae4:	b2db      	uxtb	r3, r3
 800aae6:	2b03      	cmp	r3, #3
 800aae8:	d10f      	bne.n	800ab0a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aaf0:	68db      	ldr	r3, [r3, #12]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d009      	beq.n	800ab0a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	2200      	movs	r2, #0
 800aafa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab04:	68db      	ldr	r3, [r3, #12]
 800ab06:	68f8      	ldr	r0, [r7, #12]
 800ab08:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab0a:	2180      	movs	r1, #128	@ 0x80
 800ab0c:	68f8      	ldr	r0, [r7, #12]
 800ab0e:	f001 fcb9 	bl	800c484 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ab12:	68f8      	ldr	r0, [r7, #12]
 800ab14:	f001 f8d0 	bl	800bcb8 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d03a      	beq.n	800ab98 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800ab22:	68f8      	ldr	r0, [r7, #12]
 800ab24:	f7ff fe30 	bl	800a788 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ab30:	e032      	b.n	800ab98 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ab32:	7afb      	ldrb	r3, [r7, #11]
 800ab34:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ab38:	b2db      	uxtb	r3, r3
 800ab3a:	4619      	mov	r1, r3
 800ab3c:	68f8      	ldr	r0, [r7, #12]
 800ab3e:	f000 f986 	bl	800ae4e <USBD_CoreFindEP>
 800ab42:	4603      	mov	r3, r0
 800ab44:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ab46:	7dfb      	ldrb	r3, [r7, #23]
 800ab48:	2bff      	cmp	r3, #255	@ 0xff
 800ab4a:	d025      	beq.n	800ab98 <USBD_LL_DataInStage+0x16c>
 800ab4c:	7dfb      	ldrb	r3, [r7, #23]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d122      	bne.n	800ab98 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab58:	b2db      	uxtb	r3, r3
 800ab5a:	2b03      	cmp	r3, #3
 800ab5c:	d11c      	bne.n	800ab98 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ab5e:	7dfa      	ldrb	r2, [r7, #23]
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	32ae      	adds	r2, #174	@ 0xae
 800ab64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab68:	695b      	ldr	r3, [r3, #20]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d014      	beq.n	800ab98 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800ab6e:	7dfa      	ldrb	r2, [r7, #23]
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ab76:	7dfa      	ldrb	r2, [r7, #23]
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	32ae      	adds	r2, #174	@ 0xae
 800ab7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab80:	695b      	ldr	r3, [r3, #20]
 800ab82:	7afa      	ldrb	r2, [r7, #11]
 800ab84:	4611      	mov	r1, r2
 800ab86:	68f8      	ldr	r0, [r7, #12]
 800ab88:	4798      	blx	r3
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800ab8e:	7dbb      	ldrb	r3, [r7, #22]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d001      	beq.n	800ab98 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800ab94:	7dbb      	ldrb	r3, [r7, #22]
 800ab96:	e000      	b.n	800ab9a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800ab98:	2300      	movs	r3, #0
}
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	3718      	adds	r7, #24
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	bd80      	pop	{r7, pc}

0800aba2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800aba2:	b580      	push	{r7, lr}
 800aba4:	b084      	sub	sp, #16
 800aba6:	af00      	add	r7, sp, #0
 800aba8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800abaa:	2300      	movs	r3, #0
 800abac:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2201      	movs	r2, #1
 800abb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2200      	movs	r2, #0
 800abba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	2200      	movs	r2, #0
 800abc2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2200      	movs	r2, #0
 800abc8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2200      	movs	r2, #0
 800abd0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d014      	beq.n	800ac08 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abe4:	685b      	ldr	r3, [r3, #4]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d00e      	beq.n	800ac08 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abf0:	685b      	ldr	r3, [r3, #4]
 800abf2:	687a      	ldr	r2, [r7, #4]
 800abf4:	6852      	ldr	r2, [r2, #4]
 800abf6:	b2d2      	uxtb	r2, r2
 800abf8:	4611      	mov	r1, r2
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	4798      	blx	r3
 800abfe:	4603      	mov	r3, r0
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d001      	beq.n	800ac08 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800ac04:	2303      	movs	r3, #3
 800ac06:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac08:	2340      	movs	r3, #64	@ 0x40
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	2100      	movs	r1, #0
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f001 fbf3 	bl	800c3fa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2201      	movs	r2, #1
 800ac18:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2240      	movs	r2, #64	@ 0x40
 800ac20:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac24:	2340      	movs	r3, #64	@ 0x40
 800ac26:	2200      	movs	r2, #0
 800ac28:	2180      	movs	r1, #128	@ 0x80
 800ac2a:	6878      	ldr	r0, [r7, #4]
 800ac2c:	f001 fbe5 	bl	800c3fa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2201      	movs	r2, #1
 800ac34:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2240      	movs	r2, #64	@ 0x40
 800ac3c:	841a      	strh	r2, [r3, #32]

  return ret;
 800ac3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	3710      	adds	r7, #16
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}

0800ac48 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ac48:	b480      	push	{r7}
 800ac4a:	b083      	sub	sp, #12
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
 800ac50:	460b      	mov	r3, r1
 800ac52:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	78fa      	ldrb	r2, [r7, #3]
 800ac58:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ac5a:	2300      	movs	r3, #0
}
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	370c      	adds	r7, #12
 800ac60:	46bd      	mov	sp, r7
 800ac62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac66:	4770      	bx	lr

0800ac68 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ac68:	b480      	push	{r7}
 800ac6a:	b083      	sub	sp, #12
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac76:	b2db      	uxtb	r3, r3
 800ac78:	2b04      	cmp	r3, #4
 800ac7a:	d006      	beq.n	800ac8a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac82:	b2da      	uxtb	r2, r3
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2204      	movs	r2, #4
 800ac8e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ac92:	2300      	movs	r3, #0
}
 800ac94:	4618      	mov	r0, r3
 800ac96:	370c      	adds	r7, #12
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9e:	4770      	bx	lr

0800aca0 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800aca0:	b480      	push	{r7}
 800aca2:	b083      	sub	sp, #12
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acae:	b2db      	uxtb	r3, r3
 800acb0:	2b04      	cmp	r3, #4
 800acb2:	d106      	bne.n	800acc2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800acba:	b2da      	uxtb	r2, r3
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800acc2:	2300      	movs	r3, #0
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	370c      	adds	r7, #12
 800acc8:	46bd      	mov	sp, r7
 800acca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acce:	4770      	bx	lr

0800acd0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800acd0:	b580      	push	{r7, lr}
 800acd2:	b082      	sub	sp, #8
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acde:	b2db      	uxtb	r3, r3
 800ace0:	2b03      	cmp	r3, #3
 800ace2:	d110      	bne.n	800ad06 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acea:	2b00      	cmp	r3, #0
 800acec:	d00b      	beq.n	800ad06 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acf4:	69db      	ldr	r3, [r3, #28]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d005      	beq.n	800ad06 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad00:	69db      	ldr	r3, [r3, #28]
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ad06:	2300      	movs	r3, #0
}
 800ad08:	4618      	mov	r0, r3
 800ad0a:	3708      	adds	r7, #8
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	bd80      	pop	{r7, pc}

0800ad10 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b082      	sub	sp, #8
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
 800ad18:	460b      	mov	r3, r1
 800ad1a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	32ae      	adds	r2, #174	@ 0xae
 800ad26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d101      	bne.n	800ad32 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800ad2e:	2303      	movs	r3, #3
 800ad30:	e01c      	b.n	800ad6c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad38:	b2db      	uxtb	r3, r3
 800ad3a:	2b03      	cmp	r3, #3
 800ad3c:	d115      	bne.n	800ad6a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	32ae      	adds	r2, #174	@ 0xae
 800ad48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad4c:	6a1b      	ldr	r3, [r3, #32]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d00b      	beq.n	800ad6a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	32ae      	adds	r2, #174	@ 0xae
 800ad5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad60:	6a1b      	ldr	r3, [r3, #32]
 800ad62:	78fa      	ldrb	r2, [r7, #3]
 800ad64:	4611      	mov	r1, r2
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ad6a:	2300      	movs	r3, #0
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	3708      	adds	r7, #8
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}

0800ad74 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b082      	sub	sp, #8
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
 800ad7c:	460b      	mov	r3, r1
 800ad7e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	32ae      	adds	r2, #174	@ 0xae
 800ad8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d101      	bne.n	800ad96 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800ad92:	2303      	movs	r3, #3
 800ad94:	e01c      	b.n	800add0 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad9c:	b2db      	uxtb	r3, r3
 800ad9e:	2b03      	cmp	r3, #3
 800ada0:	d115      	bne.n	800adce <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	32ae      	adds	r2, #174	@ 0xae
 800adac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d00b      	beq.n	800adce <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	32ae      	adds	r2, #174	@ 0xae
 800adc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adc6:	78fa      	ldrb	r2, [r7, #3]
 800adc8:	4611      	mov	r1, r2
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800adce:	2300      	movs	r3, #0
}
 800add0:	4618      	mov	r0, r3
 800add2:	3708      	adds	r7, #8
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}

0800add8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800add8:	b480      	push	{r7}
 800adda:	b083      	sub	sp, #12
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ade0:	2300      	movs	r3, #0
}
 800ade2:	4618      	mov	r0, r3
 800ade4:	370c      	adds	r7, #12
 800ade6:	46bd      	mov	sp, r7
 800ade8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adec:	4770      	bx	lr

0800adee <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800adee:	b580      	push	{r7, lr}
 800adf0:	b084      	sub	sp, #16
 800adf2:	af00      	add	r7, sp, #0
 800adf4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800adf6:	2300      	movs	r3, #0
 800adf8:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2201      	movs	r2, #1
 800adfe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d00e      	beq.n	800ae2a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	687a      	ldr	r2, [r7, #4]
 800ae16:	6852      	ldr	r2, [r2, #4]
 800ae18:	b2d2      	uxtb	r2, r2
 800ae1a:	4611      	mov	r1, r2
 800ae1c:	6878      	ldr	r0, [r7, #4]
 800ae1e:	4798      	blx	r3
 800ae20:	4603      	mov	r3, r0
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d001      	beq.n	800ae2a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800ae26:	2303      	movs	r3, #3
 800ae28:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ae2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	3710      	adds	r7, #16
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}

0800ae34 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ae34:	b480      	push	{r7}
 800ae36:	b083      	sub	sp, #12
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
 800ae3c:	460b      	mov	r3, r1
 800ae3e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ae40:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ae42:	4618      	mov	r0, r3
 800ae44:	370c      	adds	r7, #12
 800ae46:	46bd      	mov	sp, r7
 800ae48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4c:	4770      	bx	lr

0800ae4e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ae4e:	b480      	push	{r7}
 800ae50:	b083      	sub	sp, #12
 800ae52:	af00      	add	r7, sp, #0
 800ae54:	6078      	str	r0, [r7, #4]
 800ae56:	460b      	mov	r3, r1
 800ae58:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ae5a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	370c      	adds	r7, #12
 800ae60:	46bd      	mov	sp, r7
 800ae62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae66:	4770      	bx	lr

0800ae68 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b086      	sub	sp, #24
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
 800ae70:	460b      	mov	r3, r1
 800ae72:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	885b      	ldrh	r3, [r3, #2]
 800ae84:	b29b      	uxth	r3, r3
 800ae86:	68fa      	ldr	r2, [r7, #12]
 800ae88:	7812      	ldrb	r2, [r2, #0]
 800ae8a:	4293      	cmp	r3, r2
 800ae8c:	d91f      	bls.n	800aece <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	781b      	ldrb	r3, [r3, #0]
 800ae92:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800ae94:	e013      	b.n	800aebe <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800ae96:	f107 030a 	add.w	r3, r7, #10
 800ae9a:	4619      	mov	r1, r3
 800ae9c:	6978      	ldr	r0, [r7, #20]
 800ae9e:	f000 f81b 	bl	800aed8 <USBD_GetNextDesc>
 800aea2:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800aea4:	697b      	ldr	r3, [r7, #20]
 800aea6:	785b      	ldrb	r3, [r3, #1]
 800aea8:	2b05      	cmp	r3, #5
 800aeaa:	d108      	bne.n	800aebe <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800aeac:	697b      	ldr	r3, [r7, #20]
 800aeae:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800aeb0:	693b      	ldr	r3, [r7, #16]
 800aeb2:	789b      	ldrb	r3, [r3, #2]
 800aeb4:	78fa      	ldrb	r2, [r7, #3]
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	d008      	beq.n	800aecc <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800aeba:	2300      	movs	r3, #0
 800aebc:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	885b      	ldrh	r3, [r3, #2]
 800aec2:	b29a      	uxth	r2, r3
 800aec4:	897b      	ldrh	r3, [r7, #10]
 800aec6:	429a      	cmp	r2, r3
 800aec8:	d8e5      	bhi.n	800ae96 <USBD_GetEpDesc+0x2e>
 800aeca:	e000      	b.n	800aece <USBD_GetEpDesc+0x66>
          break;
 800aecc:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800aece:	693b      	ldr	r3, [r7, #16]
}
 800aed0:	4618      	mov	r0, r3
 800aed2:	3718      	adds	r7, #24
 800aed4:	46bd      	mov	sp, r7
 800aed6:	bd80      	pop	{r7, pc}

0800aed8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800aed8:	b480      	push	{r7}
 800aeda:	b085      	sub	sp, #20
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]
 800aee0:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	881b      	ldrh	r3, [r3, #0]
 800aeea:	68fa      	ldr	r2, [r7, #12]
 800aeec:	7812      	ldrb	r2, [r2, #0]
 800aeee:	4413      	add	r3, r2
 800aef0:	b29a      	uxth	r2, r3
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	781b      	ldrb	r3, [r3, #0]
 800aefa:	461a      	mov	r2, r3
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	4413      	add	r3, r2
 800af00:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800af02:	68fb      	ldr	r3, [r7, #12]
}
 800af04:	4618      	mov	r0, r3
 800af06:	3714      	adds	r7, #20
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr

0800af10 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800af10:	b480      	push	{r7}
 800af12:	b087      	sub	sp, #28
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	781b      	ldrb	r3, [r3, #0]
 800af20:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800af22:	697b      	ldr	r3, [r7, #20]
 800af24:	3301      	adds	r3, #1
 800af26:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800af28:	697b      	ldr	r3, [r7, #20]
 800af2a:	781b      	ldrb	r3, [r3, #0]
 800af2c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800af2e:	8a3b      	ldrh	r3, [r7, #16]
 800af30:	021b      	lsls	r3, r3, #8
 800af32:	b21a      	sxth	r2, r3
 800af34:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800af38:	4313      	orrs	r3, r2
 800af3a:	b21b      	sxth	r3, r3
 800af3c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800af3e:	89fb      	ldrh	r3, [r7, #14]
}
 800af40:	4618      	mov	r0, r3
 800af42:	371c      	adds	r7, #28
 800af44:	46bd      	mov	sp, r7
 800af46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4a:	4770      	bx	lr

0800af4c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b084      	sub	sp, #16
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
 800af54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800af56:	2300      	movs	r3, #0
 800af58:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	781b      	ldrb	r3, [r3, #0]
 800af5e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800af62:	2b40      	cmp	r3, #64	@ 0x40
 800af64:	d005      	beq.n	800af72 <USBD_StdDevReq+0x26>
 800af66:	2b40      	cmp	r3, #64	@ 0x40
 800af68:	d857      	bhi.n	800b01a <USBD_StdDevReq+0xce>
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d00f      	beq.n	800af8e <USBD_StdDevReq+0x42>
 800af6e:	2b20      	cmp	r3, #32
 800af70:	d153      	bne.n	800b01a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	32ae      	adds	r2, #174	@ 0xae
 800af7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af80:	689b      	ldr	r3, [r3, #8]
 800af82:	6839      	ldr	r1, [r7, #0]
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	4798      	blx	r3
 800af88:	4603      	mov	r3, r0
 800af8a:	73fb      	strb	r3, [r7, #15]
      break;
 800af8c:	e04a      	b.n	800b024 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	785b      	ldrb	r3, [r3, #1]
 800af92:	2b09      	cmp	r3, #9
 800af94:	d83b      	bhi.n	800b00e <USBD_StdDevReq+0xc2>
 800af96:	a201      	add	r2, pc, #4	@ (adr r2, 800af9c <USBD_StdDevReq+0x50>)
 800af98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af9c:	0800aff1 	.word	0x0800aff1
 800afa0:	0800b005 	.word	0x0800b005
 800afa4:	0800b00f 	.word	0x0800b00f
 800afa8:	0800affb 	.word	0x0800affb
 800afac:	0800b00f 	.word	0x0800b00f
 800afb0:	0800afcf 	.word	0x0800afcf
 800afb4:	0800afc5 	.word	0x0800afc5
 800afb8:	0800b00f 	.word	0x0800b00f
 800afbc:	0800afe7 	.word	0x0800afe7
 800afc0:	0800afd9 	.word	0x0800afd9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800afc4:	6839      	ldr	r1, [r7, #0]
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	f000 fa3e 	bl	800b448 <USBD_GetDescriptor>
          break;
 800afcc:	e024      	b.n	800b018 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800afce:	6839      	ldr	r1, [r7, #0]
 800afd0:	6878      	ldr	r0, [r7, #4]
 800afd2:	f000 fba3 	bl	800b71c <USBD_SetAddress>
          break;
 800afd6:	e01f      	b.n	800b018 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800afd8:	6839      	ldr	r1, [r7, #0]
 800afda:	6878      	ldr	r0, [r7, #4]
 800afdc:	f000 fbe2 	bl	800b7a4 <USBD_SetConfig>
 800afe0:	4603      	mov	r3, r0
 800afe2:	73fb      	strb	r3, [r7, #15]
          break;
 800afe4:	e018      	b.n	800b018 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800afe6:	6839      	ldr	r1, [r7, #0]
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	f000 fc85 	bl	800b8f8 <USBD_GetConfig>
          break;
 800afee:	e013      	b.n	800b018 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800aff0:	6839      	ldr	r1, [r7, #0]
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f000 fcb6 	bl	800b964 <USBD_GetStatus>
          break;
 800aff8:	e00e      	b.n	800b018 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800affa:	6839      	ldr	r1, [r7, #0]
 800affc:	6878      	ldr	r0, [r7, #4]
 800affe:	f000 fce5 	bl	800b9cc <USBD_SetFeature>
          break;
 800b002:	e009      	b.n	800b018 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b004:	6839      	ldr	r1, [r7, #0]
 800b006:	6878      	ldr	r0, [r7, #4]
 800b008:	f000 fd09 	bl	800ba1e <USBD_ClrFeature>
          break;
 800b00c:	e004      	b.n	800b018 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b00e:	6839      	ldr	r1, [r7, #0]
 800b010:	6878      	ldr	r0, [r7, #4]
 800b012:	f000 fd60 	bl	800bad6 <USBD_CtlError>
          break;
 800b016:	bf00      	nop
      }
      break;
 800b018:	e004      	b.n	800b024 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b01a:	6839      	ldr	r1, [r7, #0]
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f000 fd5a 	bl	800bad6 <USBD_CtlError>
      break;
 800b022:	bf00      	nop
  }

  return ret;
 800b024:	7bfb      	ldrb	r3, [r7, #15]
}
 800b026:	4618      	mov	r0, r3
 800b028:	3710      	adds	r7, #16
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}
 800b02e:	bf00      	nop

0800b030 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b084      	sub	sp, #16
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
 800b038:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b03a:	2300      	movs	r3, #0
 800b03c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	781b      	ldrb	r3, [r3, #0]
 800b042:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b046:	2b40      	cmp	r3, #64	@ 0x40
 800b048:	d005      	beq.n	800b056 <USBD_StdItfReq+0x26>
 800b04a:	2b40      	cmp	r3, #64	@ 0x40
 800b04c:	d852      	bhi.n	800b0f4 <USBD_StdItfReq+0xc4>
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d001      	beq.n	800b056 <USBD_StdItfReq+0x26>
 800b052:	2b20      	cmp	r3, #32
 800b054:	d14e      	bne.n	800b0f4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b05c:	b2db      	uxtb	r3, r3
 800b05e:	3b01      	subs	r3, #1
 800b060:	2b02      	cmp	r3, #2
 800b062:	d840      	bhi.n	800b0e6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	889b      	ldrh	r3, [r3, #4]
 800b068:	b2db      	uxtb	r3, r3
 800b06a:	2b01      	cmp	r3, #1
 800b06c:	d836      	bhi.n	800b0dc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b06e:	683b      	ldr	r3, [r7, #0]
 800b070:	889b      	ldrh	r3, [r3, #4]
 800b072:	b2db      	uxtb	r3, r3
 800b074:	4619      	mov	r1, r3
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	f7ff fedc 	bl	800ae34 <USBD_CoreFindIF>
 800b07c:	4603      	mov	r3, r0
 800b07e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b080:	7bbb      	ldrb	r3, [r7, #14]
 800b082:	2bff      	cmp	r3, #255	@ 0xff
 800b084:	d01d      	beq.n	800b0c2 <USBD_StdItfReq+0x92>
 800b086:	7bbb      	ldrb	r3, [r7, #14]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d11a      	bne.n	800b0c2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b08c:	7bba      	ldrb	r2, [r7, #14]
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	32ae      	adds	r2, #174	@ 0xae
 800b092:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b096:	689b      	ldr	r3, [r3, #8]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d00f      	beq.n	800b0bc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b09c:	7bba      	ldrb	r2, [r7, #14]
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b0a4:	7bba      	ldrb	r2, [r7, #14]
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	32ae      	adds	r2, #174	@ 0xae
 800b0aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0ae:	689b      	ldr	r3, [r3, #8]
 800b0b0:	6839      	ldr	r1, [r7, #0]
 800b0b2:	6878      	ldr	r0, [r7, #4]
 800b0b4:	4798      	blx	r3
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b0ba:	e004      	b.n	800b0c6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b0bc:	2303      	movs	r3, #3
 800b0be:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b0c0:	e001      	b.n	800b0c6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b0c2:	2303      	movs	r3, #3
 800b0c4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	88db      	ldrh	r3, [r3, #6]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d110      	bne.n	800b0f0 <USBD_StdItfReq+0xc0>
 800b0ce:	7bfb      	ldrb	r3, [r7, #15]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d10d      	bne.n	800b0f0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b0d4:	6878      	ldr	r0, [r7, #4]
 800b0d6:	f000 fddc 	bl	800bc92 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b0da:	e009      	b.n	800b0f0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b0dc:	6839      	ldr	r1, [r7, #0]
 800b0de:	6878      	ldr	r0, [r7, #4]
 800b0e0:	f000 fcf9 	bl	800bad6 <USBD_CtlError>
          break;
 800b0e4:	e004      	b.n	800b0f0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b0e6:	6839      	ldr	r1, [r7, #0]
 800b0e8:	6878      	ldr	r0, [r7, #4]
 800b0ea:	f000 fcf4 	bl	800bad6 <USBD_CtlError>
          break;
 800b0ee:	e000      	b.n	800b0f2 <USBD_StdItfReq+0xc2>
          break;
 800b0f0:	bf00      	nop
      }
      break;
 800b0f2:	e004      	b.n	800b0fe <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b0f4:	6839      	ldr	r1, [r7, #0]
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f000 fced 	bl	800bad6 <USBD_CtlError>
      break;
 800b0fc:	bf00      	nop
  }

  return ret;
 800b0fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800b100:	4618      	mov	r0, r3
 800b102:	3710      	adds	r7, #16
 800b104:	46bd      	mov	sp, r7
 800b106:	bd80      	pop	{r7, pc}

0800b108 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b084      	sub	sp, #16
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
 800b110:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b112:	2300      	movs	r3, #0
 800b114:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	889b      	ldrh	r3, [r3, #4]
 800b11a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	781b      	ldrb	r3, [r3, #0]
 800b120:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b124:	2b40      	cmp	r3, #64	@ 0x40
 800b126:	d007      	beq.n	800b138 <USBD_StdEPReq+0x30>
 800b128:	2b40      	cmp	r3, #64	@ 0x40
 800b12a:	f200 8181 	bhi.w	800b430 <USBD_StdEPReq+0x328>
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d02a      	beq.n	800b188 <USBD_StdEPReq+0x80>
 800b132:	2b20      	cmp	r3, #32
 800b134:	f040 817c 	bne.w	800b430 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b138:	7bbb      	ldrb	r3, [r7, #14]
 800b13a:	4619      	mov	r1, r3
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f7ff fe86 	bl	800ae4e <USBD_CoreFindEP>
 800b142:	4603      	mov	r3, r0
 800b144:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b146:	7b7b      	ldrb	r3, [r7, #13]
 800b148:	2bff      	cmp	r3, #255	@ 0xff
 800b14a:	f000 8176 	beq.w	800b43a <USBD_StdEPReq+0x332>
 800b14e:	7b7b      	ldrb	r3, [r7, #13]
 800b150:	2b00      	cmp	r3, #0
 800b152:	f040 8172 	bne.w	800b43a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800b156:	7b7a      	ldrb	r2, [r7, #13]
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b15e:	7b7a      	ldrb	r2, [r7, #13]
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	32ae      	adds	r2, #174	@ 0xae
 800b164:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b168:	689b      	ldr	r3, [r3, #8]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	f000 8165 	beq.w	800b43a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b170:	7b7a      	ldrb	r2, [r7, #13]
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	32ae      	adds	r2, #174	@ 0xae
 800b176:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b17a:	689b      	ldr	r3, [r3, #8]
 800b17c:	6839      	ldr	r1, [r7, #0]
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	4798      	blx	r3
 800b182:	4603      	mov	r3, r0
 800b184:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b186:	e158      	b.n	800b43a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b188:	683b      	ldr	r3, [r7, #0]
 800b18a:	785b      	ldrb	r3, [r3, #1]
 800b18c:	2b03      	cmp	r3, #3
 800b18e:	d008      	beq.n	800b1a2 <USBD_StdEPReq+0x9a>
 800b190:	2b03      	cmp	r3, #3
 800b192:	f300 8147 	bgt.w	800b424 <USBD_StdEPReq+0x31c>
 800b196:	2b00      	cmp	r3, #0
 800b198:	f000 809b 	beq.w	800b2d2 <USBD_StdEPReq+0x1ca>
 800b19c:	2b01      	cmp	r3, #1
 800b19e:	d03c      	beq.n	800b21a <USBD_StdEPReq+0x112>
 800b1a0:	e140      	b.n	800b424 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1a8:	b2db      	uxtb	r3, r3
 800b1aa:	2b02      	cmp	r3, #2
 800b1ac:	d002      	beq.n	800b1b4 <USBD_StdEPReq+0xac>
 800b1ae:	2b03      	cmp	r3, #3
 800b1b0:	d016      	beq.n	800b1e0 <USBD_StdEPReq+0xd8>
 800b1b2:	e02c      	b.n	800b20e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b1b4:	7bbb      	ldrb	r3, [r7, #14]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d00d      	beq.n	800b1d6 <USBD_StdEPReq+0xce>
 800b1ba:	7bbb      	ldrb	r3, [r7, #14]
 800b1bc:	2b80      	cmp	r3, #128	@ 0x80
 800b1be:	d00a      	beq.n	800b1d6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b1c0:	7bbb      	ldrb	r3, [r7, #14]
 800b1c2:	4619      	mov	r1, r3
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f001 f95d 	bl	800c484 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b1ca:	2180      	movs	r1, #128	@ 0x80
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f001 f959 	bl	800c484 <USBD_LL_StallEP>
 800b1d2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b1d4:	e020      	b.n	800b218 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b1d6:	6839      	ldr	r1, [r7, #0]
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f000 fc7c 	bl	800bad6 <USBD_CtlError>
              break;
 800b1de:	e01b      	b.n	800b218 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	885b      	ldrh	r3, [r3, #2]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d10e      	bne.n	800b206 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b1e8:	7bbb      	ldrb	r3, [r7, #14]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d00b      	beq.n	800b206 <USBD_StdEPReq+0xfe>
 800b1ee:	7bbb      	ldrb	r3, [r7, #14]
 800b1f0:	2b80      	cmp	r3, #128	@ 0x80
 800b1f2:	d008      	beq.n	800b206 <USBD_StdEPReq+0xfe>
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	88db      	ldrh	r3, [r3, #6]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d104      	bne.n	800b206 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b1fc:	7bbb      	ldrb	r3, [r7, #14]
 800b1fe:	4619      	mov	r1, r3
 800b200:	6878      	ldr	r0, [r7, #4]
 800b202:	f001 f93f 	bl	800c484 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b206:	6878      	ldr	r0, [r7, #4]
 800b208:	f000 fd43 	bl	800bc92 <USBD_CtlSendStatus>

              break;
 800b20c:	e004      	b.n	800b218 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b20e:	6839      	ldr	r1, [r7, #0]
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f000 fc60 	bl	800bad6 <USBD_CtlError>
              break;
 800b216:	bf00      	nop
          }
          break;
 800b218:	e109      	b.n	800b42e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b220:	b2db      	uxtb	r3, r3
 800b222:	2b02      	cmp	r3, #2
 800b224:	d002      	beq.n	800b22c <USBD_StdEPReq+0x124>
 800b226:	2b03      	cmp	r3, #3
 800b228:	d016      	beq.n	800b258 <USBD_StdEPReq+0x150>
 800b22a:	e04b      	b.n	800b2c4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b22c:	7bbb      	ldrb	r3, [r7, #14]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d00d      	beq.n	800b24e <USBD_StdEPReq+0x146>
 800b232:	7bbb      	ldrb	r3, [r7, #14]
 800b234:	2b80      	cmp	r3, #128	@ 0x80
 800b236:	d00a      	beq.n	800b24e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b238:	7bbb      	ldrb	r3, [r7, #14]
 800b23a:	4619      	mov	r1, r3
 800b23c:	6878      	ldr	r0, [r7, #4]
 800b23e:	f001 f921 	bl	800c484 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b242:	2180      	movs	r1, #128	@ 0x80
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	f001 f91d 	bl	800c484 <USBD_LL_StallEP>
 800b24a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b24c:	e040      	b.n	800b2d0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b24e:	6839      	ldr	r1, [r7, #0]
 800b250:	6878      	ldr	r0, [r7, #4]
 800b252:	f000 fc40 	bl	800bad6 <USBD_CtlError>
              break;
 800b256:	e03b      	b.n	800b2d0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	885b      	ldrh	r3, [r3, #2]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d136      	bne.n	800b2ce <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b260:	7bbb      	ldrb	r3, [r7, #14]
 800b262:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b266:	2b00      	cmp	r3, #0
 800b268:	d004      	beq.n	800b274 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b26a:	7bbb      	ldrb	r3, [r7, #14]
 800b26c:	4619      	mov	r1, r3
 800b26e:	6878      	ldr	r0, [r7, #4]
 800b270:	f001 f927 	bl	800c4c2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b274:	6878      	ldr	r0, [r7, #4]
 800b276:	f000 fd0c 	bl	800bc92 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b27a:	7bbb      	ldrb	r3, [r7, #14]
 800b27c:	4619      	mov	r1, r3
 800b27e:	6878      	ldr	r0, [r7, #4]
 800b280:	f7ff fde5 	bl	800ae4e <USBD_CoreFindEP>
 800b284:	4603      	mov	r3, r0
 800b286:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b288:	7b7b      	ldrb	r3, [r7, #13]
 800b28a:	2bff      	cmp	r3, #255	@ 0xff
 800b28c:	d01f      	beq.n	800b2ce <USBD_StdEPReq+0x1c6>
 800b28e:	7b7b      	ldrb	r3, [r7, #13]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d11c      	bne.n	800b2ce <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b294:	7b7a      	ldrb	r2, [r7, #13]
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b29c:	7b7a      	ldrb	r2, [r7, #13]
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	32ae      	adds	r2, #174	@ 0xae
 800b2a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2a6:	689b      	ldr	r3, [r3, #8]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d010      	beq.n	800b2ce <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b2ac:	7b7a      	ldrb	r2, [r7, #13]
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	32ae      	adds	r2, #174	@ 0xae
 800b2b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2b6:	689b      	ldr	r3, [r3, #8]
 800b2b8:	6839      	ldr	r1, [r7, #0]
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	4798      	blx	r3
 800b2be:	4603      	mov	r3, r0
 800b2c0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b2c2:	e004      	b.n	800b2ce <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b2c4:	6839      	ldr	r1, [r7, #0]
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	f000 fc05 	bl	800bad6 <USBD_CtlError>
              break;
 800b2cc:	e000      	b.n	800b2d0 <USBD_StdEPReq+0x1c8>
              break;
 800b2ce:	bf00      	nop
          }
          break;
 800b2d0:	e0ad      	b.n	800b42e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b2d8:	b2db      	uxtb	r3, r3
 800b2da:	2b02      	cmp	r3, #2
 800b2dc:	d002      	beq.n	800b2e4 <USBD_StdEPReq+0x1dc>
 800b2de:	2b03      	cmp	r3, #3
 800b2e0:	d033      	beq.n	800b34a <USBD_StdEPReq+0x242>
 800b2e2:	e099      	b.n	800b418 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b2e4:	7bbb      	ldrb	r3, [r7, #14]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d007      	beq.n	800b2fa <USBD_StdEPReq+0x1f2>
 800b2ea:	7bbb      	ldrb	r3, [r7, #14]
 800b2ec:	2b80      	cmp	r3, #128	@ 0x80
 800b2ee:	d004      	beq.n	800b2fa <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b2f0:	6839      	ldr	r1, [r7, #0]
 800b2f2:	6878      	ldr	r0, [r7, #4]
 800b2f4:	f000 fbef 	bl	800bad6 <USBD_CtlError>
                break;
 800b2f8:	e093      	b.n	800b422 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b2fa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	da0b      	bge.n	800b31a <USBD_StdEPReq+0x212>
 800b302:	7bbb      	ldrb	r3, [r7, #14]
 800b304:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b308:	4613      	mov	r3, r2
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	4413      	add	r3, r2
 800b30e:	009b      	lsls	r3, r3, #2
 800b310:	3310      	adds	r3, #16
 800b312:	687a      	ldr	r2, [r7, #4]
 800b314:	4413      	add	r3, r2
 800b316:	3304      	adds	r3, #4
 800b318:	e00b      	b.n	800b332 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b31a:	7bbb      	ldrb	r3, [r7, #14]
 800b31c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b320:	4613      	mov	r3, r2
 800b322:	009b      	lsls	r3, r3, #2
 800b324:	4413      	add	r3, r2
 800b326:	009b      	lsls	r3, r3, #2
 800b328:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b32c:	687a      	ldr	r2, [r7, #4]
 800b32e:	4413      	add	r3, r2
 800b330:	3304      	adds	r3, #4
 800b332:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b334:	68bb      	ldr	r3, [r7, #8]
 800b336:	2200      	movs	r2, #0
 800b338:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b33a:	68bb      	ldr	r3, [r7, #8]
 800b33c:	330e      	adds	r3, #14
 800b33e:	2202      	movs	r2, #2
 800b340:	4619      	mov	r1, r3
 800b342:	6878      	ldr	r0, [r7, #4]
 800b344:	f000 fc44 	bl	800bbd0 <USBD_CtlSendData>
              break;
 800b348:	e06b      	b.n	800b422 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b34a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	da11      	bge.n	800b376 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b352:	7bbb      	ldrb	r3, [r7, #14]
 800b354:	f003 020f 	and.w	r2, r3, #15
 800b358:	6879      	ldr	r1, [r7, #4]
 800b35a:	4613      	mov	r3, r2
 800b35c:	009b      	lsls	r3, r3, #2
 800b35e:	4413      	add	r3, r2
 800b360:	009b      	lsls	r3, r3, #2
 800b362:	440b      	add	r3, r1
 800b364:	3323      	adds	r3, #35	@ 0x23
 800b366:	781b      	ldrb	r3, [r3, #0]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d117      	bne.n	800b39c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b36c:	6839      	ldr	r1, [r7, #0]
 800b36e:	6878      	ldr	r0, [r7, #4]
 800b370:	f000 fbb1 	bl	800bad6 <USBD_CtlError>
                  break;
 800b374:	e055      	b.n	800b422 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b376:	7bbb      	ldrb	r3, [r7, #14]
 800b378:	f003 020f 	and.w	r2, r3, #15
 800b37c:	6879      	ldr	r1, [r7, #4]
 800b37e:	4613      	mov	r3, r2
 800b380:	009b      	lsls	r3, r3, #2
 800b382:	4413      	add	r3, r2
 800b384:	009b      	lsls	r3, r3, #2
 800b386:	440b      	add	r3, r1
 800b388:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b38c:	781b      	ldrb	r3, [r3, #0]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d104      	bne.n	800b39c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b392:	6839      	ldr	r1, [r7, #0]
 800b394:	6878      	ldr	r0, [r7, #4]
 800b396:	f000 fb9e 	bl	800bad6 <USBD_CtlError>
                  break;
 800b39a:	e042      	b.n	800b422 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b39c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	da0b      	bge.n	800b3bc <USBD_StdEPReq+0x2b4>
 800b3a4:	7bbb      	ldrb	r3, [r7, #14]
 800b3a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b3aa:	4613      	mov	r3, r2
 800b3ac:	009b      	lsls	r3, r3, #2
 800b3ae:	4413      	add	r3, r2
 800b3b0:	009b      	lsls	r3, r3, #2
 800b3b2:	3310      	adds	r3, #16
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	4413      	add	r3, r2
 800b3b8:	3304      	adds	r3, #4
 800b3ba:	e00b      	b.n	800b3d4 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b3bc:	7bbb      	ldrb	r3, [r7, #14]
 800b3be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b3c2:	4613      	mov	r3, r2
 800b3c4:	009b      	lsls	r3, r3, #2
 800b3c6:	4413      	add	r3, r2
 800b3c8:	009b      	lsls	r3, r3, #2
 800b3ca:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b3ce:	687a      	ldr	r2, [r7, #4]
 800b3d0:	4413      	add	r3, r2
 800b3d2:	3304      	adds	r3, #4
 800b3d4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b3d6:	7bbb      	ldrb	r3, [r7, #14]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d002      	beq.n	800b3e2 <USBD_StdEPReq+0x2da>
 800b3dc:	7bbb      	ldrb	r3, [r7, #14]
 800b3de:	2b80      	cmp	r3, #128	@ 0x80
 800b3e0:	d103      	bne.n	800b3ea <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	739a      	strb	r2, [r3, #14]
 800b3e8:	e00e      	b.n	800b408 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b3ea:	7bbb      	ldrb	r3, [r7, #14]
 800b3ec:	4619      	mov	r1, r3
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f001 f886 	bl	800c500 <USBD_LL_IsStallEP>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d003      	beq.n	800b402 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800b3fa:	68bb      	ldr	r3, [r7, #8]
 800b3fc:	2201      	movs	r2, #1
 800b3fe:	739a      	strb	r2, [r3, #14]
 800b400:	e002      	b.n	800b408 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800b402:	68bb      	ldr	r3, [r7, #8]
 800b404:	2200      	movs	r2, #0
 800b406:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b408:	68bb      	ldr	r3, [r7, #8]
 800b40a:	330e      	adds	r3, #14
 800b40c:	2202      	movs	r2, #2
 800b40e:	4619      	mov	r1, r3
 800b410:	6878      	ldr	r0, [r7, #4]
 800b412:	f000 fbdd 	bl	800bbd0 <USBD_CtlSendData>
              break;
 800b416:	e004      	b.n	800b422 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800b418:	6839      	ldr	r1, [r7, #0]
 800b41a:	6878      	ldr	r0, [r7, #4]
 800b41c:	f000 fb5b 	bl	800bad6 <USBD_CtlError>
              break;
 800b420:	bf00      	nop
          }
          break;
 800b422:	e004      	b.n	800b42e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800b424:	6839      	ldr	r1, [r7, #0]
 800b426:	6878      	ldr	r0, [r7, #4]
 800b428:	f000 fb55 	bl	800bad6 <USBD_CtlError>
          break;
 800b42c:	bf00      	nop
      }
      break;
 800b42e:	e005      	b.n	800b43c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800b430:	6839      	ldr	r1, [r7, #0]
 800b432:	6878      	ldr	r0, [r7, #4]
 800b434:	f000 fb4f 	bl	800bad6 <USBD_CtlError>
      break;
 800b438:	e000      	b.n	800b43c <USBD_StdEPReq+0x334>
      break;
 800b43a:	bf00      	nop
  }

  return ret;
 800b43c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b43e:	4618      	mov	r0, r3
 800b440:	3710      	adds	r7, #16
 800b442:	46bd      	mov	sp, r7
 800b444:	bd80      	pop	{r7, pc}
	...

0800b448 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b084      	sub	sp, #16
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
 800b450:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b452:	2300      	movs	r3, #0
 800b454:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b456:	2300      	movs	r3, #0
 800b458:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b45a:	2300      	movs	r3, #0
 800b45c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	885b      	ldrh	r3, [r3, #2]
 800b462:	0a1b      	lsrs	r3, r3, #8
 800b464:	b29b      	uxth	r3, r3
 800b466:	3b01      	subs	r3, #1
 800b468:	2b06      	cmp	r3, #6
 800b46a:	f200 8128 	bhi.w	800b6be <USBD_GetDescriptor+0x276>
 800b46e:	a201      	add	r2, pc, #4	@ (adr r2, 800b474 <USBD_GetDescriptor+0x2c>)
 800b470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b474:	0800b491 	.word	0x0800b491
 800b478:	0800b4a9 	.word	0x0800b4a9
 800b47c:	0800b4e9 	.word	0x0800b4e9
 800b480:	0800b6bf 	.word	0x0800b6bf
 800b484:	0800b6bf 	.word	0x0800b6bf
 800b488:	0800b65f 	.word	0x0800b65f
 800b48c:	0800b68b 	.word	0x0800b68b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	687a      	ldr	r2, [r7, #4]
 800b49a:	7c12      	ldrb	r2, [r2, #16]
 800b49c:	f107 0108 	add.w	r1, r7, #8
 800b4a0:	4610      	mov	r0, r2
 800b4a2:	4798      	blx	r3
 800b4a4:	60f8      	str	r0, [r7, #12]
      break;
 800b4a6:	e112      	b.n	800b6ce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	7c1b      	ldrb	r3, [r3, #16]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d10d      	bne.n	800b4cc <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4b8:	f107 0208 	add.w	r2, r7, #8
 800b4bc:	4610      	mov	r0, r2
 800b4be:	4798      	blx	r3
 800b4c0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	3301      	adds	r3, #1
 800b4c6:	2202      	movs	r2, #2
 800b4c8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b4ca:	e100      	b.n	800b6ce <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4d4:	f107 0208 	add.w	r2, r7, #8
 800b4d8:	4610      	mov	r0, r2
 800b4da:	4798      	blx	r3
 800b4dc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	3301      	adds	r3, #1
 800b4e2:	2202      	movs	r2, #2
 800b4e4:	701a      	strb	r2, [r3, #0]
      break;
 800b4e6:	e0f2      	b.n	800b6ce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	885b      	ldrh	r3, [r3, #2]
 800b4ec:	b2db      	uxtb	r3, r3
 800b4ee:	2b05      	cmp	r3, #5
 800b4f0:	f200 80ac 	bhi.w	800b64c <USBD_GetDescriptor+0x204>
 800b4f4:	a201      	add	r2, pc, #4	@ (adr r2, 800b4fc <USBD_GetDescriptor+0xb4>)
 800b4f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4fa:	bf00      	nop
 800b4fc:	0800b515 	.word	0x0800b515
 800b500:	0800b549 	.word	0x0800b549
 800b504:	0800b57d 	.word	0x0800b57d
 800b508:	0800b5b1 	.word	0x0800b5b1
 800b50c:	0800b5e5 	.word	0x0800b5e5
 800b510:	0800b619 	.word	0x0800b619
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b51a:	685b      	ldr	r3, [r3, #4]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d00b      	beq.n	800b538 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b526:	685b      	ldr	r3, [r3, #4]
 800b528:	687a      	ldr	r2, [r7, #4]
 800b52a:	7c12      	ldrb	r2, [r2, #16]
 800b52c:	f107 0108 	add.w	r1, r7, #8
 800b530:	4610      	mov	r0, r2
 800b532:	4798      	blx	r3
 800b534:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b536:	e091      	b.n	800b65c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b538:	6839      	ldr	r1, [r7, #0]
 800b53a:	6878      	ldr	r0, [r7, #4]
 800b53c:	f000 facb 	bl	800bad6 <USBD_CtlError>
            err++;
 800b540:	7afb      	ldrb	r3, [r7, #11]
 800b542:	3301      	adds	r3, #1
 800b544:	72fb      	strb	r3, [r7, #11]
          break;
 800b546:	e089      	b.n	800b65c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b54e:	689b      	ldr	r3, [r3, #8]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d00b      	beq.n	800b56c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b55a:	689b      	ldr	r3, [r3, #8]
 800b55c:	687a      	ldr	r2, [r7, #4]
 800b55e:	7c12      	ldrb	r2, [r2, #16]
 800b560:	f107 0108 	add.w	r1, r7, #8
 800b564:	4610      	mov	r0, r2
 800b566:	4798      	blx	r3
 800b568:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b56a:	e077      	b.n	800b65c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b56c:	6839      	ldr	r1, [r7, #0]
 800b56e:	6878      	ldr	r0, [r7, #4]
 800b570:	f000 fab1 	bl	800bad6 <USBD_CtlError>
            err++;
 800b574:	7afb      	ldrb	r3, [r7, #11]
 800b576:	3301      	adds	r3, #1
 800b578:	72fb      	strb	r3, [r7, #11]
          break;
 800b57a:	e06f      	b.n	800b65c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b582:	68db      	ldr	r3, [r3, #12]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d00b      	beq.n	800b5a0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b58e:	68db      	ldr	r3, [r3, #12]
 800b590:	687a      	ldr	r2, [r7, #4]
 800b592:	7c12      	ldrb	r2, [r2, #16]
 800b594:	f107 0108 	add.w	r1, r7, #8
 800b598:	4610      	mov	r0, r2
 800b59a:	4798      	blx	r3
 800b59c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b59e:	e05d      	b.n	800b65c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b5a0:	6839      	ldr	r1, [r7, #0]
 800b5a2:	6878      	ldr	r0, [r7, #4]
 800b5a4:	f000 fa97 	bl	800bad6 <USBD_CtlError>
            err++;
 800b5a8:	7afb      	ldrb	r3, [r7, #11]
 800b5aa:	3301      	adds	r3, #1
 800b5ac:	72fb      	strb	r3, [r7, #11]
          break;
 800b5ae:	e055      	b.n	800b65c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b5b6:	691b      	ldr	r3, [r3, #16]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d00b      	beq.n	800b5d4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b5c2:	691b      	ldr	r3, [r3, #16]
 800b5c4:	687a      	ldr	r2, [r7, #4]
 800b5c6:	7c12      	ldrb	r2, [r2, #16]
 800b5c8:	f107 0108 	add.w	r1, r7, #8
 800b5cc:	4610      	mov	r0, r2
 800b5ce:	4798      	blx	r3
 800b5d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b5d2:	e043      	b.n	800b65c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b5d4:	6839      	ldr	r1, [r7, #0]
 800b5d6:	6878      	ldr	r0, [r7, #4]
 800b5d8:	f000 fa7d 	bl	800bad6 <USBD_CtlError>
            err++;
 800b5dc:	7afb      	ldrb	r3, [r7, #11]
 800b5de:	3301      	adds	r3, #1
 800b5e0:	72fb      	strb	r3, [r7, #11]
          break;
 800b5e2:	e03b      	b.n	800b65c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b5ea:	695b      	ldr	r3, [r3, #20]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d00b      	beq.n	800b608 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b5f6:	695b      	ldr	r3, [r3, #20]
 800b5f8:	687a      	ldr	r2, [r7, #4]
 800b5fa:	7c12      	ldrb	r2, [r2, #16]
 800b5fc:	f107 0108 	add.w	r1, r7, #8
 800b600:	4610      	mov	r0, r2
 800b602:	4798      	blx	r3
 800b604:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b606:	e029      	b.n	800b65c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b608:	6839      	ldr	r1, [r7, #0]
 800b60a:	6878      	ldr	r0, [r7, #4]
 800b60c:	f000 fa63 	bl	800bad6 <USBD_CtlError>
            err++;
 800b610:	7afb      	ldrb	r3, [r7, #11]
 800b612:	3301      	adds	r3, #1
 800b614:	72fb      	strb	r3, [r7, #11]
          break;
 800b616:	e021      	b.n	800b65c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b61e:	699b      	ldr	r3, [r3, #24]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d00b      	beq.n	800b63c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b62a:	699b      	ldr	r3, [r3, #24]
 800b62c:	687a      	ldr	r2, [r7, #4]
 800b62e:	7c12      	ldrb	r2, [r2, #16]
 800b630:	f107 0108 	add.w	r1, r7, #8
 800b634:	4610      	mov	r0, r2
 800b636:	4798      	blx	r3
 800b638:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b63a:	e00f      	b.n	800b65c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b63c:	6839      	ldr	r1, [r7, #0]
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	f000 fa49 	bl	800bad6 <USBD_CtlError>
            err++;
 800b644:	7afb      	ldrb	r3, [r7, #11]
 800b646:	3301      	adds	r3, #1
 800b648:	72fb      	strb	r3, [r7, #11]
          break;
 800b64a:	e007      	b.n	800b65c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b64c:	6839      	ldr	r1, [r7, #0]
 800b64e:	6878      	ldr	r0, [r7, #4]
 800b650:	f000 fa41 	bl	800bad6 <USBD_CtlError>
          err++;
 800b654:	7afb      	ldrb	r3, [r7, #11]
 800b656:	3301      	adds	r3, #1
 800b658:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b65a:	bf00      	nop
      }
      break;
 800b65c:	e037      	b.n	800b6ce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	7c1b      	ldrb	r3, [r3, #16]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d109      	bne.n	800b67a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b66c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b66e:	f107 0208 	add.w	r2, r7, #8
 800b672:	4610      	mov	r0, r2
 800b674:	4798      	blx	r3
 800b676:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b678:	e029      	b.n	800b6ce <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b67a:	6839      	ldr	r1, [r7, #0]
 800b67c:	6878      	ldr	r0, [r7, #4]
 800b67e:	f000 fa2a 	bl	800bad6 <USBD_CtlError>
        err++;
 800b682:	7afb      	ldrb	r3, [r7, #11]
 800b684:	3301      	adds	r3, #1
 800b686:	72fb      	strb	r3, [r7, #11]
      break;
 800b688:	e021      	b.n	800b6ce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	7c1b      	ldrb	r3, [r3, #16]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d10d      	bne.n	800b6ae <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b69a:	f107 0208 	add.w	r2, r7, #8
 800b69e:	4610      	mov	r0, r2
 800b6a0:	4798      	blx	r3
 800b6a2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	3301      	adds	r3, #1
 800b6a8:	2207      	movs	r2, #7
 800b6aa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b6ac:	e00f      	b.n	800b6ce <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b6ae:	6839      	ldr	r1, [r7, #0]
 800b6b0:	6878      	ldr	r0, [r7, #4]
 800b6b2:	f000 fa10 	bl	800bad6 <USBD_CtlError>
        err++;
 800b6b6:	7afb      	ldrb	r3, [r7, #11]
 800b6b8:	3301      	adds	r3, #1
 800b6ba:	72fb      	strb	r3, [r7, #11]
      break;
 800b6bc:	e007      	b.n	800b6ce <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b6be:	6839      	ldr	r1, [r7, #0]
 800b6c0:	6878      	ldr	r0, [r7, #4]
 800b6c2:	f000 fa08 	bl	800bad6 <USBD_CtlError>
      err++;
 800b6c6:	7afb      	ldrb	r3, [r7, #11]
 800b6c8:	3301      	adds	r3, #1
 800b6ca:	72fb      	strb	r3, [r7, #11]
      break;
 800b6cc:	bf00      	nop
  }

  if (err != 0U)
 800b6ce:	7afb      	ldrb	r3, [r7, #11]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d11e      	bne.n	800b712 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	88db      	ldrh	r3, [r3, #6]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d016      	beq.n	800b70a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b6dc:	893b      	ldrh	r3, [r7, #8]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d00e      	beq.n	800b700 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	88da      	ldrh	r2, [r3, #6]
 800b6e6:	893b      	ldrh	r3, [r7, #8]
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	bf28      	it	cs
 800b6ec:	4613      	movcs	r3, r2
 800b6ee:	b29b      	uxth	r3, r3
 800b6f0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b6f2:	893b      	ldrh	r3, [r7, #8]
 800b6f4:	461a      	mov	r2, r3
 800b6f6:	68f9      	ldr	r1, [r7, #12]
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f000 fa69 	bl	800bbd0 <USBD_CtlSendData>
 800b6fe:	e009      	b.n	800b714 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b700:	6839      	ldr	r1, [r7, #0]
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	f000 f9e7 	bl	800bad6 <USBD_CtlError>
 800b708:	e004      	b.n	800b714 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b70a:	6878      	ldr	r0, [r7, #4]
 800b70c:	f000 fac1 	bl	800bc92 <USBD_CtlSendStatus>
 800b710:	e000      	b.n	800b714 <USBD_GetDescriptor+0x2cc>
    return;
 800b712:	bf00      	nop
  }
}
 800b714:	3710      	adds	r7, #16
 800b716:	46bd      	mov	sp, r7
 800b718:	bd80      	pop	{r7, pc}
 800b71a:	bf00      	nop

0800b71c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b084      	sub	sp, #16
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
 800b724:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b726:	683b      	ldr	r3, [r7, #0]
 800b728:	889b      	ldrh	r3, [r3, #4]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d131      	bne.n	800b792 <USBD_SetAddress+0x76>
 800b72e:	683b      	ldr	r3, [r7, #0]
 800b730:	88db      	ldrh	r3, [r3, #6]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d12d      	bne.n	800b792 <USBD_SetAddress+0x76>
 800b736:	683b      	ldr	r3, [r7, #0]
 800b738:	885b      	ldrh	r3, [r3, #2]
 800b73a:	2b7f      	cmp	r3, #127	@ 0x7f
 800b73c:	d829      	bhi.n	800b792 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	885b      	ldrh	r3, [r3, #2]
 800b742:	b2db      	uxtb	r3, r3
 800b744:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b748:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b750:	b2db      	uxtb	r3, r3
 800b752:	2b03      	cmp	r3, #3
 800b754:	d104      	bne.n	800b760 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b756:	6839      	ldr	r1, [r7, #0]
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	f000 f9bc 	bl	800bad6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b75e:	e01d      	b.n	800b79c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	7bfa      	ldrb	r2, [r7, #15]
 800b764:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b768:	7bfb      	ldrb	r3, [r7, #15]
 800b76a:	4619      	mov	r1, r3
 800b76c:	6878      	ldr	r0, [r7, #4]
 800b76e:	f000 fef3 	bl	800c558 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b772:	6878      	ldr	r0, [r7, #4]
 800b774:	f000 fa8d 	bl	800bc92 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b778:	7bfb      	ldrb	r3, [r7, #15]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d004      	beq.n	800b788 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	2202      	movs	r2, #2
 800b782:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b786:	e009      	b.n	800b79c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2201      	movs	r2, #1
 800b78c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b790:	e004      	b.n	800b79c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b792:	6839      	ldr	r1, [r7, #0]
 800b794:	6878      	ldr	r0, [r7, #4]
 800b796:	f000 f99e 	bl	800bad6 <USBD_CtlError>
  }
}
 800b79a:	bf00      	nop
 800b79c:	bf00      	nop
 800b79e:	3710      	adds	r7, #16
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	bd80      	pop	{r7, pc}

0800b7a4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b084      	sub	sp, #16
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
 800b7ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	885b      	ldrh	r3, [r3, #2]
 800b7b6:	b2da      	uxtb	r2, r3
 800b7b8:	4b4e      	ldr	r3, [pc, #312]	@ (800b8f4 <USBD_SetConfig+0x150>)
 800b7ba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b7bc:	4b4d      	ldr	r3, [pc, #308]	@ (800b8f4 <USBD_SetConfig+0x150>)
 800b7be:	781b      	ldrb	r3, [r3, #0]
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d905      	bls.n	800b7d0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b7c4:	6839      	ldr	r1, [r7, #0]
 800b7c6:	6878      	ldr	r0, [r7, #4]
 800b7c8:	f000 f985 	bl	800bad6 <USBD_CtlError>
    return USBD_FAIL;
 800b7cc:	2303      	movs	r3, #3
 800b7ce:	e08c      	b.n	800b8ea <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b7d6:	b2db      	uxtb	r3, r3
 800b7d8:	2b02      	cmp	r3, #2
 800b7da:	d002      	beq.n	800b7e2 <USBD_SetConfig+0x3e>
 800b7dc:	2b03      	cmp	r3, #3
 800b7de:	d029      	beq.n	800b834 <USBD_SetConfig+0x90>
 800b7e0:	e075      	b.n	800b8ce <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b7e2:	4b44      	ldr	r3, [pc, #272]	@ (800b8f4 <USBD_SetConfig+0x150>)
 800b7e4:	781b      	ldrb	r3, [r3, #0]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d020      	beq.n	800b82c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b7ea:	4b42      	ldr	r3, [pc, #264]	@ (800b8f4 <USBD_SetConfig+0x150>)
 800b7ec:	781b      	ldrb	r3, [r3, #0]
 800b7ee:	461a      	mov	r2, r3
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b7f4:	4b3f      	ldr	r3, [pc, #252]	@ (800b8f4 <USBD_SetConfig+0x150>)
 800b7f6:	781b      	ldrb	r3, [r3, #0]
 800b7f8:	4619      	mov	r1, r3
 800b7fa:	6878      	ldr	r0, [r7, #4]
 800b7fc:	f7fe ffcf 	bl	800a79e <USBD_SetClassConfig>
 800b800:	4603      	mov	r3, r0
 800b802:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b804:	7bfb      	ldrb	r3, [r7, #15]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d008      	beq.n	800b81c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b80a:	6839      	ldr	r1, [r7, #0]
 800b80c:	6878      	ldr	r0, [r7, #4]
 800b80e:	f000 f962 	bl	800bad6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2202      	movs	r2, #2
 800b816:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b81a:	e065      	b.n	800b8e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b81c:	6878      	ldr	r0, [r7, #4]
 800b81e:	f000 fa38 	bl	800bc92 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	2203      	movs	r2, #3
 800b826:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b82a:	e05d      	b.n	800b8e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b82c:	6878      	ldr	r0, [r7, #4]
 800b82e:	f000 fa30 	bl	800bc92 <USBD_CtlSendStatus>
      break;
 800b832:	e059      	b.n	800b8e8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b834:	4b2f      	ldr	r3, [pc, #188]	@ (800b8f4 <USBD_SetConfig+0x150>)
 800b836:	781b      	ldrb	r3, [r3, #0]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d112      	bne.n	800b862 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	2202      	movs	r2, #2
 800b840:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b844:	4b2b      	ldr	r3, [pc, #172]	@ (800b8f4 <USBD_SetConfig+0x150>)
 800b846:	781b      	ldrb	r3, [r3, #0]
 800b848:	461a      	mov	r2, r3
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b84e:	4b29      	ldr	r3, [pc, #164]	@ (800b8f4 <USBD_SetConfig+0x150>)
 800b850:	781b      	ldrb	r3, [r3, #0]
 800b852:	4619      	mov	r1, r3
 800b854:	6878      	ldr	r0, [r7, #4]
 800b856:	f7fe ffbe 	bl	800a7d6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b85a:	6878      	ldr	r0, [r7, #4]
 800b85c:	f000 fa19 	bl	800bc92 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b860:	e042      	b.n	800b8e8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b862:	4b24      	ldr	r3, [pc, #144]	@ (800b8f4 <USBD_SetConfig+0x150>)
 800b864:	781b      	ldrb	r3, [r3, #0]
 800b866:	461a      	mov	r2, r3
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	685b      	ldr	r3, [r3, #4]
 800b86c:	429a      	cmp	r2, r3
 800b86e:	d02a      	beq.n	800b8c6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	685b      	ldr	r3, [r3, #4]
 800b874:	b2db      	uxtb	r3, r3
 800b876:	4619      	mov	r1, r3
 800b878:	6878      	ldr	r0, [r7, #4]
 800b87a:	f7fe ffac 	bl	800a7d6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b87e:	4b1d      	ldr	r3, [pc, #116]	@ (800b8f4 <USBD_SetConfig+0x150>)
 800b880:	781b      	ldrb	r3, [r3, #0]
 800b882:	461a      	mov	r2, r3
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b888:	4b1a      	ldr	r3, [pc, #104]	@ (800b8f4 <USBD_SetConfig+0x150>)
 800b88a:	781b      	ldrb	r3, [r3, #0]
 800b88c:	4619      	mov	r1, r3
 800b88e:	6878      	ldr	r0, [r7, #4]
 800b890:	f7fe ff85 	bl	800a79e <USBD_SetClassConfig>
 800b894:	4603      	mov	r3, r0
 800b896:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b898:	7bfb      	ldrb	r3, [r7, #15]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d00f      	beq.n	800b8be <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b89e:	6839      	ldr	r1, [r7, #0]
 800b8a0:	6878      	ldr	r0, [r7, #4]
 800b8a2:	f000 f918 	bl	800bad6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	685b      	ldr	r3, [r3, #4]
 800b8aa:	b2db      	uxtb	r3, r3
 800b8ac:	4619      	mov	r1, r3
 800b8ae:	6878      	ldr	r0, [r7, #4]
 800b8b0:	f7fe ff91 	bl	800a7d6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2202      	movs	r2, #2
 800b8b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b8bc:	e014      	b.n	800b8e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b8be:	6878      	ldr	r0, [r7, #4]
 800b8c0:	f000 f9e7 	bl	800bc92 <USBD_CtlSendStatus>
      break;
 800b8c4:	e010      	b.n	800b8e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b8c6:	6878      	ldr	r0, [r7, #4]
 800b8c8:	f000 f9e3 	bl	800bc92 <USBD_CtlSendStatus>
      break;
 800b8cc:	e00c      	b.n	800b8e8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b8ce:	6839      	ldr	r1, [r7, #0]
 800b8d0:	6878      	ldr	r0, [r7, #4]
 800b8d2:	f000 f900 	bl	800bad6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b8d6:	4b07      	ldr	r3, [pc, #28]	@ (800b8f4 <USBD_SetConfig+0x150>)
 800b8d8:	781b      	ldrb	r3, [r3, #0]
 800b8da:	4619      	mov	r1, r3
 800b8dc:	6878      	ldr	r0, [r7, #4]
 800b8de:	f7fe ff7a 	bl	800a7d6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b8e2:	2303      	movs	r3, #3
 800b8e4:	73fb      	strb	r3, [r7, #15]
      break;
 800b8e6:	bf00      	nop
  }

  return ret;
 800b8e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8ea:	4618      	mov	r0, r3
 800b8ec:	3710      	adds	r7, #16
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	bd80      	pop	{r7, pc}
 800b8f2:	bf00      	nop
 800b8f4:	20000634 	.word	0x20000634

0800b8f8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b082      	sub	sp, #8
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
 800b900:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b902:	683b      	ldr	r3, [r7, #0]
 800b904:	88db      	ldrh	r3, [r3, #6]
 800b906:	2b01      	cmp	r3, #1
 800b908:	d004      	beq.n	800b914 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b90a:	6839      	ldr	r1, [r7, #0]
 800b90c:	6878      	ldr	r0, [r7, #4]
 800b90e:	f000 f8e2 	bl	800bad6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b912:	e023      	b.n	800b95c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b91a:	b2db      	uxtb	r3, r3
 800b91c:	2b02      	cmp	r3, #2
 800b91e:	dc02      	bgt.n	800b926 <USBD_GetConfig+0x2e>
 800b920:	2b00      	cmp	r3, #0
 800b922:	dc03      	bgt.n	800b92c <USBD_GetConfig+0x34>
 800b924:	e015      	b.n	800b952 <USBD_GetConfig+0x5a>
 800b926:	2b03      	cmp	r3, #3
 800b928:	d00b      	beq.n	800b942 <USBD_GetConfig+0x4a>
 800b92a:	e012      	b.n	800b952 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	2200      	movs	r2, #0
 800b930:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	3308      	adds	r3, #8
 800b936:	2201      	movs	r2, #1
 800b938:	4619      	mov	r1, r3
 800b93a:	6878      	ldr	r0, [r7, #4]
 800b93c:	f000 f948 	bl	800bbd0 <USBD_CtlSendData>
        break;
 800b940:	e00c      	b.n	800b95c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	3304      	adds	r3, #4
 800b946:	2201      	movs	r2, #1
 800b948:	4619      	mov	r1, r3
 800b94a:	6878      	ldr	r0, [r7, #4]
 800b94c:	f000 f940 	bl	800bbd0 <USBD_CtlSendData>
        break;
 800b950:	e004      	b.n	800b95c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b952:	6839      	ldr	r1, [r7, #0]
 800b954:	6878      	ldr	r0, [r7, #4]
 800b956:	f000 f8be 	bl	800bad6 <USBD_CtlError>
        break;
 800b95a:	bf00      	nop
}
 800b95c:	bf00      	nop
 800b95e:	3708      	adds	r7, #8
 800b960:	46bd      	mov	sp, r7
 800b962:	bd80      	pop	{r7, pc}

0800b964 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b082      	sub	sp, #8
 800b968:	af00      	add	r7, sp, #0
 800b96a:	6078      	str	r0, [r7, #4]
 800b96c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b974:	b2db      	uxtb	r3, r3
 800b976:	3b01      	subs	r3, #1
 800b978:	2b02      	cmp	r3, #2
 800b97a:	d81e      	bhi.n	800b9ba <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	88db      	ldrh	r3, [r3, #6]
 800b980:	2b02      	cmp	r3, #2
 800b982:	d004      	beq.n	800b98e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b984:	6839      	ldr	r1, [r7, #0]
 800b986:	6878      	ldr	r0, [r7, #4]
 800b988:	f000 f8a5 	bl	800bad6 <USBD_CtlError>
        break;
 800b98c:	e01a      	b.n	800b9c4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	2201      	movs	r2, #1
 800b992:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d005      	beq.n	800b9aa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	68db      	ldr	r3, [r3, #12]
 800b9a2:	f043 0202 	orr.w	r2, r3, #2
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	330c      	adds	r3, #12
 800b9ae:	2202      	movs	r2, #2
 800b9b0:	4619      	mov	r1, r3
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f000 f90c 	bl	800bbd0 <USBD_CtlSendData>
      break;
 800b9b8:	e004      	b.n	800b9c4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b9ba:	6839      	ldr	r1, [r7, #0]
 800b9bc:	6878      	ldr	r0, [r7, #4]
 800b9be:	f000 f88a 	bl	800bad6 <USBD_CtlError>
      break;
 800b9c2:	bf00      	nop
  }
}
 800b9c4:	bf00      	nop
 800b9c6:	3708      	adds	r7, #8
 800b9c8:	46bd      	mov	sp, r7
 800b9ca:	bd80      	pop	{r7, pc}

0800b9cc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b082      	sub	sp, #8
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	6078      	str	r0, [r7, #4]
 800b9d4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	885b      	ldrh	r3, [r3, #2]
 800b9da:	2b01      	cmp	r3, #1
 800b9dc:	d107      	bne.n	800b9ee <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	2201      	movs	r2, #1
 800b9e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b9e6:	6878      	ldr	r0, [r7, #4]
 800b9e8:	f000 f953 	bl	800bc92 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b9ec:	e013      	b.n	800ba16 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b9ee:	683b      	ldr	r3, [r7, #0]
 800b9f0:	885b      	ldrh	r3, [r3, #2]
 800b9f2:	2b02      	cmp	r3, #2
 800b9f4:	d10b      	bne.n	800ba0e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b9f6:	683b      	ldr	r3, [r7, #0]
 800b9f8:	889b      	ldrh	r3, [r3, #4]
 800b9fa:	0a1b      	lsrs	r3, r3, #8
 800b9fc:	b29b      	uxth	r3, r3
 800b9fe:	b2da      	uxtb	r2, r3
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ba06:	6878      	ldr	r0, [r7, #4]
 800ba08:	f000 f943 	bl	800bc92 <USBD_CtlSendStatus>
}
 800ba0c:	e003      	b.n	800ba16 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ba0e:	6839      	ldr	r1, [r7, #0]
 800ba10:	6878      	ldr	r0, [r7, #4]
 800ba12:	f000 f860 	bl	800bad6 <USBD_CtlError>
}
 800ba16:	bf00      	nop
 800ba18:	3708      	adds	r7, #8
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}

0800ba1e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba1e:	b580      	push	{r7, lr}
 800ba20:	b082      	sub	sp, #8
 800ba22:	af00      	add	r7, sp, #0
 800ba24:	6078      	str	r0, [r7, #4]
 800ba26:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba2e:	b2db      	uxtb	r3, r3
 800ba30:	3b01      	subs	r3, #1
 800ba32:	2b02      	cmp	r3, #2
 800ba34:	d80b      	bhi.n	800ba4e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	885b      	ldrh	r3, [r3, #2]
 800ba3a:	2b01      	cmp	r3, #1
 800ba3c:	d10c      	bne.n	800ba58 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2200      	movs	r2, #0
 800ba42:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ba46:	6878      	ldr	r0, [r7, #4]
 800ba48:	f000 f923 	bl	800bc92 <USBD_CtlSendStatus>
      }
      break;
 800ba4c:	e004      	b.n	800ba58 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ba4e:	6839      	ldr	r1, [r7, #0]
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f000 f840 	bl	800bad6 <USBD_CtlError>
      break;
 800ba56:	e000      	b.n	800ba5a <USBD_ClrFeature+0x3c>
      break;
 800ba58:	bf00      	nop
  }
}
 800ba5a:	bf00      	nop
 800ba5c:	3708      	adds	r7, #8
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bd80      	pop	{r7, pc}

0800ba62 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ba62:	b580      	push	{r7, lr}
 800ba64:	b084      	sub	sp, #16
 800ba66:	af00      	add	r7, sp, #0
 800ba68:	6078      	str	r0, [r7, #4]
 800ba6a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	781a      	ldrb	r2, [r3, #0]
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	3301      	adds	r3, #1
 800ba7c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	781a      	ldrb	r2, [r3, #0]
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	3301      	adds	r3, #1
 800ba8a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ba8c:	68f8      	ldr	r0, [r7, #12]
 800ba8e:	f7ff fa3f 	bl	800af10 <SWAPBYTE>
 800ba92:	4603      	mov	r3, r0
 800ba94:	461a      	mov	r2, r3
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	3301      	adds	r3, #1
 800ba9e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	3301      	adds	r3, #1
 800baa4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800baa6:	68f8      	ldr	r0, [r7, #12]
 800baa8:	f7ff fa32 	bl	800af10 <SWAPBYTE>
 800baac:	4603      	mov	r3, r0
 800baae:	461a      	mov	r2, r3
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	3301      	adds	r3, #1
 800bab8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	3301      	adds	r3, #1
 800babe:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bac0:	68f8      	ldr	r0, [r7, #12]
 800bac2:	f7ff fa25 	bl	800af10 <SWAPBYTE>
 800bac6:	4603      	mov	r3, r0
 800bac8:	461a      	mov	r2, r3
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	80da      	strh	r2, [r3, #6]
}
 800bace:	bf00      	nop
 800bad0:	3710      	adds	r7, #16
 800bad2:	46bd      	mov	sp, r7
 800bad4:	bd80      	pop	{r7, pc}

0800bad6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bad6:	b580      	push	{r7, lr}
 800bad8:	b082      	sub	sp, #8
 800bada:	af00      	add	r7, sp, #0
 800badc:	6078      	str	r0, [r7, #4]
 800bade:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bae0:	2180      	movs	r1, #128	@ 0x80
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f000 fcce 	bl	800c484 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bae8:	2100      	movs	r1, #0
 800baea:	6878      	ldr	r0, [r7, #4]
 800baec:	f000 fcca 	bl	800c484 <USBD_LL_StallEP>
}
 800baf0:	bf00      	nop
 800baf2:	3708      	adds	r7, #8
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}

0800baf8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b086      	sub	sp, #24
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	60f8      	str	r0, [r7, #12]
 800bb00:	60b9      	str	r1, [r7, #8]
 800bb02:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bb04:	2300      	movs	r3, #0
 800bb06:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d042      	beq.n	800bb94 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bb12:	6938      	ldr	r0, [r7, #16]
 800bb14:	f000 f842 	bl	800bb9c <USBD_GetLen>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	3301      	adds	r3, #1
 800bb1c:	005b      	lsls	r3, r3, #1
 800bb1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb22:	d808      	bhi.n	800bb36 <USBD_GetString+0x3e>
 800bb24:	6938      	ldr	r0, [r7, #16]
 800bb26:	f000 f839 	bl	800bb9c <USBD_GetLen>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	3301      	adds	r3, #1
 800bb2e:	b29b      	uxth	r3, r3
 800bb30:	005b      	lsls	r3, r3, #1
 800bb32:	b29a      	uxth	r2, r3
 800bb34:	e001      	b.n	800bb3a <USBD_GetString+0x42>
 800bb36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bb3e:	7dfb      	ldrb	r3, [r7, #23]
 800bb40:	68ba      	ldr	r2, [r7, #8]
 800bb42:	4413      	add	r3, r2
 800bb44:	687a      	ldr	r2, [r7, #4]
 800bb46:	7812      	ldrb	r2, [r2, #0]
 800bb48:	701a      	strb	r2, [r3, #0]
  idx++;
 800bb4a:	7dfb      	ldrb	r3, [r7, #23]
 800bb4c:	3301      	adds	r3, #1
 800bb4e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bb50:	7dfb      	ldrb	r3, [r7, #23]
 800bb52:	68ba      	ldr	r2, [r7, #8]
 800bb54:	4413      	add	r3, r2
 800bb56:	2203      	movs	r2, #3
 800bb58:	701a      	strb	r2, [r3, #0]
  idx++;
 800bb5a:	7dfb      	ldrb	r3, [r7, #23]
 800bb5c:	3301      	adds	r3, #1
 800bb5e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800bb60:	e013      	b.n	800bb8a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800bb62:	7dfb      	ldrb	r3, [r7, #23]
 800bb64:	68ba      	ldr	r2, [r7, #8]
 800bb66:	4413      	add	r3, r2
 800bb68:	693a      	ldr	r2, [r7, #16]
 800bb6a:	7812      	ldrb	r2, [r2, #0]
 800bb6c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800bb6e:	693b      	ldr	r3, [r7, #16]
 800bb70:	3301      	adds	r3, #1
 800bb72:	613b      	str	r3, [r7, #16]
    idx++;
 800bb74:	7dfb      	ldrb	r3, [r7, #23]
 800bb76:	3301      	adds	r3, #1
 800bb78:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800bb7a:	7dfb      	ldrb	r3, [r7, #23]
 800bb7c:	68ba      	ldr	r2, [r7, #8]
 800bb7e:	4413      	add	r3, r2
 800bb80:	2200      	movs	r2, #0
 800bb82:	701a      	strb	r2, [r3, #0]
    idx++;
 800bb84:	7dfb      	ldrb	r3, [r7, #23]
 800bb86:	3301      	adds	r3, #1
 800bb88:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800bb8a:	693b      	ldr	r3, [r7, #16]
 800bb8c:	781b      	ldrb	r3, [r3, #0]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d1e7      	bne.n	800bb62 <USBD_GetString+0x6a>
 800bb92:	e000      	b.n	800bb96 <USBD_GetString+0x9e>
    return;
 800bb94:	bf00      	nop
  }
}
 800bb96:	3718      	adds	r7, #24
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}

0800bb9c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bb9c:	b480      	push	{r7}
 800bb9e:	b085      	sub	sp, #20
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bba4:	2300      	movs	r3, #0
 800bba6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bbac:	e005      	b.n	800bbba <USBD_GetLen+0x1e>
  {
    len++;
 800bbae:	7bfb      	ldrb	r3, [r7, #15]
 800bbb0:	3301      	adds	r3, #1
 800bbb2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	3301      	adds	r3, #1
 800bbb8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800bbba:	68bb      	ldr	r3, [r7, #8]
 800bbbc:	781b      	ldrb	r3, [r3, #0]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d1f5      	bne.n	800bbae <USBD_GetLen+0x12>
  }

  return len;
 800bbc2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	3714      	adds	r7, #20
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbce:	4770      	bx	lr

0800bbd0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b084      	sub	sp, #16
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	60f8      	str	r0, [r7, #12]
 800bbd8:	60b9      	str	r1, [r7, #8]
 800bbda:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	2202      	movs	r2, #2
 800bbe0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	687a      	ldr	r2, [r7, #4]
 800bbe8:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	68ba      	ldr	r2, [r7, #8]
 800bbee:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	687a      	ldr	r2, [r7, #4]
 800bbf4:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	68ba      	ldr	r2, [r7, #8]
 800bbfa:	2100      	movs	r1, #0
 800bbfc:	68f8      	ldr	r0, [r7, #12]
 800bbfe:	f000 fcca 	bl	800c596 <USBD_LL_Transmit>

  return USBD_OK;
 800bc02:	2300      	movs	r3, #0
}
 800bc04:	4618      	mov	r0, r3
 800bc06:	3710      	adds	r7, #16
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bd80      	pop	{r7, pc}

0800bc0c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b084      	sub	sp, #16
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	60f8      	str	r0, [r7, #12]
 800bc14:	60b9      	str	r1, [r7, #8]
 800bc16:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	68ba      	ldr	r2, [r7, #8]
 800bc1c:	2100      	movs	r1, #0
 800bc1e:	68f8      	ldr	r0, [r7, #12]
 800bc20:	f000 fcb9 	bl	800c596 <USBD_LL_Transmit>

  return USBD_OK;
 800bc24:	2300      	movs	r3, #0
}
 800bc26:	4618      	mov	r0, r3
 800bc28:	3710      	adds	r7, #16
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	bd80      	pop	{r7, pc}

0800bc2e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800bc2e:	b580      	push	{r7, lr}
 800bc30:	b084      	sub	sp, #16
 800bc32:	af00      	add	r7, sp, #0
 800bc34:	60f8      	str	r0, [r7, #12]
 800bc36:	60b9      	str	r1, [r7, #8]
 800bc38:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	2203      	movs	r2, #3
 800bc3e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	687a      	ldr	r2, [r7, #4]
 800bc46:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	68ba      	ldr	r2, [r7, #8]
 800bc4e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	687a      	ldr	r2, [r7, #4]
 800bc56:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	68ba      	ldr	r2, [r7, #8]
 800bc5e:	2100      	movs	r1, #0
 800bc60:	68f8      	ldr	r0, [r7, #12]
 800bc62:	f000 fcb9 	bl	800c5d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bc66:	2300      	movs	r3, #0
}
 800bc68:	4618      	mov	r0, r3
 800bc6a:	3710      	adds	r7, #16
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	bd80      	pop	{r7, pc}

0800bc70 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b084      	sub	sp, #16
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	60f8      	str	r0, [r7, #12]
 800bc78:	60b9      	str	r1, [r7, #8]
 800bc7a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	68ba      	ldr	r2, [r7, #8]
 800bc80:	2100      	movs	r1, #0
 800bc82:	68f8      	ldr	r0, [r7, #12]
 800bc84:	f000 fca8 	bl	800c5d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bc88:	2300      	movs	r3, #0
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3710      	adds	r7, #16
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}

0800bc92 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bc92:	b580      	push	{r7, lr}
 800bc94:	b082      	sub	sp, #8
 800bc96:	af00      	add	r7, sp, #0
 800bc98:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	2204      	movs	r2, #4
 800bc9e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bca2:	2300      	movs	r3, #0
 800bca4:	2200      	movs	r2, #0
 800bca6:	2100      	movs	r1, #0
 800bca8:	6878      	ldr	r0, [r7, #4]
 800bcaa:	f000 fc74 	bl	800c596 <USBD_LL_Transmit>

  return USBD_OK;
 800bcae:	2300      	movs	r3, #0
}
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	3708      	adds	r7, #8
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	bd80      	pop	{r7, pc}

0800bcb8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b082      	sub	sp, #8
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	2205      	movs	r2, #5
 800bcc4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bcc8:	2300      	movs	r3, #0
 800bcca:	2200      	movs	r2, #0
 800bccc:	2100      	movs	r1, #0
 800bcce:	6878      	ldr	r0, [r7, #4]
 800bcd0:	f000 fc82 	bl	800c5d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bcd4:	2300      	movs	r3, #0
}
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	3708      	adds	r7, #8
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	bd80      	pop	{r7, pc}
	...

0800bce0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800bce4:	2200      	movs	r2, #0
 800bce6:	4912      	ldr	r1, [pc, #72]	@ (800bd30 <MX_USB_DEVICE_Init+0x50>)
 800bce8:	4812      	ldr	r0, [pc, #72]	@ (800bd34 <MX_USB_DEVICE_Init+0x54>)
 800bcea:	f7fe fcdb 	bl	800a6a4 <USBD_Init>
 800bcee:	4603      	mov	r3, r0
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d001      	beq.n	800bcf8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800bcf4:	f7f6 fe7f 	bl	80029f6 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800bcf8:	490f      	ldr	r1, [pc, #60]	@ (800bd38 <MX_USB_DEVICE_Init+0x58>)
 800bcfa:	480e      	ldr	r0, [pc, #56]	@ (800bd34 <MX_USB_DEVICE_Init+0x54>)
 800bcfc:	f7fe fd02 	bl	800a704 <USBD_RegisterClass>
 800bd00:	4603      	mov	r3, r0
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d001      	beq.n	800bd0a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800bd06:	f7f6 fe76 	bl	80029f6 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800bd0a:	490c      	ldr	r1, [pc, #48]	@ (800bd3c <MX_USB_DEVICE_Init+0x5c>)
 800bd0c:	4809      	ldr	r0, [pc, #36]	@ (800bd34 <MX_USB_DEVICE_Init+0x54>)
 800bd0e:	f7fe fc39 	bl	800a584 <USBD_CDC_RegisterInterface>
 800bd12:	4603      	mov	r3, r0
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d001      	beq.n	800bd1c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800bd18:	f7f6 fe6d 	bl	80029f6 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bd1c:	4805      	ldr	r0, [pc, #20]	@ (800bd34 <MX_USB_DEVICE_Init+0x54>)
 800bd1e:	f7fe fd27 	bl	800a770 <USBD_Start>
 800bd22:	4603      	mov	r3, r0
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d001      	beq.n	800bd2c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800bd28:	f7f6 fe65 	bl	80029f6 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bd2c:	bf00      	nop
 800bd2e:	bd80      	pop	{r7, pc}
 800bd30:	20000120 	.word	0x20000120
 800bd34:	20000638 	.word	0x20000638
 800bd38:	2000008c 	.word	0x2000008c
 800bd3c:	2000010c 	.word	0x2000010c

0800bd40 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bd44:	2200      	movs	r2, #0
 800bd46:	4905      	ldr	r1, [pc, #20]	@ (800bd5c <CDC_Init_FS+0x1c>)
 800bd48:	4805      	ldr	r0, [pc, #20]	@ (800bd60 <CDC_Init_FS+0x20>)
 800bd4a:	f7fe fc35 	bl	800a5b8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bd4e:	4905      	ldr	r1, [pc, #20]	@ (800bd64 <CDC_Init_FS+0x24>)
 800bd50:	4803      	ldr	r0, [pc, #12]	@ (800bd60 <CDC_Init_FS+0x20>)
 800bd52:	f7fe fc53 	bl	800a5fc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bd56:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bd58:	4618      	mov	r0, r3
 800bd5a:	bd80      	pop	{r7, pc}
 800bd5c:	20001114 	.word	0x20001114
 800bd60:	20000638 	.word	0x20000638
 800bd64:	20000914 	.word	0x20000914

0800bd68 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bd68:	b480      	push	{r7}
 800bd6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bd6c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bd6e:	4618      	mov	r0, r3
 800bd70:	46bd      	mov	sp, r7
 800bd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd76:	4770      	bx	lr

0800bd78 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bd78:	b480      	push	{r7}
 800bd7a:	b083      	sub	sp, #12
 800bd7c:	af00      	add	r7, sp, #0
 800bd7e:	4603      	mov	r3, r0
 800bd80:	6039      	str	r1, [r7, #0]
 800bd82:	71fb      	strb	r3, [r7, #7]
 800bd84:	4613      	mov	r3, r2
 800bd86:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bd88:	79fb      	ldrb	r3, [r7, #7]
 800bd8a:	2b23      	cmp	r3, #35	@ 0x23
 800bd8c:	d84a      	bhi.n	800be24 <CDC_Control_FS+0xac>
 800bd8e:	a201      	add	r2, pc, #4	@ (adr r2, 800bd94 <CDC_Control_FS+0x1c>)
 800bd90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd94:	0800be25 	.word	0x0800be25
 800bd98:	0800be25 	.word	0x0800be25
 800bd9c:	0800be25 	.word	0x0800be25
 800bda0:	0800be25 	.word	0x0800be25
 800bda4:	0800be25 	.word	0x0800be25
 800bda8:	0800be25 	.word	0x0800be25
 800bdac:	0800be25 	.word	0x0800be25
 800bdb0:	0800be25 	.word	0x0800be25
 800bdb4:	0800be25 	.word	0x0800be25
 800bdb8:	0800be25 	.word	0x0800be25
 800bdbc:	0800be25 	.word	0x0800be25
 800bdc0:	0800be25 	.word	0x0800be25
 800bdc4:	0800be25 	.word	0x0800be25
 800bdc8:	0800be25 	.word	0x0800be25
 800bdcc:	0800be25 	.word	0x0800be25
 800bdd0:	0800be25 	.word	0x0800be25
 800bdd4:	0800be25 	.word	0x0800be25
 800bdd8:	0800be25 	.word	0x0800be25
 800bddc:	0800be25 	.word	0x0800be25
 800bde0:	0800be25 	.word	0x0800be25
 800bde4:	0800be25 	.word	0x0800be25
 800bde8:	0800be25 	.word	0x0800be25
 800bdec:	0800be25 	.word	0x0800be25
 800bdf0:	0800be25 	.word	0x0800be25
 800bdf4:	0800be25 	.word	0x0800be25
 800bdf8:	0800be25 	.word	0x0800be25
 800bdfc:	0800be25 	.word	0x0800be25
 800be00:	0800be25 	.word	0x0800be25
 800be04:	0800be25 	.word	0x0800be25
 800be08:	0800be25 	.word	0x0800be25
 800be0c:	0800be25 	.word	0x0800be25
 800be10:	0800be25 	.word	0x0800be25
 800be14:	0800be25 	.word	0x0800be25
 800be18:	0800be25 	.word	0x0800be25
 800be1c:	0800be25 	.word	0x0800be25
 800be20:	0800be25 	.word	0x0800be25
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800be24:	bf00      	nop
  }

  return (USBD_OK);
 800be26:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800be28:	4618      	mov	r0, r3
 800be2a:	370c      	adds	r7, #12
 800be2c:	46bd      	mov	sp, r7
 800be2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be32:	4770      	bx	lr

0800be34 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b082      	sub	sp, #8
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
 800be3c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800be3e:	6879      	ldr	r1, [r7, #4]
 800be40:	4805      	ldr	r0, [pc, #20]	@ (800be58 <CDC_Receive_FS+0x24>)
 800be42:	f7fe fbdb 	bl	800a5fc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800be46:	4804      	ldr	r0, [pc, #16]	@ (800be58 <CDC_Receive_FS+0x24>)
 800be48:	f7fe fbf6 	bl	800a638 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800be4c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800be4e:	4618      	mov	r0, r3
 800be50:	3708      	adds	r7, #8
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}
 800be56:	bf00      	nop
 800be58:	20000638 	.word	0x20000638

0800be5c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800be5c:	b480      	push	{r7}
 800be5e:	b087      	sub	sp, #28
 800be60:	af00      	add	r7, sp, #0
 800be62:	60f8      	str	r0, [r7, #12]
 800be64:	60b9      	str	r1, [r7, #8]
 800be66:	4613      	mov	r3, r2
 800be68:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800be6a:	2300      	movs	r3, #0
 800be6c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800be6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800be72:	4618      	mov	r0, r3
 800be74:	371c      	adds	r7, #28
 800be76:	46bd      	mov	sp, r7
 800be78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7c:	4770      	bx	lr
	...

0800be80 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be80:	b480      	push	{r7}
 800be82:	b083      	sub	sp, #12
 800be84:	af00      	add	r7, sp, #0
 800be86:	4603      	mov	r3, r0
 800be88:	6039      	str	r1, [r7, #0]
 800be8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	2212      	movs	r2, #18
 800be90:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800be92:	4b03      	ldr	r3, [pc, #12]	@ (800bea0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800be94:	4618      	mov	r0, r3
 800be96:	370c      	adds	r7, #12
 800be98:	46bd      	mov	sp, r7
 800be9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9e:	4770      	bx	lr
 800bea0:	2000013c 	.word	0x2000013c

0800bea4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bea4:	b480      	push	{r7}
 800bea6:	b083      	sub	sp, #12
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	4603      	mov	r3, r0
 800beac:	6039      	str	r1, [r7, #0]
 800beae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	2204      	movs	r2, #4
 800beb4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800beb6:	4b03      	ldr	r3, [pc, #12]	@ (800bec4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800beb8:	4618      	mov	r0, r3
 800beba:	370c      	adds	r7, #12
 800bebc:	46bd      	mov	sp, r7
 800bebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec2:	4770      	bx	lr
 800bec4:	20000150 	.word	0x20000150

0800bec8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b082      	sub	sp, #8
 800becc:	af00      	add	r7, sp, #0
 800bece:	4603      	mov	r3, r0
 800bed0:	6039      	str	r1, [r7, #0]
 800bed2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bed4:	79fb      	ldrb	r3, [r7, #7]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d105      	bne.n	800bee6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800beda:	683a      	ldr	r2, [r7, #0]
 800bedc:	4907      	ldr	r1, [pc, #28]	@ (800befc <USBD_FS_ProductStrDescriptor+0x34>)
 800bede:	4808      	ldr	r0, [pc, #32]	@ (800bf00 <USBD_FS_ProductStrDescriptor+0x38>)
 800bee0:	f7ff fe0a 	bl	800baf8 <USBD_GetString>
 800bee4:	e004      	b.n	800bef0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bee6:	683a      	ldr	r2, [r7, #0]
 800bee8:	4904      	ldr	r1, [pc, #16]	@ (800befc <USBD_FS_ProductStrDescriptor+0x34>)
 800beea:	4805      	ldr	r0, [pc, #20]	@ (800bf00 <USBD_FS_ProductStrDescriptor+0x38>)
 800beec:	f7ff fe04 	bl	800baf8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bef0:	4b02      	ldr	r3, [pc, #8]	@ (800befc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800bef2:	4618      	mov	r0, r3
 800bef4:	3708      	adds	r7, #8
 800bef6:	46bd      	mov	sp, r7
 800bef8:	bd80      	pop	{r7, pc}
 800befa:	bf00      	nop
 800befc:	20001914 	.word	0x20001914
 800bf00:	0800d2ac 	.word	0x0800d2ac

0800bf04 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b082      	sub	sp, #8
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	6039      	str	r1, [r7, #0]
 800bf0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bf10:	683a      	ldr	r2, [r7, #0]
 800bf12:	4904      	ldr	r1, [pc, #16]	@ (800bf24 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800bf14:	4804      	ldr	r0, [pc, #16]	@ (800bf28 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800bf16:	f7ff fdef 	bl	800baf8 <USBD_GetString>
  return USBD_StrDesc;
 800bf1a:	4b02      	ldr	r3, [pc, #8]	@ (800bf24 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	3708      	adds	r7, #8
 800bf20:	46bd      	mov	sp, r7
 800bf22:	bd80      	pop	{r7, pc}
 800bf24:	20001914 	.word	0x20001914
 800bf28:	0800d2c4 	.word	0x0800d2c4

0800bf2c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b082      	sub	sp, #8
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	4603      	mov	r3, r0
 800bf34:	6039      	str	r1, [r7, #0]
 800bf36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	221a      	movs	r2, #26
 800bf3c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bf3e:	f000 f843 	bl	800bfc8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bf42:	4b02      	ldr	r3, [pc, #8]	@ (800bf4c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	3708      	adds	r7, #8
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	bd80      	pop	{r7, pc}
 800bf4c:	20000154 	.word	0x20000154

0800bf50 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b082      	sub	sp, #8
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	4603      	mov	r3, r0
 800bf58:	6039      	str	r1, [r7, #0]
 800bf5a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bf5c:	79fb      	ldrb	r3, [r7, #7]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d105      	bne.n	800bf6e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bf62:	683a      	ldr	r2, [r7, #0]
 800bf64:	4907      	ldr	r1, [pc, #28]	@ (800bf84 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bf66:	4808      	ldr	r0, [pc, #32]	@ (800bf88 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bf68:	f7ff fdc6 	bl	800baf8 <USBD_GetString>
 800bf6c:	e004      	b.n	800bf78 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bf6e:	683a      	ldr	r2, [r7, #0]
 800bf70:	4904      	ldr	r1, [pc, #16]	@ (800bf84 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bf72:	4805      	ldr	r0, [pc, #20]	@ (800bf88 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bf74:	f7ff fdc0 	bl	800baf8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bf78:	4b02      	ldr	r3, [pc, #8]	@ (800bf84 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	3708      	adds	r7, #8
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}
 800bf82:	bf00      	nop
 800bf84:	20001914 	.word	0x20001914
 800bf88:	0800d2d8 	.word	0x0800d2d8

0800bf8c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf8c:	b580      	push	{r7, lr}
 800bf8e:	b082      	sub	sp, #8
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	4603      	mov	r3, r0
 800bf94:	6039      	str	r1, [r7, #0]
 800bf96:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bf98:	79fb      	ldrb	r3, [r7, #7]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d105      	bne.n	800bfaa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bf9e:	683a      	ldr	r2, [r7, #0]
 800bfa0:	4907      	ldr	r1, [pc, #28]	@ (800bfc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bfa2:	4808      	ldr	r0, [pc, #32]	@ (800bfc4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bfa4:	f7ff fda8 	bl	800baf8 <USBD_GetString>
 800bfa8:	e004      	b.n	800bfb4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bfaa:	683a      	ldr	r2, [r7, #0]
 800bfac:	4904      	ldr	r1, [pc, #16]	@ (800bfc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bfae:	4805      	ldr	r0, [pc, #20]	@ (800bfc4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bfb0:	f7ff fda2 	bl	800baf8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bfb4:	4b02      	ldr	r3, [pc, #8]	@ (800bfc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	3708      	adds	r7, #8
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	bd80      	pop	{r7, pc}
 800bfbe:	bf00      	nop
 800bfc0:	20001914 	.word	0x20001914
 800bfc4:	0800d2e4 	.word	0x0800d2e4

0800bfc8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b084      	sub	sp, #16
 800bfcc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bfce:	4b0f      	ldr	r3, [pc, #60]	@ (800c00c <Get_SerialNum+0x44>)
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bfd4:	4b0e      	ldr	r3, [pc, #56]	@ (800c010 <Get_SerialNum+0x48>)
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bfda:	4b0e      	ldr	r3, [pc, #56]	@ (800c014 <Get_SerialNum+0x4c>)
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bfe0:	68fa      	ldr	r2, [r7, #12]
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	4413      	add	r3, r2
 800bfe6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d009      	beq.n	800c002 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bfee:	2208      	movs	r2, #8
 800bff0:	4909      	ldr	r1, [pc, #36]	@ (800c018 <Get_SerialNum+0x50>)
 800bff2:	68f8      	ldr	r0, [r7, #12]
 800bff4:	f000 f814 	bl	800c020 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bff8:	2204      	movs	r2, #4
 800bffa:	4908      	ldr	r1, [pc, #32]	@ (800c01c <Get_SerialNum+0x54>)
 800bffc:	68b8      	ldr	r0, [r7, #8]
 800bffe:	f000 f80f 	bl	800c020 <IntToUnicode>
  }
}
 800c002:	bf00      	nop
 800c004:	3710      	adds	r7, #16
 800c006:	46bd      	mov	sp, r7
 800c008:	bd80      	pop	{r7, pc}
 800c00a:	bf00      	nop
 800c00c:	1fff7a10 	.word	0x1fff7a10
 800c010:	1fff7a14 	.word	0x1fff7a14
 800c014:	1fff7a18 	.word	0x1fff7a18
 800c018:	20000156 	.word	0x20000156
 800c01c:	20000166 	.word	0x20000166

0800c020 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c020:	b480      	push	{r7}
 800c022:	b087      	sub	sp, #28
 800c024:	af00      	add	r7, sp, #0
 800c026:	60f8      	str	r0, [r7, #12]
 800c028:	60b9      	str	r1, [r7, #8]
 800c02a:	4613      	mov	r3, r2
 800c02c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c02e:	2300      	movs	r3, #0
 800c030:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c032:	2300      	movs	r3, #0
 800c034:	75fb      	strb	r3, [r7, #23]
 800c036:	e027      	b.n	800c088 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	0f1b      	lsrs	r3, r3, #28
 800c03c:	2b09      	cmp	r3, #9
 800c03e:	d80b      	bhi.n	800c058 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	0f1b      	lsrs	r3, r3, #28
 800c044:	b2da      	uxtb	r2, r3
 800c046:	7dfb      	ldrb	r3, [r7, #23]
 800c048:	005b      	lsls	r3, r3, #1
 800c04a:	4619      	mov	r1, r3
 800c04c:	68bb      	ldr	r3, [r7, #8]
 800c04e:	440b      	add	r3, r1
 800c050:	3230      	adds	r2, #48	@ 0x30
 800c052:	b2d2      	uxtb	r2, r2
 800c054:	701a      	strb	r2, [r3, #0]
 800c056:	e00a      	b.n	800c06e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	0f1b      	lsrs	r3, r3, #28
 800c05c:	b2da      	uxtb	r2, r3
 800c05e:	7dfb      	ldrb	r3, [r7, #23]
 800c060:	005b      	lsls	r3, r3, #1
 800c062:	4619      	mov	r1, r3
 800c064:	68bb      	ldr	r3, [r7, #8]
 800c066:	440b      	add	r3, r1
 800c068:	3237      	adds	r2, #55	@ 0x37
 800c06a:	b2d2      	uxtb	r2, r2
 800c06c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	011b      	lsls	r3, r3, #4
 800c072:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c074:	7dfb      	ldrb	r3, [r7, #23]
 800c076:	005b      	lsls	r3, r3, #1
 800c078:	3301      	adds	r3, #1
 800c07a:	68ba      	ldr	r2, [r7, #8]
 800c07c:	4413      	add	r3, r2
 800c07e:	2200      	movs	r2, #0
 800c080:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c082:	7dfb      	ldrb	r3, [r7, #23]
 800c084:	3301      	adds	r3, #1
 800c086:	75fb      	strb	r3, [r7, #23]
 800c088:	7dfa      	ldrb	r2, [r7, #23]
 800c08a:	79fb      	ldrb	r3, [r7, #7]
 800c08c:	429a      	cmp	r2, r3
 800c08e:	d3d3      	bcc.n	800c038 <IntToUnicode+0x18>
  }
}
 800c090:	bf00      	nop
 800c092:	bf00      	nop
 800c094:	371c      	adds	r7, #28
 800c096:	46bd      	mov	sp, r7
 800c098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09c:	4770      	bx	lr
	...

0800c0a0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b08a      	sub	sp, #40	@ 0x28
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c0a8:	f107 0314 	add.w	r3, r7, #20
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	601a      	str	r2, [r3, #0]
 800c0b0:	605a      	str	r2, [r3, #4]
 800c0b2:	609a      	str	r2, [r3, #8]
 800c0b4:	60da      	str	r2, [r3, #12]
 800c0b6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c0c0:	d13a      	bne.n	800c138 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	613b      	str	r3, [r7, #16]
 800c0c6:	4b1e      	ldr	r3, [pc, #120]	@ (800c140 <HAL_PCD_MspInit+0xa0>)
 800c0c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0ca:	4a1d      	ldr	r2, [pc, #116]	@ (800c140 <HAL_PCD_MspInit+0xa0>)
 800c0cc:	f043 0301 	orr.w	r3, r3, #1
 800c0d0:	6313      	str	r3, [r2, #48]	@ 0x30
 800c0d2:	4b1b      	ldr	r3, [pc, #108]	@ (800c140 <HAL_PCD_MspInit+0xa0>)
 800c0d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0d6:	f003 0301 	and.w	r3, r3, #1
 800c0da:	613b      	str	r3, [r7, #16]
 800c0dc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c0de:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c0e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c0e4:	2302      	movs	r3, #2
 800c0e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c0ec:	2303      	movs	r3, #3
 800c0ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c0f0:	230a      	movs	r3, #10
 800c0f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c0f4:	f107 0314 	add.w	r3, r7, #20
 800c0f8:	4619      	mov	r1, r3
 800c0fa:	4812      	ldr	r0, [pc, #72]	@ (800c144 <HAL_PCD_MspInit+0xa4>)
 800c0fc:	f7f7 fe92 	bl	8003e24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c100:	4b0f      	ldr	r3, [pc, #60]	@ (800c140 <HAL_PCD_MspInit+0xa0>)
 800c102:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c104:	4a0e      	ldr	r2, [pc, #56]	@ (800c140 <HAL_PCD_MspInit+0xa0>)
 800c106:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c10a:	6353      	str	r3, [r2, #52]	@ 0x34
 800c10c:	2300      	movs	r3, #0
 800c10e:	60fb      	str	r3, [r7, #12]
 800c110:	4b0b      	ldr	r3, [pc, #44]	@ (800c140 <HAL_PCD_MspInit+0xa0>)
 800c112:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c114:	4a0a      	ldr	r2, [pc, #40]	@ (800c140 <HAL_PCD_MspInit+0xa0>)
 800c116:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c11a:	6453      	str	r3, [r2, #68]	@ 0x44
 800c11c:	4b08      	ldr	r3, [pc, #32]	@ (800c140 <HAL_PCD_MspInit+0xa0>)
 800c11e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c120:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c124:	60fb      	str	r3, [r7, #12]
 800c126:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 2, 0);
 800c128:	2200      	movs	r2, #0
 800c12a:	2102      	movs	r1, #2
 800c12c:	2043      	movs	r0, #67	@ 0x43
 800c12e:	f7f7 fa40 	bl	80035b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c132:	2043      	movs	r0, #67	@ 0x43
 800c134:	f7f7 fa59 	bl	80035ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c138:	bf00      	nop
 800c13a:	3728      	adds	r7, #40	@ 0x28
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}
 800c140:	40023800 	.word	0x40023800
 800c144:	40020000 	.word	0x40020000

0800c148 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b082      	sub	sp, #8
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c15c:	4619      	mov	r1, r3
 800c15e:	4610      	mov	r0, r2
 800c160:	f7fe fb53 	bl	800a80a <USBD_LL_SetupStage>
}
 800c164:	bf00      	nop
 800c166:	3708      	adds	r7, #8
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}

0800c16c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b082      	sub	sp, #8
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
 800c174:	460b      	mov	r3, r1
 800c176:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c17e:	78fa      	ldrb	r2, [r7, #3]
 800c180:	6879      	ldr	r1, [r7, #4]
 800c182:	4613      	mov	r3, r2
 800c184:	00db      	lsls	r3, r3, #3
 800c186:	4413      	add	r3, r2
 800c188:	009b      	lsls	r3, r3, #2
 800c18a:	440b      	add	r3, r1
 800c18c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c190:	681a      	ldr	r2, [r3, #0]
 800c192:	78fb      	ldrb	r3, [r7, #3]
 800c194:	4619      	mov	r1, r3
 800c196:	f7fe fb8d 	bl	800a8b4 <USBD_LL_DataOutStage>
}
 800c19a:	bf00      	nop
 800c19c:	3708      	adds	r7, #8
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	bd80      	pop	{r7, pc}

0800c1a2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1a2:	b580      	push	{r7, lr}
 800c1a4:	b082      	sub	sp, #8
 800c1a6:	af00      	add	r7, sp, #0
 800c1a8:	6078      	str	r0, [r7, #4]
 800c1aa:	460b      	mov	r3, r1
 800c1ac:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c1b4:	78fa      	ldrb	r2, [r7, #3]
 800c1b6:	6879      	ldr	r1, [r7, #4]
 800c1b8:	4613      	mov	r3, r2
 800c1ba:	00db      	lsls	r3, r3, #3
 800c1bc:	4413      	add	r3, r2
 800c1be:	009b      	lsls	r3, r3, #2
 800c1c0:	440b      	add	r3, r1
 800c1c2:	3320      	adds	r3, #32
 800c1c4:	681a      	ldr	r2, [r3, #0]
 800c1c6:	78fb      	ldrb	r3, [r7, #3]
 800c1c8:	4619      	mov	r1, r3
 800c1ca:	f7fe fc2f 	bl	800aa2c <USBD_LL_DataInStage>
}
 800c1ce:	bf00      	nop
 800c1d0:	3708      	adds	r7, #8
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	bd80      	pop	{r7, pc}

0800c1d6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1d6:	b580      	push	{r7, lr}
 800c1d8:	b082      	sub	sp, #8
 800c1da:	af00      	add	r7, sp, #0
 800c1dc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	f7fe fd73 	bl	800acd0 <USBD_LL_SOF>
}
 800c1ea:	bf00      	nop
 800c1ec:	3708      	adds	r7, #8
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bd80      	pop	{r7, pc}

0800c1f2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1f2:	b580      	push	{r7, lr}
 800c1f4:	b084      	sub	sp, #16
 800c1f6:	af00      	add	r7, sp, #0
 800c1f8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c1fa:	2301      	movs	r3, #1
 800c1fc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	79db      	ldrb	r3, [r3, #7]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d102      	bne.n	800c20c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c206:	2300      	movs	r3, #0
 800c208:	73fb      	strb	r3, [r7, #15]
 800c20a:	e008      	b.n	800c21e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	79db      	ldrb	r3, [r3, #7]
 800c210:	2b02      	cmp	r3, #2
 800c212:	d102      	bne.n	800c21a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c214:	2301      	movs	r3, #1
 800c216:	73fb      	strb	r3, [r7, #15]
 800c218:	e001      	b.n	800c21e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c21a:	f7f6 fbec 	bl	80029f6 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c224:	7bfa      	ldrb	r2, [r7, #15]
 800c226:	4611      	mov	r1, r2
 800c228:	4618      	mov	r0, r3
 800c22a:	f7fe fd0d 	bl	800ac48 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c234:	4618      	mov	r0, r3
 800c236:	f7fe fcb4 	bl	800aba2 <USBD_LL_Reset>
}
 800c23a:	bf00      	nop
 800c23c:	3710      	adds	r7, #16
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd80      	pop	{r7, pc}
	...

0800c244 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c244:	b580      	push	{r7, lr}
 800c246:	b082      	sub	sp, #8
 800c248:	af00      	add	r7, sp, #0
 800c24a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c252:	4618      	mov	r0, r3
 800c254:	f7fe fd08 	bl	800ac68 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	687a      	ldr	r2, [r7, #4]
 800c264:	6812      	ldr	r2, [r2, #0]
 800c266:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c26a:	f043 0301 	orr.w	r3, r3, #1
 800c26e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	7adb      	ldrb	r3, [r3, #11]
 800c274:	2b00      	cmp	r3, #0
 800c276:	d005      	beq.n	800c284 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c278:	4b04      	ldr	r3, [pc, #16]	@ (800c28c <HAL_PCD_SuspendCallback+0x48>)
 800c27a:	691b      	ldr	r3, [r3, #16]
 800c27c:	4a03      	ldr	r2, [pc, #12]	@ (800c28c <HAL_PCD_SuspendCallback+0x48>)
 800c27e:	f043 0306 	orr.w	r3, r3, #6
 800c282:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c284:	bf00      	nop
 800c286:	3708      	adds	r7, #8
 800c288:	46bd      	mov	sp, r7
 800c28a:	bd80      	pop	{r7, pc}
 800c28c:	e000ed00 	.word	0xe000ed00

0800c290 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c290:	b580      	push	{r7, lr}
 800c292:	b082      	sub	sp, #8
 800c294:	af00      	add	r7, sp, #0
 800c296:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c29e:	4618      	mov	r0, r3
 800c2a0:	f7fe fcfe 	bl	800aca0 <USBD_LL_Resume>
}
 800c2a4:	bf00      	nop
 800c2a6:	3708      	adds	r7, #8
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	bd80      	pop	{r7, pc}

0800c2ac <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b082      	sub	sp, #8
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
 800c2b4:	460b      	mov	r3, r1
 800c2b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c2be:	78fa      	ldrb	r2, [r7, #3]
 800c2c0:	4611      	mov	r1, r2
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	f7fe fd56 	bl	800ad74 <USBD_LL_IsoOUTIncomplete>
}
 800c2c8:	bf00      	nop
 800c2ca:	3708      	adds	r7, #8
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	bd80      	pop	{r7, pc}

0800c2d0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b082      	sub	sp, #8
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
 800c2d8:	460b      	mov	r3, r1
 800c2da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c2e2:	78fa      	ldrb	r2, [r7, #3]
 800c2e4:	4611      	mov	r1, r2
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	f7fe fd12 	bl	800ad10 <USBD_LL_IsoINIncomplete>
}
 800c2ec:	bf00      	nop
 800c2ee:	3708      	adds	r7, #8
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	bd80      	pop	{r7, pc}

0800c2f4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b082      	sub	sp, #8
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c302:	4618      	mov	r0, r3
 800c304:	f7fe fd68 	bl	800add8 <USBD_LL_DevConnected>
}
 800c308:	bf00      	nop
 800c30a:	3708      	adds	r7, #8
 800c30c:	46bd      	mov	sp, r7
 800c30e:	bd80      	pop	{r7, pc}

0800c310 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b082      	sub	sp, #8
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c31e:	4618      	mov	r0, r3
 800c320:	f7fe fd65 	bl	800adee <USBD_LL_DevDisconnected>
}
 800c324:	bf00      	nop
 800c326:	3708      	adds	r7, #8
 800c328:	46bd      	mov	sp, r7
 800c32a:	bd80      	pop	{r7, pc}

0800c32c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b082      	sub	sp, #8
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	781b      	ldrb	r3, [r3, #0]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d13c      	bne.n	800c3b6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c33c:	4a20      	ldr	r2, [pc, #128]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	4a1e      	ldr	r2, [pc, #120]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c348:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c34c:	4b1c      	ldr	r3, [pc, #112]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c34e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c352:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c354:	4b1a      	ldr	r3, [pc, #104]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c356:	2204      	movs	r2, #4
 800c358:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c35a:	4b19      	ldr	r3, [pc, #100]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c35c:	2202      	movs	r2, #2
 800c35e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c360:	4b17      	ldr	r3, [pc, #92]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c362:	2200      	movs	r2, #0
 800c364:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c366:	4b16      	ldr	r3, [pc, #88]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c368:	2202      	movs	r2, #2
 800c36a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c36c:	4b14      	ldr	r3, [pc, #80]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c36e:	2200      	movs	r2, #0
 800c370:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c372:	4b13      	ldr	r3, [pc, #76]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c374:	2200      	movs	r2, #0
 800c376:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c378:	4b11      	ldr	r3, [pc, #68]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c37a:	2200      	movs	r2, #0
 800c37c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c37e:	4b10      	ldr	r3, [pc, #64]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c380:	2200      	movs	r2, #0
 800c382:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c384:	4b0e      	ldr	r3, [pc, #56]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c386:	2200      	movs	r2, #0
 800c388:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c38a:	480d      	ldr	r0, [pc, #52]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c38c:	f7f7 ff30 	bl	80041f0 <HAL_PCD_Init>
 800c390:	4603      	mov	r3, r0
 800c392:	2b00      	cmp	r3, #0
 800c394:	d001      	beq.n	800c39a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c396:	f7f6 fb2e 	bl	80029f6 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c39a:	2180      	movs	r1, #128	@ 0x80
 800c39c:	4808      	ldr	r0, [pc, #32]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c39e:	f7f9 f95c 	bl	800565a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c3a2:	2240      	movs	r2, #64	@ 0x40
 800c3a4:	2100      	movs	r1, #0
 800c3a6:	4806      	ldr	r0, [pc, #24]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c3a8:	f7f9 f910 	bl	80055cc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c3ac:	2280      	movs	r2, #128	@ 0x80
 800c3ae:	2101      	movs	r1, #1
 800c3b0:	4803      	ldr	r0, [pc, #12]	@ (800c3c0 <USBD_LL_Init+0x94>)
 800c3b2:	f7f9 f90b 	bl	80055cc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c3b6:	2300      	movs	r3, #0
}
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	3708      	adds	r7, #8
 800c3bc:	46bd      	mov	sp, r7
 800c3be:	bd80      	pop	{r7, pc}
 800c3c0:	20001b14 	.word	0x20001b14

0800c3c4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b084      	sub	sp, #16
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f7f8 f817 	bl	800440e <HAL_PCD_Start>
 800c3e0:	4603      	mov	r3, r0
 800c3e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c3e4:	7bfb      	ldrb	r3, [r7, #15]
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	f000 f942 	bl	800c670 <USBD_Get_USB_Status>
 800c3ec:	4603      	mov	r3, r0
 800c3ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c3f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800c3f2:	4618      	mov	r0, r3
 800c3f4:	3710      	adds	r7, #16
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	bd80      	pop	{r7, pc}

0800c3fa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c3fa:	b580      	push	{r7, lr}
 800c3fc:	b084      	sub	sp, #16
 800c3fe:	af00      	add	r7, sp, #0
 800c400:	6078      	str	r0, [r7, #4]
 800c402:	4608      	mov	r0, r1
 800c404:	4611      	mov	r1, r2
 800c406:	461a      	mov	r2, r3
 800c408:	4603      	mov	r3, r0
 800c40a:	70fb      	strb	r3, [r7, #3]
 800c40c:	460b      	mov	r3, r1
 800c40e:	70bb      	strb	r3, [r7, #2]
 800c410:	4613      	mov	r3, r2
 800c412:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c414:	2300      	movs	r3, #0
 800c416:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c418:	2300      	movs	r3, #0
 800c41a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c422:	78bb      	ldrb	r3, [r7, #2]
 800c424:	883a      	ldrh	r2, [r7, #0]
 800c426:	78f9      	ldrb	r1, [r7, #3]
 800c428:	f7f8 fceb 	bl	8004e02 <HAL_PCD_EP_Open>
 800c42c:	4603      	mov	r3, r0
 800c42e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c430:	7bfb      	ldrb	r3, [r7, #15]
 800c432:	4618      	mov	r0, r3
 800c434:	f000 f91c 	bl	800c670 <USBD_Get_USB_Status>
 800c438:	4603      	mov	r3, r0
 800c43a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c43c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c43e:	4618      	mov	r0, r3
 800c440:	3710      	adds	r7, #16
 800c442:	46bd      	mov	sp, r7
 800c444:	bd80      	pop	{r7, pc}

0800c446 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c446:	b580      	push	{r7, lr}
 800c448:	b084      	sub	sp, #16
 800c44a:	af00      	add	r7, sp, #0
 800c44c:	6078      	str	r0, [r7, #4]
 800c44e:	460b      	mov	r3, r1
 800c450:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c452:	2300      	movs	r3, #0
 800c454:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c456:	2300      	movs	r3, #0
 800c458:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c460:	78fa      	ldrb	r2, [r7, #3]
 800c462:	4611      	mov	r1, r2
 800c464:	4618      	mov	r0, r3
 800c466:	f7f8 fd36 	bl	8004ed6 <HAL_PCD_EP_Close>
 800c46a:	4603      	mov	r3, r0
 800c46c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c46e:	7bfb      	ldrb	r3, [r7, #15]
 800c470:	4618      	mov	r0, r3
 800c472:	f000 f8fd 	bl	800c670 <USBD_Get_USB_Status>
 800c476:	4603      	mov	r3, r0
 800c478:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c47a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c47c:	4618      	mov	r0, r3
 800c47e:	3710      	adds	r7, #16
 800c480:	46bd      	mov	sp, r7
 800c482:	bd80      	pop	{r7, pc}

0800c484 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c484:	b580      	push	{r7, lr}
 800c486:	b084      	sub	sp, #16
 800c488:	af00      	add	r7, sp, #0
 800c48a:	6078      	str	r0, [r7, #4]
 800c48c:	460b      	mov	r3, r1
 800c48e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c490:	2300      	movs	r3, #0
 800c492:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c494:	2300      	movs	r3, #0
 800c496:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c49e:	78fa      	ldrb	r2, [r7, #3]
 800c4a0:	4611      	mov	r1, r2
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	f7f8 fdee 	bl	8005084 <HAL_PCD_EP_SetStall>
 800c4a8:	4603      	mov	r3, r0
 800c4aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4ac:	7bfb      	ldrb	r3, [r7, #15]
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	f000 f8de 	bl	800c670 <USBD_Get_USB_Status>
 800c4b4:	4603      	mov	r3, r0
 800c4b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c4b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	3710      	adds	r7, #16
 800c4be:	46bd      	mov	sp, r7
 800c4c0:	bd80      	pop	{r7, pc}

0800c4c2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c4c2:	b580      	push	{r7, lr}
 800c4c4:	b084      	sub	sp, #16
 800c4c6:	af00      	add	r7, sp, #0
 800c4c8:	6078      	str	r0, [r7, #4]
 800c4ca:	460b      	mov	r3, r1
 800c4cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c4ce:	2300      	movs	r3, #0
 800c4d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c4dc:	78fa      	ldrb	r2, [r7, #3]
 800c4de:	4611      	mov	r1, r2
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	f7f8 fe32 	bl	800514a <HAL_PCD_EP_ClrStall>
 800c4e6:	4603      	mov	r3, r0
 800c4e8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4ea:	7bfb      	ldrb	r3, [r7, #15]
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	f000 f8bf 	bl	800c670 <USBD_Get_USB_Status>
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c4f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	3710      	adds	r7, #16
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	bd80      	pop	{r7, pc}

0800c500 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c500:	b480      	push	{r7}
 800c502:	b085      	sub	sp, #20
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
 800c508:	460b      	mov	r3, r1
 800c50a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c512:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c514:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	da0b      	bge.n	800c534 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c51c:	78fb      	ldrb	r3, [r7, #3]
 800c51e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c522:	68f9      	ldr	r1, [r7, #12]
 800c524:	4613      	mov	r3, r2
 800c526:	00db      	lsls	r3, r3, #3
 800c528:	4413      	add	r3, r2
 800c52a:	009b      	lsls	r3, r3, #2
 800c52c:	440b      	add	r3, r1
 800c52e:	3316      	adds	r3, #22
 800c530:	781b      	ldrb	r3, [r3, #0]
 800c532:	e00b      	b.n	800c54c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c534:	78fb      	ldrb	r3, [r7, #3]
 800c536:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c53a:	68f9      	ldr	r1, [r7, #12]
 800c53c:	4613      	mov	r3, r2
 800c53e:	00db      	lsls	r3, r3, #3
 800c540:	4413      	add	r3, r2
 800c542:	009b      	lsls	r3, r3, #2
 800c544:	440b      	add	r3, r1
 800c546:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c54a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c54c:	4618      	mov	r0, r3
 800c54e:	3714      	adds	r7, #20
 800c550:	46bd      	mov	sp, r7
 800c552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c556:	4770      	bx	lr

0800c558 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	b084      	sub	sp, #16
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	6078      	str	r0, [r7, #4]
 800c560:	460b      	mov	r3, r1
 800c562:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c564:	2300      	movs	r3, #0
 800c566:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c568:	2300      	movs	r3, #0
 800c56a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c572:	78fa      	ldrb	r2, [r7, #3]
 800c574:	4611      	mov	r1, r2
 800c576:	4618      	mov	r0, r3
 800c578:	f7f8 fc1f 	bl	8004dba <HAL_PCD_SetAddress>
 800c57c:	4603      	mov	r3, r0
 800c57e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c580:	7bfb      	ldrb	r3, [r7, #15]
 800c582:	4618      	mov	r0, r3
 800c584:	f000 f874 	bl	800c670 <USBD_Get_USB_Status>
 800c588:	4603      	mov	r3, r0
 800c58a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c58c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c58e:	4618      	mov	r0, r3
 800c590:	3710      	adds	r7, #16
 800c592:	46bd      	mov	sp, r7
 800c594:	bd80      	pop	{r7, pc}

0800c596 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c596:	b580      	push	{r7, lr}
 800c598:	b086      	sub	sp, #24
 800c59a:	af00      	add	r7, sp, #0
 800c59c:	60f8      	str	r0, [r7, #12]
 800c59e:	607a      	str	r2, [r7, #4]
 800c5a0:	603b      	str	r3, [r7, #0]
 800c5a2:	460b      	mov	r3, r1
 800c5a4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c5b4:	7af9      	ldrb	r1, [r7, #11]
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	687a      	ldr	r2, [r7, #4]
 800c5ba:	f7f8 fd29 	bl	8005010 <HAL_PCD_EP_Transmit>
 800c5be:	4603      	mov	r3, r0
 800c5c0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c5c2:	7dfb      	ldrb	r3, [r7, #23]
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	f000 f853 	bl	800c670 <USBD_Get_USB_Status>
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c5ce:	7dbb      	ldrb	r3, [r7, #22]
}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	3718      	adds	r7, #24
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bd80      	pop	{r7, pc}

0800c5d8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b086      	sub	sp, #24
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	60f8      	str	r0, [r7, #12]
 800c5e0:	607a      	str	r2, [r7, #4]
 800c5e2:	603b      	str	r3, [r7, #0]
 800c5e4:	460b      	mov	r3, r1
 800c5e6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c5f6:	7af9      	ldrb	r1, [r7, #11]
 800c5f8:	683b      	ldr	r3, [r7, #0]
 800c5fa:	687a      	ldr	r2, [r7, #4]
 800c5fc:	f7f8 fcb5 	bl	8004f6a <HAL_PCD_EP_Receive>
 800c600:	4603      	mov	r3, r0
 800c602:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c604:	7dfb      	ldrb	r3, [r7, #23]
 800c606:	4618      	mov	r0, r3
 800c608:	f000 f832 	bl	800c670 <USBD_Get_USB_Status>
 800c60c:	4603      	mov	r3, r0
 800c60e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c610:	7dbb      	ldrb	r3, [r7, #22]
}
 800c612:	4618      	mov	r0, r3
 800c614:	3718      	adds	r7, #24
 800c616:	46bd      	mov	sp, r7
 800c618:	bd80      	pop	{r7, pc}

0800c61a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c61a:	b580      	push	{r7, lr}
 800c61c:	b082      	sub	sp, #8
 800c61e:	af00      	add	r7, sp, #0
 800c620:	6078      	str	r0, [r7, #4]
 800c622:	460b      	mov	r3, r1
 800c624:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c62c:	78fa      	ldrb	r2, [r7, #3]
 800c62e:	4611      	mov	r1, r2
 800c630:	4618      	mov	r0, r3
 800c632:	f7f8 fcd5 	bl	8004fe0 <HAL_PCD_EP_GetRxCount>
 800c636:	4603      	mov	r3, r0
}
 800c638:	4618      	mov	r0, r3
 800c63a:	3708      	adds	r7, #8
 800c63c:	46bd      	mov	sp, r7
 800c63e:	bd80      	pop	{r7, pc}

0800c640 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c640:	b480      	push	{r7}
 800c642:	b083      	sub	sp, #12
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c648:	4b03      	ldr	r3, [pc, #12]	@ (800c658 <USBD_static_malloc+0x18>)
}
 800c64a:	4618      	mov	r0, r3
 800c64c:	370c      	adds	r7, #12
 800c64e:	46bd      	mov	sp, r7
 800c650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c654:	4770      	bx	lr
 800c656:	bf00      	nop
 800c658:	20001ff8 	.word	0x20001ff8

0800c65c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c65c:	b480      	push	{r7}
 800c65e:	b083      	sub	sp, #12
 800c660:	af00      	add	r7, sp, #0
 800c662:	6078      	str	r0, [r7, #4]

}
 800c664:	bf00      	nop
 800c666:	370c      	adds	r7, #12
 800c668:	46bd      	mov	sp, r7
 800c66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66e:	4770      	bx	lr

0800c670 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c670:	b480      	push	{r7}
 800c672:	b085      	sub	sp, #20
 800c674:	af00      	add	r7, sp, #0
 800c676:	4603      	mov	r3, r0
 800c678:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c67a:	2300      	movs	r3, #0
 800c67c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c67e:	79fb      	ldrb	r3, [r7, #7]
 800c680:	2b03      	cmp	r3, #3
 800c682:	d817      	bhi.n	800c6b4 <USBD_Get_USB_Status+0x44>
 800c684:	a201      	add	r2, pc, #4	@ (adr r2, 800c68c <USBD_Get_USB_Status+0x1c>)
 800c686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c68a:	bf00      	nop
 800c68c:	0800c69d 	.word	0x0800c69d
 800c690:	0800c6a3 	.word	0x0800c6a3
 800c694:	0800c6a9 	.word	0x0800c6a9
 800c698:	0800c6af 	.word	0x0800c6af
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c69c:	2300      	movs	r3, #0
 800c69e:	73fb      	strb	r3, [r7, #15]
    break;
 800c6a0:	e00b      	b.n	800c6ba <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c6a2:	2303      	movs	r3, #3
 800c6a4:	73fb      	strb	r3, [r7, #15]
    break;
 800c6a6:	e008      	b.n	800c6ba <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	73fb      	strb	r3, [r7, #15]
    break;
 800c6ac:	e005      	b.n	800c6ba <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c6ae:	2303      	movs	r3, #3
 800c6b0:	73fb      	strb	r3, [r7, #15]
    break;
 800c6b2:	e002      	b.n	800c6ba <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c6b4:	2303      	movs	r3, #3
 800c6b6:	73fb      	strb	r3, [r7, #15]
    break;
 800c6b8:	bf00      	nop
  }
  return usb_status;
 800c6ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6bc:	4618      	mov	r0, r3
 800c6be:	3714      	adds	r7, #20
 800c6c0:	46bd      	mov	sp, r7
 800c6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c6:	4770      	bx	lr

0800c6c8 <HMI_Init>:
Tray2D * Point2D_Tray1 = (Tray2D *)&Holding_Registers_Database[12];



void HMI_Init(void)
{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800c6cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c6d0:	4903      	ldr	r1, [pc, #12]	@ (800c6e0 <HMI_Init+0x18>)
 800c6d2:	4804      	ldr	r0, [pc, #16]	@ (800c6e4 <HMI_Init+0x1c>)
 800c6d4:	f7fa fea9 	bl	800742a <HAL_UARTEx_ReceiveToIdle_DMA>
	Init_hmi();
 800c6d8:	f7f6 f993 	bl	8002a02 <Init_hmi>
}
 800c6dc:	bf00      	nop
 800c6de:	bd80      	pop	{r7, pc}
 800c6e0:	20002218 	.word	0x20002218
 800c6e4:	20000538 	.word	0x20000538

0800c6e8 <DecodeModbusRtu>:
uint8_t DecodeModbusRtu(const uint8_t *data, uint16_t length )
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b084      	sub	sp, #16
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]
 800c6f0:	460b      	mov	r3, r1
 800c6f2:	807b      	strh	r3, [r7, #2]
	uint8_t crc_low_byte = data[length - 2]; // Byte thấp được gửi trước
 800c6f4:	887b      	ldrh	r3, [r7, #2]
 800c6f6:	3b02      	subs	r3, #2
 800c6f8:	687a      	ldr	r2, [r7, #4]
 800c6fa:	4413      	add	r3, r2
 800c6fc:	781b      	ldrb	r3, [r3, #0]
 800c6fe:	73fb      	strb	r3, [r7, #15]
	uint8_t crc_high_byte = data[length - 1]; // Byte cao được gửi sau
 800c700:	887b      	ldrh	r3, [r7, #2]
 800c702:	3b01      	subs	r3, #1
 800c704:	687a      	ldr	r2, [r7, #4]
 800c706:	4413      	add	r3, r2
 800c708:	781b      	ldrb	r3, [r3, #0]
 800c70a:	73bb      	strb	r3, [r7, #14]
	// Tái tạo giá trị CRC-16 (16-bit)
	uint16_t received_crc = (uint16_t) (crc_high_byte << 8) | (uint16_t)crc_low_byte;
 800c70c:	7bbb      	ldrb	r3, [r7, #14]
 800c70e:	b29b      	uxth	r3, r3
 800c710:	021b      	lsls	r3, r3, #8
 800c712:	b29a      	uxth	r2, r3
 800c714:	7bfb      	ldrb	r3, [r7, #15]
 800c716:	b29b      	uxth	r3, r3
 800c718:	4313      	orrs	r3, r2
 800c71a:	81bb      	strh	r3, [r7, #12]
	if(received_crc==crc16((uint8_t *)data,length-2))
 800c71c:	887b      	ldrh	r3, [r7, #2]
 800c71e:	3b02      	subs	r3, #2
 800c720:	b29b      	uxth	r3, r3
 800c722:	4619      	mov	r1, r3
 800c724:	6878      	ldr	r0, [r7, #4]
 800c726:	f000 fd53 	bl	800d1d0 <crc16>
 800c72a:	4603      	mov	r3, r0
 800c72c:	461a      	mov	r2, r3
 800c72e:	89bb      	ldrh	r3, [r7, #12]
 800c730:	4293      	cmp	r3, r2
 800c732:	d105      	bne.n	800c740 <DecodeModbusRtu+0x58>
	{
		if(data[0]==SLAVE_ID)
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	781b      	ldrb	r3, [r3, #0]
 800c738:	2b01      	cmp	r3, #1
 800c73a:	d101      	bne.n	800c740 <DecodeModbusRtu+0x58>
		{
			return 0x01;
 800c73c:	2301      	movs	r3, #1
 800c73e:	e000      	b.n	800c742 <DecodeModbusRtu+0x5a>
		}
	}
	return 0x00;
 800c740:	2300      	movs	r3, #0
}
 800c742:	4618      	mov	r0, r3
 800c744:	3710      	adds	r7, #16
 800c746:	46bd      	mov	sp, r7
 800c748:	bd80      	pop	{r7, pc}
	...

0800c74c <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c74c:	b580      	push	{r7, lr}
 800c74e:	b082      	sub	sp, #8
 800c750:	af00      	add	r7, sp, #0
 800c752:	6078      	str	r0, [r7, #4]
 800c754:	460b      	mov	r3, r1
 800c756:	807b      	strh	r3, [r7, #2]
	if(huart-> Instance == USART2){
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	4a2c      	ldr	r2, [pc, #176]	@ (800c810 <HAL_UARTEx_RxEventCallback+0xc4>)
 800c75e:	4293      	cmp	r3, r2
 800c760:	d152      	bne.n	800c808 <HAL_UARTEx_RxEventCallback+0xbc>
		if (DecodeModbusRtu(RxData, Size))
 800c762:	887b      	ldrh	r3, [r7, #2]
 800c764:	4619      	mov	r1, r3
 800c766:	482b      	ldr	r0, [pc, #172]	@ (800c814 <HAL_UARTEx_RxEventCallback+0xc8>)
 800c768:	f7ff ffbe 	bl	800c6e8 <DecodeModbusRtu>
 800c76c:	4603      	mov	r3, r0
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d044      	beq.n	800c7fc <HAL_UARTEx_RxEventCallback+0xb0>
				{
					switch (RxData[1]){
 800c772:	4b28      	ldr	r3, [pc, #160]	@ (800c814 <HAL_UARTEx_RxEventCallback+0xc8>)
 800c774:	785b      	ldrb	r3, [r3, #1]
 800c776:	3b01      	subs	r3, #1
 800c778:	2b0f      	cmp	r3, #15
 800c77a:	d83b      	bhi.n	800c7f4 <HAL_UARTEx_RxEventCallback+0xa8>
 800c77c:	a201      	add	r2, pc, #4	@ (adr r2, 800c784 <HAL_UARTEx_RxEventCallback+0x38>)
 800c77e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c782:	bf00      	nop
 800c784:	0800c7d1 	.word	0x0800c7d1
 800c788:	0800c7d7 	.word	0x0800c7d7
 800c78c:	0800c7c5 	.word	0x0800c7c5
 800c790:	0800c7cb 	.word	0x0800c7cb
 800c794:	0800c7e9 	.word	0x0800c7e9
 800c798:	0800c7dd 	.word	0x0800c7dd
 800c79c:	0800c7f5 	.word	0x0800c7f5
 800c7a0:	0800c7f5 	.word	0x0800c7f5
 800c7a4:	0800c7f5 	.word	0x0800c7f5
 800c7a8:	0800c7f5 	.word	0x0800c7f5
 800c7ac:	0800c7f5 	.word	0x0800c7f5
 800c7b0:	0800c7f5 	.word	0x0800c7f5
 800c7b4:	0800c7f5 	.word	0x0800c7f5
 800c7b8:	0800c7f5 	.word	0x0800c7f5
 800c7bc:	0800c7ef 	.word	0x0800c7ef
 800c7c0:	0800c7e3 	.word	0x0800c7e3
					case 0x03:
						readHoldingRegs();
 800c7c4:	f000 f8c6 	bl	800c954 <readHoldingRegs>
						break;
 800c7c8:	e018      	b.n	800c7fc <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x04:
						readInputRegs();
 800c7ca:	f000 f935 	bl	800ca38 <readInputRegs>
						break;
 800c7ce:	e015      	b.n	800c7fc <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x01:
						readCoils();
 800c7d0:	f000 f9a4 	bl	800cb1c <readCoils>
						break;
 800c7d4:	e012      	b.n	800c7fc <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x02:
						readInputs();
 800c7d6:	f000 fa51 	bl	800cc7c <readInputs>
						break;
 800c7da:	e00f      	b.n	800c7fc <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x06:
						writeSingleReg();
 800c7dc:	f000 fb7a 	bl	800ced4 <writeSingleReg>
						break;
 800c7e0:	e00c      	b.n	800c7fc <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x10:
						writeHoldingRegs();
 800c7e2:	f000 fafb 	bl	800cddc <writeHoldingRegs>
						break;
 800c7e6:	e009      	b.n	800c7fc <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x05:
						writeSingleCoil();
 800c7e8:	f000 fbbe 	bl	800cf68 <writeSingleCoil>
						break;
 800c7ec:	e006      	b.n	800c7fc <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x0F:
						writeMultiCoils();
 800c7ee:	f000 fc37 	bl	800d060 <writeMultiCoils>
						break;
 800c7f2:	e003      	b.n	800c7fc <HAL_UARTEx_RxEventCallback+0xb0>
					default:
						modbusException(ILLEGAL_FUNCTION);
 800c7f4:	2001      	movs	r0, #1
 800c7f6:	f000 f88d 	bl	800c914 <modbusException>
						break;
 800c7fa:	bf00      	nop
					}
				}
			//uart2_receive_IDLE_DMA();
			HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800c7fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c800:	4904      	ldr	r1, [pc, #16]	@ (800c814 <HAL_UARTEx_RxEventCallback+0xc8>)
 800c802:	4805      	ldr	r0, [pc, #20]	@ (800c818 <HAL_UARTEx_RxEventCallback+0xcc>)
 800c804:	f7fa fe11 	bl	800742a <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 800c808:	bf00      	nop
 800c80a:	3708      	adds	r7, #8
 800c80c:	46bd      	mov	sp, r7
 800c80e:	bd80      	pop	{r7, pc}
 800c810:	40004400 	.word	0x40004400
 800c814:	20002218 	.word	0x20002218
 800c818:	20000538 	.word	0x20000538

0800c81c <Update_Input_Register>:
uint8_t Coils_Database[50]={0,};
uint8_t Inputs_Database[50]  = {0,};
uint16_t Input_Registers_Database[50]={0,};

void Update_Input_Register(uint8_t index, uint16_t toa_do,uint16_t toc_do, uint16_t state )
{
 800c81c:	b490      	push	{r4, r7}
 800c81e:	b082      	sub	sp, #8
 800c820:	af00      	add	r7, sp, #0
 800c822:	4604      	mov	r4, r0
 800c824:	4608      	mov	r0, r1
 800c826:	4611      	mov	r1, r2
 800c828:	461a      	mov	r2, r3
 800c82a:	4623      	mov	r3, r4
 800c82c:	71fb      	strb	r3, [r7, #7]
 800c82e:	4603      	mov	r3, r0
 800c830:	80bb      	strh	r3, [r7, #4]
 800c832:	460b      	mov	r3, r1
 800c834:	807b      	strh	r3, [r7, #2]
 800c836:	4613      	mov	r3, r2
 800c838:	803b      	strh	r3, [r7, #0]
	Input_Registers_Database[index]=toa_do;
 800c83a:	79fb      	ldrb	r3, [r7, #7]
 800c83c:	490a      	ldr	r1, [pc, #40]	@ (800c868 <Update_Input_Register+0x4c>)
 800c83e:	88ba      	ldrh	r2, [r7, #4]
 800c840:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	Input_Registers_Database[index + 1]=toc_do;
 800c844:	79fb      	ldrb	r3, [r7, #7]
 800c846:	3301      	adds	r3, #1
 800c848:	4907      	ldr	r1, [pc, #28]	@ (800c868 <Update_Input_Register+0x4c>)
 800c84a:	887a      	ldrh	r2, [r7, #2]
 800c84c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	Input_Registers_Database[index + 2]=state;
 800c850:	79fb      	ldrb	r3, [r7, #7]
 800c852:	3302      	adds	r3, #2
 800c854:	4904      	ldr	r1, [pc, #16]	@ (800c868 <Update_Input_Register+0x4c>)
 800c856:	883a      	ldrh	r2, [r7, #0]
 800c858:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800c85c:	bf00      	nop
 800c85e:	3708      	adds	r7, #8
 800c860:	46bd      	mov	sp, r7
 800c862:	bc90      	pop	{r4, r7}
 800c864:	4770      	bx	lr
 800c866:	bf00      	nop
 800c868:	200024e4 	.word	0x200024e4

0800c86c <Get_Holding_Registers>:
uint16_t Get_Holding_Registers(uint8_t index)
{
 800c86c:	b480      	push	{r7}
 800c86e:	b083      	sub	sp, #12
 800c870:	af00      	add	r7, sp, #0
 800c872:	4603      	mov	r3, r0
 800c874:	71fb      	strb	r3, [r7, #7]
	if(index>50) return 0x00U;
 800c876:	79fb      	ldrb	r3, [r7, #7]
 800c878:	2b32      	cmp	r3, #50	@ 0x32
 800c87a:	d901      	bls.n	800c880 <Get_Holding_Registers+0x14>
 800c87c:	2300      	movs	r3, #0
 800c87e:	e003      	b.n	800c888 <Get_Holding_Registers+0x1c>
	return Holding_Registers_Database[index];
 800c880:	79fb      	ldrb	r3, [r7, #7]
 800c882:	4a04      	ldr	r2, [pc, #16]	@ (800c894 <Get_Holding_Registers+0x28>)
 800c884:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800c888:	4618      	mov	r0, r3
 800c88a:	370c      	adds	r7, #12
 800c88c:	46bd      	mov	sp, r7
 800c88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c892:	4770      	bx	lr
 800c894:	20002418 	.word	0x20002418

0800c898 <Reset_Oxis>:
void Reset_Oxis(void)
{
 800c898:	b480      	push	{r7}
 800c89a:	af00      	add	r7, sp, #0
	Holding_Registers_Database[0]=0x00U;
 800c89c:	4b06      	ldr	r3, [pc, #24]	@ (800c8b8 <Reset_Oxis+0x20>)
 800c89e:	2200      	movs	r2, #0
 800c8a0:	801a      	strh	r2, [r3, #0]
	Holding_Registers_Database[1]=0x00U;
 800c8a2:	4b05      	ldr	r3, [pc, #20]	@ (800c8b8 <Reset_Oxis+0x20>)
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	805a      	strh	r2, [r3, #2]
	Holding_Registers_Database[2]=0x00U;
 800c8a8:	4b03      	ldr	r3, [pc, #12]	@ (800c8b8 <Reset_Oxis+0x20>)
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	809a      	strh	r2, [r3, #4]
}
 800c8ae:	bf00      	nop
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b6:	4770      	bx	lr
 800c8b8:	20002418 	.word	0x20002418

0800c8bc <sendData>:
void Reset_Tray(uint8_t index)
{
	Coils_Database[index] = 0x00U;
}
void sendData (uint8_t *data, int size)
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b084      	sub	sp, #16
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	6078      	str	r0, [r7, #4]
 800c8c4:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 800c8c6:	683b      	ldr	r3, [r7, #0]
 800c8c8:	b29b      	uxth	r3, r3
 800c8ca:	4619      	mov	r1, r3
 800c8cc:	6878      	ldr	r0, [r7, #4]
 800c8ce:	f000 fc7f 	bl	800d1d0 <crc16>
 800c8d2:	4603      	mov	r3, r0
 800c8d4:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 800c8d6:	683b      	ldr	r3, [r7, #0]
 800c8d8:	687a      	ldr	r2, [r7, #4]
 800c8da:	4413      	add	r3, r2
 800c8dc:	89fa      	ldrh	r2, [r7, #14]
 800c8de:	b2d2      	uxtb	r2, r2
 800c8e0:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 800c8e2:	89fb      	ldrh	r3, [r7, #14]
 800c8e4:	0a1b      	lsrs	r3, r3, #8
 800c8e6:	b299      	uxth	r1, r3
 800c8e8:	683b      	ldr	r3, [r7, #0]
 800c8ea:	3301      	adds	r3, #1
 800c8ec:	687a      	ldr	r2, [r7, #4]
 800c8ee:	4413      	add	r3, r2
 800c8f0:	b2ca      	uxtb	r2, r1
 800c8f2:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 800c8f4:	683b      	ldr	r3, [r7, #0]
 800c8f6:	b29b      	uxth	r3, r3
 800c8f8:	3302      	adds	r3, #2
 800c8fa:	b29a      	uxth	r2, r3
 800c8fc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c900:	6879      	ldr	r1, [r7, #4]
 800c902:	4803      	ldr	r0, [pc, #12]	@ (800c910 <sendData+0x54>)
 800c904:	f7fa fd06 	bl	8007314 <HAL_UART_Transmit>
}
 800c908:	bf00      	nop
 800c90a:	3710      	adds	r7, #16
 800c90c:	46bd      	mov	sp, r7
 800c90e:	bd80      	pop	{r7, pc}
 800c910:	20000538 	.word	0x20000538

0800c914 <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 800c914:	b580      	push	{r7, lr}
 800c916:	b082      	sub	sp, #8
 800c918:	af00      	add	r7, sp, #0
 800c91a:	4603      	mov	r3, r0
 800c91c:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 800c91e:	4b0b      	ldr	r3, [pc, #44]	@ (800c94c <modbusException+0x38>)
 800c920:	781a      	ldrb	r2, [r3, #0]
 800c922:	4b0b      	ldr	r3, [pc, #44]	@ (800c950 <modbusException+0x3c>)
 800c924:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 800c926:	4b09      	ldr	r3, [pc, #36]	@ (800c94c <modbusException+0x38>)
 800c928:	785b      	ldrb	r3, [r3, #1]
 800c92a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c92e:	b2da      	uxtb	r2, r3
 800c930:	4b07      	ldr	r3, [pc, #28]	@ (800c950 <modbusException+0x3c>)
 800c932:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 800c934:	4a06      	ldr	r2, [pc, #24]	@ (800c950 <modbusException+0x3c>)
 800c936:	79fb      	ldrb	r3, [r7, #7]
 800c938:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 800c93a:	2103      	movs	r1, #3
 800c93c:	4804      	ldr	r0, [pc, #16]	@ (800c950 <modbusException+0x3c>)
 800c93e:	f7ff ffbd 	bl	800c8bc <sendData>
}
 800c942:	bf00      	nop
 800c944:	3708      	adds	r7, #8
 800c946:	46bd      	mov	sp, r7
 800c948:	bd80      	pop	{r7, pc}
 800c94a:	bf00      	nop
 800c94c:	20002218 	.word	0x20002218
 800c950:	20002318 	.word	0x20002318

0800c954 <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b084      	sub	sp, #16
 800c958:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800c95a:	4b34      	ldr	r3, [pc, #208]	@ (800ca2c <readHoldingRegs+0xd8>)
 800c95c:	789b      	ldrb	r3, [r3, #2]
 800c95e:	021b      	lsls	r3, r3, #8
 800c960:	b21a      	sxth	r2, r3
 800c962:	4b32      	ldr	r3, [pc, #200]	@ (800ca2c <readHoldingRegs+0xd8>)
 800c964:	78db      	ldrb	r3, [r3, #3]
 800c966:	b21b      	sxth	r3, r3
 800c968:	4313      	orrs	r3, r2
 800c96a:	b21b      	sxth	r3, r3
 800c96c:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800c96e:	4b2f      	ldr	r3, [pc, #188]	@ (800ca2c <readHoldingRegs+0xd8>)
 800c970:	791b      	ldrb	r3, [r3, #4]
 800c972:	021b      	lsls	r3, r3, #8
 800c974:	b21a      	sxth	r2, r3
 800c976:	4b2d      	ldr	r3, [pc, #180]	@ (800ca2c <readHoldingRegs+0xd8>)
 800c978:	795b      	ldrb	r3, [r3, #5]
 800c97a:	b21b      	sxth	r3, r3
 800c97c:	4313      	orrs	r3, r2
 800c97e:	b21b      	sxth	r3, r3
 800c980:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800c982:	887b      	ldrh	r3, [r7, #2]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d002      	beq.n	800c98e <readHoldingRegs+0x3a>
 800c988:	887b      	ldrh	r3, [r7, #2]
 800c98a:	2b7d      	cmp	r3, #125	@ 0x7d
 800c98c:	d904      	bls.n	800c998 <readHoldingRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800c98e:	2003      	movs	r0, #3
 800c990:	f7ff ffc0 	bl	800c914 <modbusException>
		return 0;
 800c994:	2300      	movs	r3, #0
 800c996:	e044      	b.n	800ca22 <readHoldingRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800c998:	89fa      	ldrh	r2, [r7, #14]
 800c99a:	887b      	ldrh	r3, [r7, #2]
 800c99c:	4413      	add	r3, r2
 800c99e:	b29b      	uxth	r3, r3
 800c9a0:	3b01      	subs	r3, #1
 800c9a2:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800c9a4:	883b      	ldrh	r3, [r7, #0]
 800c9a6:	2b31      	cmp	r3, #49	@ 0x31
 800c9a8:	d904      	bls.n	800c9b4 <readHoldingRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800c9aa:	2002      	movs	r0, #2
 800c9ac:	f7ff ffb2 	bl	800c914 <modbusException>
		return 0;
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	e036      	b.n	800ca22 <readHoldingRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800c9b4:	4b1e      	ldr	r3, [pc, #120]	@ (800ca30 <readHoldingRegs+0xdc>)
 800c9b6:	2201      	movs	r2, #1
 800c9b8:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800c9ba:	4b1c      	ldr	r3, [pc, #112]	@ (800ca2c <readHoldingRegs+0xd8>)
 800c9bc:	785a      	ldrb	r2, [r3, #1]
 800c9be:	4b1c      	ldr	r3, [pc, #112]	@ (800ca30 <readHoldingRegs+0xdc>)
 800c9c0:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800c9c2:	887b      	ldrh	r3, [r7, #2]
 800c9c4:	b2db      	uxtb	r3, r3
 800c9c6:	005b      	lsls	r3, r3, #1
 800c9c8:	b2da      	uxtb	r2, r3
 800c9ca:	4b19      	ldr	r3, [pc, #100]	@ (800ca30 <readHoldingRegs+0xdc>)
 800c9cc:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800c9ce:	2303      	movs	r3, #3
 800c9d0:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	607b      	str	r3, [r7, #4]
 800c9d6:	e01b      	b.n	800ca10 <readHoldingRegs+0xbc>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800c9d8:	89fb      	ldrh	r3, [r7, #14]
 800c9da:	4a16      	ldr	r2, [pc, #88]	@ (800ca34 <readHoldingRegs+0xe0>)
 800c9dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c9e0:	0a1b      	lsrs	r3, r3, #8
 800c9e2:	b299      	uxth	r1, r3
 800c9e4:	68bb      	ldr	r3, [r7, #8]
 800c9e6:	1c5a      	adds	r2, r3, #1
 800c9e8:	60ba      	str	r2, [r7, #8]
 800c9ea:	b2c9      	uxtb	r1, r1
 800c9ec:	4a10      	ldr	r2, [pc, #64]	@ (800ca30 <readHoldingRegs+0xdc>)
 800c9ee:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800c9f0:	89fb      	ldrh	r3, [r7, #14]
 800c9f2:	4a10      	ldr	r2, [pc, #64]	@ (800ca34 <readHoldingRegs+0xe0>)
 800c9f4:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800c9f8:	68bb      	ldr	r3, [r7, #8]
 800c9fa:	1c5a      	adds	r2, r3, #1
 800c9fc:	60ba      	str	r2, [r7, #8]
 800c9fe:	b2c9      	uxtb	r1, r1
 800ca00:	4a0b      	ldr	r2, [pc, #44]	@ (800ca30 <readHoldingRegs+0xdc>)
 800ca02:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800ca04:	89fb      	ldrh	r3, [r7, #14]
 800ca06:	3301      	adds	r3, #1
 800ca08:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	3301      	adds	r3, #1
 800ca0e:	607b      	str	r3, [r7, #4]
 800ca10:	887b      	ldrh	r3, [r7, #2]
 800ca12:	687a      	ldr	r2, [r7, #4]
 800ca14:	429a      	cmp	r2, r3
 800ca16:	dbdf      	blt.n	800c9d8 <readHoldingRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800ca18:	68b9      	ldr	r1, [r7, #8]
 800ca1a:	4805      	ldr	r0, [pc, #20]	@ (800ca30 <readHoldingRegs+0xdc>)
 800ca1c:	f7ff ff4e 	bl	800c8bc <sendData>
	return 1;   // success
 800ca20:	2301      	movs	r3, #1
}
 800ca22:	4618      	mov	r0, r3
 800ca24:	3710      	adds	r7, #16
 800ca26:	46bd      	mov	sp, r7
 800ca28:	bd80      	pop	{r7, pc}
 800ca2a:	bf00      	nop
 800ca2c:	20002218 	.word	0x20002218
 800ca30:	20002318 	.word	0x20002318
 800ca34:	20002418 	.word	0x20002418

0800ca38 <readInputRegs>:

uint8_t readInputRegs (void)
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b084      	sub	sp, #16
 800ca3c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800ca3e:	4b34      	ldr	r3, [pc, #208]	@ (800cb10 <readInputRegs+0xd8>)
 800ca40:	789b      	ldrb	r3, [r3, #2]
 800ca42:	021b      	lsls	r3, r3, #8
 800ca44:	b21a      	sxth	r2, r3
 800ca46:	4b32      	ldr	r3, [pc, #200]	@ (800cb10 <readInputRegs+0xd8>)
 800ca48:	78db      	ldrb	r3, [r3, #3]
 800ca4a:	b21b      	sxth	r3, r3
 800ca4c:	4313      	orrs	r3, r2
 800ca4e:	b21b      	sxth	r3, r3
 800ca50:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800ca52:	4b2f      	ldr	r3, [pc, #188]	@ (800cb10 <readInputRegs+0xd8>)
 800ca54:	791b      	ldrb	r3, [r3, #4]
 800ca56:	021b      	lsls	r3, r3, #8
 800ca58:	b21a      	sxth	r2, r3
 800ca5a:	4b2d      	ldr	r3, [pc, #180]	@ (800cb10 <readInputRegs+0xd8>)
 800ca5c:	795b      	ldrb	r3, [r3, #5]
 800ca5e:	b21b      	sxth	r3, r3
 800ca60:	4313      	orrs	r3, r2
 800ca62:	b21b      	sxth	r3, r3
 800ca64:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800ca66:	887b      	ldrh	r3, [r7, #2]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d002      	beq.n	800ca72 <readInputRegs+0x3a>
 800ca6c:	887b      	ldrh	r3, [r7, #2]
 800ca6e:	2b7d      	cmp	r3, #125	@ 0x7d
 800ca70:	d904      	bls.n	800ca7c <readInputRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800ca72:	2003      	movs	r0, #3
 800ca74:	f7ff ff4e 	bl	800c914 <modbusException>
		return 0;
 800ca78:	2300      	movs	r3, #0
 800ca7a:	e044      	b.n	800cb06 <readInputRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800ca7c:	89fa      	ldrh	r2, [r7, #14]
 800ca7e:	887b      	ldrh	r3, [r7, #2]
 800ca80:	4413      	add	r3, r2
 800ca82:	b29b      	uxth	r3, r3
 800ca84:	3b01      	subs	r3, #1
 800ca86:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800ca88:	883b      	ldrh	r3, [r7, #0]
 800ca8a:	2b31      	cmp	r3, #49	@ 0x31
 800ca8c:	d904      	bls.n	800ca98 <readInputRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800ca8e:	2002      	movs	r0, #2
 800ca90:	f7ff ff40 	bl	800c914 <modbusException>
		return 0;
 800ca94:	2300      	movs	r3, #0
 800ca96:	e036      	b.n	800cb06 <readInputRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800ca98:	4b1e      	ldr	r3, [pc, #120]	@ (800cb14 <readInputRegs+0xdc>)
 800ca9a:	2201      	movs	r2, #1
 800ca9c:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800ca9e:	4b1c      	ldr	r3, [pc, #112]	@ (800cb10 <readInputRegs+0xd8>)
 800caa0:	785a      	ldrb	r2, [r3, #1]
 800caa2:	4b1c      	ldr	r3, [pc, #112]	@ (800cb14 <readInputRegs+0xdc>)
 800caa4:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800caa6:	887b      	ldrh	r3, [r7, #2]
 800caa8:	b2db      	uxtb	r3, r3
 800caaa:	005b      	lsls	r3, r3, #1
 800caac:	b2da      	uxtb	r2, r3
 800caae:	4b19      	ldr	r3, [pc, #100]	@ (800cb14 <readInputRegs+0xdc>)
 800cab0:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800cab2:	2303      	movs	r3, #3
 800cab4:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800cab6:	2300      	movs	r3, #0
 800cab8:	607b      	str	r3, [r7, #4]
 800caba:	e01b      	b.n	800caf4 <readInputRegs+0xbc>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800cabc:	89fb      	ldrh	r3, [r7, #14]
 800cabe:	4a16      	ldr	r2, [pc, #88]	@ (800cb18 <readInputRegs+0xe0>)
 800cac0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cac4:	0a1b      	lsrs	r3, r3, #8
 800cac6:	b299      	uxth	r1, r3
 800cac8:	68bb      	ldr	r3, [r7, #8]
 800caca:	1c5a      	adds	r2, r3, #1
 800cacc:	60ba      	str	r2, [r7, #8]
 800cace:	b2c9      	uxtb	r1, r1
 800cad0:	4a10      	ldr	r2, [pc, #64]	@ (800cb14 <readInputRegs+0xdc>)
 800cad2:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800cad4:	89fb      	ldrh	r3, [r7, #14]
 800cad6:	4a10      	ldr	r2, [pc, #64]	@ (800cb18 <readInputRegs+0xe0>)
 800cad8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800cadc:	68bb      	ldr	r3, [r7, #8]
 800cade:	1c5a      	adds	r2, r3, #1
 800cae0:	60ba      	str	r2, [r7, #8]
 800cae2:	b2c9      	uxtb	r1, r1
 800cae4:	4a0b      	ldr	r2, [pc, #44]	@ (800cb14 <readInputRegs+0xdc>)
 800cae6:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800cae8:	89fb      	ldrh	r3, [r7, #14]
 800caea:	3301      	adds	r3, #1
 800caec:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	3301      	adds	r3, #1
 800caf2:	607b      	str	r3, [r7, #4]
 800caf4:	887b      	ldrh	r3, [r7, #2]
 800caf6:	687a      	ldr	r2, [r7, #4]
 800caf8:	429a      	cmp	r2, r3
 800cafa:	dbdf      	blt.n	800cabc <readInputRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800cafc:	68b9      	ldr	r1, [r7, #8]
 800cafe:	4805      	ldr	r0, [pc, #20]	@ (800cb14 <readInputRegs+0xdc>)
 800cb00:	f7ff fedc 	bl	800c8bc <sendData>
	return 1;   // success
 800cb04:	2301      	movs	r3, #1
}
 800cb06:	4618      	mov	r0, r3
 800cb08:	3710      	adds	r7, #16
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	bd80      	pop	{r7, pc}
 800cb0e:	bf00      	nop
 800cb10:	20002218 	.word	0x20002218
 800cb14:	20002318 	.word	0x20002318
 800cb18:	200024e4 	.word	0x200024e4

0800cb1c <readCoils>:

uint8_t readCoils (void)
{
 800cb1c:	b580      	push	{r7, lr}
 800cb1e:	b088      	sub	sp, #32
 800cb20:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800cb22:	4b53      	ldr	r3, [pc, #332]	@ (800cc70 <readCoils+0x154>)
 800cb24:	789b      	ldrb	r3, [r3, #2]
 800cb26:	021b      	lsls	r3, r3, #8
 800cb28:	b21a      	sxth	r2, r3
 800cb2a:	4b51      	ldr	r3, [pc, #324]	@ (800cc70 <readCoils+0x154>)
 800cb2c:	78db      	ldrb	r3, [r3, #3]
 800cb2e:	b21b      	sxth	r3, r3
 800cb30:	4313      	orrs	r3, r2
 800cb32:	b21b      	sxth	r3, r3
 800cb34:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800cb36:	4b4e      	ldr	r3, [pc, #312]	@ (800cc70 <readCoils+0x154>)
 800cb38:	791b      	ldrb	r3, [r3, #4]
 800cb3a:	021b      	lsls	r3, r3, #8
 800cb3c:	b21a      	sxth	r2, r3
 800cb3e:	4b4c      	ldr	r3, [pc, #304]	@ (800cc70 <readCoils+0x154>)
 800cb40:	795b      	ldrb	r3, [r3, #5]
 800cb42:	b21b      	sxth	r3, r3
 800cb44:	4313      	orrs	r3, r2
 800cb46:	b21b      	sxth	r3, r3
 800cb48:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800cb4a:	893b      	ldrh	r3, [r7, #8]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d003      	beq.n	800cb58 <readCoils+0x3c>
 800cb50:	893b      	ldrh	r3, [r7, #8]
 800cb52:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800cb56:	d904      	bls.n	800cb62 <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800cb58:	2003      	movs	r0, #3
 800cb5a:	f7ff fedb 	bl	800c914 <modbusException>
		return 0;
 800cb5e:	2300      	movs	r3, #0
 800cb60:	e081      	b.n	800cc66 <readCoils+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800cb62:	897a      	ldrh	r2, [r7, #10]
 800cb64:	893b      	ldrh	r3, [r7, #8]
 800cb66:	4413      	add	r3, r2
 800cb68:	b29b      	uxth	r3, r3
 800cb6a:	3b01      	subs	r3, #1
 800cb6c:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800cb6e:	88fb      	ldrh	r3, [r7, #6]
 800cb70:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800cb74:	d304      	bcc.n	800cb80 <readCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cb76:	2002      	movs	r0, #2
 800cb78:	f7ff fecc 	bl	800c914 <modbusException>
		return 0;
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	e072      	b.n	800cc66 <readCoils+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800cb80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cb84:	2100      	movs	r1, #0
 800cb86:	483b      	ldr	r0, [pc, #236]	@ (800cc74 <readCoils+0x158>)
 800cb88:	f000 fb58 	bl	800d23c <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800cb8c:	4b39      	ldr	r3, [pc, #228]	@ (800cc74 <readCoils+0x158>)
 800cb8e:	2201      	movs	r2, #1
 800cb90:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800cb92:	4b37      	ldr	r3, [pc, #220]	@ (800cc70 <readCoils+0x154>)
 800cb94:	785a      	ldrb	r2, [r3, #1]
 800cb96:	4b37      	ldr	r3, [pc, #220]	@ (800cc74 <readCoils+0x158>)
 800cb98:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800cb9a:	893b      	ldrh	r3, [r7, #8]
 800cb9c:	08db      	lsrs	r3, r3, #3
 800cb9e:	b29b      	uxth	r3, r3
 800cba0:	b2db      	uxtb	r3, r3
 800cba2:	893a      	ldrh	r2, [r7, #8]
 800cba4:	f002 0207 	and.w	r2, r2, #7
 800cba8:	b292      	uxth	r2, r2
 800cbaa:	2a00      	cmp	r2, #0
 800cbac:	bf14      	ite	ne
 800cbae:	2201      	movne	r2, #1
 800cbb0:	2200      	moveq	r2, #0
 800cbb2:	b2d2      	uxtb	r2, r2
 800cbb4:	4413      	add	r3, r2
 800cbb6:	b2da      	uxtb	r2, r3
 800cbb8:	4b2e      	ldr	r3, [pc, #184]	@ (800cc74 <readCoils+0x158>)
 800cbba:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800cbbc:	2303      	movs	r3, #3
 800cbbe:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800cbc0:	897b      	ldrh	r3, [r7, #10]
 800cbc2:	08db      	lsrs	r3, r3, #3
 800cbc4:	b29b      	uxth	r3, r3
 800cbc6:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800cbc8:	897b      	ldrh	r3, [r7, #10]
 800cbca:	f003 0307 	and.w	r3, r3, #7
 800cbce:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800cbd0:	2300      	movs	r3, #0
 800cbd2:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	60fb      	str	r3, [r7, #12]
 800cbd8:	e033      	b.n	800cc42 <readCoils+0x126>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800cbda:	4a26      	ldr	r2, [pc, #152]	@ (800cc74 <readCoils+0x158>)
 800cbdc:	69fb      	ldr	r3, [r7, #28]
 800cbde:	4413      	add	r3, r2
 800cbe0:	781b      	ldrb	r3, [r3, #0]
 800cbe2:	b25a      	sxtb	r2, r3
 800cbe4:	4924      	ldr	r1, [pc, #144]	@ (800cc78 <readCoils+0x15c>)
 800cbe6:	69bb      	ldr	r3, [r7, #24]
 800cbe8:	440b      	add	r3, r1
 800cbea:	781b      	ldrb	r3, [r3, #0]
 800cbec:	4619      	mov	r1, r3
 800cbee:	8afb      	ldrh	r3, [r7, #22]
 800cbf0:	fa41 f303 	asr.w	r3, r1, r3
 800cbf4:	f003 0101 	and.w	r1, r3, #1
 800cbf8:	693b      	ldr	r3, [r7, #16]
 800cbfa:	fa01 f303 	lsl.w	r3, r1, r3
 800cbfe:	b25b      	sxtb	r3, r3
 800cc00:	4313      	orrs	r3, r2
 800cc02:	b25b      	sxtb	r3, r3
 800cc04:	b2d9      	uxtb	r1, r3
 800cc06:	4a1b      	ldr	r2, [pc, #108]	@ (800cc74 <readCoils+0x158>)
 800cc08:	69fb      	ldr	r3, [r7, #28]
 800cc0a:	4413      	add	r3, r2
 800cc0c:	460a      	mov	r2, r1
 800cc0e:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800cc10:	693b      	ldr	r3, [r7, #16]
 800cc12:	3301      	adds	r3, #1
 800cc14:	613b      	str	r3, [r7, #16]
 800cc16:	8afb      	ldrh	r3, [r7, #22]
 800cc18:	3301      	adds	r3, #1
 800cc1a:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800cc1c:	693b      	ldr	r3, [r7, #16]
 800cc1e:	2b07      	cmp	r3, #7
 800cc20:	dd04      	ble.n	800cc2c <readCoils+0x110>
		{
			indxPosition = 0;
 800cc22:	2300      	movs	r3, #0
 800cc24:	613b      	str	r3, [r7, #16]
			indx++;
 800cc26:	69fb      	ldr	r3, [r7, #28]
 800cc28:	3301      	adds	r3, #1
 800cc2a:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800cc2c:	8afb      	ldrh	r3, [r7, #22]
 800cc2e:	2b07      	cmp	r3, #7
 800cc30:	d904      	bls.n	800cc3c <readCoils+0x120>
		{
			bitPosition=0;
 800cc32:	2300      	movs	r3, #0
 800cc34:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800cc36:	69bb      	ldr	r3, [r7, #24]
 800cc38:	3301      	adds	r3, #1
 800cc3a:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	3301      	adds	r3, #1
 800cc40:	60fb      	str	r3, [r7, #12]
 800cc42:	893b      	ldrh	r3, [r7, #8]
 800cc44:	68fa      	ldr	r2, [r7, #12]
 800cc46:	429a      	cmp	r2, r3
 800cc48:	dbc7      	blt.n	800cbda <readCoils+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800cc4a:	893b      	ldrh	r3, [r7, #8]
 800cc4c:	f003 0307 	and.w	r3, r3, #7
 800cc50:	b29b      	uxth	r3, r3
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d002      	beq.n	800cc5c <readCoils+0x140>
 800cc56:	69fb      	ldr	r3, [r7, #28]
 800cc58:	3301      	adds	r3, #1
 800cc5a:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800cc5c:	69f9      	ldr	r1, [r7, #28]
 800cc5e:	4805      	ldr	r0, [pc, #20]	@ (800cc74 <readCoils+0x158>)
 800cc60:	f7ff fe2c 	bl	800c8bc <sendData>
	return 1;   // success
 800cc64:	2301      	movs	r3, #1
}
 800cc66:	4618      	mov	r0, r3
 800cc68:	3720      	adds	r7, #32
 800cc6a:	46bd      	mov	sp, r7
 800cc6c:	bd80      	pop	{r7, pc}
 800cc6e:	bf00      	nop
 800cc70:	20002218 	.word	0x20002218
 800cc74:	20002318 	.word	0x20002318
 800cc78:	2000247c 	.word	0x2000247c

0800cc7c <readInputs>:

uint8_t readInputs (void)
{
 800cc7c:	b580      	push	{r7, lr}
 800cc7e:	b088      	sub	sp, #32
 800cc80:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800cc82:	4b53      	ldr	r3, [pc, #332]	@ (800cdd0 <readInputs+0x154>)
 800cc84:	789b      	ldrb	r3, [r3, #2]
 800cc86:	021b      	lsls	r3, r3, #8
 800cc88:	b21a      	sxth	r2, r3
 800cc8a:	4b51      	ldr	r3, [pc, #324]	@ (800cdd0 <readInputs+0x154>)
 800cc8c:	78db      	ldrb	r3, [r3, #3]
 800cc8e:	b21b      	sxth	r3, r3
 800cc90:	4313      	orrs	r3, r2
 800cc92:	b21b      	sxth	r3, r3
 800cc94:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800cc96:	4b4e      	ldr	r3, [pc, #312]	@ (800cdd0 <readInputs+0x154>)
 800cc98:	791b      	ldrb	r3, [r3, #4]
 800cc9a:	021b      	lsls	r3, r3, #8
 800cc9c:	b21a      	sxth	r2, r3
 800cc9e:	4b4c      	ldr	r3, [pc, #304]	@ (800cdd0 <readInputs+0x154>)
 800cca0:	795b      	ldrb	r3, [r3, #5]
 800cca2:	b21b      	sxth	r3, r3
 800cca4:	4313      	orrs	r3, r2
 800cca6:	b21b      	sxth	r3, r3
 800cca8:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800ccaa:	893b      	ldrh	r3, [r7, #8]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d003      	beq.n	800ccb8 <readInputs+0x3c>
 800ccb0:	893b      	ldrh	r3, [r7, #8]
 800ccb2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800ccb6:	d904      	bls.n	800ccc2 <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800ccb8:	2003      	movs	r0, #3
 800ccba:	f7ff fe2b 	bl	800c914 <modbusException>
		return 0;
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	e081      	b.n	800cdc6 <readInputs+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800ccc2:	897a      	ldrh	r2, [r7, #10]
 800ccc4:	893b      	ldrh	r3, [r7, #8]
 800ccc6:	4413      	add	r3, r2
 800ccc8:	b29b      	uxth	r3, r3
 800ccca:	3b01      	subs	r3, #1
 800cccc:	80fb      	strh	r3, [r7, #6]
	if (endAddr>599)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800ccce:	88fb      	ldrh	r3, [r7, #6]
 800ccd0:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 800ccd4:	d304      	bcc.n	800cce0 <readInputs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800ccd6:	2002      	movs	r0, #2
 800ccd8:	f7ff fe1c 	bl	800c914 <modbusException>
		return 0;
 800ccdc:	2300      	movs	r3, #0
 800ccde:	e072      	b.n	800cdc6 <readInputs+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800cce0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cce4:	2100      	movs	r1, #0
 800cce6:	483b      	ldr	r0, [pc, #236]	@ (800cdd4 <readInputs+0x158>)
 800cce8:	f000 faa8 	bl	800d23c <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800ccec:	4b39      	ldr	r3, [pc, #228]	@ (800cdd4 <readInputs+0x158>)
 800ccee:	2201      	movs	r2, #1
 800ccf0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800ccf2:	4b37      	ldr	r3, [pc, #220]	@ (800cdd0 <readInputs+0x154>)
 800ccf4:	785a      	ldrb	r2, [r3, #1]
 800ccf6:	4b37      	ldr	r3, [pc, #220]	@ (800cdd4 <readInputs+0x158>)
 800ccf8:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800ccfa:	893b      	ldrh	r3, [r7, #8]
 800ccfc:	08db      	lsrs	r3, r3, #3
 800ccfe:	b29b      	uxth	r3, r3
 800cd00:	b2db      	uxtb	r3, r3
 800cd02:	893a      	ldrh	r2, [r7, #8]
 800cd04:	f002 0207 	and.w	r2, r2, #7
 800cd08:	b292      	uxth	r2, r2
 800cd0a:	2a00      	cmp	r2, #0
 800cd0c:	bf14      	ite	ne
 800cd0e:	2201      	movne	r2, #1
 800cd10:	2200      	moveq	r2, #0
 800cd12:	b2d2      	uxtb	r2, r2
 800cd14:	4413      	add	r3, r2
 800cd16:	b2da      	uxtb	r2, r3
 800cd18:	4b2e      	ldr	r3, [pc, #184]	@ (800cdd4 <readInputs+0x158>)
 800cd1a:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800cd1c:	2303      	movs	r3, #3
 800cd1e:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800cd20:	897b      	ldrh	r3, [r7, #10]
 800cd22:	08db      	lsrs	r3, r3, #3
 800cd24:	b29b      	uxth	r3, r3
 800cd26:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800cd28:	897b      	ldrh	r3, [r7, #10]
 800cd2a:	f003 0307 	and.w	r3, r3, #7
 800cd2e:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800cd30:	2300      	movs	r3, #0
 800cd32:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800cd34:	2300      	movs	r3, #0
 800cd36:	60fb      	str	r3, [r7, #12]
 800cd38:	e033      	b.n	800cda2 <readInputs+0x126>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800cd3a:	4a26      	ldr	r2, [pc, #152]	@ (800cdd4 <readInputs+0x158>)
 800cd3c:	69fb      	ldr	r3, [r7, #28]
 800cd3e:	4413      	add	r3, r2
 800cd40:	781b      	ldrb	r3, [r3, #0]
 800cd42:	b25a      	sxtb	r2, r3
 800cd44:	4924      	ldr	r1, [pc, #144]	@ (800cdd8 <readInputs+0x15c>)
 800cd46:	69bb      	ldr	r3, [r7, #24]
 800cd48:	440b      	add	r3, r1
 800cd4a:	781b      	ldrb	r3, [r3, #0]
 800cd4c:	4619      	mov	r1, r3
 800cd4e:	8afb      	ldrh	r3, [r7, #22]
 800cd50:	fa41 f303 	asr.w	r3, r1, r3
 800cd54:	f003 0101 	and.w	r1, r3, #1
 800cd58:	693b      	ldr	r3, [r7, #16]
 800cd5a:	fa01 f303 	lsl.w	r3, r1, r3
 800cd5e:	b25b      	sxtb	r3, r3
 800cd60:	4313      	orrs	r3, r2
 800cd62:	b25b      	sxtb	r3, r3
 800cd64:	b2d9      	uxtb	r1, r3
 800cd66:	4a1b      	ldr	r2, [pc, #108]	@ (800cdd4 <readInputs+0x158>)
 800cd68:	69fb      	ldr	r3, [r7, #28]
 800cd6a:	4413      	add	r3, r2
 800cd6c:	460a      	mov	r2, r1
 800cd6e:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800cd70:	693b      	ldr	r3, [r7, #16]
 800cd72:	3301      	adds	r3, #1
 800cd74:	613b      	str	r3, [r7, #16]
 800cd76:	8afb      	ldrh	r3, [r7, #22]
 800cd78:	3301      	adds	r3, #1
 800cd7a:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800cd7c:	693b      	ldr	r3, [r7, #16]
 800cd7e:	2b07      	cmp	r3, #7
 800cd80:	dd04      	ble.n	800cd8c <readInputs+0x110>
		{
			indxPosition = 0;
 800cd82:	2300      	movs	r3, #0
 800cd84:	613b      	str	r3, [r7, #16]
			indx++;
 800cd86:	69fb      	ldr	r3, [r7, #28]
 800cd88:	3301      	adds	r3, #1
 800cd8a:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800cd8c:	8afb      	ldrh	r3, [r7, #22]
 800cd8e:	2b07      	cmp	r3, #7
 800cd90:	d904      	bls.n	800cd9c <readInputs+0x120>
		{
			bitPosition=0;
 800cd92:	2300      	movs	r3, #0
 800cd94:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800cd96:	69bb      	ldr	r3, [r7, #24]
 800cd98:	3301      	adds	r3, #1
 800cd9a:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	3301      	adds	r3, #1
 800cda0:	60fb      	str	r3, [r7, #12]
 800cda2:	893b      	ldrh	r3, [r7, #8]
 800cda4:	68fa      	ldr	r2, [r7, #12]
 800cda6:	429a      	cmp	r2, r3
 800cda8:	dbc7      	blt.n	800cd3a <readInputs+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800cdaa:	893b      	ldrh	r3, [r7, #8]
 800cdac:	f003 0307 	and.w	r3, r3, #7
 800cdb0:	b29b      	uxth	r3, r3
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d002      	beq.n	800cdbc <readInputs+0x140>
 800cdb6:	69fb      	ldr	r3, [r7, #28]
 800cdb8:	3301      	adds	r3, #1
 800cdba:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800cdbc:	69f9      	ldr	r1, [r7, #28]
 800cdbe:	4805      	ldr	r0, [pc, #20]	@ (800cdd4 <readInputs+0x158>)
 800cdc0:	f7ff fd7c 	bl	800c8bc <sendData>
	return 1;   // success
 800cdc4:	2301      	movs	r3, #1
}
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	3720      	adds	r7, #32
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}
 800cdce:	bf00      	nop
 800cdd0:	20002218 	.word	0x20002218
 800cdd4:	20002318 	.word	0x20002318
 800cdd8:	200024b0 	.word	0x200024b0

0800cddc <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b084      	sub	sp, #16
 800cde0:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800cde2:	4b39      	ldr	r3, [pc, #228]	@ (800cec8 <writeHoldingRegs+0xec>)
 800cde4:	789b      	ldrb	r3, [r3, #2]
 800cde6:	021b      	lsls	r3, r3, #8
 800cde8:	b21a      	sxth	r2, r3
 800cdea:	4b37      	ldr	r3, [pc, #220]	@ (800cec8 <writeHoldingRegs+0xec>)
 800cdec:	78db      	ldrb	r3, [r3, #3]
 800cdee:	b21b      	sxth	r3, r3
 800cdf0:	4313      	orrs	r3, r2
 800cdf2:	b21b      	sxth	r3, r3
 800cdf4:	81fb      	strh	r3, [r7, #14]
    uint8_t indx = 7;  // we need to keep track of index in RxData
 800cdf6:	2307      	movs	r3, #7
 800cdf8:	737b      	strb	r3, [r7, #13]
	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800cdfa:	4b33      	ldr	r3, [pc, #204]	@ (800cec8 <writeHoldingRegs+0xec>)
 800cdfc:	791b      	ldrb	r3, [r3, #4]
 800cdfe:	021b      	lsls	r3, r3, #8
 800ce00:	b21a      	sxth	r2, r3
 800ce02:	4b31      	ldr	r3, [pc, #196]	@ (800cec8 <writeHoldingRegs+0xec>)
 800ce04:	795b      	ldrb	r3, [r3, #5]
 800ce06:	b21b      	sxth	r3, r3
 800ce08:	4313      	orrs	r3, r2
 800ce0a:	b21b      	sxth	r3, r3
 800ce0c:	80fb      	strh	r3, [r7, #6]
	if ((numRegs<1)||(numRegs>123))  // maximum no. of Registers as per the PDF
 800ce0e:	88fb      	ldrh	r3, [r7, #6]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d002      	beq.n	800ce1a <writeHoldingRegs+0x3e>
 800ce14:	88fb      	ldrh	r3, [r7, #6]
 800ce16:	2b7b      	cmp	r3, #123	@ 0x7b
 800ce18:	d904      	bls.n	800ce24 <writeHoldingRegs+0x48>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800ce1a:	2003      	movs	r0, #3
 800ce1c:	f7ff fd7a 	bl	800c914 <modbusException>
		return 0;
 800ce20:	2300      	movs	r3, #0
 800ce22:	e04c      	b.n	800cebe <writeHoldingRegs+0xe2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800ce24:	89fa      	ldrh	r2, [r7, #14]
 800ce26:	88fb      	ldrh	r3, [r7, #6]
 800ce28:	4413      	add	r3, r2
 800ce2a:	b29b      	uxth	r3, r3
 800ce2c:	3b01      	subs	r3, #1
 800ce2e:	80bb      	strh	r3, [r7, #4]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800ce30:	88bb      	ldrh	r3, [r7, #4]
 800ce32:	2b31      	cmp	r3, #49	@ 0x31
 800ce34:	d904      	bls.n	800ce40 <writeHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800ce36:	2002      	movs	r0, #2
 800ce38:	f7ff fd6c 	bl	800c914 <modbusException>
		return 0;
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	e03e      	b.n	800cebe <writeHoldingRegs+0xe2>
	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */

	for (int i=0; i<numRegs; i++)
 800ce40:	2300      	movs	r3, #0
 800ce42:	60bb      	str	r3, [r7, #8]
 800ce44:	e01b      	b.n	800ce7e <writeHoldingRegs+0xa2>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 800ce46:	7b7b      	ldrb	r3, [r7, #13]
 800ce48:	1c5a      	adds	r2, r3, #1
 800ce4a:	737a      	strb	r2, [r7, #13]
 800ce4c:	461a      	mov	r2, r3
 800ce4e:	4b1e      	ldr	r3, [pc, #120]	@ (800cec8 <writeHoldingRegs+0xec>)
 800ce50:	5c9b      	ldrb	r3, [r3, r2]
 800ce52:	021b      	lsls	r3, r3, #8
 800ce54:	b21a      	sxth	r2, r3
 800ce56:	7b7b      	ldrb	r3, [r7, #13]
 800ce58:	1c59      	adds	r1, r3, #1
 800ce5a:	7379      	strb	r1, [r7, #13]
 800ce5c:	4619      	mov	r1, r3
 800ce5e:	4b1a      	ldr	r3, [pc, #104]	@ (800cec8 <writeHoldingRegs+0xec>)
 800ce60:	5c5b      	ldrb	r3, [r3, r1]
 800ce62:	b21b      	sxth	r3, r3
 800ce64:	4313      	orrs	r3, r2
 800ce66:	b219      	sxth	r1, r3
 800ce68:	89fb      	ldrh	r3, [r7, #14]
 800ce6a:	1c5a      	adds	r2, r3, #1
 800ce6c:	81fa      	strh	r2, [r7, #14]
 800ce6e:	461a      	mov	r2, r3
 800ce70:	b289      	uxth	r1, r1
 800ce72:	4b16      	ldr	r3, [pc, #88]	@ (800cecc <writeHoldingRegs+0xf0>)
 800ce74:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 800ce78:	68bb      	ldr	r3, [r7, #8]
 800ce7a:	3301      	adds	r3, #1
 800ce7c:	60bb      	str	r3, [r7, #8]
 800ce7e:	88fb      	ldrh	r3, [r7, #6]
 800ce80:	68ba      	ldr	r2, [r7, #8]
 800ce82:	429a      	cmp	r2, r3
 800ce84:	dbdf      	blt.n	800ce46 <writeHoldingRegs+0x6a>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800ce86:	4b12      	ldr	r3, [pc, #72]	@ (800ced0 <writeHoldingRegs+0xf4>)
 800ce88:	2201      	movs	r2, #1
 800ce8a:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800ce8c:	4b0e      	ldr	r3, [pc, #56]	@ (800cec8 <writeHoldingRegs+0xec>)
 800ce8e:	785a      	ldrb	r2, [r3, #1]
 800ce90:	4b0f      	ldr	r3, [pc, #60]	@ (800ced0 <writeHoldingRegs+0xf4>)
 800ce92:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800ce94:	4b0c      	ldr	r3, [pc, #48]	@ (800cec8 <writeHoldingRegs+0xec>)
 800ce96:	789a      	ldrb	r2, [r3, #2]
 800ce98:	4b0d      	ldr	r3, [pc, #52]	@ (800ced0 <writeHoldingRegs+0xf4>)
 800ce9a:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800ce9c:	4b0a      	ldr	r3, [pc, #40]	@ (800cec8 <writeHoldingRegs+0xec>)
 800ce9e:	78da      	ldrb	r2, [r3, #3]
 800cea0:	4b0b      	ldr	r3, [pc, #44]	@ (800ced0 <writeHoldingRegs+0xf4>)
 800cea2:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 800cea4:	4b08      	ldr	r3, [pc, #32]	@ (800cec8 <writeHoldingRegs+0xec>)
 800cea6:	791a      	ldrb	r2, [r3, #4]
 800cea8:	4b09      	ldr	r3, [pc, #36]	@ (800ced0 <writeHoldingRegs+0xf4>)
 800ceaa:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 800ceac:	4b06      	ldr	r3, [pc, #24]	@ (800cec8 <writeHoldingRegs+0xec>)
 800ceae:	795a      	ldrb	r2, [r3, #5]
 800ceb0:	4b07      	ldr	r3, [pc, #28]	@ (800ced0 <writeHoldingRegs+0xf4>)
 800ceb2:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800ceb4:	2106      	movs	r1, #6
 800ceb6:	4806      	ldr	r0, [pc, #24]	@ (800ced0 <writeHoldingRegs+0xf4>)
 800ceb8:	f7ff fd00 	bl	800c8bc <sendData>
	return 1;   // success
 800cebc:	2301      	movs	r3, #1
}
 800cebe:	4618      	mov	r0, r3
 800cec0:	3710      	adds	r7, #16
 800cec2:	46bd      	mov	sp, r7
 800cec4:	bd80      	pop	{r7, pc}
 800cec6:	bf00      	nop
 800cec8:	20002218 	.word	0x20002218
 800cecc:	20002418 	.word	0x20002418
 800ced0:	20002318 	.word	0x20002318

0800ced4 <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 800ced4:	b580      	push	{r7, lr}
 800ced6:	b082      	sub	sp, #8
 800ced8:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800ceda:	4b20      	ldr	r3, [pc, #128]	@ (800cf5c <writeSingleReg+0x88>)
 800cedc:	789b      	ldrb	r3, [r3, #2]
 800cede:	021b      	lsls	r3, r3, #8
 800cee0:	b21a      	sxth	r2, r3
 800cee2:	4b1e      	ldr	r3, [pc, #120]	@ (800cf5c <writeSingleReg+0x88>)
 800cee4:	78db      	ldrb	r3, [r3, #3]
 800cee6:	b21b      	sxth	r3, r3
 800cee8:	4313      	orrs	r3, r2
 800ceea:	b21b      	sxth	r3, r3
 800ceec:	80fb      	strh	r3, [r7, #6]

	if (startAddr>49)  // The Register Address can not be more than 49 as we only have record of 50 Registers in total
 800ceee:	88fb      	ldrh	r3, [r7, #6]
 800cef0:	2b31      	cmp	r3, #49	@ 0x31
 800cef2:	d904      	bls.n	800cefe <writeSingleReg+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cef4:	2002      	movs	r0, #2
 800cef6:	f7ff fd0d 	bl	800c914 <modbusException>
		return 0;
 800cefa:	2300      	movs	r3, #0
 800cefc:	e029      	b.n	800cf52 <writeSingleReg+0x7e>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 800cefe:	4b17      	ldr	r3, [pc, #92]	@ (800cf5c <writeSingleReg+0x88>)
 800cf00:	791b      	ldrb	r3, [r3, #4]
 800cf02:	021b      	lsls	r3, r3, #8
 800cf04:	b21a      	sxth	r2, r3
 800cf06:	4b15      	ldr	r3, [pc, #84]	@ (800cf5c <writeSingleReg+0x88>)
 800cf08:	795b      	ldrb	r3, [r3, #5]
 800cf0a:	b21b      	sxth	r3, r3
 800cf0c:	4313      	orrs	r3, r2
 800cf0e:	b21a      	sxth	r2, r3
 800cf10:	88fb      	ldrh	r3, [r7, #6]
 800cf12:	b291      	uxth	r1, r2
 800cf14:	4a12      	ldr	r2, [pc, #72]	@ (800cf60 <writeSingleReg+0x8c>)
 800cf16:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800cf1a:	4b12      	ldr	r3, [pc, #72]	@ (800cf64 <writeSingleReg+0x90>)
 800cf1c:	2201      	movs	r2, #1
 800cf1e:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800cf20:	4b0e      	ldr	r3, [pc, #56]	@ (800cf5c <writeSingleReg+0x88>)
 800cf22:	785a      	ldrb	r2, [r3, #1]
 800cf24:	4b0f      	ldr	r3, [pc, #60]	@ (800cf64 <writeSingleReg+0x90>)
 800cf26:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800cf28:	4b0c      	ldr	r3, [pc, #48]	@ (800cf5c <writeSingleReg+0x88>)
 800cf2a:	789a      	ldrb	r2, [r3, #2]
 800cf2c:	4b0d      	ldr	r3, [pc, #52]	@ (800cf64 <writeSingleReg+0x90>)
 800cf2e:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800cf30:	4b0a      	ldr	r3, [pc, #40]	@ (800cf5c <writeSingleReg+0x88>)
 800cf32:	78da      	ldrb	r2, [r3, #3]
 800cf34:	4b0b      	ldr	r3, [pc, #44]	@ (800cf64 <writeSingleReg+0x90>)
 800cf36:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 800cf38:	4b08      	ldr	r3, [pc, #32]	@ (800cf5c <writeSingleReg+0x88>)
 800cf3a:	791a      	ldrb	r2, [r3, #4]
 800cf3c:	4b09      	ldr	r3, [pc, #36]	@ (800cf64 <writeSingleReg+0x90>)
 800cf3e:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 800cf40:	4b06      	ldr	r3, [pc, #24]	@ (800cf5c <writeSingleReg+0x88>)
 800cf42:	795a      	ldrb	r2, [r3, #5]
 800cf44:	4b07      	ldr	r3, [pc, #28]	@ (800cf64 <writeSingleReg+0x90>)
 800cf46:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800cf48:	2106      	movs	r1, #6
 800cf4a:	4806      	ldr	r0, [pc, #24]	@ (800cf64 <writeSingleReg+0x90>)
 800cf4c:	f7ff fcb6 	bl	800c8bc <sendData>
	return 1;   // success
 800cf50:	2301      	movs	r3, #1
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	3708      	adds	r7, #8
 800cf56:	46bd      	mov	sp, r7
 800cf58:	bd80      	pop	{r7, pc}
 800cf5a:	bf00      	nop
 800cf5c:	20002218 	.word	0x20002218
 800cf60:	20002418 	.word	0x20002418
 800cf64:	20002318 	.word	0x20002318

0800cf68 <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b084      	sub	sp, #16
 800cf6c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800cf6e:	4b39      	ldr	r3, [pc, #228]	@ (800d054 <writeSingleCoil+0xec>)
 800cf70:	789b      	ldrb	r3, [r3, #2]
 800cf72:	021b      	lsls	r3, r3, #8
 800cf74:	b21a      	sxth	r2, r3
 800cf76:	4b37      	ldr	r3, [pc, #220]	@ (800d054 <writeSingleCoil+0xec>)
 800cf78:	78db      	ldrb	r3, [r3, #3]
 800cf7a:	b21b      	sxth	r3, r3
 800cf7c:	4313      	orrs	r3, r2
 800cf7e:	b21b      	sxth	r3, r3
 800cf80:	81fb      	strh	r3, [r7, #14]

	if (startAddr>499)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 800cf82:	89fb      	ldrh	r3, [r7, #14]
 800cf84:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800cf88:	d304      	bcc.n	800cf94 <writeSingleCoil+0x2c>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800cf8a:	2002      	movs	r0, #2
 800cf8c:	f7ff fcc2 	bl	800c914 <modbusException>
		return 0;
 800cf90:	2300      	movs	r3, #0
 800cf92:	e05a      	b.n	800d04a <writeSingleCoil+0xe2>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800cf94:	89fb      	ldrh	r3, [r7, #14]
 800cf96:	08db      	lsrs	r3, r3, #3
 800cf98:	b29b      	uxth	r3, r3
 800cf9a:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800cf9c:	89fb      	ldrh	r3, [r7, #14]
 800cf9e:	f003 0307 	and.w	r3, r3, #7
 800cfa2:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00))
 800cfa4:	4b2b      	ldr	r3, [pc, #172]	@ (800d054 <writeSingleCoil+0xec>)
 800cfa6:	791b      	ldrb	r3, [r3, #4]
 800cfa8:	2bff      	cmp	r3, #255	@ 0xff
 800cfaa:	d116      	bne.n	800cfda <writeSingleCoil+0x72>
 800cfac:	4b29      	ldr	r3, [pc, #164]	@ (800d054 <writeSingleCoil+0xec>)
 800cfae:	795b      	ldrb	r3, [r3, #5]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d112      	bne.n	800cfda <writeSingleCoil+0x72>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 800cfb4:	4a28      	ldr	r2, [pc, #160]	@ (800d058 <writeSingleCoil+0xf0>)
 800cfb6:	68bb      	ldr	r3, [r7, #8]
 800cfb8:	4413      	add	r3, r2
 800cfba:	781b      	ldrb	r3, [r3, #0]
 800cfbc:	b25a      	sxtb	r2, r3
 800cfbe:	88fb      	ldrh	r3, [r7, #6]
 800cfc0:	2101      	movs	r1, #1
 800cfc2:	fa01 f303 	lsl.w	r3, r1, r3
 800cfc6:	b25b      	sxtb	r3, r3
 800cfc8:	4313      	orrs	r3, r2
 800cfca:	b25b      	sxtb	r3, r3
 800cfcc:	b2d9      	uxtb	r1, r3
 800cfce:	4a22      	ldr	r2, [pc, #136]	@ (800d058 <writeSingleCoil+0xf0>)
 800cfd0:	68bb      	ldr	r3, [r7, #8]
 800cfd2:	4413      	add	r3, r2
 800cfd4:	460a      	mov	r2, r1
 800cfd6:	701a      	strb	r2, [r3, #0]
 800cfd8:	e01b      	b.n	800d012 <writeSingleCoil+0xaa>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00))
 800cfda:	4b1e      	ldr	r3, [pc, #120]	@ (800d054 <writeSingleCoil+0xec>)
 800cfdc:	791b      	ldrb	r3, [r3, #4]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d117      	bne.n	800d012 <writeSingleCoil+0xaa>
 800cfe2:	4b1c      	ldr	r3, [pc, #112]	@ (800d054 <writeSingleCoil+0xec>)
 800cfe4:	795b      	ldrb	r3, [r3, #5]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d113      	bne.n	800d012 <writeSingleCoil+0xaa>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 800cfea:	4a1b      	ldr	r2, [pc, #108]	@ (800d058 <writeSingleCoil+0xf0>)
 800cfec:	68bb      	ldr	r3, [r7, #8]
 800cfee:	4413      	add	r3, r2
 800cff0:	781b      	ldrb	r3, [r3, #0]
 800cff2:	b25a      	sxtb	r2, r3
 800cff4:	88fb      	ldrh	r3, [r7, #6]
 800cff6:	2101      	movs	r1, #1
 800cff8:	fa01 f303 	lsl.w	r3, r1, r3
 800cffc:	b25b      	sxtb	r3, r3
 800cffe:	43db      	mvns	r3, r3
 800d000:	b25b      	sxtb	r3, r3
 800d002:	4013      	ands	r3, r2
 800d004:	b25b      	sxtb	r3, r3
 800d006:	b2d9      	uxtb	r1, r3
 800d008:	4a13      	ldr	r2, [pc, #76]	@ (800d058 <writeSingleCoil+0xf0>)
 800d00a:	68bb      	ldr	r3, [r7, #8]
 800d00c:	4413      	add	r3, r2
 800d00e:	460a      	mov	r2, r1
 800d010:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800d012:	4b12      	ldr	r3, [pc, #72]	@ (800d05c <writeSingleCoil+0xf4>)
 800d014:	2201      	movs	r2, #1
 800d016:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800d018:	4b0e      	ldr	r3, [pc, #56]	@ (800d054 <writeSingleCoil+0xec>)
 800d01a:	785a      	ldrb	r2, [r3, #1]
 800d01c:	4b0f      	ldr	r3, [pc, #60]	@ (800d05c <writeSingleCoil+0xf4>)
 800d01e:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800d020:	4b0c      	ldr	r3, [pc, #48]	@ (800d054 <writeSingleCoil+0xec>)
 800d022:	789a      	ldrb	r2, [r3, #2]
 800d024:	4b0d      	ldr	r3, [pc, #52]	@ (800d05c <writeSingleCoil+0xf4>)
 800d026:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800d028:	4b0a      	ldr	r3, [pc, #40]	@ (800d054 <writeSingleCoil+0xec>)
 800d02a:	78da      	ldrb	r2, [r3, #3]
 800d02c:	4b0b      	ldr	r3, [pc, #44]	@ (800d05c <writeSingleCoil+0xf4>)
 800d02e:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 800d030:	4b08      	ldr	r3, [pc, #32]	@ (800d054 <writeSingleCoil+0xec>)
 800d032:	791a      	ldrb	r2, [r3, #4]
 800d034:	4b09      	ldr	r3, [pc, #36]	@ (800d05c <writeSingleCoil+0xf4>)
 800d036:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 800d038:	4b06      	ldr	r3, [pc, #24]	@ (800d054 <writeSingleCoil+0xec>)
 800d03a:	795a      	ldrb	r2, [r3, #5]
 800d03c:	4b07      	ldr	r3, [pc, #28]	@ (800d05c <writeSingleCoil+0xf4>)
 800d03e:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d040:	2106      	movs	r1, #6
 800d042:	4806      	ldr	r0, [pc, #24]	@ (800d05c <writeSingleCoil+0xf4>)
 800d044:	f7ff fc3a 	bl	800c8bc <sendData>
	return 1;   // success
 800d048:	2301      	movs	r3, #1
}
 800d04a:	4618      	mov	r0, r3
 800d04c:	3710      	adds	r7, #16
 800d04e:	46bd      	mov	sp, r7
 800d050:	bd80      	pop	{r7, pc}
 800d052:	bf00      	nop
 800d054:	20002218 	.word	0x20002218
 800d058:	2000247c 	.word	0x2000247c
 800d05c:	20002318 	.word	0x20002318

0800d060 <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 800d060:	b580      	push	{r7, lr}
 800d062:	b088      	sub	sp, #32
 800d064:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800d066:	4b57      	ldr	r3, [pc, #348]	@ (800d1c4 <writeMultiCoils+0x164>)
 800d068:	789b      	ldrb	r3, [r3, #2]
 800d06a:	021b      	lsls	r3, r3, #8
 800d06c:	b21a      	sxth	r2, r3
 800d06e:	4b55      	ldr	r3, [pc, #340]	@ (800d1c4 <writeMultiCoils+0x164>)
 800d070:	78db      	ldrb	r3, [r3, #3]
 800d072:	b21b      	sxth	r3, r3
 800d074:	4313      	orrs	r3, r2
 800d076:	b21b      	sxth	r3, r3
 800d078:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800d07a:	4b52      	ldr	r3, [pc, #328]	@ (800d1c4 <writeMultiCoils+0x164>)
 800d07c:	791b      	ldrb	r3, [r3, #4]
 800d07e:	021b      	lsls	r3, r3, #8
 800d080:	b21a      	sxth	r2, r3
 800d082:	4b50      	ldr	r3, [pc, #320]	@ (800d1c4 <writeMultiCoils+0x164>)
 800d084:	795b      	ldrb	r3, [r3, #5]
 800d086:	b21b      	sxth	r3, r3
 800d088:	4313      	orrs	r3, r2
 800d08a:	b21b      	sxth	r3, r3
 800d08c:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 800d08e:	893b      	ldrh	r3, [r7, #8]
 800d090:	2b00      	cmp	r3, #0
 800d092:	d003      	beq.n	800d09c <writeMultiCoils+0x3c>
 800d094:	893b      	ldrh	r3, [r7, #8]
 800d096:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 800d09a:	d904      	bls.n	800d0a6 <writeMultiCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800d09c:	2003      	movs	r0, #3
 800d09e:	f7ff fc39 	bl	800c914 <modbusException>
		return 0;
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	e089      	b.n	800d1ba <writeMultiCoils+0x15a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800d0a6:	897a      	ldrh	r2, [r7, #10]
 800d0a8:	893b      	ldrh	r3, [r7, #8]
 800d0aa:	4413      	add	r3, r2
 800d0ac:	b29b      	uxth	r3, r3
 800d0ae:	3b01      	subs	r3, #1
 800d0b0:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800d0b2:	88fb      	ldrh	r3, [r7, #6]
 800d0b4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800d0b8:	d304      	bcc.n	800d0c4 <writeMultiCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d0ba:	2002      	movs	r0, #2
 800d0bc:	f7ff fc2a 	bl	800c914 <modbusException>
		return 0;
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	e07a      	b.n	800d1ba <writeMultiCoils+0x15a>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800d0c4:	897b      	ldrh	r3, [r7, #10]
 800d0c6:	08db      	lsrs	r3, r3, #3
 800d0c8:	b29b      	uxth	r3, r3
 800d0ca:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800d0cc:	897b      	ldrh	r3, [r7, #10]
 800d0ce:	f003 0307 	and.w	r3, r3, #7
 800d0d2:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData buffer
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 800d0d8:	2307      	movs	r3, #7
 800d0da:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 800d0dc:	2300      	movs	r3, #0
 800d0de:	60fb      	str	r3, [r7, #12]
 800d0e0:	e04b      	b.n	800d17a <writeMultiCoils+0x11a>
	{
		if (((RxData[indx]>>indxPosition)&0x01) == 1)
 800d0e2:	4a38      	ldr	r2, [pc, #224]	@ (800d1c4 <writeMultiCoils+0x164>)
 800d0e4:	693b      	ldr	r3, [r7, #16]
 800d0e6:	4413      	add	r3, r2
 800d0e8:	781b      	ldrb	r3, [r3, #0]
 800d0ea:	461a      	mov	r2, r3
 800d0ec:	697b      	ldr	r3, [r7, #20]
 800d0ee:	fa42 f303 	asr.w	r3, r2, r3
 800d0f2:	f003 0301 	and.w	r3, r3, #1
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d012      	beq.n	800d120 <writeMultiCoils+0xc0>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 800d0fa:	4a33      	ldr	r2, [pc, #204]	@ (800d1c8 <writeMultiCoils+0x168>)
 800d0fc:	69fb      	ldr	r3, [r7, #28]
 800d0fe:	4413      	add	r3, r2
 800d100:	781b      	ldrb	r3, [r3, #0]
 800d102:	b25a      	sxtb	r2, r3
 800d104:	8b7b      	ldrh	r3, [r7, #26]
 800d106:	2101      	movs	r1, #1
 800d108:	fa01 f303 	lsl.w	r3, r1, r3
 800d10c:	b25b      	sxtb	r3, r3
 800d10e:	4313      	orrs	r3, r2
 800d110:	b25b      	sxtb	r3, r3
 800d112:	b2d9      	uxtb	r1, r3
 800d114:	4a2c      	ldr	r2, [pc, #176]	@ (800d1c8 <writeMultiCoils+0x168>)
 800d116:	69fb      	ldr	r3, [r7, #28]
 800d118:	4413      	add	r3, r2
 800d11a:	460a      	mov	r2, r1
 800d11c:	701a      	strb	r2, [r3, #0]
 800d11e:	e013      	b.n	800d148 <writeMultiCoils+0xe8>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 800d120:	4a29      	ldr	r2, [pc, #164]	@ (800d1c8 <writeMultiCoils+0x168>)
 800d122:	69fb      	ldr	r3, [r7, #28]
 800d124:	4413      	add	r3, r2
 800d126:	781b      	ldrb	r3, [r3, #0]
 800d128:	b25a      	sxtb	r2, r3
 800d12a:	8b7b      	ldrh	r3, [r7, #26]
 800d12c:	2101      	movs	r1, #1
 800d12e:	fa01 f303 	lsl.w	r3, r1, r3
 800d132:	b25b      	sxtb	r3, r3
 800d134:	43db      	mvns	r3, r3
 800d136:	b25b      	sxtb	r3, r3
 800d138:	4013      	ands	r3, r2
 800d13a:	b25b      	sxtb	r3, r3
 800d13c:	b2d9      	uxtb	r1, r3
 800d13e:	4a22      	ldr	r2, [pc, #136]	@ (800d1c8 <writeMultiCoils+0x168>)
 800d140:	69fb      	ldr	r3, [r7, #28]
 800d142:	4413      	add	r3, r2
 800d144:	460a      	mov	r2, r1
 800d146:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 800d148:	8b7b      	ldrh	r3, [r7, #26]
 800d14a:	3301      	adds	r3, #1
 800d14c:	837b      	strh	r3, [r7, #26]
 800d14e:	697b      	ldr	r3, [r7, #20]
 800d150:	3301      	adds	r3, #1
 800d152:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800d154:	697b      	ldr	r3, [r7, #20]
 800d156:	2b07      	cmp	r3, #7
 800d158:	dd04      	ble.n	800d164 <writeMultiCoils+0x104>
		{
			indxPosition = 0;
 800d15a:	2300      	movs	r3, #0
 800d15c:	617b      	str	r3, [r7, #20]
			indx++;
 800d15e:	693b      	ldr	r3, [r7, #16]
 800d160:	3301      	adds	r3, #1
 800d162:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800d164:	8b7b      	ldrh	r3, [r7, #26]
 800d166:	2b07      	cmp	r3, #7
 800d168:	d904      	bls.n	800d174 <writeMultiCoils+0x114>
		{
			bitPosition=0;
 800d16a:	2300      	movs	r3, #0
 800d16c:	837b      	strh	r3, [r7, #26]
			startByte++;
 800d16e:	69fb      	ldr	r3, [r7, #28]
 800d170:	3301      	adds	r3, #1
 800d172:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	3301      	adds	r3, #1
 800d178:	60fb      	str	r3, [r7, #12]
 800d17a:	893b      	ldrh	r3, [r7, #8]
 800d17c:	68fa      	ldr	r2, [r7, #12]
 800d17e:	429a      	cmp	r2, r3
 800d180:	dbaf      	blt.n	800d0e2 <writeMultiCoils+0x82>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800d182:	4b12      	ldr	r3, [pc, #72]	@ (800d1cc <writeMultiCoils+0x16c>)
 800d184:	2201      	movs	r2, #1
 800d186:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800d188:	4b0e      	ldr	r3, [pc, #56]	@ (800d1c4 <writeMultiCoils+0x164>)
 800d18a:	785a      	ldrb	r2, [r3, #1]
 800d18c:	4b0f      	ldr	r3, [pc, #60]	@ (800d1cc <writeMultiCoils+0x16c>)
 800d18e:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800d190:	4b0c      	ldr	r3, [pc, #48]	@ (800d1c4 <writeMultiCoils+0x164>)
 800d192:	789a      	ldrb	r2, [r3, #2]
 800d194:	4b0d      	ldr	r3, [pc, #52]	@ (800d1cc <writeMultiCoils+0x16c>)
 800d196:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800d198:	4b0a      	ldr	r3, [pc, #40]	@ (800d1c4 <writeMultiCoils+0x164>)
 800d19a:	78da      	ldrb	r2, [r3, #3]
 800d19c:	4b0b      	ldr	r3, [pc, #44]	@ (800d1cc <writeMultiCoils+0x16c>)
 800d19e:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 800d1a0:	4b08      	ldr	r3, [pc, #32]	@ (800d1c4 <writeMultiCoils+0x164>)
 800d1a2:	791a      	ldrb	r2, [r3, #4]
 800d1a4:	4b09      	ldr	r3, [pc, #36]	@ (800d1cc <writeMultiCoils+0x16c>)
 800d1a6:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 800d1a8:	4b06      	ldr	r3, [pc, #24]	@ (800d1c4 <writeMultiCoils+0x164>)
 800d1aa:	795a      	ldrb	r2, [r3, #5]
 800d1ac:	4b07      	ldr	r3, [pc, #28]	@ (800d1cc <writeMultiCoils+0x16c>)
 800d1ae:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800d1b0:	2106      	movs	r1, #6
 800d1b2:	4806      	ldr	r0, [pc, #24]	@ (800d1cc <writeMultiCoils+0x16c>)
 800d1b4:	f7ff fb82 	bl	800c8bc <sendData>
	return 1;   // success
 800d1b8:	2301      	movs	r3, #1
}
 800d1ba:	4618      	mov	r0, r3
 800d1bc:	3720      	adds	r7, #32
 800d1be:	46bd      	mov	sp, r7
 800d1c0:	bd80      	pop	{r7, pc}
 800d1c2:	bf00      	nop
 800d1c4:	20002218 	.word	0x20002218
 800d1c8:	2000247c 	.word	0x2000247c
 800d1cc:	20002318 	.word	0x20002318

0800d1d0 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 800d1d0:	b480      	push	{r7}
 800d1d2:	b085      	sub	sp, #20
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	6078      	str	r0, [r7, #4]
 800d1d8:	460b      	mov	r3, r1
 800d1da:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 800d1dc:	23ff      	movs	r3, #255	@ 0xff
 800d1de:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 800d1e0:	23ff      	movs	r3, #255	@ 0xff
 800d1e2:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 800d1e4:	e013      	b.n	800d20e <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	1c5a      	adds	r2, r3, #1
 800d1ea:	607a      	str	r2, [r7, #4]
 800d1ec:	781a      	ldrb	r2, [r3, #0]
 800d1ee:	7bbb      	ldrb	r3, [r7, #14]
 800d1f0:	4053      	eors	r3, r2
 800d1f2:	b2db      	uxtb	r3, r3
 800d1f4:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 800d1f6:	4a0f      	ldr	r2, [pc, #60]	@ (800d234 <crc16+0x64>)
 800d1f8:	68bb      	ldr	r3, [r7, #8]
 800d1fa:	4413      	add	r3, r2
 800d1fc:	781a      	ldrb	r2, [r3, #0]
 800d1fe:	7bfb      	ldrb	r3, [r7, #15]
 800d200:	4053      	eors	r3, r2
 800d202:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 800d204:	4a0c      	ldr	r2, [pc, #48]	@ (800d238 <crc16+0x68>)
 800d206:	68bb      	ldr	r3, [r7, #8]
 800d208:	4413      	add	r3, r2
 800d20a:	781b      	ldrb	r3, [r3, #0]
 800d20c:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 800d20e:	887b      	ldrh	r3, [r7, #2]
 800d210:	1e5a      	subs	r2, r3, #1
 800d212:	807a      	strh	r2, [r7, #2]
 800d214:	2b00      	cmp	r3, #0
 800d216:	d1e6      	bne.n	800d1e6 <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 800d218:	7bfb      	ldrb	r3, [r7, #15]
 800d21a:	021b      	lsls	r3, r3, #8
 800d21c:	b21a      	sxth	r2, r3
 800d21e:	7bbb      	ldrb	r3, [r7, #14]
 800d220:	b21b      	sxth	r3, r3
 800d222:	4313      	orrs	r3, r2
 800d224:	b21b      	sxth	r3, r3
 800d226:	b29b      	uxth	r3, r3
}
 800d228:	4618      	mov	r0, r3
 800d22a:	3714      	adds	r7, #20
 800d22c:	46bd      	mov	sp, r7
 800d22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d232:	4770      	bx	lr
 800d234:	0800d570 	.word	0x0800d570
 800d238:	0800d670 	.word	0x0800d670

0800d23c <memset>:
 800d23c:	4402      	add	r2, r0
 800d23e:	4603      	mov	r3, r0
 800d240:	4293      	cmp	r3, r2
 800d242:	d100      	bne.n	800d246 <memset+0xa>
 800d244:	4770      	bx	lr
 800d246:	f803 1b01 	strb.w	r1, [r3], #1
 800d24a:	e7f9      	b.n	800d240 <memset+0x4>

0800d24c <__libc_init_array>:
 800d24c:	b570      	push	{r4, r5, r6, lr}
 800d24e:	4d0d      	ldr	r5, [pc, #52]	@ (800d284 <__libc_init_array+0x38>)
 800d250:	4c0d      	ldr	r4, [pc, #52]	@ (800d288 <__libc_init_array+0x3c>)
 800d252:	1b64      	subs	r4, r4, r5
 800d254:	10a4      	asrs	r4, r4, #2
 800d256:	2600      	movs	r6, #0
 800d258:	42a6      	cmp	r6, r4
 800d25a:	d109      	bne.n	800d270 <__libc_init_array+0x24>
 800d25c:	4d0b      	ldr	r5, [pc, #44]	@ (800d28c <__libc_init_array+0x40>)
 800d25e:	4c0c      	ldr	r4, [pc, #48]	@ (800d290 <__libc_init_array+0x44>)
 800d260:	f000 f818 	bl	800d294 <_init>
 800d264:	1b64      	subs	r4, r4, r5
 800d266:	10a4      	asrs	r4, r4, #2
 800d268:	2600      	movs	r6, #0
 800d26a:	42a6      	cmp	r6, r4
 800d26c:	d105      	bne.n	800d27a <__libc_init_array+0x2e>
 800d26e:	bd70      	pop	{r4, r5, r6, pc}
 800d270:	f855 3b04 	ldr.w	r3, [r5], #4
 800d274:	4798      	blx	r3
 800d276:	3601      	adds	r6, #1
 800d278:	e7ee      	b.n	800d258 <__libc_init_array+0xc>
 800d27a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d27e:	4798      	blx	r3
 800d280:	3601      	adds	r6, #1
 800d282:	e7f2      	b.n	800d26a <__libc_init_array+0x1e>
 800d284:	0800d778 	.word	0x0800d778
 800d288:	0800d778 	.word	0x0800d778
 800d28c:	0800d778 	.word	0x0800d778
 800d290:	0800d77c 	.word	0x0800d77c

0800d294 <_init>:
 800d294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d296:	bf00      	nop
 800d298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d29a:	bc08      	pop	{r3}
 800d29c:	469e      	mov	lr, r3
 800d29e:	4770      	bx	lr

0800d2a0 <_fini>:
 800d2a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2a2:	bf00      	nop
 800d2a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2a6:	bc08      	pop	{r3}
 800d2a8:	469e      	mov	lr, r3
 800d2aa:	4770      	bx	lr
