Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat May 28 14:16:01 2022
| Host         : mlyue running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file MAC_top_control_sets_placed.rpt
| Design       : MAC_top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             342 |           95 |
| No           | No                    | Yes                    |              68 |           26 |
| No           | Yes                   | No                     |              33 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            6 |
| Yes          | Yes                   | No                     |             191 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                           Enable Signal                                                           |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mac_tx_fifo_wr_clk_IBUF_BUFG              |                                                                                                                                   | tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0     |                1 |              1 |         1.00 |
|  rgmii_rxc_IBUF_BUFG                       |                                                                                                                                   | rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0     |                1 |              1 |         1.00 |
|  clock_ctl_inst/mac_clk_inferred__0/i__n_0 |                                                                                                                                   |                                                                                                                                                            |                1 |              1 |         1.00 |
|  clock_ctl_inst/pll_mac_inst/inst/clk_25M  |                                                                                                                                   | MAC_tx_ctl_inst/sys_rst_n_0                                                                                                                                |                1 |              1 |         1.00 |
|  mac_rx_fifo_rd_clk_IBUF_BUFG              |                                                                                                                                   | rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                              |                2 |              2 |         1.00 |
|  rgmii_txc_OBUF_BUFG                       |                                                                                                                                   | tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 |                2 |              2 |         1.00 |
|  mac_rx_fifo_rd_clk_IBUF_BUFG              |                                                                                                                                   | rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                1 |              3 |         3.00 |
|  mac_tx_fifo_wr_clk_IBUF_BUFG              |                                                                                                                                   | tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                2 |              4 |         2.00 |
|  clock_ctl_inst/pll_mac_inst/inst/clk_10M  | reg_ctl_inst/phy_reg[5][8]_i_1_n_0                                                                                                | MAC_tx_ctl_inst/sys_rst_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  clock_ctl_inst/pll_mac_inst/inst/clk_10M  | reg_ctl_inst/phy_reg[4][8]_i_1_n_0                                                                                                | MAC_tx_ctl_inst/sys_rst_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  rgmii_rxc_IBUF_BUFG                       |                                                                                                                                   | rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                2 |              4 |         2.00 |
|  clock_ctl_inst/pll_mac_inst/inst/clk_10M  | MDIO_inst/reg_data_en                                                                                                             | MAC_tx_ctl_inst/sys_rst_n_0                                                                                                                                |                1 |              5 |         5.00 |
|                                            |                                                                                                                                   |                                                                                                                                                            |                3 |              6 |         2.00 |
|  clock_ctl_inst/pll_mac_inst/inst/clk_10M  | MDIO_inst/cnt[4]_i_1_n_0                                                                                                          | MAC_tx_ctl_inst/sys_rst_n_0                                                                                                                                |                3 |              7 |         2.33 |
|  mac_rx_fifo_rd_clk_IBUF_BUFG              | rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]          | rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                              |                3 |             12 |         4.00 |
|  mac_tx_fifo_wr_clk_IBUF_BUFG              | tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]          | tx_fifo_top_inst/mac_tx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0     |                5 |             16 |         3.20 |
|  rgmii_rxc_IBUF_BUFG                       | rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]          | rx_fifo_top_inst/mac_rx_ctl_fifo_18x16_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0     |                5 |             16 |         3.20 |
|  MAC_tx_ctl_inst/E[0]                      |                                                                                                                                   | MAC_tx_ctl_inst/sys_rst_n_0                                                                                                                                |                5 |             16 |         3.20 |
|  mac_rx_fifo_rd_clk_IBUF_BUFG              | rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]      | rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                7 |             27 |         3.86 |
|  clock_ctl_inst/pll_mac_inst/inst/clk_10M  |                                                                                                                                   | MAC_tx_ctl_inst/sys_rst_n_0                                                                                                                                |               12 |             30 |         2.50 |
|  mac_tx_fifo_wr_clk_IBUF_BUFG              | tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]      | tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |               10 |             36 |         3.60 |
|  rgmii_txc_OBUF_BUFG                       | tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_rd_en | tx_fifo_top_inst/mac_tx_fifo_64x512_8x4096_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 |                8 |             36 |         4.50 |
|  rgmii_txc_OBUF_BUFG                       |                                                                                                                                   | MAC_tx_ctl_inst/sys_rst_n_0                                                                                                                                |               13 |             37 |         2.85 |
|  rgmii_rxc_IBUF_BUFG                       | rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]      | rx_fifo_top_inst/mac_rx_fifo_8x4096_64x512_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |               10 |             48 |         4.80 |
|  rgmii_txc_OBUF_BUFG                       |                                                                                                                                   |                                                                                                                                                            |               13 |             55 |         4.23 |
|  mac_rx_fifo_rd_clk_IBUF_BUFG              |                                                                                                                                   |                                                                                                                                                            |               25 |             92 |         3.68 |
|  mac_tx_fifo_wr_clk_IBUF_BUFG              |                                                                                                                                   |                                                                                                                                                            |               25 |             98 |         3.92 |
|  rgmii_rxc_IBUF_BUFG                       |                                                                                                                                   |                                                                                                                                                            |               28 |            101 |         3.61 |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


