("16_bit_6_to_2_encoder:/\t16_bit_6_to_2_encoder carry_save_addition schematic" (("open" (nil hierarchy "/{carry_save_addition 16_bit_6_to_2_encoder schematic }:r"))) (((-14.625 -12.86875) (13.15 8.76875)) "r" "Schematics" 9))("16_bit_6_to_2_encoder:/\t16_bit_6_to_2_encoder carry_save_addition layout" (("open" (nil hierarchy "/{carry_save_addition 16_bit_6_to_2_encoder layout }:a"))) (((42.4805 4.4355) (47.0665 6.9125)) "a" "VLS-EXL" 15))("16_bit_3_to_2_encoder:/\t16_bit_3_to_2_encoder carry_save_addition schematic" (("open" (nil hierarchy "/{carry_save_addition 16_bit_3_to_2_encoder schematic }:r"))) (((-10.125 -7.59375) (7.8375 6.05625)) "r" "Schematics XL" 48))("16_bit_3_to_2_encoder:/\t16_bit_3_to_2_encoder carry_save_addition layout" (("open" (nil hierarchy "/{carry_save_addition 16_bit_3_to_2_encoder layout }:a"))) (((-2.501 -14.048) (47.516 33.695)) "a" "Virtuoso XL" 47))("4_bit_3_to_2_csa:/\t4_bit_3_to_2_csa carry_save_addition schematic" (("open" (nil hierarchy "/{carry_save_addition 4_bit_3_to_2_csa schematic }:r"))) (((-3.65625 -3.15) (3.63125 2.4)) "r" "Schematics XL" 40))("full_adderv2:/\tfull_adderv2 lab2_ schematic" (("open" (nil hierarchy "/{lab2_ full_adderv2 schematic }:r"))) (((-2.2625 -3.88125) (4.425 1.2)) "r" "Schematics XL" 11))("16_bit_6_to_2_encoder:/\t16_bit_6_to_2_encoder carry_save_addition maestro" (("open" (nil hierarchy "/{carry_save_addition 16_bit_6_to_2_encoder maestro }:a"))) nil)("16_bit_3_to_2_encoder:/\t16_bit_3_to_2_encoder carry_save_addition maestro" (("open" (nil hierarchy "/{carry_save_addition 16_bit_3_to_2_encoder maestro }:a"))) nil)("16_bit_3_to_2_encoder:/\t16_bit_3_to_2_encoder carry_save_addition symbol" (("open" (nil hierarchy "/{carry_save_addition 16_bit_3_to_2_encoder symbol }:a"))) (((-4.18125 -5.55625) (5.55625 0.53125)) "r" "Symbol" 46))