#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep 27 20:00:15 2021
# Process ID: 18984
# Current directory: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15132 C:\Users\Bklolo\Desktop\Senior_Proj\bran_test\Vivado_Project\FPGA_Project\FPGA_Project.xpr
# Log file: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/vivado.log
# Journal file: C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bklolo/Desktop/Senior_Proj/bran_test/Vivado_Project/FPGA_Project/FPGA_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 943.434 ; gain = 300.539
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 27 20:43:03 2021...
