{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432496446388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432496446391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 21:40:46 2015 " "Processing started: Sun May 24 21:40:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432496446391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432496446391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0 -c DE0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0 -c DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432496446393 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1432496446816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0-structure " "Found design unit 1: DE0-structure" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/DE0_basis/DE0.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432496447454 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0 " "Found entity 1: DE0" {  } { { "DE0.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/DE0_basis/DE0.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432496447454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432496447454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop_e-flip " "Found design unit 1: flipflop_e-flip" {  } { { "flipflop.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/DE0_basis/flipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432496447460 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop_e " "Found entity 1: flipflop_e" {  } { { "flipflop.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/DE0_basis/flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432496447460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432496447460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_a " "Found design unit 1: counter-counter_a" {  } { { "counter.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/DE0_basis/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432496447464 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/DE0_basis/counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432496447464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432496447464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variableClock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file variableClock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenericClockDivider-anything " "Found design unit 1: GenericClockDivider-anything" {  } { { "variableClock.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/DE0_basis/variableClock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432496447469 ""} { "Info" "ISGN_ENTITY_NAME" "1 GenericClockDivider " "Found entity 1: GenericClockDivider" {  } { { "variableClock.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/DE0_basis/variableClock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432496447469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432496447469 ""}
{ "Error" "EVRFX_VHDL_WRONG_VAR_ASSIGN_ERR" "CLKCount variableClock.vhd(22) " "VHDL Variable Assignment Statement error at variableClock.vhd(22): Variable Assignment Statement must use := to assign value to variable \"CLKCount\"" {  } { { "variableClock.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/DE0_basis/variableClock.vhd" 22 0 0 } }  } 0 10527 "VHDL Variable Assignment Statement error at %2!s!: Variable Assignment Statement must use := to assign value to variable \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432496447471 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CLK variableClock.vhd(15) " "VHDL error at variableClock.vhd(15): object \"CLK\" is used but not declared" {  } { { "variableClock.vhd" "" { Text "/media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/DE0_basis/variableClock.vhd" 15 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1432496447471 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432496447684 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 24 21:40:47 2015 " "Processing ended: Sun May 24 21:40:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432496447684 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432496447684 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432496447684 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432496447684 ""}
