// Seed: 2660982050
`define pp_5 0
`define pp_6 (  pp_7  ,  pp_8  ,  pp_9  )  0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_5;
  logic id_6, id_7, id_8;
  assign id_8 = 1;
  logic id_9;
  logic id_10 = id_6 ? id_1 : id_8;
  type_17 id_11 (
      1,
      id_6 != id_2,
      1'b0 == 1'b0
  );
  logic id_12;
endmodule
`timescale 1ps / 1 ps
