// Seed: 4060492909
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_15 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd67,
    parameter id_7 = 32'd63,
    parameter id_9 = 32'd4
) (
    output logic id_0,
    input  tri0  id_1,
    input  uwire _id_2,
    input  uwire id_3,
    input  tri1  id_4
);
  wire id_6;
  ;
  always @(posedge id_6 * id_6 - id_4 or posedge -1'h0)
    for (id_6 = -1; id_1; id_0 = "")
      @(negedge id_1);
  tri [-1 : id_2] _id_7 = 1 & 1'b0;
  wire \id_8 ;
  ;
  localparam id_9 = 1;
  assign id_0 = -1 ==? id_7;
  tri1 [id_9 : 1] id_10 = -1;
  logic [1 'b0 : id_7] id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_11,
      \id_8 ,
      id_10,
      id_10,
      id_6,
      \id_8 ,
      id_10,
      \id_8 ,
      id_11,
      \id_8 ,
      id_6,
      id_11
  );
  assign \id_8 = id_11;
  assign #(!{id_9{id_6}} >= 1) {\id_8 , id_3, id_6 == id_11, ~id_6, id_1} = -1;
  tri1 id_12 = id_11 == -1;
endmodule
