{
  "module_name": "gmc_7_1_d.h",
  "hash_id": "1ac79b003a381f0d61518562e62a01d5ae233928de191480744144d014eebf21",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/gmc/gmc_7_1_d.h",
  "human_readable_source": " \n\n#ifndef GMC_7_1_D_H\n#define GMC_7_1_D_H\n\n#define mmMC_CONFIG                                                             0x800\n#define mmMC_ARB_AGE_CNTL                                                       0x9bf\n#define mmMC_ARB_RET_CREDITS2                                                   0x9c0\n#define mmMC_ARB_FED_CNTL                                                       0x9c1\n#define mmMC_ARB_GECC2_STATUS                                                   0x9c2\n#define mmMC_ARB_GECC2_MISC                                                     0x9c3\n#define mmMC_ARB_GECC2_DEBUG                                                    0x9c4\n#define mmMC_ARB_GECC2_DEBUG2                                                   0x9c5\n#define mmMC_ARB_PERF_CID                                                       0x9c6\n#define mmMC_ARB_GECC2                                                          0x9c9\n#define mmMC_ARB_GECC2_CLI                                                      0x9ca\n#define mmMC_ARB_ADDR_SWIZ0                                                     0x9cb\n#define mmMC_ARB_ADDR_SWIZ1                                                     0x9cc\n#define mmMC_ARB_MISC3                                                          0x9cd\n#define mmMC_ARB_WCDR_2                                                         0x9ce\n#define mmMC_ARB_RTT_DATA                                                       0x9cf\n#define mmMC_ARB_RTT_CNTL0                                                      0x9d0\n#define mmMC_ARB_RTT_CNTL1                                                      0x9d1\n#define mmMC_ARB_RTT_CNTL2                                                      0x9d2\n#define mmMC_ARB_RTT_DEBUG                                                      0x9d3\n#define mmMC_ARB_CAC_CNTL                                                       0x9d4\n#define mmMC_ARB_MISC2                                                          0x9d5\n#define mmMC_ARB_MISC                                                           0x9d6\n#define mmMC_ARB_BANKMAP                                                        0x9d7\n#define mmMC_ARB_RAMCFG                                                         0x9d8\n#define mmMC_ARB_POP                                                            0x9d9\n#define mmMC_ARB_MINCLKS                                                        0x9da\n#define mmMC_ARB_SQM_CNTL                                                       0x9db\n#define mmMC_ARB_ADDR_HASH                                                      0x9dc\n#define mmMC_ARB_DRAM_TIMING                                                    0x9dd\n#define mmMC_ARB_DRAM_TIMING2                                                   0x9de\n#define mmMC_ARB_WTM_CNTL_RD                                                    0x9df\n#define mmMC_ARB_WTM_CNTL_WR                                                    0x9e0\n#define mmMC_ARB_WTM_GRPWT_RD                                                   0x9e1\n#define mmMC_ARB_WTM_GRPWT_WR                                                   0x9e2\n#define mmMC_ARB_TM_CNTL_RD                                                     0x9e3\n#define mmMC_ARB_TM_CNTL_WR                                                     0x9e4\n#define mmMC_ARB_LAZY0_RD                                                       0x9e5\n#define mmMC_ARB_LAZY0_WR                                                       0x9e6\n#define mmMC_ARB_LAZY1_RD                                                       0x9e7\n#define mmMC_ARB_LAZY1_WR                                                       0x9e8\n#define mmMC_ARB_AGE_RD                                                         0x9e9\n#define mmMC_ARB_AGE_WR                                                         0x9ea\n#define mmMC_ARB_RFSH_CNTL                                                      0x9eb\n#define mmMC_ARB_RFSH_RATE                                                      0x9ec\n#define mmMC_ARB_PM_CNTL                                                        0x9ed\n#define mmMC_ARB_GDEC_RD_CNTL                                                   0x9ee\n#define mmMC_ARB_GDEC_WR_CNTL                                                   0x9ef\n#define mmMC_ARB_LM_RD                                                          0x9f0\n#define mmMC_ARB_LM_WR                                                          0x9f1\n#define mmMC_ARB_REMREQ                                                         0x9f2\n#define mmMC_ARB_REPLAY                                                         0x9f3\n#define mmMC_ARB_RET_CREDITS_RD                                                 0x9f4\n#define mmMC_ARB_RET_CREDITS_WR                                                 0x9f5\n#define mmMC_ARB_MAX_LAT_CID                                                    0x9f6\n#define mmMC_ARB_MAX_LAT_RSLT0                                                  0x9f7\n#define mmMC_ARB_MAX_LAT_RSLT1                                                  0x9f8\n#define mmMC_ARB_SSM                                                            0x9f9\n#define mmMC_ARB_CG                                                             0x9fa\n#define mmMC_ARB_WCDR                                                           0x9fb\n#define mmMC_ARB_DRAM_TIMING_1                                                  0x9fc\n#define mmMC_ARB_BUSY_STATUS                                                    0x9fd\n#define mmMC_ARB_DRAM_TIMING2_1                                                 0x9ff\n#define mmMC_ARB_BURST_TIME                                                     0xa02\n#define mmMC_CITF_XTRA_ENABLE                                                   0x96d\n#define mmCC_MC_MAX_CHANNEL                                                     0x96e\n#define mmMC_CG_CONFIG                                                          0x96f\n#define mmMC_CITF_CNTL                                                          0x970\n#define mmMC_CITF_CREDITS_VM                                                    0x971\n#define mmMC_CITF_CREDITS_ARB_RD                                                0x972\n#define mmMC_CITF_CREDITS_ARB_WR                                                0x973\n#define mmMC_CITF_DAGB_CNTL                                                     0x974\n#define mmMC_CITF_INT_CREDITS                                                   0x975\n#define mmMC_CITF_RET_MODE                                                      0x976\n#define mmMC_CITF_DAGB_DLY                                                      0x977\n#define mmMC_RD_GRP_EXT                                                         0x978\n#define mmMC_WR_GRP_EXT                                                         0x979\n#define mmMC_CITF_REMREQ                                                        0x97a\n#define mmMC_WR_TC0                                                             0x97b\n#define mmMC_WR_TC1                                                             0x97c\n#define mmMC_CITF_INT_CREDITS_WR                                                0x97d\n#define mmMC_CITF_WTM_RD_CNTL                                                   0x97f\n#define mmMC_CITF_WTM_WR_CNTL                                                   0x980\n#define mmMC_RD_CB                                                              0x981\n#define mmMC_RD_DB                                                              0x982\n#define mmMC_RD_TC0                                                             0x983\n#define mmMC_RD_TC1                                                             0x984\n#define mmMC_RD_HUB                                                             0x985\n#define mmMC_WR_CB                                                              0x986\n#define mmMC_WR_DB                                                              0x987\n#define mmMC_WR_HUB                                                             0x988\n#define mmMC_CITF_CREDITS_XBAR                                                  0x989\n#define mmMC_RD_GRP_LCL                                                         0x98a\n#define mmMC_WR_GRP_LCL                                                         0x98b\n#define mmMC_CITF_PERF_MON_CNTL2                                                0x98e\n#define mmMC_CITF_PERF_MON_RSLT2                                                0x991\n#define mmMC_CITF_MISC_RD_CG                                                    0x992\n#define mmMC_CITF_MISC_WR_CG                                                    0x993\n#define mmMC_CITF_MISC_VM_CG                                                    0x994\n#define mmMC_HUB_MISC_POWER                                                     0x82d\n#define mmMC_HUB_MISC_HUB_CG                                                    0x82e\n#define mmMC_HUB_MISC_VM_CG                                                     0x82f\n#define mmMC_HUB_MISC_SIP_CG                                                    0x830\n#define mmMC_HUB_MISC_STATUS                                                    0x832\n#define mmMC_HUB_MISC_OVERRIDE                                                  0x833\n#define mmMC_HUB_MISC_FRAMING                                                   0x834\n#define mmMC_HUB_WDP_CNTL                                                       0x835\n#define mmMC_HUB_WDP_ERR                                                        0x836\n#define mmMC_HUB_WDP_BP                                                         0x837\n#define mmMC_HUB_WDP_STATUS                                                     0x838\n#define mmMC_HUB_RDREQ_STATUS                                                   0x839\n#define mmMC_HUB_WRRET_STATUS                                                   0x83a\n#define mmMC_HUB_RDREQ_CNTL                                                     0x83b\n#define mmMC_HUB_WRRET_CNTL                                                     0x83c\n#define mmMC_HUB_RDREQ_WTM_CNTL                                                 0x83d\n#define mmMC_HUB_WDP_WTM_CNTL                                                   0x83e\n#define mmMC_HUB_WDP_CREDITS                                                    0x83f\n#define mmMC_HUB_WDP_CREDITS2                                                   0x840\n#define mmMC_HUB_WDP_GBL0                                                       0x841\n#define mmMC_HUB_WDP_GBL1                                                       0x842\n#define mmMC_HUB_RDREQ_CREDITS                                                  0x844\n#define mmMC_HUB_RDREQ_CREDITS2                                                 0x845\n#define mmMC_HUB_SHARED_DAGB_DLY                                                0x846\n#define mmMC_HUB_MISC_IDLE_STATUS                                               0x847\n#define mmMC_HUB_RDREQ_DMIF_LIMIT                                               0x848\n#define mmMC_HUB_RDREQ_ACPG_LIMIT                                               0x849\n#define mmMC_HUB_WDP_BYPASS_GBL0                                                0x84a\n#define mmMC_HUB_WDP_BYPASS_GBL1                                                0x84b\n#define mmMC_HUB_RDREQ_BYPASS_GBL0                                              0x84c\n#define mmMC_HUB_WDP_SH2                                                        0x84d\n#define mmMC_HUB_WDP_SH3                                                        0x84e\n#define mmMC_HUB_RDREQ_IA0                                                      0x84f\n#define mmMC_HUB_RDREQ_IA1                                                      0x850\n#define mmMC_HUB_RDREQ_MCDW                                                     0x851\n#define mmMC_HUB_RDREQ_MCDX                                                     0x852\n#define mmMC_HUB_RDREQ_MCDY                                                     0x853\n#define mmMC_HUB_RDREQ_MCDZ                                                     0x854\n#define mmMC_HUB_RDREQ_SIP                                                      0x855\n#define mmMC_HUB_RDREQ_GBL0                                                     0x856\n#define mmMC_HUB_RDREQ_GBL1                                                     0x857\n#define mmMC_HUB_RDREQ_SMU                                                      0x858\n#define mmMC_HUB_RDREQ_CPG                                                      0x859\n#define mmMC_HUB_RDREQ_SDMA0                                                    0x85a\n#define mmMC_HUB_RDREQ_HDP                                                      0x85b\n#define mmMC_HUB_RDREQ_SDMA1                                                    0x85c\n#define mmMC_HUB_RDREQ_RLC                                                      0x85d\n#define mmMC_HUB_RDREQ_SEM                                                      0x85e\n#define mmMC_HUB_RDREQ_VCE                                                      0x85f\n#define mmMC_HUB_RDREQ_UMC                                                      0x860\n#define mmMC_HUB_RDREQ_UVD                                                      0x861\n#define mmMC_HUB_RDREQ_IA                                                       0x862\n#define mmMC_HUB_RDREQ_DMIF                                                     0x863\n#define mmMC_HUB_RDREQ_MCIF                                                     0x864\n#define mmMC_HUB_RDREQ_VMC                                                      0x865\n#define mmMC_HUB_RDREQ_VCEU                                                     0x866\n#define mmMC_HUB_WDP_MCDW                                                       0x867\n#define mmMC_HUB_WDP_MCDX                                                       0x868\n#define mmMC_HUB_WDP_MCDY                                                       0x869\n#define mmMC_HUB_WDP_MCDZ                                                       0x86a\n#define mmMC_HUB_WDP_SIP                                                        0x86b\n#define mmMC_HUB_WDP_CPG                                                        0x86c\n#define mmMC_HUB_WDP_SDMA1                                                      0x86d\n#define mmMC_HUB_WDP_SH0                                                        0x86e\n#define mmMC_HUB_WDP_MCIF                                                       0x86f\n#define mmMC_HUB_WDP_VCE                                                        0x870\n#define mmMC_HUB_WDP_XDP                                                        0x871\n#define mmMC_HUB_WDP_IH                                                         0x872\n#define mmMC_HUB_WDP_RLC                                                        0x873\n#define mmMC_HUB_WDP_SEM                                                        0x874\n#define mmMC_HUB_WDP_SMU                                                        0x875\n#define mmMC_HUB_WDP_SH1                                                        0x876\n#define mmMC_HUB_WDP_UMC                                                        0x877\n#define mmMC_HUB_WDP_UVD                                                        0x878\n#define mmMC_HUB_WDP_HDP                                                        0x879\n#define mmMC_HUB_WDP_SDMA0                                                      0x87a\n#define mmMC_HUB_WRRET_MCDW                                                     0x87b\n#define mmMC_HUB_WRRET_MCDX                                                     0x87c\n#define mmMC_HUB_WRRET_MCDY                                                     0x87d\n#define mmMC_HUB_WRRET_MCDZ                                                     0x87e\n#define mmMC_HUB_WDP_VCEU                                                       0x87f\n#define mmMC_HUB_WDP_XDMAM                                                      0x880\n#define mmMC_HUB_WDP_XDMA                                                       0x881\n#define mmMC_HUB_RDREQ_XDMAM                                                    0x882\n#define mmMC_HUB_RDREQ_ACPG                                                     0x883\n#define mmMC_HUB_RDREQ_ACPO                                                     0x884\n#define mmMC_HUB_RDREQ_SAM                                                      0x885\n#define mmMC_HUB_WDP_ACPG                                                       0x886\n#define mmMC_HUB_WDP_ACPO                                                       0x887\n#define mmMC_HUB_WDP_SAM                                                        0x888\n#define mmMC_HUB_RDREQ_CPC                                                      0x889\n#define mmMC_HUB_RDREQ_CPF                                                      0x88a\n#define mmMC_HUB_WDP_CPC                                                        0x88b\n#define mmMC_HUB_WDP_CPF                                                        0x88c\n#define mmMC_HUB_RDREQ_ISP_SPM                                                  0xde0\n#define mmMC_HUB_RDREQ_ISP_MPM                                                  0xde1\n#define mmMC_HUB_RDREQ_ISP_CCPU                                                 0xde2\n#define mmMC_HUB_WDP_ISP_SPM                                                    0xde3\n#define mmMC_HUB_WDP_ISP_MPS                                                    0xde4\n#define mmMC_HUB_WDP_ISP_MPM                                                    0xde5\n#define mmMC_HUB_WDP_ISP_CCPU                                                   0xde6\n#define mmMC_HUB_RDREQ_MCDS                                                     0xde7\n#define mmMC_HUB_RDREQ_MCDT                                                     0xde8\n#define mmMC_HUB_RDREQ_MCDU                                                     0xde9\n#define mmMC_HUB_RDREQ_MCDV                                                     0xdea\n#define mmMC_HUB_WDP_MCDS                                                       0xdeb\n#define mmMC_HUB_WDP_MCDT                                                       0xdec\n#define mmMC_HUB_WDP_MCDU                                                       0xded\n#define mmMC_HUB_WDP_MCDV                                                       0xdee\n#define mmMC_HUB_WRRET_MCDS                                                     0xdef\n#define mmMC_HUB_WRRET_MCDT                                                     0xdf0\n#define mmMC_HUB_WRRET_MCDU                                                     0xdf1\n#define mmMC_HUB_WRRET_MCDV                                                     0xdf2\n#define mmMC_HUB_WDP_CREDITS_MCDW                                               0xdf3\n#define mmMC_HUB_WDP_CREDITS_MCDX                                               0xdf4\n#define mmMC_HUB_WDP_CREDITS_MCDY                                               0xdf5\n#define mmMC_HUB_WDP_CREDITS_MCDZ                                               0xdf6\n#define mmMC_HUB_WDP_CREDITS_MCDS                                               0xdf7\n#define mmMC_HUB_WDP_CREDITS_MCDT                                               0xdf8\n#define mmMC_HUB_WDP_CREDITS_MCDU                                               0xdf9\n#define mmMC_HUB_WDP_CREDITS_MCDV                                               0xdfa\n#define mmMC_HUB_WDP_BP2                                                        0xdfb\n#define mmMC_RPB_CONF                                                           0x94d\n#define mmMC_RPB_IF_CONF                                                        0x94e\n#define mmMC_RPB_DBG1                                                           0x94f\n#define mmMC_RPB_EFF_CNTL                                                       0x950\n#define mmMC_RPB_ARB_CNTL                                                       0x951\n#define mmMC_RPB_BIF_CNTL                                                       0x952\n#define mmMC_RPB_WR_SWITCH_CNTL                                                 0x953\n#define mmMC_RPB_WR_COMBINE_CNTL                                                0x954\n#define mmMC_RPB_RD_SWITCH_CNTL                                                 0x955\n#define mmMC_RPB_CID_QUEUE_WR                                                   0x956\n#define mmMC_RPB_CID_QUEUE_RD                                                   0x957\n#define mmMC_RPB_PERF_COUNTER_CNTL                                              0x958\n#define mmMC_RPB_PERF_COUNTER_STATUS                                            0x959\n#define mmMC_RPB_CID_QUEUE_EX                                                   0x95a\n#define mmMC_RPB_CID_QUEUE_EX_DATA                                              0x95b\n#define mmMC_RPB_TCI_CNTL                                                       0x95c\n#define mmMC_SHARED_CHMAP                                                       0x801\n#define mmMC_SHARED_CHREMAP                                                     0x802\n#define mmMC_RD_GRP_GFX                                                         0x803\n#define mmMC_WR_GRP_GFX                                                         0x804\n#define mmMC_RD_GRP_SYS                                                         0x805\n#define mmMC_WR_GRP_SYS                                                         0x806\n#define mmMC_RD_GRP_OTH                                                         0x807\n#define mmMC_WR_GRP_OTH                                                         0x808\n#define mmMC_VM_FB_LOCATION                                                     0x809\n#define mmMC_VM_AGP_TOP                                                         0x80a\n#define mmMC_VM_AGP_BOT                                                         0x80b\n#define mmMC_VM_AGP_BASE                                                        0x80c\n#define mmMC_VM_SYSTEM_APERTURE_LOW_ADDR                                        0x80d\n#define mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR                                       0x80e\n#define mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR                                    0x80f\n#define mmMC_VM_DC_WRITE_CNTL                                                   0x810\n#define mmMC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR                                  0x811\n#define mmMC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR                                  0x812\n#define mmMC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR                                  0x813\n#define mmMC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR                                  0x814\n#define mmMC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR                                 0x815\n#define mmMC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR                                 0x816\n#define mmMC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR                                 0x817\n#define mmMC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR                                 0x818\n#define mmMC_VM_MX_L1_TLB_CNTL                                                  0x819\n#define mmMC_VM_FB_OFFSET                                                       0x81a\n#define mmMC_VM_STEERING                                                        0x81b\n#define mmMC_SHARED_CHREMAP2                                                    0x81c\n#define mmMC_CONFIG_MCD                                                         0x828\n#define mmMC_CG_CONFIG_MCD                                                      0x829\n#define mmMC_MEM_POWER_LS                                                       0x82a\n#define mmMC_SHARED_BLACKOUT_CNTL                                               0x82b\n#define mmMC_VM_MB_L1_TLB0_DEBUG                                                0x891\n#define mmMC_VM_MB_L1_TLB2_DEBUG                                                0x893\n#define mmMC_VM_MB_L1_TLB0_STATUS                                               0x895\n#define mmMC_VM_MB_L1_TLB1_STATUS                                               0x896\n#define mmMC_VM_MB_L1_TLB2_STATUS                                               0x897\n#define mmMC_VM_MB_L2ARBITER_L2_CREDITS                                         0x8a1\n#define mmMC_VM_MB_L1_TLB3_DEBUG                                                0x8a5\n#define mmMC_VM_MB_L1_TLB3_STATUS                                               0x8a6\n#define mmMC_VM_MD_L1_TLB0_DEBUG                                                0x998\n#define mmMC_VM_MD_L1_TLB1_DEBUG                                                0x999\n#define mmMC_VM_MD_L1_TLB2_DEBUG                                                0x99a\n#define mmMC_VM_MD_L1_TLB0_STATUS                                               0x99b\n#define mmMC_VM_MD_L1_TLB1_STATUS                                               0x99c\n#define mmMC_VM_MD_L1_TLB2_STATUS                                               0x99d\n#define mmMC_VM_MD_L2ARBITER_L2_CREDITS                                         0x9a4\n#define mmMC_VM_MD_L1_TLB3_DEBUG                                                0x9a7\n#define mmMC_VM_MD_L1_TLB3_STATUS                                               0x9a8\n#define mmMC_XPB_RTR_SRC_APRTR0                                                 0x8cd\n#define mmMC_XPB_RTR_SRC_APRTR1                                                 0x8ce\n#define mmMC_XPB_RTR_SRC_APRTR2                                                 0x8cf\n#define mmMC_XPB_RTR_SRC_APRTR3                                                 0x8d0\n#define mmMC_XPB_RTR_SRC_APRTR4                                                 0x8d1\n#define mmMC_XPB_RTR_SRC_APRTR5                                                 0x8d2\n#define mmMC_XPB_RTR_SRC_APRTR6                                                 0x8d3\n#define mmMC_XPB_RTR_SRC_APRTR7                                                 0x8d4\n#define mmMC_XPB_RTR_SRC_APRTR8                                                 0x8d5\n#define mmMC_XPB_RTR_SRC_APRTR9                                                 0x8d6\n#define mmMC_XPB_XDMA_RTR_SRC_APRTR0                                            0x8d7\n#define mmMC_XPB_XDMA_RTR_SRC_APRTR1                                            0x8d8\n#define mmMC_XPB_XDMA_RTR_SRC_APRTR2                                            0x8d9\n#define mmMC_XPB_XDMA_RTR_SRC_APRTR3                                            0x8da\n#define mmMC_XPB_RTR_DEST_MAP0                                                  0x8db\n#define mmMC_XPB_RTR_DEST_MAP1                                                  0x8dc\n#define mmMC_XPB_RTR_DEST_MAP2                                                  0x8dd\n#define mmMC_XPB_RTR_DEST_MAP3                                                  0x8de\n#define mmMC_XPB_RTR_DEST_MAP4                                                  0x8df\n#define mmMC_XPB_RTR_DEST_MAP5                                                  0x8e0\n#define mmMC_XPB_RTR_DEST_MAP6                                                  0x8e1\n#define mmMC_XPB_RTR_DEST_MAP7                                                  0x8e2\n#define mmMC_XPB_RTR_DEST_MAP8                                                  0x8e3\n#define mmMC_XPB_RTR_DEST_MAP9                                                  0x8e4\n#define mmMC_XPB_XDMA_RTR_DEST_MAP0                                             0x8e5\n#define mmMC_XPB_XDMA_RTR_DEST_MAP1                                             0x8e6\n#define mmMC_XPB_XDMA_RTR_DEST_MAP2                                             0x8e7\n#define mmMC_XPB_XDMA_RTR_DEST_MAP3                                             0x8e8\n#define mmMC_XPB_CLG_CFG0                                                       0x8e9\n#define mmMC_XPB_CLG_CFG1                                                       0x8ea\n#define mmMC_XPB_CLG_CFG2                                                       0x8eb\n#define mmMC_XPB_CLG_CFG3                                                       0x8ec\n#define mmMC_XPB_CLG_CFG4                                                       0x8ed\n#define mmMC_XPB_CLG_CFG5                                                       0x8ee\n#define mmMC_XPB_CLG_CFG6                                                       0x8ef\n#define mmMC_XPB_CLG_CFG7                                                       0x8f0\n#define mmMC_XPB_CLG_CFG8                                                       0x8f1\n#define mmMC_XPB_CLG_CFG9                                                       0x8f2\n#define mmMC_XPB_CLG_CFG10                                                      0x8f3\n#define mmMC_XPB_CLG_CFG11                                                      0x8f4\n#define mmMC_XPB_CLG_CFG12                                                      0x8f5\n#define mmMC_XPB_CLG_CFG13                                                      0x8f6\n#define mmMC_XPB_CLG_CFG14                                                      0x8f7\n#define mmMC_XPB_CLG_CFG15                                                      0x8f8\n#define mmMC_XPB_CLG_CFG16                                                      0x8f9\n#define mmMC_XPB_CLG_CFG17                                                      0x8fa\n#define mmMC_XPB_CLG_CFG18                                                      0x8fb\n#define mmMC_XPB_CLG_CFG19                                                      0x8fc\n#define mmMC_XPB_CLG_EXTRA                                                      0x8fd\n#define mmMC_XPB_LB_ADDR                                                        0x8fe\n#define mmMC_XPB_UNC_THRESH_HST                                                 0x8ff\n#define mmMC_XPB_UNC_THRESH_SID                                                 0x900\n#define mmMC_XPB_WCB_STS                                                        0x901\n#define mmMC_XPB_WCB_CFG                                                        0x902\n#define mmMC_XPB_P2P_BAR_CFG                                                    0x903\n#define mmMC_XPB_P2P_BAR0                                                       0x904\n#define mmMC_XPB_P2P_BAR1                                                       0x905\n#define mmMC_XPB_P2P_BAR2                                                       0x906\n#define mmMC_XPB_P2P_BAR3                                                       0x907\n#define mmMC_XPB_P2P_BAR4                                                       0x908\n#define mmMC_XPB_P2P_BAR5                                                       0x909\n#define mmMC_XPB_P2P_BAR6                                                       0x90a\n#define mmMC_XPB_P2P_BAR7                                                       0x90b\n#define mmMC_XPB_P2P_BAR_SETUP                                                  0x90c\n#define mmMC_XPB_P2P_BAR_DEBUG                                                  0x90d\n#define mmMC_XPB_P2P_BAR_DELTA_ABOVE                                            0x90e\n#define mmMC_XPB_P2P_BAR_DELTA_BELOW                                            0x90f\n#define mmMC_XPB_PEER_SYS_BAR0                                                  0x910\n#define mmMC_XPB_PEER_SYS_BAR1                                                  0x911\n#define mmMC_XPB_PEER_SYS_BAR2                                                  0x912\n#define mmMC_XPB_PEER_SYS_BAR3                                                  0x913\n#define mmMC_XPB_PEER_SYS_BAR4                                                  0x914\n#define mmMC_XPB_PEER_SYS_BAR5                                                  0x915\n#define mmMC_XPB_PEER_SYS_BAR6                                                  0x916\n#define mmMC_XPB_PEER_SYS_BAR7                                                  0x917\n#define mmMC_XPB_PEER_SYS_BAR8                                                  0x918\n#define mmMC_XPB_PEER_SYS_BAR9                                                  0x919\n#define mmMC_XPB_XDMA_PEER_SYS_BAR0                                             0x91a\n#define mmMC_XPB_XDMA_PEER_SYS_BAR1                                             0x91b\n#define mmMC_XPB_XDMA_PEER_SYS_BAR2                                             0x91c\n#define mmMC_XPB_XDMA_PEER_SYS_BAR3                                             0x91d\n#define mmMC_XPB_CLK_GAT                                                        0x91e\n#define mmMC_XPB_INTF_CFG                                                       0x91f\n#define mmMC_XPB_INTF_STS                                                       0x920\n#define mmMC_XPB_PIPE_STS                                                       0x921\n#define mmMC_XPB_SUB_CTRL                                                       0x922\n#define mmMC_XPB_MAP_INVERT_FLUSH_NUM_LSB                                       0x923\n#define mmMC_XPB_PERF_KNOBS                                                     0x924\n#define mmMC_XPB_STICKY                                                         0x925\n#define mmMC_XPB_STICKY_W1C                                                     0x926\n#define mmMC_XPB_MISC_CFG                                                       0x927\n#define mmMC_XPB_CLG_CFG20                                                      0x928\n#define mmMC_XPB_CLG_CFG21                                                      0x929\n#define mmMC_XPB_CLG_CFG22                                                      0x92a\n#define mmMC_XPB_CLG_CFG23                                                      0x92b\n#define mmMC_XPB_CLG_CFG24                                                      0x92c\n#define mmMC_XPB_CLG_CFG25                                                      0x92d\n#define mmMC_XPB_CLG_CFG26                                                      0x92e\n#define mmMC_XPB_CLG_CFG27                                                      0x92f\n#define mmMC_XPB_CLG_CFG28                                                      0x930\n#define mmMC_XPB_CLG_CFG29                                                      0x931\n#define mmMC_XPB_CLG_CFG30                                                      0x932\n#define mmMC_XPB_CLG_CFG31                                                      0x933\n#define mmMC_XPB_INTF_CFG2                                                      0x934\n#define mmMC_XPB_CLG_EXTRA_RD                                                   0x935\n#define mmMC_XPB_CLG_CFG32                                                      0x936\n#define mmMC_XPB_CLG_CFG33                                                      0x937\n#define mmMC_XPB_CLG_CFG34                                                      0x938\n#define mmMC_XPB_CLG_CFG35                                                      0x939\n#define mmMC_XPB_CLG_CFG36                                                      0x93a\n#define mmMC_XBAR_ADDR_DEC                                                      0xc80\n#define mmMC_XBAR_REMOTE                                                        0xc81\n#define mmMC_XBAR_WRREQ_CREDIT                                                  0xc82\n#define mmMC_XBAR_RDREQ_CREDIT                                                  0xc83\n#define mmMC_XBAR_RDREQ_PRI_CREDIT                                              0xc84\n#define mmMC_XBAR_WRRET_CREDIT1                                                 0xc85\n#define mmMC_XBAR_WRRET_CREDIT2                                                 0xc86\n#define mmMC_XBAR_RDRET_CREDIT1                                                 0xc87\n#define mmMC_XBAR_RDRET_CREDIT2                                                 0xc88\n#define mmMC_XBAR_RDRET_PRI_CREDIT1                                             0xc89\n#define mmMC_XBAR_RDRET_PRI_CREDIT2                                             0xc8a\n#define mmMC_XBAR_CHTRIREMAP                                                    0xc8b\n#define mmMC_XBAR_TWOCHAN                                                       0xc8c\n#define mmMC_XBAR_ARB                                                           0xc8d\n#define mmMC_XBAR_ARB_MAX_BURST                                                 0xc8e\n#define mmMC_XBAR_PERF_MON_CNTL0                                                0xc8f\n#define mmMC_XBAR_PERF_MON_CNTL1                                                0xc90\n#define mmMC_XBAR_PERF_MON_CNTL2                                                0xc91\n#define mmMC_XBAR_PERF_MON_RSLT0                                                0xc92\n#define mmMC_XBAR_PERF_MON_RSLT1                                                0xc93\n#define mmMC_XBAR_PERF_MON_RSLT2                                                0xc94\n#define mmMC_XBAR_PERF_MON_RSLT3                                                0xc95\n#define mmMC_XBAR_PERF_MON_MAX_THSH                                             0xc96\n#define mmMC_XBAR_SPARE0                                                        0xc97\n#define mmMC_XBAR_SPARE1                                                        0xc98\n#define mmMC_CITF_PERFCOUNTER_LO                                                0x7a0\n#define mmMC_HUB_PERFCOUNTER_LO                                                 0x7a1\n#define mmMC_RPB_PERFCOUNTER_LO                                                 0x7a2\n#define mmMC_MCBVM_PERFCOUNTER_LO                                               0x7a3\n#define mmMC_MCDVM_PERFCOUNTER_LO                                               0x7a4\n#define mmMC_VM_L2_PERFCOUNTER_LO                                               0x7a5\n#define mmMC_ARB_PERFCOUNTER_LO                                                 0x7a6\n#define mmATC_PERFCOUNTER_LO                                                    0x7a7\n#define mmMC_CITF_PERFCOUNTER_HI                                                0x7a8\n#define mmMC_HUB_PERFCOUNTER_HI                                                 0x7a9\n#define mmMC_MCBVM_PERFCOUNTER_HI                                               0x7aa\n#define mmMC_MCDVM_PERFCOUNTER_HI                                               0x7ab\n#define mmMC_RPB_PERFCOUNTER_HI                                                 0x7ac\n#define mmMC_VM_L2_PERFCOUNTER_HI                                               0x7ad\n#define mmMC_ARB_PERFCOUNTER_HI                                                 0x7ae\n#define mmATC_PERFCOUNTER_HI                                                    0x7af\n#define mmMC_CITF_PERFCOUNTER0_CFG                                              0x7b0\n#define mmMC_CITF_PERFCOUNTER1_CFG                                              0x7b1\n#define mmMC_CITF_PERFCOUNTER2_CFG                                              0x7b2\n#define mmMC_CITF_PERFCOUNTER3_CFG                                              0x7b3\n#define mmMC_HUB_PERFCOUNTER0_CFG                                               0x7b4\n#define mmMC_HUB_PERFCOUNTER1_CFG                                               0x7b5\n#define mmMC_HUB_PERFCOUNTER2_CFG                                               0x7b6\n#define mmMC_HUB_PERFCOUNTER3_CFG                                               0x7b7\n#define mmMC_RPB_PERFCOUNTER0_CFG                                               0x7b8\n#define mmMC_RPB_PERFCOUNTER1_CFG                                               0x7b9\n#define mmMC_RPB_PERFCOUNTER2_CFG                                               0x7ba\n#define mmMC_RPB_PERFCOUNTER3_CFG                                               0x7bb\n#define mmMC_ARB_PERFCOUNTER0_CFG                                               0x7bc\n#define mmMC_ARB_PERFCOUNTER1_CFG                                               0x7bd\n#define mmMC_ARB_PERFCOUNTER2_CFG                                               0x7be\n#define mmMC_ARB_PERFCOUNTER3_CFG                                               0x7bf\n#define mmMC_MCBVM_PERFCOUNTER0_CFG                                             0x7c0\n#define mmMC_MCBVM_PERFCOUNTER1_CFG                                             0x7c1\n#define mmMC_MCBVM_PERFCOUNTER2_CFG                                             0x7c2\n#define mmMC_MCBVM_PERFCOUNTER3_CFG                                             0x7c3\n#define mmMC_MCDVM_PERFCOUNTER0_CFG                                             0x7c4\n#define mmMC_MCDVM_PERFCOUNTER1_CFG                                             0x7c5\n#define mmMC_MCDVM_PERFCOUNTER2_CFG                                             0x7c6\n#define mmMC_MCDVM_PERFCOUNTER3_CFG                                             0x7c7\n#define mmATC_PERFCOUNTER0_CFG                                                  0x7c8\n#define mmATC_PERFCOUNTER1_CFG                                                  0x7c9\n#define mmATC_PERFCOUNTER2_CFG                                                  0x7ca\n#define mmATC_PERFCOUNTER3_CFG                                                  0x7cb\n#define mmMC_VM_L2_PERFCOUNTER0_CFG                                             0x7cc\n#define mmMC_VM_L2_PERFCOUNTER1_CFG                                             0x7cd\n#define mmMC_CITF_PERFCOUNTER_RSLT_CNTL                                         0x7ce\n#define mmMC_HUB_PERFCOUNTER_RSLT_CNTL                                          0x7cf\n#define mmMC_RPB_PERFCOUNTER_RSLT_CNTL                                          0x7d0\n#define mmMC_MCBVM_PERFCOUNTER_RSLT_CNTL                                        0x7d1\n#define mmMC_MCDVM_PERFCOUNTER_RSLT_CNTL                                        0x7d2\n#define mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL                                        0x7d3\n#define mmMC_ARB_PERFCOUNTER_RSLT_CNTL                                          0x7d4\n#define mmATC_PERFCOUNTER_RSLT_CNTL                                             0x7d5\n#define mmCHUB_ATC_PERFCOUNTER_LO                                               0x7d6\n#define mmCHUB_ATC_PERFCOUNTER_HI                                               0x7d7\n#define mmCHUB_ATC_PERFCOUNTER0_CFG                                             0x7d8\n#define mmCHUB_ATC_PERFCOUNTER1_CFG                                             0x7d9\n#define mmCHUB_ATC_PERFCOUNTER_RSLT_CNTL                                        0x7da\n#define mmMC_ARB_PERF_MON_CNTL0_ECC                                             0x7db\n#define mmATC_VM_APERTURE0_LOW_ADDR                                             0xcc0\n#define mmATC_VM_APERTURE1_LOW_ADDR                                             0xcc1\n#define mmATC_VM_APERTURE0_HIGH_ADDR                                            0xcc2\n#define mmATC_VM_APERTURE1_HIGH_ADDR                                            0xcc3\n#define mmATC_VM_APERTURE0_CNTL                                                 0xcc4\n#define mmATC_VM_APERTURE1_CNTL                                                 0xcc5\n#define mmATC_VM_APERTURE0_CNTL2                                                0xcc6\n#define mmATC_VM_APERTURE1_CNTL2                                                0xcc7\n#define mmATC_ATS_CNTL                                                          0xcc9\n#define mmATC_ATS_DEBUG                                                         0xcca\n#define mmATC_ATS_FAULT_DEBUG                                                   0xccb\n#define mmATC_ATS_STATUS                                                        0xccc\n#define mmATC_ATS_FAULT_CNTL                                                    0xccd\n#define mmATC_ATS_FAULT_STATUS_INFO                                             0xcce\n#define mmATC_ATS_FAULT_STATUS_ADDR                                             0xccf\n#define mmATC_ATS_DEFAULT_PAGE_LOW                                              0xcd0\n#define mmATC_ATS_DEFAULT_PAGE_CNTL                                             0xcd1\n#define mmATC_MISC_CG                                                           0xcd4\n#define mmATC_L2_CNTL                                                           0xcd5\n#define mmATC_L2_CNTL2                                                          0xcd6\n#define mmATC_L2_DEBUG                                                          0xcd7\n#define mmATC_L2_DEBUG2                                                         0xcd8\n#define mmATC_L1_CNTL                                                           0xcdc\n#define mmATC_L1_ADDRESS_OFFSET                                                 0xcdd\n#define mmATC_L1RD_DEBUG_TLB                                                    0xcde\n#define mmATC_L1WR_DEBUG_TLB                                                    0xcdf\n#define mmATC_L1RD_STATUS                                                       0xce0\n#define mmATC_L1WR_STATUS                                                       0xce1\n#define mmATC_VMID_PASID_MAPPING_UPDATE_STATUS                                  0xce6\n#define mmATC_VMID0_PASID_MAPPING                                               0xce7\n#define mmATC_VMID1_PASID_MAPPING                                               0xce8\n#define mmATC_VMID2_PASID_MAPPING                                               0xce9\n#define mmATC_VMID3_PASID_MAPPING                                               0xcea\n#define mmATC_VMID4_PASID_MAPPING                                               0xceb\n#define mmATC_VMID5_PASID_MAPPING                                               0xcec\n#define mmATC_VMID6_PASID_MAPPING                                               0xced\n#define mmATC_VMID7_PASID_MAPPING                                               0xcee\n#define mmATC_VMID8_PASID_MAPPING                                               0xcef\n#define mmATC_VMID9_PASID_MAPPING                                               0xcf0\n#define mmATC_VMID10_PASID_MAPPING                                              0xcf1\n#define mmATC_VMID11_PASID_MAPPING                                              0xcf2\n#define mmATC_VMID12_PASID_MAPPING                                              0xcf3\n#define mmATC_VMID13_PASID_MAPPING                                              0xcf4\n#define mmATC_VMID14_PASID_MAPPING                                              0xcf5\n#define mmATC_VMID15_PASID_MAPPING                                              0xcf6\n#define mmGMCON_RENG_RAM_INDEX                                                  0xd40\n#define mmGMCON_RENG_RAM_DATA                                                   0xd41\n#define mmGMCON_RENG_EXECUTE                                                    0xd42\n#define mmGMCON_MISC                                                            0xd43\n#define mmGMCON_MISC2                                                           0xd44\n#define mmGMCON_STCTRL_REGISTER_SAVE_RANGE0                                     0xd45\n#define mmGMCON_STCTRL_REGISTER_SAVE_RANGE1                                     0xd46\n#define mmGMCON_STCTRL_REGISTER_SAVE_RANGE2                                     0xd47\n#define mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET0                                  0xd48\n#define mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET1                                  0xd49\n#define mmGMCON_PERF_MON_CNTL0                                                  0xd4a\n#define mmGMCON_PERF_MON_CNTL1                                                  0xd4b\n#define mmGMCON_PERF_MON_RSLT0                                                  0xd4c\n#define mmGMCON_PERF_MON_RSLT1                                                  0xd4d\n#define mmGMCON_PGFSM_CONFIG                                                    0xd4e\n#define mmGMCON_PGFSM_WRITE                                                     0xd4f\n#define mmGMCON_PGFSM_READ                                                      0xd50\n#define mmGMCON_MISC3                                                           0xd51\n#define mmGMCON_MASK                                                            0xd52\n#define mmGMCON_LPT_TARGET                                                      0xd53\n#define mmGMCON_DEBUG                                                           0xd5f\n#define mmVM_L2_CNTL                                                            0x500\n#define mmVM_L2_CNTL2                                                           0x501\n#define mmVM_L2_CNTL3                                                           0x502\n#define mmVM_L2_STATUS                                                          0x503\n#define mmVM_CONTEXT0_CNTL                                                      0x504\n#define mmVM_CONTEXT1_CNTL                                                      0x505\n#define mmVM_DUMMY_PAGE_FAULT_CNTL                                              0x506\n#define mmVM_DUMMY_PAGE_FAULT_ADDR                                              0x507\n#define mmVM_CONTEXT0_CNTL2                                                     0x50c\n#define mmVM_CONTEXT1_CNTL2                                                     0x50d\n#define mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR                                      0x50e\n#define mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR                                      0x50f\n#define mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR                                     0x510\n#define mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR                                     0x511\n#define mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR                                     0x512\n#define mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR                                     0x513\n#define mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR                                     0x514\n#define mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR                                     0x515\n#define mmVM_INVALIDATE_REQUEST                                                 0x51e\n#define mmVM_INVALIDATE_RESPONSE                                                0x51f\n#define mmVM_PRT_APERTURE0_LOW_ADDR                                             0x52c\n#define mmVM_PRT_APERTURE1_LOW_ADDR                                             0x52d\n#define mmVM_PRT_APERTURE2_LOW_ADDR                                             0x52e\n#define mmVM_PRT_APERTURE3_LOW_ADDR                                             0x52f\n#define mmVM_PRT_APERTURE0_HIGH_ADDR                                            0x530\n#define mmVM_PRT_APERTURE1_HIGH_ADDR                                            0x531\n#define mmVM_PRT_APERTURE2_HIGH_ADDR                                            0x532\n#define mmVM_PRT_APERTURE3_HIGH_ADDR                                            0x533\n#define mmVM_PRT_CNTL                                                           0x534\n#define mmVM_CONTEXTS_DISABLE                                                   0x535\n#define mmVM_CONTEXT0_PROTECTION_FAULT_STATUS                                   0x536\n#define mmVM_CONTEXT1_PROTECTION_FAULT_STATUS                                   0x537\n#define mmVM_CONTEXT0_PROTECTION_FAULT_MCCLIENT                                 0x538\n#define mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT                                 0x539\n#define mmVM_CONTEXT0_PROTECTION_FAULT_ADDR                                     0x53e\n#define mmVM_CONTEXT1_PROTECTION_FAULT_ADDR                                     0x53f\n#define mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR                             0x546\n#define mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR                             0x547\n#define mmVM_FAULT_CLIENT_ID                                                    0x54e\n#define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR                                      0x54f\n#define mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR                                      0x550\n#define mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR                                      0x551\n#define mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR                                      0x552\n#define mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR                                      0x553\n#define mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR                                      0x554\n#define mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR                                      0x555\n#define mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR                                      0x556\n#define mmVM_CONTEXT0_PAGE_TABLE_START_ADDR                                     0x557\n#define mmVM_CONTEXT1_PAGE_TABLE_START_ADDR                                     0x558\n#define mmVM_CONTEXT0_PAGE_TABLE_END_ADDR                                       0x55f\n#define mmVM_CONTEXT1_PAGE_TABLE_END_ADDR                                       0x560\n#define mmVM_DEBUG                                                              0x56f\n#define mmVM_L2_CG                                                              0x570\n#define mmVM_L2_BANK_SELECT_MASKA                                               0x572\n#define mmVM_L2_BANK_SELECT_MASKB                                               0x573\n#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR                             0x575\n#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR                            0x576\n#define mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET                                0x577\n#define mmMC_SEQ_CNTL                                                           0xa25\n#define mmMC_SEQ_CNTL_2                                                         0xad4\n#define mmMC_SEQ_DRAM                                                           0xa26\n#define mmMC_SEQ_DRAM_2                                                         0xa27\n#define mmMC_SEQ_RAS_TIMING                                                     0xa28\n#define mmMC_SEQ_CAS_TIMING                                                     0xa29\n#define mmMC_SEQ_MISC_TIMING                                                    0xa2a\n#define mmMC_SEQ_MISC_TIMING2                                                   0xa2b\n#define mmMC_SEQ_PMG_TIMING                                                     0xa2c\n#define mmMC_SEQ_RD_CTL_D0                                                      0xa2d\n#define mmMC_SEQ_RD_CTL_D1                                                      0xa2e\n#define mmMC_SEQ_WR_CTL_D0                                                      0xa2f\n#define mmMC_SEQ_WR_CTL_D1                                                      0xa30\n#define mmMC_SEQ_WR_CTL_2                                                       0xad5\n#define mmMC_SEQ_CMD                                                            0xa31\n#define mmMC_PMG_CMD_EMRS                                                       0xa83\n#define mmMC_PMG_CMD_MRS                                                        0xaab\n#define mmMC_PMG_CMD_MRS1                                                       0xad1\n#define mmMC_PMG_CMD_MRS2                                                       0xad7\n#define mmMC_PMG_CFG                                                            0xa84\n#define mmMC_PMG_AUTO_CMD                                                       0xa34\n#define mmMC_PMG_AUTO_CFG                                                       0xa35\n#define mmMC_IMP_CNTL                                                           0xa36\n#define mmMC_IMP_DEBUG                                                          0xa37\n#define mmMC_IMP_STATUS                                                         0xa38\n#define mmMC_IMP_DQ_STATUS                                                      0xabc\n#define mmMC_SEQ_WCDR_CTRL                                                      0xa39\n#define mmMC_SEQ_TRAIN_WAKEUP_CNTL                                              0xa3a\n#define mmMC_SEQ_TRAIN_EDC_THRESHOLD                                            0xa3b\n#define mmMC_SEQ_TRAIN_EDC_THRESHOLD2                                           0xafe\n#define mmMC_SEQ_TRAIN_EDC_THRESHOLD3                                           0xaff\n#define mmMC_SEQ_TRAIN_WAKEUP_EDGE                                              0xa3c\n#define mmMC_SEQ_TRAIN_WAKEUP_MASK                                              0xa3d\n#define mmMC_SEQ_TRAIN_CAPTURE                                                  0xa3e\n#define mmMC_SEQ_TRAIN_WAKEUP_CLEAR                                             0xa3f\n#define mmMC_SEQ_TRAIN_TIMING                                                   0xa40\n#define mmMC_TRAIN_EDCCDR_R_D0                                                  0xa41\n#define mmMC_TRAIN_EDCCDR_R_D1                                                  0xa42\n#define mmMC_TRAIN_PRBSERR_0_D0                                                 0xa43\n#define mmMC_TRAIN_PRBSERR_1_D0                                                 0xa44\n#define mmMC_TRAIN_PRBSERR_2_D0                                                 0xafb\n#define mmMC_TRAIN_EDC_STATUS_D0                                                0xa45\n#define mmMC_TRAIN_PRBSERR_0_D1                                                 0xa46\n#define mmMC_TRAIN_PRBSERR_1_D1                                                 0xa47\n#define mmMC_TRAIN_PRBSERR_2_D1                                                 0xafc\n#define mmMC_TRAIN_EDC_STATUS_D1                                                0xa48\n#define mmMC_IO_TXCNTL_DPHY0_D0                                                 0xa49\n#define mmMC_IO_TXCNTL_DPHY1_D0                                                 0xa4a\n#define mmMC_IO_TXCNTL_APHY_D0                                                  0xa4b\n#define mmMC_IO_RXCNTL_DPHY0_D0                                                 0xa4c\n#define mmMC_IO_RXCNTL1_DPHY0_D0                                                0xadf\n#define mmMC_IO_RXCNTL_DPHY1_D0                                                 0xa4d\n#define mmMC_IO_RXCNTL1_DPHY1_D0                                                0xae0\n#define mmMC_IO_DPHY_STR_CNTL_D0                                                0xa4e\n#define mmMC_IO_APHY_STR_CNTL_D0                                                0xa97\n#define mmMC_IO_TXCNTL_DPHY0_D1                                                 0xa4f\n#define mmMC_IO_TXCNTL_DPHY1_D1                                                 0xa50\n#define mmMC_IO_TXCNTL_APHY_D1                                                  0xa51\n#define mmMC_IO_RXCNTL_DPHY0_D1                                                 0xa52\n#define mmMC_IO_RXCNTL1_DPHY0_D1                                                0xae1\n#define mmMC_IO_RXCNTL_DPHY1_D1                                                 0xa53\n#define mmMC_IO_RXCNTL1_DPHY1_D1                                                0xae2\n#define mmMC_IO_DPHY_STR_CNTL_D1                                                0xa54\n#define mmMC_IO_APHY_STR_CNTL_D1                                                0xa98\n#define mmMC_IO_CDRCNTL_D0                                                      0xa55\n#define mmMC_IO_CDRCNTL1_D0                                                     0xadd\n#define mmMC_IO_CDRCNTL2_D0                                                     0xae4\n#define mmMC_IO_CDRCNTL_D1                                                      0xa56\n#define mmMC_IO_CDRCNTL1_D1                                                     0xade\n#define mmMC_IO_CDRCNTL2_D1                                                     0xae5\n#define mmMC_SEQ_FIFO_CTL                                                       0xa57\n#define mmMC_SEQ_TXFRAMING_BYTE0_D0                                             0xa58\n#define mmMC_SEQ_TXFRAMING_BYTE1_D0                                             0xa59\n#define mmMC_SEQ_TXFRAMING_BYTE2_D0                                             0xa5a\n#define mmMC_SEQ_TXFRAMING_BYTE3_D0                                             0xa5b\n#define mmMC_SEQ_TXFRAMING_DBI_D0                                               0xa5c\n#define mmMC_SEQ_TXFRAMING_EDC_D0                                               0xa5d\n#define mmMC_SEQ_TXFRAMING_FCK_D0                                               0xa5e\n#define mmMC_SEQ_TXFRAMING_BYTE0_D1                                             0xa60\n#define mmMC_SEQ_TXFRAMING_BYTE1_D1                                             0xa61\n#define mmMC_SEQ_TXFRAMING_BYTE2_D1                                             0xa62\n#define mmMC_SEQ_TXFRAMING_BYTE3_D1                                             0xa63\n#define mmMC_SEQ_TXFRAMING_DBI_D1                                               0xa64\n#define mmMC_SEQ_TXFRAMING_EDC_D1                                               0xa65\n#define mmMC_SEQ_TXFRAMING_FCK_D1                                               0xa66\n#define mmMC_SEQ_RXFRAMING_BYTE0_D0                                             0xa67\n#define mmMC_SEQ_RXFRAMING_BYTE1_D0                                             0xa68\n#define mmMC_SEQ_RXFRAMING_BYTE2_D0                                             0xa69\n#define mmMC_SEQ_RXFRAMING_BYTE3_D0                                             0xa6a\n#define mmMC_SEQ_RXFRAMING_DBI_D0                                               0xa6b\n#define mmMC_SEQ_RXFRAMING_EDC_D0                                               0xa6c\n#define mmMC_SEQ_RXFRAMING_BYTE0_D1                                             0xa6d\n#define mmMC_SEQ_RXFRAMING_BYTE1_D1                                             0xa6e\n#define mmMC_SEQ_RXFRAMING_BYTE2_D1                                             0xa6f\n#define mmMC_SEQ_RXFRAMING_BYTE3_D1                                             0xa70\n#define mmMC_SEQ_RXFRAMING_DBI_D1                                               0xa71\n#define mmMC_SEQ_RXFRAMING_EDC_D1                                               0xa72\n#define mmMC_IO_PAD_CNTL                                                        0xa73\n#define mmMC_IO_PAD_CNTL_D0                                                     0xa74\n#define mmMC_IO_PAD_CNTL_D1                                                     0xa75\n#define mmMC_NPL_STATUS                                                         0xa76\n#define mmMC_BIST_CMD_CNTL                                                      0xa8e\n#define mmMC_BIST_CNTL                                                          0xa05\n#define mmMC_BIST_AUTO_CNTL                                                     0xa06\n#define mmMC_BIST_DIR_CNTL                                                      0xa07\n#define mmMC_BIST_SADDR                                                         0xa08\n#define mmMC_BIST_EADDR                                                         0xa09\n#define mmMC_BIST_CMP_CNTL                                                      0xa8d\n#define mmMC_BIST_CMP_CNTL_2                                                    0xab6\n#define mmMC_BIST_DATA_WORD0                                                    0xa0a\n#define mmMC_BIST_DATA_WORD1                                                    0xa0b\n#define mmMC_BIST_DATA_WORD2                                                    0xa0c\n#define mmMC_BIST_DATA_WORD3                                                    0xa0d\n#define mmMC_BIST_DATA_WORD4                                                    0xa0e\n#define mmMC_BIST_DATA_WORD5                                                    0xa0f\n#define mmMC_BIST_DATA_WORD6                                                    0xa10\n#define mmMC_BIST_DATA_WORD7                                                    0xa11\n#define mmMC_BIST_DATA_MASK                                                     0xa12\n#define mmMC_BIST_MISMATCH_ADDR                                                 0xa13\n#define mmMC_BIST_RDATA_WORD0                                                   0xa14\n#define mmMC_BIST_RDATA_WORD1                                                   0xa15\n#define mmMC_BIST_RDATA_WORD2                                                   0xa16\n#define mmMC_BIST_RDATA_WORD3                                                   0xa17\n#define mmMC_BIST_RDATA_WORD4                                                   0xa18\n#define mmMC_BIST_RDATA_WORD5                                                   0xa19\n#define mmMC_BIST_RDATA_WORD6                                                   0xa1a\n#define mmMC_BIST_RDATA_WORD7                                                   0xa1b\n#define mmMC_BIST_RDATA_MASK                                                    0xa1c\n#define mmMC_BIST_RDATA_EDC                                                     0xa1d\n#define mmMC_SEQ_PERF_CNTL                                                      0xa77\n#define mmMC_SEQ_PERF_CNTL_1                                                    0xafd\n#define mmMC_SEQ_PERF_SEQ_CTL                                                   0xa78\n#define mmMC_SEQ_PERF_SEQ_CNT_A_I0                                              0xa79\n#define mmMC_SEQ_PERF_SEQ_CNT_A_I1                                              0xa7a\n#define mmMC_SEQ_PERF_SEQ_CNT_B_I0                                              0xa7b\n#define mmMC_SEQ_PERF_SEQ_CNT_B_I1                                              0xa7c\n#define mmMC_SEQ_PERF_SEQ_CNT_C_I0                                              0xad9\n#define mmMC_SEQ_PERF_SEQ_CNT_C_I1                                              0xada\n#define mmMC_SEQ_PERF_SEQ_CNT_D_I0                                              0xadb\n#define mmMC_SEQ_PERF_SEQ_CNT_D_I1                                              0xadc\n#define mmMC_SEQ_STATUS_M                                                       0xa7d\n#define mmMC_SEQ_STATUS_S                                                       0xa20\n#define mmMC_CG_DATAPORT                                                        0xa21\n#define mmMC_SEQ_VENDOR_ID_I0                                                   0xa7e\n#define mmMC_SEQ_VENDOR_ID_I1                                                   0xa7f\n#define mmMC_SEQ_MISC0                                                          0xa80\n#define mmMC_SEQ_MISC1                                                          0xa81\n#define mmMC_SEQ_RESERVE_0_S                                                    0xa1e\n#define mmMC_SEQ_RESERVE_1_S                                                    0xa1f\n#define mmMC_SEQ_RESERVE_M                                                      0xa82\n#define mmMC_SEQ_IO_RESERVE_D0                                                  0xab7\n#define mmMC_SEQ_IO_RESERVE_D1                                                  0xab8\n#define mmMC_SEQ_SUP_CNTL                                                       0xa32\n#define mmMC_SEQ_SUP_PGM                                                        0xa33\n#define mmMC_SEQ_SUP_GP0_STAT                                                   0xa8f\n#define mmMC_SEQ_SUP_GP1_STAT                                                   0xa90\n#define mmMC_SEQ_SUP_GP2_STAT                                                   0xa85\n#define mmMC_SEQ_SUP_GP3_STAT                                                   0xa86\n#define mmMC_SEQ_SUP_IR_STAT                                                    0xa87\n#define mmMC_SEQ_SUP_DEC_STAT                                                   0xa88\n#define mmMC_SEQ_SUP_PGM_STAT                                                   0xa89\n#define mmMC_SEQ_SUP_R_PGM                                                      0xa8a\n#define mmMC_SEQ_MISC3                                                          0xa8b\n#define mmMC_SEQ_MISC4                                                          0xa8c\n#define mmMC_SEQ_MISC5                                                          0xa95\n#define mmMC_SEQ_MISC6                                                          0xa96\n#define mmMC_SEQ_MISC7                                                          0xa99\n#define mmMC_SEQ_MISC8                                                          0xa5f\n#define mmMC_SEQ_MISC9                                                          0xae7\n#define mmMC_SEQ_CG                                                             0xa9a\n#define mmMC_SEQ_BYTE_REMAP_D0                                                  0xa93\n#define mmMC_SEQ_BYTE_REMAP_D1                                                  0xa94\n#define mmMC_SEQ_BIT_REMAP_B0_D0                                                0xaa3\n#define mmMC_SEQ_BIT_REMAP_B1_D0                                                0xaa4\n#define mmMC_SEQ_BIT_REMAP_B2_D0                                                0xaa5\n#define mmMC_SEQ_BIT_REMAP_B3_D0                                                0xaa6\n#define mmMC_SEQ_BIT_REMAP_B0_D1                                                0xaa7\n#define mmMC_SEQ_BIT_REMAP_B1_D1                                                0xaa8\n#define mmMC_SEQ_BIT_REMAP_B2_D1                                                0xaa9\n#define mmMC_SEQ_BIT_REMAP_B3_D1                                                0xaaa\n#define mmMC_SEQ_RAS_TIMING_LP                                                  0xa9b\n#define mmMC_SEQ_CAS_TIMING_LP                                                  0xa9c\n#define mmMC_SEQ_MISC_TIMING_LP                                                 0xa9d\n#define mmMC_SEQ_MISC_TIMING2_LP                                                0xa9e\n#define mmMC_SEQ_RD_CTL_D0_LP                                                   0xac7\n#define mmMC_SEQ_RD_CTL_D1_LP                                                   0xac8\n#define mmMC_SEQ_WR_CTL_D0_LP                                                   0xa9f\n#define mmMC_SEQ_WR_CTL_D1_LP                                                   0xaa0\n#define mmMC_SEQ_WR_CTL_2_LP                                                    0xad6\n#define mmMC_SEQ_PMG_CMD_EMRS_LP                                                0xaa1\n#define mmMC_SEQ_PMG_CMD_MRS_LP                                                 0xaa2\n#define mmMC_SEQ_PMG_CMD_MRS1_LP                                                0xad2\n#define mmMC_SEQ_PMG_CMD_MRS2_LP                                                0xad8\n#define mmMC_SEQ_PMG_TIMING_LP                                                  0xad3\n#define mmMC_SEQ_IO_RWORD0                                                      0xaac\n#define mmMC_SEQ_IO_RWORD1                                                      0xaad\n#define mmMC_SEQ_IO_RWORD2                                                      0xaae\n#define mmMC_SEQ_IO_RWORD3                                                      0xaaf\n#define mmMC_SEQ_IO_RWORD4                                                      0xab0\n#define mmMC_SEQ_IO_RWORD5                                                      0xab1\n#define mmMC_SEQ_IO_RWORD6                                                      0xab2\n#define mmMC_SEQ_IO_RWORD7                                                      0xab3\n#define mmMC_SEQ_IO_RDBI                                                        0xab4\n#define mmMC_SEQ_IO_REDC                                                        0xab5\n#define mmMC_SEQ_TCG_CNTL                                                       0xabd\n#define mmMC_SEQ_TSM_CTRL                                                       0xabe\n#define mmMC_SEQ_TSM_GCNT                                                       0xabf\n#define mmMC_SEQ_TSM_OCNT                                                       0xac0\n#define mmMC_SEQ_TSM_NCNT                                                       0xac1\n#define mmMC_SEQ_TSM_BCNT                                                       0xac2\n#define mmMC_SEQ_TSM_FLAG                                                       0xac3\n#define mmMC_SEQ_TSM_UPDATE                                                     0xac4\n#define mmMC_SEQ_TSM_EDC                                                        0xac5\n#define mmMC_SEQ_TSM_DBI                                                        0xac6\n#define mmMC_SEQ_TSM_WCDR                                                       0xae3\n#define mmMC_SEQ_TSM_MISC                                                       0xae6\n#define mmMC_SEQ_TIMER_WR                                                       0xac9\n#define mmMC_SEQ_TIMER_RD                                                       0xaca\n#define mmMC_SEQ_DRAM_ERROR_INSERTION                                           0xacb\n#define mmMC_PHY_TIMING_D0                                                      0xacc\n#define mmMC_PHY_TIMING_D1                                                      0xacd\n#define mmMC_PHY_TIMING_2                                                       0xace\n#define mmMC_SEQ_MPLL_OVERRIDE                                                  0xa22\n#define mmMCLK_PWRMGT_CNTL                                                      0xae8\n#define mmDLL_CNTL                                                              0xae9\n#define mmMPLL_SEQ_UCODE_1                                                      0xaea\n#define mmMPLL_SEQ_UCODE_2                                                      0xaeb\n#define mmMPLL_CNTL_MODE                                                        0xaec\n#define mmMPLL_FUNC_CNTL                                                        0xaed\n#define mmMPLL_FUNC_CNTL_1                                                      0xaee\n#define mmMPLL_FUNC_CNTL_2                                                      0xaef\n#define mmMPLL_AD_FUNC_CNTL                                                     0xaf0\n#define mmMPLL_DQ_FUNC_CNTL                                                     0xaf1\n#define mmMPLL_TIME                                                             0xaf2\n#define mmMPLL_SS1                                                              0xaf3\n#define mmMPLL_SS2                                                              0xaf4\n#define mmMPLL_CONTROL                                                          0xaf5\n#define mmMPLL_AD_STATUS                                                        0xaf6\n#define mmMPLL_DQ_0_0_STATUS                                                    0xaf7\n#define mmMPLL_DQ_0_1_STATUS                                                    0xaf8\n#define mmMPLL_DQ_1_0_STATUS                                                    0xaf9\n#define mmMPLL_DQ_1_1_STATUS                                                    0xafa\n#define mmMC_SEQ_PMG_PG_HWCNTL                                                  0xab9\n#define mmMC_SEQ_PMG_PG_SWCNTL_0                                                0xaba\n#define mmMC_SEQ_PMG_PG_SWCNTL_1                                                0xabb\n#define mmMC_SEQ_TSM_DEBUG_INDEX                                                0xacf\n#define mmMC_SEQ_TSM_DEBUG_DATA                                                 0xad0\n#define ixMC_TSM_DEBUG_GCNT                                                     0x0\n#define ixMC_TSM_DEBUG_FLAG                                                     0x1\n#define ixMC_TSM_DEBUG_MISC                                                     0x2\n#define ixMC_TSM_DEBUG_BCNT0                                                    0x3\n#define ixMC_TSM_DEBUG_BCNT1                                                    0x4\n#define ixMC_TSM_DEBUG_BCNT2                                                    0x5\n#define ixMC_TSM_DEBUG_BCNT3                                                    0x6\n#define ixMC_TSM_DEBUG_BCNT4                                                    0x7\n#define ixMC_TSM_DEBUG_BCNT5                                                    0x8\n#define ixMC_TSM_DEBUG_BCNT6                                                    0x9\n#define ixMC_TSM_DEBUG_BCNT7                                                    0xa\n#define ixMC_TSM_DEBUG_BCNT8                                                    0xb\n#define ixMC_TSM_DEBUG_BCNT9                                                    0xc\n#define ixMC_TSM_DEBUG_BCNT10                                                   0xd\n#define ixMC_TSM_DEBUG_ST01                                                     0x10\n#define ixMC_TSM_DEBUG_ST23                                                     0x11\n#define ixMC_TSM_DEBUG_ST45                                                     0x12\n#define ixMC_TSM_DEBUG_BKPT                                                     0x13\n#define mmMC_SEQ_IO_DEBUG_INDEX                                                 0xa91\n#define mmMC_SEQ_IO_DEBUG_DATA                                                  0xa92\n#define ixMC_IO_DEBUG_UP_0                                                      0x0\n#define ixMC_IO_DEBUG_UP_1                                                      0x1\n#define ixMC_IO_DEBUG_UP_2                                                      0x2\n#define ixMC_IO_DEBUG_UP_3                                                      0x3\n#define ixMC_IO_DEBUG_UP_4                                                      0x4\n#define ixMC_IO_DEBUG_UP_5                                                      0x5\n#define ixMC_IO_DEBUG_UP_6                                                      0x6\n#define ixMC_IO_DEBUG_UP_7                                                      0x7\n#define ixMC_IO_DEBUG_UP_8                                                      0x8\n#define ixMC_IO_DEBUG_UP_9                                                      0x9\n#define ixMC_IO_DEBUG_UP_10                                                     0xa\n#define ixMC_IO_DEBUG_UP_11                                                     0xb\n#define ixMC_IO_DEBUG_UP_12                                                     0xc\n#define ixMC_IO_DEBUG_UP_13                                                     0xd\n#define ixMC_IO_DEBUG_UP_14                                                     0xe\n#define ixMC_IO_DEBUG_UP_15                                                     0xf\n#define ixMC_IO_DEBUG_UP_16                                                     0x10\n#define ixMC_IO_DEBUG_UP_17                                                     0x11\n#define ixMC_IO_DEBUG_UP_18                                                     0x12\n#define ixMC_IO_DEBUG_UP_19                                                     0x13\n#define ixMC_IO_DEBUG_UP_20                                                     0x14\n#define ixMC_IO_DEBUG_UP_21                                                     0x15\n#define ixMC_IO_DEBUG_UP_22                                                     0x16\n#define ixMC_IO_DEBUG_UP_23                                                     0x17\n#define ixMC_IO_DEBUG_UP_24                                                     0x18\n#define ixMC_IO_DEBUG_UP_25                                                     0x19\n#define ixMC_IO_DEBUG_UP_26                                                     0x1a\n#define ixMC_IO_DEBUG_UP_27                                                     0x1b\n#define ixMC_IO_DEBUG_UP_28                                                     0x1c\n#define ixMC_IO_DEBUG_UP_29                                                     0x1d\n#define ixMC_IO_DEBUG_UP_30                                                     0x1e\n#define ixMC_IO_DEBUG_UP_31                                                     0x1f\n#define ixMC_IO_DEBUG_UP_32                                                     0x20\n#define ixMC_IO_DEBUG_UP_33                                                     0x21\n#define ixMC_IO_DEBUG_UP_34                                                     0x22\n#define ixMC_IO_DEBUG_UP_35                                                     0x23\n#define ixMC_IO_DEBUG_UP_36                                                     0x24\n#define ixMC_IO_DEBUG_UP_37                                                     0x25\n#define ixMC_IO_DEBUG_UP_38                                                     0x26\n#define ixMC_IO_DEBUG_UP_39                                                     0x27\n#define ixMC_IO_DEBUG_UP_40                                                     0x28\n#define ixMC_IO_DEBUG_UP_41                                                     0x29\n#define ixMC_IO_DEBUG_UP_42                                                     0x2a\n#define ixMC_IO_DEBUG_UP_43                                                     0x2b\n#define ixMC_IO_DEBUG_UP_44                                                     0x2c\n#define ixMC_IO_DEBUG_UP_45                                                     0x2d\n#define ixMC_IO_DEBUG_UP_46                                                     0x2e\n#define ixMC_IO_DEBUG_UP_47                                                     0x2f\n#define ixMC_IO_DEBUG_UP_48                                                     0x30\n#define ixMC_IO_DEBUG_UP_49                                                     0x31\n#define ixMC_IO_DEBUG_UP_50                                                     0x32\n#define ixMC_IO_DEBUG_UP_51                                                     0x33\n#define ixMC_IO_DEBUG_UP_52                                                     0x34\n#define ixMC_IO_DEBUG_UP_53                                                     0x35\n#define ixMC_IO_DEBUG_UP_54                                                     0x36\n#define ixMC_IO_DEBUG_UP_55                                                     0x37\n#define ixMC_IO_DEBUG_UP_56                                                     0x38\n#define ixMC_IO_DEBUG_UP_57                                                     0x39\n#define ixMC_IO_DEBUG_UP_58                                                     0x3a\n#define ixMC_IO_DEBUG_UP_59                                                     0x3b\n#define ixMC_IO_DEBUG_UP_60                                                     0x3c\n#define ixMC_IO_DEBUG_UP_61                                                     0x3d\n#define ixMC_IO_DEBUG_UP_62                                                     0x3e\n#define ixMC_IO_DEBUG_UP_63                                                     0x3f\n#define ixMC_IO_DEBUG_UP_64                                                     0x40\n#define ixMC_IO_DEBUG_UP_65                                                     0x41\n#define ixMC_IO_DEBUG_UP_66                                                     0x42\n#define ixMC_IO_DEBUG_UP_67                                                     0x43\n#define ixMC_IO_DEBUG_UP_68                                                     0x44\n#define ixMC_IO_DEBUG_UP_69                                                     0x45\n#define ixMC_IO_DEBUG_UP_70                                                     0x46\n#define ixMC_IO_DEBUG_UP_71                                                     0x47\n#define ixMC_IO_DEBUG_UP_72                                                     0x48\n#define ixMC_IO_DEBUG_UP_73                                                     0x49\n#define ixMC_IO_DEBUG_UP_74                                                     0x4a\n#define ixMC_IO_DEBUG_UP_75                                                     0x4b\n#define ixMC_IO_DEBUG_UP_76                                                     0x4c\n#define ixMC_IO_DEBUG_UP_77                                                     0x4d\n#define ixMC_IO_DEBUG_UP_78                                                     0x4e\n#define ixMC_IO_DEBUG_UP_79                                                     0x4f\n#define ixMC_IO_DEBUG_UP_80                                                     0x50\n#define ixMC_IO_DEBUG_UP_81                                                     0x51\n#define ixMC_IO_DEBUG_UP_82                                                     0x52\n#define ixMC_IO_DEBUG_UP_83                                                     0x53\n#define ixMC_IO_DEBUG_UP_84                                                     0x54\n#define ixMC_IO_DEBUG_UP_85                                                     0x55\n#define ixMC_IO_DEBUG_UP_86                                                     0x56\n#define ixMC_IO_DEBUG_UP_87                                                     0x57\n#define ixMC_IO_DEBUG_UP_88                                                     0x58\n#define ixMC_IO_DEBUG_UP_89                                                     0x59\n#define ixMC_IO_DEBUG_UP_90                                                     0x5a\n#define ixMC_IO_DEBUG_UP_91                                                     0x5b\n#define ixMC_IO_DEBUG_UP_92                                                     0x5c\n#define ixMC_IO_DEBUG_UP_93                                                     0x5d\n#define ixMC_IO_DEBUG_UP_94                                                     0x5e\n#define ixMC_IO_DEBUG_UP_95                                                     0x5f\n#define ixMC_IO_DEBUG_UP_96                                                     0x60\n#define ixMC_IO_DEBUG_UP_97                                                     0x61\n#define ixMC_IO_DEBUG_UP_98                                                     0x62\n#define ixMC_IO_DEBUG_UP_99                                                     0x63\n#define ixMC_IO_DEBUG_UP_100                                                    0x64\n#define ixMC_IO_DEBUG_UP_101                                                    0x65\n#define ixMC_IO_DEBUG_UP_102                                                    0x66\n#define ixMC_IO_DEBUG_UP_103                                                    0x67\n#define ixMC_IO_DEBUG_UP_104                                                    0x68\n#define ixMC_IO_DEBUG_UP_105                                                    0x69\n#define ixMC_IO_DEBUG_UP_106                                                    0x6a\n#define ixMC_IO_DEBUG_UP_107                                                    0x6b\n#define ixMC_IO_DEBUG_UP_108                                                    0x6c\n#define ixMC_IO_DEBUG_UP_109                                                    0x6d\n#define ixMC_IO_DEBUG_UP_110                                                    0x6e\n#define ixMC_IO_DEBUG_UP_111                                                    0x6f\n#define ixMC_IO_DEBUG_UP_112                                                    0x70\n#define ixMC_IO_DEBUG_UP_113                                                    0x71\n#define ixMC_IO_DEBUG_UP_114                                                    0x72\n#define ixMC_IO_DEBUG_UP_115                                                    0x73\n#define ixMC_IO_DEBUG_UP_116                                                    0x74\n#define ixMC_IO_DEBUG_UP_117                                                    0x75\n#define ixMC_IO_DEBUG_UP_118                                                    0x76\n#define ixMC_IO_DEBUG_UP_119                                                    0x77\n#define ixMC_IO_DEBUG_UP_120                                                    0x78\n#define ixMC_IO_DEBUG_UP_121                                                    0x79\n#define ixMC_IO_DEBUG_UP_122                                                    0x7a\n#define ixMC_IO_DEBUG_UP_123                                                    0x7b\n#define ixMC_IO_DEBUG_UP_124                                                    0x7c\n#define ixMC_IO_DEBUG_UP_125                                                    0x7d\n#define ixMC_IO_DEBUG_UP_126                                                    0x7e\n#define ixMC_IO_DEBUG_UP_127                                                    0x7f\n#define ixMC_IO_DEBUG_UP_128                                                    0x80\n#define ixMC_IO_DEBUG_UP_129                                                    0x81\n#define ixMC_IO_DEBUG_UP_130                                                    0x82\n#define ixMC_IO_DEBUG_UP_131                                                    0x83\n#define ixMC_IO_DEBUG_UP_132                                                    0x84\n#define ixMC_IO_DEBUG_UP_133                                                    0x85\n#define ixMC_IO_DEBUG_UP_134                                                    0x86\n#define ixMC_IO_DEBUG_UP_135                                                    0x87\n#define ixMC_IO_DEBUG_UP_136                                                    0x88\n#define ixMC_IO_DEBUG_UP_137                                                    0x89\n#define ixMC_IO_DEBUG_UP_138                                                    0x8a\n#define ixMC_IO_DEBUG_UP_139                                                    0x8b\n#define ixMC_IO_DEBUG_UP_140                                                    0x8c\n#define ixMC_IO_DEBUG_UP_141                                                    0x8d\n#define ixMC_IO_DEBUG_UP_142                                                    0x8e\n#define ixMC_IO_DEBUG_UP_143                                                    0x8f\n#define ixMC_IO_DEBUG_UP_144                                                    0x90\n#define ixMC_IO_DEBUG_UP_145                                                    0x91\n#define ixMC_IO_DEBUG_UP_146                                                    0x92\n#define ixMC_IO_DEBUG_UP_147                                                    0x93\n#define ixMC_IO_DEBUG_UP_148                                                    0x94\n#define ixMC_IO_DEBUG_UP_149                                                    0x95\n#define ixMC_IO_DEBUG_UP_150                                                    0x96\n#define ixMC_IO_DEBUG_UP_151                                                    0x97\n#define ixMC_IO_DEBUG_UP_152                                                    0x98\n#define ixMC_IO_DEBUG_UP_153                                                    0x99\n#define ixMC_IO_DEBUG_UP_154                                                    0x9a\n#define ixMC_IO_DEBUG_UP_155                                                    0x9b\n#define ixMC_IO_DEBUG_UP_156                                                    0x9c\n#define ixMC_IO_DEBUG_UP_157                                                    0x9d\n#define ixMC_IO_DEBUG_UP_158                                                    0x9e\n#define ixMC_IO_DEBUG_UP_159                                                    0x9f\n#define ixMC_IO_DEBUG_DQB0L_MISC_D0                                             0xa0\n#define ixMC_IO_DEBUG_DQB0H_MISC_D0                                             0xa1\n#define ixMC_IO_DEBUG_DQB1L_MISC_D0                                             0xa2\n#define ixMC_IO_DEBUG_DQB1H_MISC_D0                                             0xa3\n#define ixMC_IO_DEBUG_DQB2L_MISC_D0                                             0xa4\n#define ixMC_IO_DEBUG_DQB2H_MISC_D0                                             0xa5\n#define ixMC_IO_DEBUG_DQB3L_MISC_D0                                             0xa6\n#define ixMC_IO_DEBUG_DQB3H_MISC_D0                                             0xa7\n#define ixMC_IO_DEBUG_DBI_MISC_D0                                               0xa8\n#define ixMC_IO_DEBUG_EDC_MISC_D0                                               0xa9\n#define ixMC_IO_DEBUG_WCK_MISC_D0                                               0xaa\n#define ixMC_IO_DEBUG_CK_MISC_D0                                                0xab\n#define ixMC_IO_DEBUG_ADDRL_MISC_D0                                             0xac\n#define ixMC_IO_DEBUG_ADDRH_MISC_D0                                             0xad\n#define ixMC_IO_DEBUG_ACMD_MISC_D0                                              0xae\n#define ixMC_IO_DEBUG_CMD_MISC_D0                                               0xaf\n#define ixMC_IO_DEBUG_DQB0L_MISC_D1                                             0xb0\n#define ixMC_IO_DEBUG_DQB0H_MISC_D1                                             0xb1\n#define ixMC_IO_DEBUG_DQB1L_MISC_D1                                             0xb2\n#define ixMC_IO_DEBUG_DQB1H_MISC_D1                                             0xb3\n#define ixMC_IO_DEBUG_DQB2L_MISC_D1                                             0xb4\n#define ixMC_IO_DEBUG_DQB2H_MISC_D1                                             0xb5\n#define ixMC_IO_DEBUG_DQB3L_MISC_D1                                             0xb6\n#define ixMC_IO_DEBUG_DQB3H_MISC_D1                                             0xb7\n#define ixMC_IO_DEBUG_DBI_MISC_D1                                               0xb8\n#define ixMC_IO_DEBUG_EDC_MISC_D1                                               0xb9\n#define ixMC_IO_DEBUG_WCK_MISC_D1                                               0xba\n#define ixMC_IO_DEBUG_CK_MISC_D1                                                0xbb\n#define ixMC_IO_DEBUG_ADDRL_MISC_D1                                             0xbc\n#define ixMC_IO_DEBUG_ADDRH_MISC_D1                                             0xbd\n#define ixMC_IO_DEBUG_ACMD_MISC_D1                                              0xbe\n#define ixMC_IO_DEBUG_CMD_MISC_D1                                               0xbf\n#define ixMC_IO_DEBUG_DQB0L_CLKSEL_D0                                           0xc0\n#define ixMC_IO_DEBUG_DQB0H_CLKSEL_D0                                           0xc1\n#define ixMC_IO_DEBUG_DQB1L_CLKSEL_D0                                           0xc2\n#define ixMC_IO_DEBUG_DQB1H_CLKSEL_D0                                           0xc3\n#define ixMC_IO_DEBUG_DQB2L_CLKSEL_D0                                           0xc4\n#define ixMC_IO_DEBUG_DQB2H_CLKSEL_D0                                           0xc5\n#define ixMC_IO_DEBUG_DQB3L_CLKSEL_D0                                           0xc6\n#define ixMC_IO_DEBUG_DQB3H_CLKSEL_D0                                           0xc7\n#define ixMC_IO_DEBUG_DBI_CLKSEL_D0                                             0xc8\n#define ixMC_IO_DEBUG_EDC_CLKSEL_D0                                             0xc9\n#define ixMC_IO_DEBUG_WCK_CLKSEL_D0                                             0xca\n#define ixMC_IO_DEBUG_CK_CLKSEL_D0                                              0xcb\n#define ixMC_IO_DEBUG_ADDRL_CLKSEL_D0                                           0xcc\n#define ixMC_IO_DEBUG_ADDRH_CLKSEL_D0                                           0xcd\n#define ixMC_IO_DEBUG_ACMD_CLKSEL_D0                                            0xce\n#define ixMC_IO_DEBUG_CMD_CLKSEL_D0                                             0xcf\n#define ixMC_IO_DEBUG_DQB0L_CLKSEL_D1                                           0xd0\n#define ixMC_IO_DEBUG_DQB0H_CLKSEL_D1                                           0xd1\n#define ixMC_IO_DEBUG_DQB1L_CLKSEL_D1                                           0xd2\n#define ixMC_IO_DEBUG_DQB1H_CLKSEL_D1                                           0xd3\n#define ixMC_IO_DEBUG_DQB2L_CLKSEL_D1                                           0xd4\n#define ixMC_IO_DEBUG_DQB2H_CLKSEL_D1                                           0xd5\n#define ixMC_IO_DEBUG_DQB3L_CLKSEL_D1                                           0xd6\n#define ixMC_IO_DEBUG_DQB3H_CLKSEL_D1                                           0xd7\n#define ixMC_IO_DEBUG_DBI_CLKSEL_D1                                             0xd8\n#define ixMC_IO_DEBUG_EDC_CLKSEL_D1                                             0xd9\n#define ixMC_IO_DEBUG_WCK_CLKSEL_D1                                             0xda\n#define ixMC_IO_DEBUG_CK_CLKSEL_D1                                              0xdb\n#define ixMC_IO_DEBUG_ADDRL_CLKSEL_D1                                           0xdc\n#define ixMC_IO_DEBUG_ADDRH_CLKSEL_D1                                           0xdd\n#define ixMC_IO_DEBUG_ACMD_CLKSEL_D1                                            0xde\n#define ixMC_IO_DEBUG_CMD_CLKSEL_D1                                             0xdf\n#define ixMC_IO_DEBUG_DQB0L_OFSCAL_D0                                           0xe0\n#define ixMC_IO_DEBUG_DQB0H_OFSCAL_D0                                           0xe1\n#define ixMC_IO_DEBUG_DQB1L_OFSCAL_D0                                           0xe2\n#define ixMC_IO_DEBUG_DQB1H_OFSCAL_D0                                           0xe3\n#define ixMC_IO_DEBUG_DQB2L_OFSCAL_D0                                           0xe4\n#define ixMC_IO_DEBUG_DQB2H_OFSCAL_D0                                           0xe5\n#define ixMC_IO_DEBUG_DQB3L_OFSCAL_D0                                           0xe6\n#define ixMC_IO_DEBUG_DQB3H_OFSCAL_D0                                           0xe7\n#define ixMC_IO_DEBUG_DBI_OFSCAL_D0                                             0xe8\n#define ixMC_IO_DEBUG_EDC_OFSCAL_D0                                             0xe9\n#define ixMC_IO_DEBUG_WCK_OFSCAL_D0                                             0xea\n#define ixMC_IO_DEBUG_EDC_RX_EQ_PM_D0                                           0xeb\n#define ixMC_IO_DEBUG_EDC_RX_DYN_PM_D0                                          0xec\n#define ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D0                                         0xed\n#define ixMC_IO_DEBUG_ACMD_OFSCAL_D0                                            0xee\n#define ixMC_IO_DEBUG_CMD_OFSCAL_D0                                             0xef\n#define ixMC_IO_DEBUG_DQB0L_OFSCAL_D1                                           0xf0\n#define ixMC_IO_DEBUG_DQB0H_OFSCAL_D1                                           0xf1\n#define ixMC_IO_DEBUG_DQB1L_OFSCAL_D1                                           0xf2\n#define ixMC_IO_DEBUG_DQB1H_OFSCAL_D1                                           0xf3\n#define ixMC_IO_DEBUG_DQB2L_OFSCAL_D1                                           0xf4\n#define ixMC_IO_DEBUG_DQB2H_OFSCAL_D1                                           0xf5\n#define ixMC_IO_DEBUG_DQB3L_OFSCAL_D1                                           0xf6\n#define ixMC_IO_DEBUG_DQB3H_OFSCAL_D1                                           0xf7\n#define ixMC_IO_DEBUG_DBI_OFSCAL_D1                                             0xf8\n#define ixMC_IO_DEBUG_EDC_OFSCAL_D1                                             0xf9\n#define ixMC_IO_DEBUG_WCK_OFSCAL_D1                                             0xfa\n#define ixMC_IO_DEBUG_EDC_RX_EQ_PM_D1                                           0xfb\n#define ixMC_IO_DEBUG_EDC_RX_DYN_PM_D1                                          0xfc\n#define ixMC_IO_DEBUG_EDC_CDR_PHSIZE_D1                                         0xfd\n#define ixMC_IO_DEBUG_ACMD_OFSCAL_D1                                            0xfe\n#define ixMC_IO_DEBUG_CMD_OFSCAL_D1                                             0xff\n#define ixMC_IO_DEBUG_DQB0L_RXPHASE_D0                                          0x100\n#define ixMC_IO_DEBUG_DQB0H_RXPHASE_D0                                          0x101\n#define ixMC_IO_DEBUG_DQB1L_RXPHASE_D0                                          0x102\n#define ixMC_IO_DEBUG_DQB1H_RXPHASE_D0                                          0x103\n#define ixMC_IO_DEBUG_DQB2L_RXPHASE_D0                                          0x104\n#define ixMC_IO_DEBUG_DQB2H_RXPHASE_D0                                          0x105\n#define ixMC_IO_DEBUG_DQB3L_RXPHASE_D0                                          0x106\n#define ixMC_IO_DEBUG_DQB3H_RXPHASE_D0                                          0x107\n#define ixMC_IO_DEBUG_DBI_RXPHASE_D0                                            0x108\n#define ixMC_IO_DEBUG_EDC_RXPHASE_D0                                            0x109\n#define ixMC_IO_DEBUG_WCK_RXPHASE_D0                                            0x10a\n#define ixMC_IO_DEBUG_CK_RXPHASE_D0                                             0x10b\n#define ixMC_IO_DEBUG_ADDRL_RXPHASE_D0                                          0x10c\n#define ixMC_IO_DEBUG_ADDRH_RXPHASE_D0                                          0x10d\n#define ixMC_IO_DEBUG_ACMD_RXPHASE_D0                                           0x10e\n#define ixMC_IO_DEBUG_CMD_RXPHASE_D0                                            0x10f\n#define ixMC_IO_DEBUG_DQB0L_RXPHASE_D1                                          0x110\n#define ixMC_IO_DEBUG_DQB0H_RXPHASE_D1                                          0x111\n#define ixMC_IO_DEBUG_DQB1L_RXPHASE_D1                                          0x112\n#define ixMC_IO_DEBUG_DQB1H_RXPHASE_D1                                          0x113\n#define ixMC_IO_DEBUG_DQB2L_RXPHASE_D1                                          0x114\n#define ixMC_IO_DEBUG_DQB2H_RXPHASE_D1                                          0x115\n#define ixMC_IO_DEBUG_DQB3L_RXPHASE_D1                                          0x116\n#define ixMC_IO_DEBUG_DQB3H_RXPHASE_D1                                          0x117\n#define ixMC_IO_DEBUG_DBI_RXPHASE_D1                                            0x118\n#define ixMC_IO_DEBUG_EDC_RXPHASE_D1                                            0x119\n#define ixMC_IO_DEBUG_WCK_RXPHASE_D1                                            0x11a\n#define ixMC_IO_DEBUG_CK_RXPHASE_D1                                             0x11b\n#define ixMC_IO_DEBUG_ADDRL_RXPHASE_D1                                          0x11c\n#define ixMC_IO_DEBUG_ADDRH_RXPHASE_D1                                          0x11d\n#define ixMC_IO_DEBUG_ACMD_RXPHASE_D1                                           0x11e\n#define ixMC_IO_DEBUG_CMD_RXPHASE_D1                                            0x11f\n#define ixMC_IO_DEBUG_DQB0L_TXPHASE_D0                                          0x120\n#define ixMC_IO_DEBUG_DQB0H_TXPHASE_D0                                          0x121\n#define ixMC_IO_DEBUG_DQB1L_TXPHASE_D0                                          0x122\n#define ixMC_IO_DEBUG_DQB1H_TXPHASE_D0                                          0x123\n#define ixMC_IO_DEBUG_DQB2L_TXPHASE_D0                                          0x124\n#define ixMC_IO_DEBUG_DQB2H_TXPHASE_D0                                          0x125\n#define ixMC_IO_DEBUG_DQB3L_TXPHASE_D0                                          0x126\n#define ixMC_IO_DEBUG_DQB3H_TXPHASE_D0                                          0x127\n#define ixMC_IO_DEBUG_DBI_TXPHASE_D0                                            0x128\n#define ixMC_IO_DEBUG_EDC_TXPHASE_D0                                            0x129\n#define ixMC_IO_DEBUG_WCK_TXPHASE_D0                                            0x12a\n#define ixMC_IO_DEBUG_CK_TXPHASE_D0                                             0x12b\n#define ixMC_IO_DEBUG_ADDRL_TXPHASE_D0                                          0x12c\n#define ixMC_IO_DEBUG_ADDRH_TXPHASE_D0                                          0x12d\n#define ixMC_IO_DEBUG_ACMD_TXPHASE_D0                                           0x12e\n#define ixMC_IO_DEBUG_CMD_TXPHASE_D0                                            0x12f\n#define ixMC_IO_DEBUG_DQB0L_TXPHASE_D1                                          0x130\n#define ixMC_IO_DEBUG_DQB0H_TXPHASE_D1                                          0x131\n#define ixMC_IO_DEBUG_DQB1L_TXPHASE_D1                                          0x132\n#define ixMC_IO_DEBUG_DQB1H_TXPHASE_D1                                          0x133\n#define ixMC_IO_DEBUG_DQB2L_TXPHASE_D1                                          0x134\n#define ixMC_IO_DEBUG_DQB2H_TXPHASE_D1                                          0x135\n#define ixMC_IO_DEBUG_DQB3L_TXPHASE_D1                                          0x136\n#define ixMC_IO_DEBUG_DQB3H_TXPHASE_D1                                          0x137\n#define ixMC_IO_DEBUG_DBI_TXPHASE_D1                                            0x138\n#define ixMC_IO_DEBUG_EDC_TXPHASE_D1                                            0x139\n#define ixMC_IO_DEBUG_WCK_TXPHASE_D1                                            0x13a\n#define ixMC_IO_DEBUG_CK_TXPHASE_D1                                             0x13b\n#define ixMC_IO_DEBUG_ADDRL_TXPHASE_D1                                          0x13c\n#define ixMC_IO_DEBUG_ADDRH_TXPHASE_D1                                          0x13d\n#define ixMC_IO_DEBUG_ACMD_TXPHASE_D1                                           0x13e\n#define ixMC_IO_DEBUG_CMD_TXPHASE_D1                                            0x13f\n#define ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0                                      0x140\n#define ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0                                      0x141\n#define ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0                                      0x142\n#define ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0                                      0x143\n#define ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0                                      0x144\n#define ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0                                      0x145\n#define ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0                                      0x146\n#define ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0                                      0x147\n#define ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D0                                        0x148\n#define ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D0                                        0x149\n#define ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D0                                        0x14a\n#define ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D0                                        0x14b\n#define ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D0                                        0x14c\n#define ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D0                                        0x14d\n#define ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D0                                        0x14e\n#define ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D0                                         0x14f\n#define ixMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1                                      0x150\n#define ixMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1                                      0x151\n#define ixMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1                                      0x152\n#define ixMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1                                      0x153\n#define ixMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1                                      0x154\n#define ixMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1                                      0x155\n#define ixMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1                                      0x156\n#define ixMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1                                      0x157\n#define ixMC_IO_DEBUG_DBI_RX_VREF_CAL_D1                                        0x158\n#define ixMC_IO_DEBUG_EDC_RX_VREF_CAL_D1                                        0x159\n#define ixMC_IO_DEBUG_WCK_RX_VREF_CAL_D1                                        0x15a\n#define ixMC_IO_DEBUG_DQB0_CDR_PHSIZE_D1                                        0x15b\n#define ixMC_IO_DEBUG_DQB1_CDR_PHSIZE_D1                                        0x15c\n#define ixMC_IO_DEBUG_DQB2_CDR_PHSIZE_D1                                        0x15d\n#define ixMC_IO_DEBUG_DQB3_CDR_PHSIZE_D1                                        0x15e\n#define ixMC_IO_DEBUG_DBI_CDR_PHSIZE_D1                                         0x15f\n#define ixMC_IO_DEBUG_DQB0L_TXSLF_D0                                            0x160\n#define ixMC_IO_DEBUG_DQB0H_TXSLF_D0                                            0x161\n#define ixMC_IO_DEBUG_DQB1L_TXSLF_D0                                            0x162\n#define ixMC_IO_DEBUG_DQB1H_TXSLF_D0                                            0x163\n#define ixMC_IO_DEBUG_DQB2L_TXSLF_D0                                            0x164\n#define ixMC_IO_DEBUG_DQB2H_TXSLF_D0                                            0x165\n#define ixMC_IO_DEBUG_DQB3L_TXSLF_D0                                            0x166\n#define ixMC_IO_DEBUG_DQB3H_TXSLF_D0                                            0x167\n#define ixMC_IO_DEBUG_DBI_TXSLF_D0                                              0x168\n#define ixMC_IO_DEBUG_EDC_TXSLF_D0                                              0x169\n#define ixMC_IO_DEBUG_WCK_TXSLF_D0                                              0x16a\n#define ixMC_IO_DEBUG_CK_TXSLF_D0                                               0x16b\n#define ixMC_IO_DEBUG_ADDRL_TXSLF_D0                                            0x16c\n#define ixMC_IO_DEBUG_ADDRH_TXSLF_D0                                            0x16d\n#define ixMC_IO_DEBUG_ACMD_TXSLF_D0                                             0x16e\n#define ixMC_IO_DEBUG_CMD_TXSLF_D0                                              0x16f\n#define ixMC_IO_DEBUG_DQB0L_TXSLF_D1                                            0x170\n#define ixMC_IO_DEBUG_DQB0H_TXSLF_D1                                            0x171\n#define ixMC_IO_DEBUG_DQB1L_TXSLF_D1                                            0x172\n#define ixMC_IO_DEBUG_DQB1H_TXSLF_D1                                            0x173\n#define ixMC_IO_DEBUG_DQB2L_TXSLF_D1                                            0x174\n#define ixMC_IO_DEBUG_DQB2H_TXSLF_D1                                            0x175\n#define ixMC_IO_DEBUG_DQB3L_TXSLF_D1                                            0x176\n#define ixMC_IO_DEBUG_DQB3H_TXSLF_D1                                            0x177\n#define ixMC_IO_DEBUG_DBI_TXSLF_D1                                              0x178\n#define ixMC_IO_DEBUG_EDC_TXSLF_D1                                              0x179\n#define ixMC_IO_DEBUG_WCK_TXSLF_D1                                              0x17a\n#define ixMC_IO_DEBUG_CK_TXSLF_D1                                               0x17b\n#define ixMC_IO_DEBUG_ADDRL_TXSLF_D1                                            0x17c\n#define ixMC_IO_DEBUG_ADDRH_TXSLF_D1                                            0x17d\n#define ixMC_IO_DEBUG_ACMD_TXSLF_D1                                             0x17e\n#define ixMC_IO_DEBUG_CMD_TXSLF_D1                                              0x17f\n#define ixMC_IO_DEBUG_DQB0L_TXBST_PD_D0                                         0x180\n#define ixMC_IO_DEBUG_DQB0H_TXBST_PD_D0                                         0x181\n#define ixMC_IO_DEBUG_DQB1L_TXBST_PD_D0                                         0x182\n#define ixMC_IO_DEBUG_DQB1H_TXBST_PD_D0                                         0x183\n#define ixMC_IO_DEBUG_DQB2L_TXBST_PD_D0                                         0x184\n#define ixMC_IO_DEBUG_DQB2H_TXBST_PD_D0                                         0x185\n#define ixMC_IO_DEBUG_DQB3L_TXBST_PD_D0                                         0x186\n#define ixMC_IO_DEBUG_DQB3H_TXBST_PD_D0                                         0x187\n#define ixMC_IO_DEBUG_DBI_TXBST_PD_D0                                           0x188\n#define ixMC_IO_DEBUG_EDC_TXBST_PD_D0                                           0x189\n#define ixMC_IO_DEBUG_WCK_TXBST_PD_D0                                           0x18a\n#define ixMC_IO_DEBUG_CK_TXBST_PD_D0                                            0x18b\n#define ixMC_IO_DEBUG_ADDRL_TXBST_PD_D0                                         0x18c\n#define ixMC_IO_DEBUG_ADDRH_TXBST_PD_D0                                         0x18d\n#define ixMC_IO_DEBUG_ACMD_TXBST_PD_D0                                          0x18e\n#define ixMC_IO_DEBUG_CMD_TXBST_PD_D0                                           0x18f\n#define ixMC_IO_DEBUG_DQB0L_TXBST_PD_D1                                         0x190\n#define ixMC_IO_DEBUG_DQB0H_TXBST_PD_D1                                         0x191\n#define ixMC_IO_DEBUG_DQB1L_TXBST_PD_D1                                         0x192\n#define ixMC_IO_DEBUG_DQB1H_TXBST_PD_D1                                         0x193\n#define ixMC_IO_DEBUG_DQB2L_TXBST_PD_D1                                         0x194\n#define ixMC_IO_DEBUG_DQB2H_TXBST_PD_D1                                         0x195\n#define ixMC_IO_DEBUG_DQB3L_TXBST_PD_D1                                         0x196\n#define ixMC_IO_DEBUG_DQB3H_TXBST_PD_D1                                         0x197\n#define ixMC_IO_DEBUG_DBI_TXBST_PD_D1                                           0x198\n#define ixMC_IO_DEBUG_EDC_TXBST_PD_D1                                           0x199\n#define ixMC_IO_DEBUG_WCK_TXBST_PD_D1                                           0x19a\n#define ixMC_IO_DEBUG_CK_TXBST_PD_D1                                            0x19b\n#define ixMC_IO_DEBUG_ADDRL_TXBST_PD_D1                                         0x19c\n#define ixMC_IO_DEBUG_ADDRH_TXBST_PD_D1                                         0x19d\n#define ixMC_IO_DEBUG_ACMD_TXBST_PD_D1                                          0x19e\n#define ixMC_IO_DEBUG_CMD_TXBST_PD_D1                                           0x19f\n#define ixMC_IO_DEBUG_DQB0L_TXBST_PU_D0                                         0x1a0\n#define ixMC_IO_DEBUG_DQB0H_TXBST_PU_D0                                         0x1a1\n#define ixMC_IO_DEBUG_DQB1L_TXBST_PU_D0                                         0x1a2\n#define ixMC_IO_DEBUG_DQB1H_TXBST_PU_D0                                         0x1a3\n#define ixMC_IO_DEBUG_DQB2L_TXBST_PU_D0                                         0x1a4\n#define ixMC_IO_DEBUG_DQB2H_TXBST_PU_D0                                         0x1a5\n#define ixMC_IO_DEBUG_DQB3L_TXBST_PU_D0                                         0x1a6\n#define ixMC_IO_DEBUG_DQB3H_TXBST_PU_D0                                         0x1a7\n#define ixMC_IO_DEBUG_DBI_TXBST_PU_D0                                           0x1a8\n#define ixMC_IO_DEBUG_EDC_TXBST_PU_D0                                           0x1a9\n#define ixMC_IO_DEBUG_WCK_TXBST_PU_D0                                           0x1aa\n#define ixMC_IO_DEBUG_CK_TXBST_PU_D0                                            0x1ab\n#define ixMC_IO_DEBUG_ADDRL_TXBST_PU_D0                                         0x1ac\n#define ixMC_IO_DEBUG_ADDRH_TXBST_PU_D0                                         0x1ad\n#define ixMC_IO_DEBUG_ACMD_TXBST_PU_D0                                          0x1ae\n#define ixMC_IO_DEBUG_CMD_TXBST_PU_D0                                           0x1af\n#define ixMC_IO_DEBUG_DQB0L_TXBST_PU_D1                                         0x1b0\n#define ixMC_IO_DEBUG_DQB0H_TXBST_PU_D1                                         0x1b1\n#define ixMC_IO_DEBUG_DQB1L_TXBST_PU_D1                                         0x1b2\n#define ixMC_IO_DEBUG_DQB1H_TXBST_PU_D1                                         0x1b3\n#define ixMC_IO_DEBUG_DQB2L_TXBST_PU_D1                                         0x1b4\n#define ixMC_IO_DEBUG_DQB2H_TXBST_PU_D1                                         0x1b5\n#define ixMC_IO_DEBUG_DQB3L_TXBST_PU_D1                                         0x1b6\n#define ixMC_IO_DEBUG_DQB3H_TXBST_PU_D1                                         0x1b7\n#define ixMC_IO_DEBUG_DBI_TXBST_PU_D1                                           0x1b8\n#define ixMC_IO_DEBUG_EDC_TXBST_PU_D1                                           0x1b9\n#define ixMC_IO_DEBUG_WCK_TXBST_PU_D1                                           0x1ba\n#define ixMC_IO_DEBUG_CK_TXBST_PU_D1                                            0x1bb\n#define ixMC_IO_DEBUG_ADDRL_TXBST_PU_D1                                         0x1bc\n#define ixMC_IO_DEBUG_ADDRH_TXBST_PU_D1                                         0x1bd\n#define ixMC_IO_DEBUG_ACMD_TXBST_PU_D1                                          0x1be\n#define ixMC_IO_DEBUG_CMD_TXBST_PU_D1                                           0x1bf\n#define ixMC_IO_DEBUG_DQB0L_RX_EQ_D0                                            0x1c0\n#define ixMC_IO_DEBUG_DQB0H_RX_EQ_D0                                            0x1c1\n#define ixMC_IO_DEBUG_DQB1L_RX_EQ_D0                                            0x1c2\n#define ixMC_IO_DEBUG_DQB1H_RX_EQ_D0                                            0x1c3\n#define ixMC_IO_DEBUG_DQB2L_RX_EQ_D0                                            0x1c4\n#define ixMC_IO_DEBUG_DQB2H_RX_EQ_D0                                            0x1c5\n#define ixMC_IO_DEBUG_DQB3L_RX_EQ_D0                                            0x1c6\n#define ixMC_IO_DEBUG_DQB3H_RX_EQ_D0                                            0x1c7\n#define ixMC_IO_DEBUG_DBI_RX_EQ_D0                                              0x1c8\n#define ixMC_IO_DEBUG_EDC_RX_EQ_D0                                              0x1c9\n#define ixMC_IO_DEBUG_WCK_RX_EQ_D0                                              0x1ca\n#define ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D0                                           0x1cb\n#define ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D0                                           0x1cc\n#define ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D0                                          0x1cd\n#define ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D0                                          0x1ce\n#define ixMC_IO_DEBUG_CMD_RX_EQ_D0                                              0x1cf\n#define ixMC_IO_DEBUG_DQB0L_RX_EQ_D1                                            0x1d0\n#define ixMC_IO_DEBUG_DQB0H_RX_EQ_D1                                            0x1d1\n#define ixMC_IO_DEBUG_DQB1L_RX_EQ_D1                                            0x1d2\n#define ixMC_IO_DEBUG_DQB1H_RX_EQ_D1                                            0x1d3\n#define ixMC_IO_DEBUG_DQB2L_RX_EQ_D1                                            0x1d4\n#define ixMC_IO_DEBUG_DQB2H_RX_EQ_D1                                            0x1d5\n#define ixMC_IO_DEBUG_DQB3L_RX_EQ_D1                                            0x1d6\n#define ixMC_IO_DEBUG_DQB3H_RX_EQ_D1                                            0x1d7\n#define ixMC_IO_DEBUG_DBI_RX_EQ_D1                                              0x1d8\n#define ixMC_IO_DEBUG_EDC_RX_EQ_D1                                              0x1d9\n#define ixMC_IO_DEBUG_WCK_RX_EQ_D1                                              0x1da\n#define ixMC_IO_DEBUG_DQ0_RX_EQ_PM_D1                                           0x1db\n#define ixMC_IO_DEBUG_DQ1_RX_EQ_PM_D1                                           0x1dc\n#define ixMC_IO_DEBUG_DQ0_RX_DYN_PM_D1                                          0x1dd\n#define ixMC_IO_DEBUG_DQ1_RX_DYN_PM_D1                                          0x1de\n#define ixMC_IO_DEBUG_CMD_RX_EQ_D1                                              0x1df\n#define ixMC_IO_DEBUG_WCDR_MISC_D0                                              0x1e0\n#define ixMC_IO_DEBUG_WCDR_CLKSEL_D0                                            0x1e1\n#define ixMC_IO_DEBUG_WCDR_OFSCAL_D0                                            0x1e2\n#define ixMC_IO_DEBUG_WCDR_RXPHASE_D0                                           0x1e3\n#define ixMC_IO_DEBUG_WCDR_TXPHASE_D0                                           0x1e4\n#define ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D0                                       0x1e5\n#define ixMC_IO_DEBUG_WCDR_TXSLF_D0                                             0x1e6\n#define ixMC_IO_DEBUG_WCDR_TXBST_PD_D0                                          0x1e7\n#define ixMC_IO_DEBUG_WCDR_TXBST_PU_D0                                          0x1e8\n#define ixMC_IO_DEBUG_WCDR_RX_EQ_D0                                             0x1e9\n#define ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D0                                        0x1ea\n#define ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D0                                          0x1eb\n#define ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D0                                         0x1ec\n#define ixMC_IO_DEBUG_WCDR_MISC_D1                                              0x1f0\n#define ixMC_IO_DEBUG_WCDR_CLKSEL_D1                                            0x1f1\n#define ixMC_IO_DEBUG_WCDR_OFSCAL_D1                                            0x1f2\n#define ixMC_IO_DEBUG_WCDR_RXPHASE_D1                                           0x1f3\n#define ixMC_IO_DEBUG_WCDR_TXPHASE_D1                                           0x1f4\n#define ixMC_IO_DEBUG_WCDR_RX_VREF_CAL_D1                                       0x1f5\n#define ixMC_IO_DEBUG_WCDR_TXSLF_D1                                             0x1f6\n#define ixMC_IO_DEBUG_WCDR_TXBST_PD_D1                                          0x1f7\n#define ixMC_IO_DEBUG_WCDR_TXBST_PU_D1                                          0x1f8\n#define ixMC_IO_DEBUG_WCDR_RX_EQ_D1                                             0x1f9\n#define ixMC_IO_DEBUG_WCDR_CDR_PHSIZE_D1                                        0x1fa\n#define ixMC_IO_DEBUG_WCDR_RX_EQ_PM_D1                                          0x1fb\n#define ixMC_IO_DEBUG_WCDR_RX_DYN_PM_D1                                         0x1fc\n#define mmMC_SEQ_CNTL_3                                                         0xd80\n#define mmMC_SEQ_G5PDX_CTRL                                                     0xd81\n#define mmMC_SEQ_G5PDX_CTRL_LP                                                  0xd82\n#define mmMC_SEQ_G5PDX_CMD0                                                     0xd83\n#define mmMC_SEQ_G5PDX_CMD0_LP                                                  0xd84\n#define mmMC_SEQ_G5PDX_CMD1                                                     0xd85\n#define mmMC_SEQ_G5PDX_CMD1_LP                                                  0xd86\n#define mmMC_SEQ_SREG_READ                                                      0xd87\n#define mmMC_SEQ_SREG_STATUS                                                    0xd88\n#define mmMC_SEQ_PHYREG_BCAST                                                   0xd89\n#define mmMC_SEQ_PMG_DVS_CTL                                                    0xd8a\n#define mmMC_SEQ_PMG_DVS_CTL_LP                                                 0xd8b\n#define mmMC_SEQ_PMG_DVS_CMD                                                    0xd8c\n#define mmMC_SEQ_PMG_DVS_CMD_LP                                                 0xd8d\n#define mmMC_SEQ_DLL_STBY                                                       0xd8e\n#define mmMC_SEQ_DLL_STBY_LP                                                    0xd8f\n#define mmMC_DLB_MISCCTRL0                                                      0xd90\n#define mmMC_DLB_MISCCTRL1                                                      0xd91\n#define mmMC_DLB_MISCCTRL2                                                      0xd92\n#define mmMC_DLB_CONFIG0                                                        0xd93\n#define mmMC_DLB_CONFIG1                                                        0xd94\n#define mmMC_DLB_SETUP                                                          0xd95\n#define mmMC_DLB_SETUPSWEEP                                                     0xd96\n#define mmMC_DLB_SETUPFIFO                                                      0xd97\n#define mmMC_DLB_WRITE_MASK                                                     0xd98\n#define mmMC_DLB_STATUS                                                         0xd99\n#define mmMC_DLB_STATUS_MISC0                                                   0xd9a\n#define mmMC_DLB_STATUS_MISC1                                                   0xd9b\n#define mmMC_DLB_STATUS_MISC2                                                   0xd9c\n#define mmMC_DLB_STATUS_MISC3                                                   0xd9d\n#define mmMC_DLB_STATUS_MISC4                                                   0xd9e\n#define mmMC_DLB_STATUS_MISC5                                                   0xd9f\n#define mmMC_DLB_STATUS_MISC6                                                   0xda0\n#define mmMC_DLB_STATUS_MISC7                                                   0xda1\n#define mmMC_ARB_HARSH_EN_RD                                                    0xdc0\n#define mmMC_ARB_HARSH_EN_WR                                                    0xdc1\n#define mmMC_ARB_HARSH_TX_HI0_RD                                                0xdc2\n#define mmMC_ARB_HARSH_TX_HI0_WR                                                0xdc3\n#define mmMC_ARB_HARSH_TX_HI1_RD                                                0xdc4\n#define mmMC_ARB_HARSH_TX_HI1_WR                                                0xdc5\n#define mmMC_ARB_HARSH_TX_LO0_RD                                                0xdc6\n#define mmMC_ARB_HARSH_TX_LO0_WR                                                0xdc7\n#define mmMC_ARB_HARSH_TX_LO1_RD                                                0xdc8\n#define mmMC_ARB_HARSH_TX_LO1_WR                                                0xdc9\n#define mmMC_ARB_HARSH_BWPERIOD0_RD                                             0xdca\n#define mmMC_ARB_HARSH_BWPERIOD0_WR                                             0xdcb\n#define mmMC_ARB_HARSH_BWPERIOD1_RD                                             0xdcc\n#define mmMC_ARB_HARSH_BWPERIOD1_WR                                             0xdcd\n#define mmMC_ARB_HARSH_BWCNT0_RD                                                0xdce\n#define mmMC_ARB_HARSH_BWCNT0_WR                                                0xdcf\n#define mmMC_ARB_HARSH_BWCNT1_RD                                                0xdd0\n#define mmMC_ARB_HARSH_BWCNT1_WR                                                0xdd1\n#define mmMC_ARB_HARSH_SAT0_RD                                                  0xdd2\n#define mmMC_ARB_HARSH_SAT0_WR                                                  0xdd3\n#define mmMC_ARB_HARSH_SAT1_RD                                                  0xdd4\n#define mmMC_ARB_HARSH_SAT1_WR                                                  0xdd5\n#define mmMC_ARB_HARSH_CTL_RD                                                   0xdd6\n#define mmMC_ARB_HARSH_CTL_WR                                                   0xdd7\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}