
---------- Begin Simulation Statistics ----------
final_tick                                33320415000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 193844                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425400                       # Number of bytes of host memory used
host_op_rate                                   366662                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    74.51                       # Real time elapsed on the host
host_tick_rate                              447179287                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14443761                       # Number of instructions simulated
sim_ops                                      27320842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033320                       # Number of seconds simulated
sim_ticks                                 33320415000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               35                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               73                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             33                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              33                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     73                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4443761                       # Number of instructions committed
system.cpu0.committedOps                      8404462                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             14.996466                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1553037                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1124301                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        15750                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     815954                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          584                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       52023066                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.066682                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1485037                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          198                       # TLB misses on write requests
system.cpu0.numCycles                        66640712                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              18351      0.22%      0.22% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                6582431     78.32%     78.54% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 16467      0.20%     78.73% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.02%     78.75% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                11218      0.13%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     78.88% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     78.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 12992      0.15%     79.06% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                50960      0.61%     79.67% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.67% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.67% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.01%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::MemRead                920299     10.95%     90.63% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               739976      8.80%     99.43% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            30018      0.36%     99.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           17794      0.21%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8404462                       # Class of committed instruction
system.cpu0.tickCycles                       14617646                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   35                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.664083                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3502876                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501865                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32886                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1221                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       34145443                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.150058                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3366113                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          209                       # TLB misses on write requests
system.cpu1.numCycles                        66640830                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32495387                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       360967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        722960                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3291638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6583341                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18128                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             302894                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68547                       # Transaction distribution
system.membus.trans_dist::CleanEvict           292420                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59099                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59099                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        302894                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1084953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1084953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1084953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     27554560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     27554560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27554560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            361993                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  361993    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              361993                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1070926000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1938444250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       755071                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          755071                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       755071                       # number of overall hits
system.cpu0.icache.overall_hits::total         755071                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       729913                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        729913                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       729913                       # number of overall misses
system.cpu0.icache.overall_misses::total       729913                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  25979245000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  25979245000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  25979245000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  25979245000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1484984                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1484984                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1484984                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1484984                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.491529                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.491529                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.491529                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.491529                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 35592.248665                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 35592.248665                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 35592.248665                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 35592.248665                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       729896                       # number of writebacks
system.cpu0.icache.writebacks::total           729896                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       729913                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       729913                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       729913                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       729913                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  25249333000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  25249333000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  25249333000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  25249333000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.491529                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.491529                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.491529                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.491529                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 34592.250035                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 34592.250035                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 34592.250035                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 34592.250035                       # average overall mshr miss latency
system.cpu0.icache.replacements                729896                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       755071                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         755071                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       729913                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       729913                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  25979245000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  25979245000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1484984                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1484984                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.491529                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.491529                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 35592.248665                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 35592.248665                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       729913                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       729913                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  25249333000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  25249333000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.491529                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.491529                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 34592.250035                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 34592.250035                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999590                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1484983                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           729912                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.034469                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999590                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         12609784                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        12609784                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1520733                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1520733                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1520733                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1520733                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       327798                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        327798                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       327798                       # number of overall misses
system.cpu0.dcache.overall_misses::total       327798                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  11134979000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11134979000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  11134979000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11134979000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1848531                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1848531                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1848531                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1848531                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177329                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177329                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177329                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177329                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33969.026657                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33969.026657                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33969.026657                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33969.026657                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       180042                       # number of writebacks
system.cpu0.dcache.writebacks::total           180042                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        38977                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        38977                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        38977                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        38977                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       288821                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       288821                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       288821                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       288821                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   9436317000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9436317000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   9436317000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9436317000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.156244                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156244                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.156244                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156244                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 32671.852116                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32671.852116                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 32671.852116                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32671.852116                       # average overall mshr miss latency
system.cpu0.dcache.replacements                288805                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       879530                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         879530                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       211507                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       211507                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   7374682000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7374682000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1091037                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1091037                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.193859                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.193859                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 34867.318812                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34867.318812                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         8221                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8221                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       203286                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       203286                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6895970000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6895970000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.186324                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.186324                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 33922.503271                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33922.503271                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       641203                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        641203                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       116291                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       116291                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   3760297000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3760297000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       757494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       757494                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.153521                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.153521                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32335.236605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32335.236605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        30756                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        30756                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        85535                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        85535                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2540347000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2540347000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.112918                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.112918                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29699.503127                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29699.503127                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999616                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1809554                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           288821                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.265313                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999616                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15077069                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15077069                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1730392                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1730392                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1730392                       # number of overall hits
system.cpu1.icache.overall_hits::total        1730392                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1635668                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1635668                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1635668                       # number of overall misses
system.cpu1.icache.overall_misses::total      1635668                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  21532108000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  21532108000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  21532108000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  21532108000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3366060                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3366060                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3366060                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3366060                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485930                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485930                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485930                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485930                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13164.106652                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13164.106652                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13164.106652                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13164.106652                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1635652                       # number of writebacks
system.cpu1.icache.writebacks::total          1635652                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1635668                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1635668                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1635668                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1635668                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  19896440000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  19896440000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  19896440000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  19896440000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485930                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485930                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485930                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485930                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12164.106652                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12164.106652                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12164.106652                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12164.106652                       # average overall mshr miss latency
system.cpu1.icache.replacements               1635652                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1730392                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1730392                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1635668                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1635668                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  21532108000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  21532108000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3366060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3366060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485930                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485930                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13164.106652                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13164.106652                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1635668                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1635668                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  19896440000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  19896440000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485930                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485930                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12164.106652                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12164.106652                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999572                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3366060                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1635668                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.057912                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999572                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28564148                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28564148                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3402023                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3402023                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3402023                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3402023                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722663                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722663                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722663                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722663                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14150831000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14150831000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14150831000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14150831000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124686                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124686                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124686                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124686                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175204                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175204                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175204                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175204                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19581.507563                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19581.507563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19581.507563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19581.507563                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       433734                       # number of writebacks
system.cpu1.dcache.writebacks::total           433734                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85362                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85362                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85362                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85362                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637301                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637301                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637301                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637301                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11125042000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11125042000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11125042000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11125042000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154509                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154509                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154509                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154509                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17456.495439                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17456.495439                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17456.495439                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17456.495439                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637285                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963563                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963563                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466738                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466738                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6984457000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6984457000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192049                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192049                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14964.406155                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14964.406155                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18091                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18091                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448647                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448647                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6275499000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6275499000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184606                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184606                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13987.609412                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13987.609412                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438460                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438460                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       255925                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       255925                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7166374000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7166374000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151043                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151043                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28001.852105                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28001.852105                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67271                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67271                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4849543000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4849543000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25706.017365                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25706.017365                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999599                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039324                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637301                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.338173                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999599                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634789                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634789                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              492704                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              207488                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1633849                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              595669                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2929710                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             492704                       # number of overall hits
system.l2.overall_hits::.cpu0.data             207488                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1633849                       # number of overall hits
system.l2.overall_hits::.cpu1.data             595669                       # number of overall hits
system.l2.overall_hits::total                 2929710                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            237209                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             81333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1819                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             41632                       # number of demand (read+write) misses
system.l2.demand_misses::total                 361993                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           237209                       # number of overall misses
system.l2.overall_misses::.cpu0.data            81333                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1819                       # number of overall misses
system.l2.overall_misses::.cpu1.data            41632                       # number of overall misses
system.l2.overall_misses::total                361993                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  18820416000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   6674645000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    146076500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3594573500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29235711000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  18820416000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   6674645000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    146076500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3594573500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29235711000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          729913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          288821                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1635668                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637301                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3291703                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         729913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         288821                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1635668                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637301                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3291703                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.324983                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.281603                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.065325                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.109971                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.324983                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.281603                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.065325                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.109971                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79341.070533                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82065.643712                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80305.937328                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86341.600211                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80763.194316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79341.070533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82065.643712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80305.937328                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86341.600211                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80763.194316                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68547                       # number of writebacks
system.l2.writebacks::total                     68547                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       237209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        81333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        41632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            361993                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       237209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        81333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        41632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           361993                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  16448326000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   5861315000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    127886500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3178253500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25615781000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  16448326000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   5861315000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    127886500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3178253500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25615781000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.324983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.281603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.065325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.109971                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.324983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.281603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.065325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.109971                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69341.070533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72065.643712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70305.937328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76341.600211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70763.194316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69341.070533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72065.643712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70305.937328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76341.600211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70763.194316                       # average overall mshr miss latency
system.l2.replacements                         363696                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       613776                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           613776                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       613776                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       613776                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2365548                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2365548                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2365548                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2365548                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        15400                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         15400                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            60092                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154998                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                215090                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          25443                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33656                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59099                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1767527500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2914293000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4681820500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        85535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            274189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.297457                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.178401                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.215541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 69470.090005                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86590.593059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79219.961421                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        25443                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        33656                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1513097500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2577733000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4090830500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.297457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.178401                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.215541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 59470.090005                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76590.593059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69219.961421                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        492704                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1633849                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2126553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       237209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           239028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  18820416000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    146076500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  18966492500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       729913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1635668                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2365581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.324983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.101044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79341.070533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80305.937328                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79348.413157                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       237209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       239028                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  16448326000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    127886500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16576212500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.324983                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.001112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.101044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69341.070533                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70305.937328                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69348.413157                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       147396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       440671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            588067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        55890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           63866                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   4907117500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    680280500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5587398000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       203286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448647                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        651933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.274933                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.017778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.097964                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87799.561639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85290.935306                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87486.268124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        55890                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7976                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        63866                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   4348217500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    600520500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4948738000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.274933                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.017778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.097964                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77799.561639                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75290.935306                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77486.268124                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.060071                       # Cycle average of tags in use
system.l2.tags.total_refs                     6567941                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    364720                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.008173                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     101.440061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       72.893438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       55.078879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      168.315562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      625.332130                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.099063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.071185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.053788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.164371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.610676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999082                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  53031448                       # Number of tag accesses
system.l2.tags.data_accesses                 53031448                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst      15181376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       5205312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        116416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2664448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23167552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     15181376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       116416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15297792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4387008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4387008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         237209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          81333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          41632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              361993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68547                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68547                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        455617855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        156219903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3493834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79964430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             695296022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    455617855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3493834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        459111689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      131661265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            131661265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      131661265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       455617855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       156219903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3493834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79964430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            826957287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    237209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     71021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     41616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000415096500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3808                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3808                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              769744                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              58575                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      361993                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68547                       # Number of write requests accepted
system.mem_ctrls.readBursts                    361993                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68547                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10328                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6185                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             39555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             59054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             87564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3492                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4248123250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1758325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10841842000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12080.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30830.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   238274                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47090                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                361993                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68547                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  299755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       128633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.969914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.327543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.158854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        53195     41.35%     41.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        39886     31.01%     72.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15737     12.23%     84.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7755      6.03%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3551      2.76%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2433      1.89%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1566      1.22%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2246      1.75%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2264      1.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       128633                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      92.328519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     88.598317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.844441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             18      0.47%      0.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           535     14.05%     14.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1395     36.63%     51.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         1738     45.64%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           49      1.29%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           31      0.81%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           18      0.47%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           10      0.26%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3808                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.370273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.351436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.809050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3109     81.64%     81.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               74      1.94%     83.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              544     14.29%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               76      2.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3808                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22506560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  660992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3989632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23167552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4387008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       675.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       119.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    695.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    131.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33320349500                       # Total gap between requests
system.mem_ctrls.avgGap                      77391.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     15181376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      4545344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       116416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2663424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3989632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 455617854.699588835239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 136413186.930594950914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3493834.035380411893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79933698.304778024554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 119735363.440101221204                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       237209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        81333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        41632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68547                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6714371750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2612041750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     53295250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1462133250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 814368689500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28305.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32115.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29299.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35120.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11880442.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            240589440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            127876320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           454189680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          171169020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2630044560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12298329690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2438551200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18360749910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.036051                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6228299000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1112540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25979576000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            677893020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            360285915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2056698420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          154235340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2630044560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15062276790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        111016800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21052450845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.818387                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    153009500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1112540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32054865500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           3017513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       682323                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2365548                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          607463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           274189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          274189                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2365581                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       651933                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2189721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       866447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4906988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9875043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     93427712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     30007232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    209364480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     68546240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              401345664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          363696                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4387008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3655399                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004959                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070247                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3637271     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18128      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3655399                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6270994500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956302296                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2453826350                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         434805339                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1099081554                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33320415000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
