%TF.GenerationSoftware,KiCad,Pcbnew,9.0.4*%
%TF.CreationDate,2025-11-27T13:39:18+01:00*%
%TF.ProjectId,iCEBrainstorm,69434542-7261-4696-9e73-746f726d2e6b,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.4) date 2025-11-27 13:39:18*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,0.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.250000X0.920000X1.550000X-0.920000X1.550000X-0.920000X-1.550000X0.920000X-1.550000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,5.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13R,1.000000X1.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,1.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15RoundRect,0.250000X-0.550000X-0.550000X0.550000X-0.550000X0.550000X0.550000X-0.550000X0.550000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16C,1.600000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17RoundRect,0.250000X-0.920000X-1.550000X0.920000X-1.550000X0.920000X1.550000X-0.920000X1.550000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18O,1.300000X2.300000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19O,1.300000X2.100000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20RoundRect,0.250000X0.550000X0.550000X-0.550000X0.550000X-0.550000X-0.550000X0.550000X-0.550000X0*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U2,4,VOUT*%
%TO.N,+1V2*%
X155000000Y-81500000D03*
X155000000Y-80500000D03*
D11*
X155000000Y-80500000D03*
D10*
X155000000Y-79500000D03*
%TD*%
D12*
%TO.P,H2,1,1*%
%TO.N,unconnected-(H2-Pad1)*%
X130000000Y-130000000D03*
%TD*%
D13*
%TO.P,J11,1,Pin_1*%
%TO.N,/IN0*%
X171500000Y-106520000D03*
D14*
%TO.P,J11,2,Pin_2*%
%TO.N,/IN1*%
X171500000Y-105250000D03*
%TO.P,J11,3,Pin_3*%
%TO.N,/IN2*%
X171500000Y-103980000D03*
%TO.P,J11,4,Pin_4*%
%TO.N,/IN3*%
X171500000Y-102710000D03*
%TO.P,J11,5,Pin_5*%
%TO.N,/IN4*%
X171500000Y-101440000D03*
%TO.P,J11,6,Pin_6*%
%TO.N,/IN5*%
X171500000Y-100170000D03*
%TO.P,J11,7,Pin_7*%
%TO.N,/IN6*%
X171500000Y-98900000D03*
%TO.P,J11,8,Pin_8*%
%TO.N,/IN7*%
X171500000Y-97630000D03*
%TD*%
D12*
%TO.P,H1,1,1*%
%TO.N,unconnected-(H1-Pad1)*%
X70000000Y-130000000D03*
%TD*%
D13*
%TO.P,J8,1,Pin_1*%
%TO.N,/RGB0*%
X111980000Y-176500000D03*
D14*
%TO.P,J8,2,Pin_2*%
%TO.N,/RGB1*%
X113250000Y-176500000D03*
%TO.P,J8,3,Pin_3*%
%TO.N,/RGB2*%
X114520000Y-176500000D03*
%TD*%
D15*
%TO.P,SW1,1*%
%TO.N,/BOOT0*%
X25500000Y-85300000D03*
D16*
%TO.P,SW1,2*%
%TO.N,/BOOT1*%
X25500000Y-87840000D03*
%TO.P,SW1,3*%
%TO.N,/FPGA_BOOT*%
X25500000Y-90380000D03*
%TO.P,SW1,4*%
%TO.N,/FPGA_SPI_CS*%
X25500000Y-92920000D03*
%TO.P,SW1,5*%
%TO.N,unconnected-(SW1-Pad5)*%
X25500000Y-95460000D03*
%TO.P,SW1,6*%
%TO.N,unconnected-(SW1-Pad6)*%
X25500000Y-98000000D03*
%TO.P,SW1,7*%
%TO.N,/IN_GND*%
X25500000Y-100540000D03*
%TO.P,SW1,8*%
%TO.N,/LED_GND*%
X25500000Y-103080000D03*
%TO.P,SW1,9*%
%TO.N,GND*%
X33120000Y-103080000D03*
%TO.P,SW1,10*%
X33120000Y-100540000D03*
%TO.P,SW1,11*%
%TO.N,unconnected-(SW1-Pad11)*%
X33120000Y-98000000D03*
%TO.P,SW1,12*%
%TO.N,unconnected-(SW1-Pad12)*%
X33120000Y-95460000D03*
%TO.P,SW1,13*%
%TO.N,Net-(R23-Pad1)*%
X33120000Y-92920000D03*
%TO.P,SW1,14*%
%TO.N,Net-(R13-Pad1)*%
X33120000Y-90380000D03*
%TO.P,SW1,15*%
%TO.N,Net-(R7-Pad1)*%
X33120000Y-87840000D03*
%TO.P,SW1,16*%
%TO.N,Net-(R6-Pad1)*%
X33120000Y-85300000D03*
%TD*%
D12*
%TO.P,H4,1,1*%
%TO.N,unconnected-(H4-Pad1)*%
X130000000Y-70000000D03*
%TD*%
D10*
%TO.P,U1,4,VOUT*%
%TO.N,+3V3*%
X55250000Y-78000000D03*
X55250000Y-79000000D03*
D17*
X55250000Y-79000000D03*
D10*
X55250000Y-80000000D03*
%TD*%
D12*
%TO.P,H3,1,1*%
%TO.N,unconnected-(H3-Pad1)*%
X70000000Y-70000000D03*
%TD*%
D18*
%TO.P,J3,S1,SHIELD*%
%TO.N,GND*%
X119330000Y-71820000D03*
D19*
X119330000Y-67620000D03*
D10*
X117000000Y-69000000D03*
X117000000Y-67000000D03*
X113000000Y-69000000D03*
X113000000Y-67000000D03*
D18*
X110670000Y-71820000D03*
D19*
X110670000Y-67620000D03*
%TD*%
D13*
%TO.P,J10,1,Pin_1*%
%TO.N,/FPGA_GLOBAL_3*%
X118730000Y-176500000D03*
D14*
%TO.P,J10,2,Pin_2*%
%TO.N,/FPGA_GLOBAL_6*%
X120000000Y-176500000D03*
%TD*%
D13*
%TO.P,J4,1,Pin_1*%
%TO.N,/PC0*%
X70750000Y-160560000D03*
D14*
%TO.P,J4,2,Pin_2*%
%TO.N,/PC1*%
X70750000Y-159290000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/PC2*%
X70750000Y-158020000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/PC3*%
X70750000Y-156750000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,/PC4*%
X70750000Y-155480000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,/PC5*%
X70750000Y-154210000D03*
%TO.P,J4,7,Pin_7*%
%TO.N,/PC6*%
X70750000Y-152940000D03*
%TO.P,J4,8,Pin_8*%
%TO.N,/PC7*%
X70750000Y-151670000D03*
%TO.P,J4,9,Pin_9*%
%TO.N,/PC8*%
X70750000Y-150400000D03*
%TO.P,J4,10,Pin_10*%
%TO.N,+3V3*%
X70750000Y-149130000D03*
%TO.P,J4,11,Pin_11*%
%TO.N,/PC10*%
X70750000Y-147860000D03*
%TO.P,J4,12,Pin_12*%
%TO.N,/PC11*%
X70750000Y-146590000D03*
%TO.P,J4,13,Pin_13*%
%TO.N,/PC12*%
X70750000Y-145320000D03*
%TO.P,J4,14,Pin_14*%
%TO.N,/PC13*%
X70750000Y-144050000D03*
%TO.P,J4,15,Pin_15*%
%TO.N,/PC14*%
X70750000Y-142780000D03*
%TO.P,J4,16,Pin_16*%
%TO.N,/PC15*%
X70750000Y-141510000D03*
%TD*%
D13*
%TO.P,J5,1,Pin_1*%
%TO.N,+3V3*%
X106560000Y-104500000D03*
D14*
%TO.P,J5,2,Pin_2*%
%TO.N,/FPGA_SPI_CS*%
X105290000Y-104500000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/FPGA_SPI_SI*%
X104020000Y-104500000D03*
%TO.P,J5,4,Pin_4*%
%TO.N,/FPGA_SPI_SO*%
X102750000Y-104500000D03*
%TO.P,J5,5,Pin_5*%
%TO.N,/FPGA_SPI_SCK*%
X101480000Y-104500000D03*
%TO.P,J5,6,Pin_6*%
%TO.N,GND*%
X100210000Y-104500000D03*
%TD*%
D13*
%TO.P,J9,1,Pin_1*%
%TO.N,/USART2_TX*%
X70500000Y-166500000D03*
D14*
%TO.P,J9,2,Pin_2*%
%TO.N,/USART2_RX*%
X70500000Y-167770000D03*
%TD*%
D13*
%TO.P,J6,1,Pin_1*%
%TO.N,/I2C1_SCL*%
X100500000Y-179230000D03*
D14*
%TO.P,J6,2,Pin_2*%
%TO.N,/I2C1_SDA*%
X100500000Y-180500000D03*
%TD*%
D18*
%TO.P,J1,S1,SHIELD*%
%TO.N,GND*%
X89330000Y-71820000D03*
D19*
X89330000Y-67620000D03*
D10*
X87000000Y-69000000D03*
X87000000Y-67000000D03*
X83000000Y-69000000D03*
X83000000Y-67000000D03*
D18*
X80670000Y-71820000D03*
D19*
X80670000Y-67620000D03*
%TD*%
D13*
%TO.P,J7,1,Pin_1*%
%TO.N,/I2S5_CK*%
X93000000Y-174250000D03*
D14*
%TO.P,J7,2,Pin_2*%
%TO.N,/I2S5_WS*%
X93000000Y-175520000D03*
%TO.P,J7,3,Pin_3*%
%TO.N,/I2S5_SD*%
X93000000Y-176790000D03*
%TD*%
D13*
%TO.P,J2,1,Pin_1*%
%TO.N,+3V3*%
X94830000Y-140000000D03*
D14*
%TO.P,J2,2,Pin_2*%
%TO.N,/SWCLK*%
X93560000Y-140000000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,/SWDIO*%
X92290000Y-140000000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,/SWO*%
X91020000Y-140000000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,/NRST*%
X89750000Y-140000000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,GND*%
X88480000Y-140000000D03*
%TD*%
D20*
%TO.P,SW2,1*%
%TO.N,/IN0*%
X162305000Y-112877500D03*
D16*
%TO.P,SW2,2*%
%TO.N,/IN1*%
X162305000Y-110337500D03*
%TO.P,SW2,3*%
%TO.N,/IN2*%
X162305000Y-107797500D03*
%TO.P,SW2,4*%
%TO.N,/IN3*%
X162305000Y-105257500D03*
%TO.P,SW2,5*%
%TO.N,/IN4*%
X162305000Y-102717500D03*
%TO.P,SW2,6*%
%TO.N,/IN5*%
X162305000Y-100177500D03*
%TO.P,SW2,7*%
%TO.N,/IN6*%
X162305000Y-97637500D03*
%TO.P,SW2,8*%
%TO.N,/IN7*%
X162305000Y-95097500D03*
%TO.P,SW2,9*%
%TO.N,+3V3*%
X154685000Y-95097500D03*
%TO.P,SW2,10*%
X154685000Y-97637500D03*
%TO.P,SW2,11*%
X154685000Y-100177500D03*
%TO.P,SW2,12*%
X154685000Y-102717500D03*
%TO.P,SW2,13*%
X154685000Y-105257500D03*
%TO.P,SW2,14*%
X154685000Y-107797500D03*
%TO.P,SW2,15*%
X154685000Y-110337500D03*
%TO.P,SW2,16*%
X154685000Y-112877500D03*
%TD*%
D13*
%TO.P,J12,1,Pin_1*%
%TO.N,/OUT0*%
X185750000Y-111310000D03*
D14*
%TO.P,J12,2,Pin_2*%
%TO.N,/OUT1*%
X185750000Y-110040000D03*
%TO.P,J12,3,Pin_3*%
%TO.N,/OUT2*%
X185750000Y-108770000D03*
%TO.P,J12,4,Pin_4*%
%TO.N,/OUT3*%
X185750000Y-107500000D03*
%TO.P,J12,5,Pin_5*%
%TO.N,/OUT4*%
X185750000Y-106230000D03*
%TO.P,J12,6,Pin_6*%
%TO.N,/OUT5*%
X185750000Y-104960000D03*
%TO.P,J12,7,Pin_7*%
%TO.N,/OUT6*%
X185750000Y-103690000D03*
%TO.P,J12,8,Pin_8*%
%TO.N,/OUT7*%
X185750000Y-102420000D03*
%TD*%
M02*
