set_property PACKAGE_PIN B11 [get_ports FIXED_IO_ps_srstb]
set_property PACKAGE_PIN R6 [get_ports DDR_ras_n]
set_property PACKAGE_PIN C9 [get_ports FIXED_IO_ps_porb]
set_property PACKAGE_PIN K3 [get_ports DDR_odt]
set_property PACKAGE_PIN C13 [get_ports {FIXED_IO_mio[31]}]
set_property PACKAGE_PIN A12 [get_ports {FIXED_IO_mio[30]}]
set_property PACKAGE_PIN D13 [get_ports {FIXED_IO_mio[29]}]
set_property PACKAGE_PIN B12 [get_ports {FIXED_IO_mio[28]}]
set_property PACKAGE_PIN D14 [get_ports {FIXED_IO_mio[27]}]
set_property PACKAGE_PIN A13 [get_ports {FIXED_IO_mio[26]}]
set_property PACKAGE_PIN C14 [get_ports {FIXED_IO_mio[25]}]
set_property PACKAGE_PIN B14 [get_ports {FIXED_IO_mio[24]}]
set_property PACKAGE_PIN A14 [get_ports {FIXED_IO_mio[23]}]
set_property PACKAGE_PIN D15 [get_ports {FIXED_IO_mio[22]}]
set_property PACKAGE_PIN C11 [get_ports {FIXED_IO_mio[21]}]
set_property PACKAGE_PIN E15 [get_ports {FIXED_IO_mio[20]}]
set_property PACKAGE_PIN C12 [get_ports {FIXED_IO_mio[19]}]
set_property PACKAGE_PIN B15 [get_ports {FIXED_IO_mio[18]}]
set_property PACKAGE_PIN D11 [get_ports {FIXED_IO_mio[17]}]
set_property PACKAGE_PIN A15 [get_ports {FIXED_IO_mio[16]}]
set_property PACKAGE_PIN D10 [get_ports {FIXED_IO_mio[15]}]
set_property PACKAGE_PIN B9 [get_ports {FIXED_IO_mio[14]}]
set_property PACKAGE_PIN C6 [get_ports {FIXED_IO_mio[13]}]
set_property PACKAGE_PIN B7 [get_ports {FIXED_IO_mio[12]}]
set_property PACKAGE_PIN B10 [get_ports {FIXED_IO_mio[11]}]
set_property PACKAGE_PIN D6 [get_ports {FIXED_IO_mio[10]}]
set_property PACKAGE_PIN B5 [get_ports {FIXED_IO_mio[9]}]
set_property PACKAGE_PIN B6 [get_ports {FIXED_IO_mio[8]}]
set_property PACKAGE_PIN D9 [get_ports {FIXED_IO_mio[7]}]
set_property PACKAGE_PIN A10 [get_ports {FIXED_IO_mio[6]}]
set_property PACKAGE_PIN A9 [get_ports {FIXED_IO_mio[5]}]
set_property PACKAGE_PIN C8 [get_ports {FIXED_IO_mio[4]}]
set_property PACKAGE_PIN A7 [get_ports {FIXED_IO_mio[3]}]
set_property PACKAGE_PIN A8 [get_ports {FIXED_IO_mio[2]}]
set_property PACKAGE_PIN A5 [get_ports {FIXED_IO_mio[1]}]
set_property PACKAGE_PIN D8 [get_ports {FIXED_IO_mio[0]}]
set_property PACKAGE_PIN L4 [get_ports DDR_reset_n]
set_property PACKAGE_PIN R3 [get_ports DDR_we_n]
set_property PACKAGE_PIN J3 [get_ports FIXED_IO_ddr_vrn]
set_property PACKAGE_PIN H3 [get_ports FIXED_IO_ddr_vrp]
set_property PACKAGE_PIN P1 [get_ports {DDR_addr[0]}]
set_property PACKAGE_PIN N1 [get_ports {DDR_addr[1]}]
set_property PACKAGE_PIN M1 [get_ports {DDR_addr[2]}]
set_property PACKAGE_PIN M4 [get_ports {DDR_addr[3]}]
set_property PACKAGE_PIN P3 [get_ports {DDR_addr[4]}]
set_property PACKAGE_PIN P4 [get_ports {DDR_addr[5]}]
set_property PACKAGE_PIN P5 [get_ports {DDR_addr[6]}]
set_property PACKAGE_PIN M5 [get_ports {DDR_addr[7]}]
set_property PACKAGE_PIN P6 [get_ports {DDR_addr[8]}]
set_property PACKAGE_PIN N4 [get_ports {DDR_addr[9]}]
set_property PACKAGE_PIN J1 [get_ports {DDR_addr[10]}]
set_property PACKAGE_PIN L2 [get_ports {DDR_addr[11]}]
set_property PACKAGE_PIN M2 [get_ports {DDR_addr[12]}]
set_property PACKAGE_PIN K1 [get_ports {DDR_addr[14]}]
set_property PACKAGE_PIN K2 [get_ports {DDR_addr[13]}]
set_property PACKAGE_PIN M6 [get_ports {DDR_ba[0]}]
set_property PACKAGE_PIN R1 [get_ports {DDR_ba[1]}]
set_property PACKAGE_PIN N6 [get_ports {DDR_ba[2]}]
set_property PACKAGE_PIN R5 [get_ports DDR_cas_n]
set_property PACKAGE_PIN L3 [get_ports DDR_cke]
set_property PACKAGE_PIN N2 [get_ports DDR_ck_n]
set_property PACKAGE_PIN N3 [get_ports DDR_ck_p]
set_property PACKAGE_PIN C7 [get_ports FIXED_IO_ps_clk]
set_property PACKAGE_PIN R2 [get_ports DDR_cs_n]
set_property PACKAGE_PIN B1 [get_ports {DDR_dm[0]}]
set_property PACKAGE_PIN D3 [get_ports {DDR_dm[1]}]
set_property PACKAGE_PIN D4 [get_ports {DDR_dq[0]}]
set_property PACKAGE_PIN A2 [get_ports {DDR_dq[1]}]
set_property PACKAGE_PIN C4 [get_ports {DDR_dq[2]}]
set_property PACKAGE_PIN C1 [get_ports {DDR_dq[3]}]
set_property PACKAGE_PIN B4 [get_ports {DDR_dq[4]}]
set_property PACKAGE_PIN A4 [get_ports {DDR_dq[5]}]
set_property PACKAGE_PIN C3 [get_ports {DDR_dq[6]}]
set_property PACKAGE_PIN A3 [get_ports {DDR_dq[7]}]
set_property PACKAGE_PIN E1 [get_ports {DDR_dq[8]}]
set_property PACKAGE_PIN D1 [get_ports {DDR_dq[9]}]
set_property PACKAGE_PIN E2 [get_ports {DDR_dq[10]}]
set_property PACKAGE_PIN E3 [get_ports {DDR_dq[11]}]
set_property PACKAGE_PIN F3 [get_ports {DDR_dq[12]}]
set_property PACKAGE_PIN G1 [get_ports {DDR_dq[13]}]
set_property PACKAGE_PIN H1 [get_ports {DDR_dq[14]}]
set_property PACKAGE_PIN H2 [get_ports {DDR_dq[15]}]
set_property PACKAGE_PIN B2 [get_ports {DDR_dqs_n[0]}]
set_property PACKAGE_PIN F2 [get_ports {DDR_dqs_n[1]}]
set_property PACKAGE_PIN C2 [get_ports {DDR_dqs_p[0]}]
set_property PACKAGE_PIN G2 [get_ports {DDR_dqs_p[1]}]
set_property PACKAGE_PIN N11 [get_ports csi_c_clk_p]
set_property PACKAGE_PIN N12 [get_ports csi_c_clk_n]
set_property PACKAGE_PIN M9 [get_ports {csi_d_lp_n[0]}]
set_property PACKAGE_PIN N9 [get_ports {csi_d_lp_p[0]}]
set_property PACKAGE_PIN M10 [get_ports {csi_d_p[0]}]
set_property PACKAGE_PIN M11 [get_ports {csi_d_n[0]}]
set_property PACKAGE_PIN P13 [get_ports {csi_d_p[1]}]
set_property PACKAGE_PIN P14 [get_ports {csi_d_n[1]}]
set_property INTERNAL_VREF 0.6 [get_iobanks 34]
set_property PACKAGE_PIN R7 [get_ports hdmi_clk_p]
set_property PACKAGE_PIN R8 [get_ports hdmi_clk_n]
set_property PACKAGE_PIN P8 [get_ports {hdmi_data_p[0]}]
set_property PACKAGE_PIN P9 [get_ports {hdmi_data_n[0]}]
set_property PACKAGE_PIN P10 [get_ports {hdmi_data_p[1]}]
set_property PACKAGE_PIN R10 [get_ports {hdmi_data_n[1]}]
set_property PACKAGE_PIN P11 [get_ports {hdmi_data_p[2]}]
set_property PACKAGE_PIN R11 [get_ports {hdmi_data_n[2]}]
set_property PACKAGE_PIN K15 [get_ports {GPIO_1_tri_io[0]}]
set_property PACKAGE_PIN J14 [get_ports {GPIO_1_tri_io[1]}]
set_property PACKAGE_PIN H12 [get_ports {GPIO_1_tri_io[2]}]
set_property PACKAGE_PIN N14 [get_ports {GPIO_1_tri_io[3]}]
set_property PACKAGE_PIN R15 [get_ports {GPIO_1_tri_io[4]}]
set_property PACKAGE_PIN L14 [get_ports {GPIO_1_tri_io[5]}]
set_property PACKAGE_PIN L15 [get_ports {GPIO_1_tri_io[6]}]
set_property PACKAGE_PIN J13 [get_ports {GPIO_1_tri_io[7]}]
set_property PACKAGE_PIN H14 [get_ports {GPIO_1_tri_io[8]}]
set_property PACKAGE_PIN J15 [get_ports {GPIO_1_tri_io[9]}]
set_property PACKAGE_PIN M15 [get_ports {GPIO_1_tri_io[10]}]
set_property PACKAGE_PIN R13 [get_ports {GPIO_1_tri_io[11]}]
set_property PACKAGE_PIN L13 [get_ports {GPIO_1_tri_io[12]}]
set_property PACKAGE_PIN G11 [get_ports {GPIO_1_tri_io[13]}]
set_property PACKAGE_PIN H11 [get_ports {GPIO_1_tri_io[14]}]
set_property PACKAGE_PIN R12 [get_ports {GPIO_1_tri_io[15]}]
set_property PACKAGE_PIN M14 [get_ports {GPIO_1_tri_io[16]}]
set_property PACKAGE_PIN P15 [get_ports {GPIO_1_tri_io[17]}]
set_property PACKAGE_PIN H13 [get_ports {GPIO_1_tri_io[18]}]
set_property PACKAGE_PIN J11 [get_ports {GPIO_1_tri_io[19]}]
set_property PACKAGE_PIN K11 [get_ports {GPIO_1_tri_io[20]}]
set_property PACKAGE_PIN K13 [get_ports {GPIO_1_tri_io[21]}]
set_property PACKAGE_PIN L12 [get_ports {GPIO_1_tri_io[22]}]
set_property PACKAGE_PIN G12 [get_ports {GPIO_1_tri_io[23]}]
set_property PACKAGE_PIN N8 [get_ports PWM_R]
set_property PACKAGE_PIN N7 [get_ports PWM_L]
#set_property DIRECTION OUT [get_ports {hdmi_data_n[2]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_data_n[2]}]
#set_property DIRECTION OUT [get_ports {hdmi_data_n[1]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_data_n[1]}]
#set_property DIRECTION OUT [get_ports {hdmi_data_n[0]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_data_n[0]}]
#set_property DIRECTION IN [get_ports {csi_d_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi_d_n[1]}]
set_property DIFF_TERM FALSE [get_ports {csi_d_n[1]}]
#set_property DIRECTION IN [get_ports {csi_d_n[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi_d_n[0]}]
set_property DIFF_TERM FALSE [get_ports {csi_d_n[0]}]
#set_property DIRECTION OUT [get_ports {hdmi_data_p[2]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_data_p[2]}]
#set_property DIRECTION OUT [get_ports {hdmi_data_p[1]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_data_p[1]}]
#set_property DIRECTION OUT [get_ports {hdmi_data_p[0]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_data_p[0]}]
#set_property DIRECTION IN [get_ports {csi_d_lp_n[0]}]
set_property IOSTANDARD HSUL_12 [get_ports {csi_d_lp_n[0]}]
set_property PULLDOWN true [get_ports {csi_d_lp_n[0]}]
#set_property DIRECTION IN [get_ports {csi_d_p[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi_d_p[1]}]
set_property DIFF_TERM FALSE [get_ports {csi_d_p[1]}]
#set_property DIRECTION IN [get_ports {csi_d_p[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi_d_p[0]}]
set_property DIFF_TERM FALSE [get_ports {csi_d_p[0]}]
#set_property DIRECTION IN [get_ports {csi_d_lp_p[0]}]
set_property IOSTANDARD HSUL_12 [get_ports {csi_d_lp_p[0]}]
set_property PULLDOWN true [get_ports {csi_d_lp_p[0]}]
#set_property DIRECTION OUT [get_ports hdmi_clk_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_clk_p]
#set_property DIRECTION OUT [get_ports hdmi_clk_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_clk_n]
#set_property DIRECTION IN [get_ports csi_c_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports csi_c_clk_p]
set_property DIFF_TERM FALSE [get_ports csi_c_clk_p]
#set_property DIRECTION IN [get_ports csi_c_clk_n]
set_property IOSTANDARD LVDS_25 [get_ports csi_c_clk_n]
set_property DIFF_TERM FALSE [get_ports csi_c_clk_n]
#set_property DIRECTION OUT [get_ports PWM_R]
set_property IOSTANDARD LVCMOS33 [get_ports PWM_R]
set_property DRIVE 12 [get_ports PWM_R]
set_property SLEW SLOW [get_ports PWM_R]
#set_property DIRECTION OUT [get_ports PWM_L]
set_property IOSTANDARD LVCMOS33 [get_ports PWM_L]
set_property DRIVE 12 [get_ports PWM_L]
set_property SLEW SLOW [get_ports PWM_L]
#set_property DIRECTION IN [get_ports Vp_Vn_v_n]
#set_property DIRECTION IN [get_ports Vp_Vn_v_p]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[31]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[31]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[31]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[31]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[31]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[30]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[30]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[30]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[30]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[30]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[29]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[29]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[29]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[29]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[29]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[28]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[28]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[28]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[28]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[28]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[27]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[27]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[27]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[27]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[27]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[26]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[26]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[26]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[26]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[26]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[25]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[25]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[25]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[25]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[25]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[24]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[24]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[24]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[24]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[24]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[23]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[23]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[23]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[23]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[22]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[22]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[22]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[22]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[21]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[21]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[21]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[21]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[20]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[20]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[20]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[20]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[19]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[19]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[19]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[19]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[18]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[18]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[18]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[18]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[17]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[17]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[17]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[17]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[16]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[16]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[16]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[16]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[15]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[15]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[15]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[14]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[14]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[14]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[13]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[13]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[13]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[12]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[12]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[12]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[11]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[11]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[11]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[10]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[10]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[10]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[9]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[9]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[9]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[9]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[8]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[8]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[8]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[7]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[7]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[7]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[6]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[6]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[6]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[5]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[5]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[5]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[4]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[4]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[4]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[3]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[3]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[3]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[2]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[2]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[2]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[1]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[1]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[1]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[1]}]
#set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_mio[0]}]
set_property DRIVE 8 [get_ports {FIXED_IO_mio[0]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[0]}]
set_property PULLUP true [get_ports {FIXED_IO_mio[0]}]
#set_property DIRECTION INOUT [get_ports FIXED_IO_ddr_vrn]
set_property IOSTANDARD SSTL135_T_DCI [get_ports FIXED_IO_ddr_vrn]
set_property SLEW FAST [get_ports FIXED_IO_ddr_vrn]
#set_property DIRECTION INOUT [get_ports FIXED_IO_ddr_vrp]
set_property IOSTANDARD SSTL135_T_DCI [get_ports FIXED_IO_ddr_vrp]
set_property SLEW FAST [get_ports FIXED_IO_ddr_vrp]
#set_property DIRECTION INOUT [get_ports FIXED_IO_ps_clk]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_ps_clk]
set_property DRIVE 12 [get_ports FIXED_IO_ps_clk]
set_property SLEW FAST [get_ports FIXED_IO_ps_clk]
#set_property DIRECTION INOUT [get_ports FIXED_IO_ps_porb]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_ps_porb]
set_property DRIVE 12 [get_ports FIXED_IO_ps_porb]
set_property SLEW FAST [get_ports FIXED_IO_ps_porb]
#set_property DIRECTION INOUT [get_ports FIXED_IO_ps_srstb]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_ps_srstb]
set_property DRIVE 12 [get_ports FIXED_IO_ps_srstb]
set_property SLEW FAST [get_ports FIXED_IO_ps_srstb]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[23]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[23]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[23]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[22]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[22]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[22]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[21]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[21]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[21]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[20]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[20]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[20]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[19]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[19]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[19]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[18]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[18]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[18]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[17]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[17]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[17]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[16]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[16]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[16]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[15]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[15]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[15]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[14]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[14]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[14]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[13]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[13]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[13]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[12]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[12]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[12]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[11]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[11]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[11]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[10]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[10]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[10]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[9]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[9]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[9]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[8]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[8]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[8]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[7]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[7]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[7]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[6]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[6]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[6]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[5]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[5]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[5]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[4]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[4]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[4]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[3]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[3]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[3]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[2]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[2]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[2]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[1]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[1]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[1]}]
#set_property DIRECTION INOUT [get_ports {GPIO_1_tri_io[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_1_tri_io[0]}]
set_property DRIVE 12 [get_ports {GPIO_1_tri_io[0]}]
set_property SLEW SLOW [get_ports {GPIO_1_tri_io[0]}]
#set_property DIRECTION INOUT [get_ports {DDR_dm[1]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dm[1]}]
set_property SLEW FAST [get_ports {DDR_dm[1]}]
#set_property DIRECTION INOUT [get_ports {DDR_dm[0]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dm[0]}]
set_property SLEW FAST [get_ports {DDR_dm[0]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[14]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[14]}]
set_property SLEW SLOW [get_ports {DDR_addr[14]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[13]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[13]}]
set_property SLEW SLOW [get_ports {DDR_addr[13]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[12]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[12]}]
set_property SLEW SLOW [get_ports {DDR_addr[12]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[11]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[11]}]
set_property SLEW SLOW [get_ports {DDR_addr[11]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[10]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[10]}]
set_property SLEW SLOW [get_ports {DDR_addr[10]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[9]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[9]}]
set_property SLEW SLOW [get_ports {DDR_addr[9]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[8]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[8]}]
set_property SLEW SLOW [get_ports {DDR_addr[8]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[7]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[7]}]
set_property SLEW SLOW [get_ports {DDR_addr[7]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[6]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[6]}]
set_property SLEW SLOW [get_ports {DDR_addr[6]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[5]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[5]}]
set_property SLEW SLOW [get_ports {DDR_addr[5]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[4]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[4]}]
set_property SLEW SLOW [get_ports {DDR_addr[4]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[3]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[3]}]
set_property SLEW SLOW [get_ports {DDR_addr[3]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[2]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[2]}]
set_property SLEW SLOW [get_ports {DDR_addr[2]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[1]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[1]}]
set_property SLEW SLOW [get_ports {DDR_addr[1]}]
#set_property DIRECTION INOUT [get_ports {DDR_addr[0]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_addr[0]}]
set_property SLEW SLOW [get_ports {DDR_addr[0]}]
#set_property DIRECTION INOUT [get_ports {DDR_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL135_T_DCI [get_ports {DDR_dqs_n[1]}]
set_property SLEW FAST [get_ports {DDR_dqs_n[1]}]
#set_property DIRECTION INOUT [get_ports {DDR_dqs_n[0]}]
set_property IOSTANDARD DIFF_SSTL135_T_DCI [get_ports {DDR_dqs_n[0]}]
set_property SLEW FAST [get_ports {DDR_dqs_n[0]}]
#set_property DIRECTION INOUT [get_ports {DDR_ba[2]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_ba[2]}]
set_property SLEW SLOW [get_ports {DDR_ba[2]}]
#set_property DIRECTION INOUT [get_ports {DDR_ba[1]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_ba[1]}]
set_property SLEW SLOW [get_ports {DDR_ba[1]}]
#set_property DIRECTION INOUT [get_ports {DDR_ba[0]}]
set_property IOSTANDARD SSTL135 [get_ports {DDR_ba[0]}]
set_property SLEW SLOW [get_ports {DDR_ba[0]}]
#set_property DIRECTION INOUT [get_ports {DDR_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL135_T_DCI [get_ports {DDR_dqs_p[1]}]
set_property SLEW FAST [get_ports {DDR_dqs_p[1]}]
#set_property DIRECTION INOUT [get_ports {DDR_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL135_T_DCI [get_ports {DDR_dqs_p[0]}]
set_property SLEW FAST [get_ports {DDR_dqs_p[0]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[15]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[15]}]
set_property SLEW FAST [get_ports {DDR_dq[15]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[14]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[14]}]
set_property SLEW FAST [get_ports {DDR_dq[14]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[13]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[13]}]
set_property SLEW FAST [get_ports {DDR_dq[13]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[12]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[12]}]
set_property SLEW FAST [get_ports {DDR_dq[12]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[11]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[11]}]
set_property SLEW FAST [get_ports {DDR_dq[11]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[10]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[10]}]
set_property SLEW FAST [get_ports {DDR_dq[10]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[9]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[9]}]
set_property SLEW FAST [get_ports {DDR_dq[9]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[8]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[8]}]
set_property SLEW FAST [get_ports {DDR_dq[8]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[7]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[7]}]
set_property SLEW FAST [get_ports {DDR_dq[7]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[6]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[6]}]
set_property SLEW FAST [get_ports {DDR_dq[6]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[5]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[5]}]
set_property SLEW FAST [get_ports {DDR_dq[5]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[4]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[4]}]
set_property SLEW FAST [get_ports {DDR_dq[4]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[3]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[3]}]
set_property SLEW FAST [get_ports {DDR_dq[3]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[2]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[2]}]
set_property SLEW FAST [get_ports {DDR_dq[2]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[1]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[1]}]
set_property SLEW FAST [get_ports {DDR_dq[1]}]
#set_property DIRECTION INOUT [get_ports {DDR_dq[0]}]
set_property IOSTANDARD SSTL135_T_DCI [get_ports {DDR_dq[0]}]
set_property SLEW FAST [get_ports {DDR_dq[0]}]
#set_property DIRECTION INOUT [get_ports DDR_cas_n]
set_property IOSTANDARD SSTL135 [get_ports DDR_cas_n]
set_property SLEW SLOW [get_ports DDR_cas_n]
#set_property DIRECTION INOUT [get_ports DDR_ck_n]
set_property IOSTANDARD DIFF_SSTL135 [get_ports DDR_ck_n]
set_property SLEW FAST [get_ports DDR_ck_n]
#set_property DIRECTION INOUT [get_ports DDR_ck_p]
set_property IOSTANDARD DIFF_SSTL135 [get_ports DDR_ck_p]
set_property SLEW FAST [get_ports DDR_ck_p]
#set_property DIRECTION INOUT [get_ports DDR_cke]
set_property IOSTANDARD SSTL135 [get_ports DDR_cke]
set_property SLEW SLOW [get_ports DDR_cke]
#set_property DIRECTION INOUT [get_ports DDR_cs_n]
set_property IOSTANDARD SSTL135 [get_ports DDR_cs_n]
set_property SLEW SLOW [get_ports DDR_cs_n]
#set_property DIRECTION INOUT [get_ports DDR_odt]
set_property IOSTANDARD SSTL135 [get_ports DDR_odt]
set_property SLEW SLOW [get_ports DDR_odt]
#set_property DIRECTION INOUT [get_ports DDR_ras_n]
set_property IOSTANDARD SSTL135 [get_ports DDR_ras_n]
set_property SLEW SLOW [get_ports DDR_ras_n]
#set_property DIRECTION INOUT [get_ports DDR_reset_n]
set_property IOSTANDARD SSTL135 [get_ports DDR_reset_n]
set_property SLEW FAST [get_ports DDR_reset_n]
#set_property DIRECTION INOUT [get_ports DDR_we_n]
set_property IOSTANDARD SSTL135 [get_ports DDR_we_n]
set_property SLEW SLOW [get_ports DDR_we_n]
#current_instance zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
#create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Mon Jan 13 12:54:43 GMT 2020"
#current_instance -quiet
#current_instance zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
#create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Mon Jan 13 12:54:43 GMT 2020"
#current_instance -quiet
#current_instance zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
#create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Mon Jan 13 12:54:43 GMT 2020"
#current_instance -quiet
#current_instance zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
#create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Mon Jan 13 12:54:43 GMT 2020"
#current_instance -quiet
#current_instance zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
#create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Mon Jan 13 12:54:43 GMT 2020"
#current_instance -quiet
#current_instance zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
#create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Mon Jan 13 12:54:43 GMT 2020"
#current_instance -quiet
#current_instance zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst
#create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Mon Jan 13 12:54:43 GMT 2020"
##revert back to original instance
#current_instance -quiet