var unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR =
[
    [ "__pad0__", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html#a86609ad2641d5acfb86556c865def398", null ],
    [ "BSY", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html#ab29c372453900d2b839a57cdfbc7d72a", null ],
    [ "CHSIDE", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html#ae6a49b57b76b0861fa6b7847f5ff8220", null ],
    [ "CRCERR", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html#a5437cb790b19820094793f307a87d1fc", null ],
    [ "MODF", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html#a2c88a063fcee5da756f8383cc1a514b7", null ],
    [ "OVR", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html#a6f589dcdacb48b1cb9d6e4417719e517", null ],
    [ "registerVal", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html#a12e870444ceb60e7025ff1f6c7f0b704", null ],
    [ "RXNE", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html#ab9162798766579ce04486d6ce527e3f7", null ],
    [ "TXE", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html#a5a2790921e6bfef00ffdb43ddc41bbf0", null ],
    [ "UDR", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html#aa636b3b66697c6c5705e2f6fe1009377", null ]
];