// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/MovingSum_block.v
// Created: 2026-02-04 22:38:43
// 
// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: MovingSum_block
// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Energy 
// Calculator/magnitudeSquared/MovingSu
// Hierarchy Level: 4
// Model version: 9.2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module MovingSum_block
          (clk,
           reset,
           enb_1_8_1,
           enb_1_8_0,
           enb,
           dataIn,
           validIn,
           dataOut,
           validOut);


  input   clk;
  input   reset;
  input   enb_1_8_1;
  input   enb_1_8_0;
  input   enb;
  input   signed [33:0] dataIn;  // sfix34_En27
  input   validIn;
  output  signed [34:0] dataOut;  // sfix35_En27
  output  validOut;


  wire validIn_1;
  reg  validIn_2;
  reg  Delay3_out1;
  wire Delay3_out1_1;
  reg  [1:0] rd_4_reg;  // ufix1 [2]
  wire Delay3_out1_2;
  reg signed [33:0] dataIn_1;  // sfix34_En27
  wire signed [33:0] Synchronous_Enabled_16_Sample_Delay_dataOut;  // sfix34_En27
  wire signed [33:0] Synchronous_Enabled_16_Sample_Delay_dataOut_1;  // sfix34_En27
  reg signed [33:0] rd_2_reg [0:2];  // sfix34 [3]
  reg signed [33:0] rd_2_reg_next [0:2];  // sfix34_En27 [3]
  reg signed [33:0] Synchronous_Enabled_16_Sample_Delay_dataOut_2;  // sfix34_En27
  wire signed [34:0] Add_sub_cast;  // sfix35_En27
  wire signed [34:0] Add_sub_cast_1;  // sfix35_En27
  wire signed [34:0] Add_out1;  // sfix35_En27
  reg signed [34:0] Add_out1_1;  // sfix35_En27
  wire signed [34:0] Shift_Arithmetic_out1;  // sfix35_En27
  reg signed [34:0] Shift_Arithmetic_out1_1;  // sfix35_En27
  reg signed [34:0] Delay12_bypass_reg;  // sfix35
  wire signed [34:0] Delay12_out1;  // sfix35_En27
  wire signed [34:0] Delay12_out1_1;  // sfix35_En27
  reg signed [34:0] Delay12_out1_2;  // sfix35_En27
  reg signed [34:0] Synchronous_Enabled_Unit_Delay_out1;  // sfix35_En27
  wire signed [34:0] Add1_out1;  // sfix35_En27
  reg signed [34:0] Add1_out1_1;  // sfix35_En27
  wire signed [34:0] Synchronous_Enabled_Unit_Delay_out1_1;  // sfix35_En27
  wire signed [34:0] Synchronous_Enabled_Unit_Delay_out1_2;  // sfix35_En27
  reg signed [34:0] Synchronous_Enabled_Unit_Delay_out1_3;  // sfix35_En27
  wire signed [34:0] Synchronous_Enabled_Unit_Delay_ectrl;  // sfix35_En27
  reg signed [34:0] Synchronous_Enabled_Unit_Delay_ectrl_1;  // sfix35_En27
  reg signed [34:0] Synchronous_Enabled_Unit_Delay_lowered_bypass_reg;  // sfix35
  reg signed [34:0] Delay5_out1;  // sfix35_En27
  reg  Delay3_out1_3;
  reg  [1:0] Delay6_reg;  // ufix1 [2]
  wire Delay6_out1;
  reg signed [31:0] rd_2_t_0_0;  // int32
  reg signed [31:0] rd_2_t_0_1;  // int32
  reg signed [31:0] rd_2_t_1;  // int32


  assign validIn_1 = validIn;

  always @(posedge clk or posedge reset)
    begin : Delay31_output_process
      if (reset == 1'b1) begin
        validIn_2 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          validIn_2 <= validIn_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay3_process
      if (reset == 1'b1) begin
        Delay3_out1 <= 1'b0;
      end
      else begin
        if (enb_1_8_0) begin
          Delay3_out1 <= validIn_2;
        end
      end
    end

  assign Delay3_out1_1 = Delay3_out1;

  always @(posedge clk or posedge reset)
    begin : rd_4_process
      if (reset == 1'b1) begin
        rd_4_reg <= {2{1'b0}};
      end
      else begin
        if (enb) begin
          rd_4_reg[0] <= Delay3_out1_1;
          rd_4_reg[1] <= rd_4_reg[0];
        end
      end
    end

  assign Delay3_out1_2 = rd_4_reg[1];

  always @(posedge clk or posedge reset)
    begin : rd_1_process
      if (reset == 1'b1) begin
        dataIn_1 <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          dataIn_1 <= dataIn;
        end
      end
    end

  Synchronous_Enabled_16_Sample_Delay u_Synchronous_Enabled_16_Sample_Delay (.clk(clk),
                                                                             .reset(reset),
                                                                             .enb_1_8_1(enb_1_8_1),
                                                                             .enb(enb),
                                                                             .dataIn(dataIn),  // sfix34_En27
                                                                             .en(validIn),
                                                                             .dataOut(Synchronous_Enabled_16_Sample_Delay_dataOut)  // sfix34_En27
                                                                             );

  assign Synchronous_Enabled_16_Sample_Delay_dataOut_1 = Synchronous_Enabled_16_Sample_Delay_dataOut;

  always @(posedge clk or posedge reset)
    begin : rd_2_process
      if (reset == 1'b1) begin
        for(rd_2_t_1 = 32'sd0; rd_2_t_1 <= 32'sd2; rd_2_t_1 = rd_2_t_1 + 32'sd1) begin
          rd_2_reg[rd_2_t_1] <= 34'sh000000000;
        end
      end
      else begin
        if (enb) begin
          for(rd_2_t_0_1 = 32'sd0; rd_2_t_0_1 <= 32'sd2; rd_2_t_0_1 = rd_2_t_0_1 + 32'sd1) begin
            rd_2_reg[rd_2_t_0_1] <= rd_2_reg_next[rd_2_t_0_1];
          end
        end
      end
    end

  always @* begin
    Synchronous_Enabled_16_Sample_Delay_dataOut_2 = rd_2_reg[2];
    rd_2_reg_next[0] = Synchronous_Enabled_16_Sample_Delay_dataOut_1;

    for(rd_2_t_0_0 = 32'sd0; rd_2_t_0_0 <= 32'sd1; rd_2_t_0_0 = rd_2_t_0_0 + 32'sd1) begin
      rd_2_reg_next[rd_2_t_0_0 + 32'sd1] = rd_2_reg[rd_2_t_0_0];
    end

  end

  assign Add_sub_cast = {dataIn_1[33], dataIn_1};
  assign Add_sub_cast_1 = {Synchronous_Enabled_16_Sample_Delay_dataOut_2[33], Synchronous_Enabled_16_Sample_Delay_dataOut_2};
  assign Add_out1 = Add_sub_cast - Add_sub_cast_1;

  always @(posedge clk or posedge reset)
    begin : rd_3_process
      if (reset == 1'b1) begin
        Add_out1_1 <= 35'sh000000000;
      end
      else begin
        if (enb) begin
          Add_out1_1 <= Add_out1;
        end
      end
    end

  assign Shift_Arithmetic_out1 = Add_out1_1 >>> 8'd1;

  always @(posedge clk or posedge reset)
    begin : crp_out_delay_process
      if (reset == 1'b1) begin
        Shift_Arithmetic_out1_1 <= 35'sh000000000;
      end
      else begin
        if (enb) begin
          Shift_Arithmetic_out1_1 <= Shift_Arithmetic_out1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay12_bypass_process
      if (reset == 1'b1) begin
        Delay12_bypass_reg <= 35'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Delay12_bypass_reg <= Shift_Arithmetic_out1_1;
        end
      end
    end

  assign Delay12_out1 = (enb_1_8_1 == 1'b1 ? Shift_Arithmetic_out1_1 :
              Delay12_bypass_reg);

  assign Delay12_out1_1 = Delay12_out1;

  always @(posedge clk or posedge reset)
    begin : rd_11_process
      if (reset == 1'b1) begin
        Delay12_out1_2 <= 35'sh000000000;
      end
      else begin
        if (enb) begin
          Delay12_out1_2 <= Delay12_out1_1;
        end
      end
    end

  assign Add1_out1 = Delay12_out1_2 + Synchronous_Enabled_Unit_Delay_out1;

  always @(posedge clk or posedge reset)
    begin : rd_31_process
      if (reset == 1'b1) begin
        Add1_out1_1 <= 35'sh000000000;
      end
      else begin
        if (enb) begin
          Add1_out1_1 <= Add1_out1;
        end
      end
    end

  assign Synchronous_Enabled_Unit_Delay_out1_2 = Synchronous_Enabled_Unit_Delay_out1_1;

  always @(posedge clk or posedge reset)
    begin : rd_21_process
      if (reset == 1'b1) begin
        Synchronous_Enabled_Unit_Delay_out1 <= 35'sh000000000;
      end
      else begin
        if (enb) begin
          Synchronous_Enabled_Unit_Delay_out1 <= Synchronous_Enabled_Unit_Delay_out1_2;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : rd_5_process
      if (reset == 1'b1) begin
        Synchronous_Enabled_Unit_Delay_out1_3 <= 35'sh000000000;
      end
      else begin
        if (enb) begin
          Synchronous_Enabled_Unit_Delay_out1_3 <= Synchronous_Enabled_Unit_Delay_out1;
        end
      end
    end

  assign Synchronous_Enabled_Unit_Delay_ectrl = (Delay3_out1_2 == 1'b0 ? Synchronous_Enabled_Unit_Delay_out1_3 :
              Add1_out1_1);

  always @(posedge clk or posedge reset)
    begin : crp_out_delay1_process
      if (reset == 1'b1) begin
        Synchronous_Enabled_Unit_Delay_ectrl_1 <= 35'sh000000000;
      end
      else begin
        if (enb) begin
          Synchronous_Enabled_Unit_Delay_ectrl_1 <= Synchronous_Enabled_Unit_Delay_ectrl;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Synchronous_Enabled_Unit_Delay_lowered_bypass_process
      if (reset == 1'b1) begin
        Synchronous_Enabled_Unit_Delay_lowered_bypass_reg <= 35'sh000000000;
      end
      else begin
        if (enb_1_8_1) begin
          Synchronous_Enabled_Unit_Delay_lowered_bypass_reg <= Synchronous_Enabled_Unit_Delay_ectrl_1;
        end
      end
    end

  assign Synchronous_Enabled_Unit_Delay_out1_1 = (enb_1_8_1 == 1'b1 ? Synchronous_Enabled_Unit_Delay_ectrl_1 :
              Synchronous_Enabled_Unit_Delay_lowered_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Delay5_process
      if (reset == 1'b1) begin
        Delay5_out1 <= 35'sh000000000;
      end
      else begin
        if (enb_1_8_0) begin
          Delay5_out1 <= Synchronous_Enabled_Unit_Delay_out1_1;
        end
      end
    end

  assign dataOut = Delay5_out1;

  always @(posedge clk or posedge reset)
    begin : Delay41_output_process
      if (reset == 1'b1) begin
        Delay3_out1_3 <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          Delay3_out1_3 <= Delay3_out1_1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay6_process
      if (reset == 1'b1) begin
        Delay6_reg <= {2{1'b0}};
      end
      else begin
        if (enb_1_8_0) begin
          Delay6_reg[0] <= Delay3_out1_3;
          Delay6_reg[1] <= Delay6_reg[0];
        end
      end
    end

  assign Delay6_out1 = Delay6_reg[1];

  assign validOut = Delay6_out1;

endmodule  // MovingSum_block

