INFO:coreutil:879 - Reloading repositories because of a changed repository
   configuration.
INFO:coreutil:877 - Reloaded all repositories after a full directory search.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'char_fifo'...
WARNING:sim - A core named 'char_fifo' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'char_fifo'...
Delivering associated files for 'char_fifo'...
WARNING:sim - Component fifo_generator_v9_2 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'char_fifo'...
Generating implementation netlist for 'char_fifo'...
INFO:sim - Pre-processing HDL files for 'char_fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running Rodin synthesis for IP-XACT core 'char_fifo'
Running ngcbuild...
Writing VEO instantiation template for 'char_fifo'...
Writing Verilog instantiation wrapper for 'char_fifo'...
Writing Verilog behavioral simulation model for 'char_fifo'...
WARNING:sim - Overwriting existing file
   C:/training/des_7/labs/memory_architecture/KC705/verilog/wave_gen.srcs/source
   s_1/ip/char_fifo/tmp/_cg/char_fifo/doc/fifo_generator_v9_2_vinfo.html with
   file from view xilinx_documentation
Delivered 3 files into directory
C:/training/des_7/labs/memory_architecture/KC705/verilog/wave_gen.srcs/sources_1
/ip/char_fifo/tmp/_cg/char_fifo
Delivered 1 file into directory
C:/training/des_7/labs/memory_architecture/KC705/verilog/wave_gen.srcs/sources_1
/ip/char_fifo/tmp/_cg/char_fifo
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'char_fifo'...
Generating ISE project...
XCO file found: char_fifo.xco
XMDF file found: char_fifo_xmdf.tcl
Adding
C:/training/des_7/labs/memory_architecture/KC705/verilog/wave_gen.srcs/sources_1
/ip/char_fifo/tmp/_cg/char_fifo.asy -view all -origin_type imported
Adding
C:/training/des_7/labs/memory_architecture/KC705/verilog/wave_gen.srcs/sources_1
/ip/char_fifo/tmp/_cg/char_fifo.ngc -view all -origin_type created
Checking file
"C:/training/des_7/labs/memory_architecture/KC705/verilog/wave_gen.srcs/sources_
1/ip/char_fifo/tmp/_cg/char_fifo.ngc" for project device match ...
File
"C:/training/des_7/labs/memory_architecture/KC705/verilog/wave_gen.srcs/sources_
1/ip/char_fifo/tmp/_cg/char_fifo.ngc" device information matches project device.
Adding
C:/training/des_7/labs/memory_architecture/KC705/verilog/wave_gen.srcs/sources_1
/ip/char_fifo/tmp/_cg/char_fifo.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/training/des_7/labs/memory_architecture/KC705/verilog/wave_gen.srcs/sourc
   es_1/ip/char_fifo/tmp/_cg/char_fifo.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/training/des_7/labs/memory_architecture/KC705/verilog/wave_gen.srcs/sources_1
/ip/char_fifo/tmp/_cg/char_fifo.veo -view all -origin_type imported
Adding
C:/training/des_7/labs/memory_architecture/KC705/verilog/wave_gen.srcs/sources_1
/ip/char_fifo/tmp/_cg/char_fifo_outsynth.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/training/des_7/labs/memory_architecture/KC705/verilog/wave_gen.srcs/sourc
   es_1/ip/char_fifo/tmp/_cg/char_fifo_outsynth.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/training/des_7/labs/memory_architecture/KC705/verilog/wave_gen.srcs/sources_1
/ip/char_fifo/tmp/_cg/char_fifo_synth.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/training/des_7/labs/memory_architecture/KC705/verilog/wave_gen.srcs/sourc
   es_1/ip/char_fifo/tmp/_cg/char_fifo_synth.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/char_fifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
