`timescale 1ns / 1ps

module my_4_bit_adder(input [3:0] A, input [3:0] B, input CIN, output [3:0] S, output COUT);
    wire C1, C2, C3;
    my_full_adder fa0 (A[0], B[0], CIN, S[0], C1);
    my_full_adder fa1 (A[1], B[1], C1, S[1], C2);
    my_full_adder fa2 (A[2], B[2], C2, S[2], C3);
    my_full_adder fa3 (A[3], B[3], C3, S[3], COUT);
endmodule