// Seed: 1591121479
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_5(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3(1)
  ); module_0(
      id_4, id_4, id_3, id_2, id_3, id_4, id_1, id_3
  );
  assign id_5 = id_5;
  wire id_6 = id_3;
  wire id_7;
endmodule
