
==============================================================================
XRT Build Version: 2.7.766 (2020.1_PU1)
       Build Date: 2020-08-17 23:51:58
          Hash ID: 19bc791a7d9b54ecc23644649c3ea2c2ea31821c
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2.1) on Thu Dec  5 04:48:12 MST 2019
   Version:                2.7.766
   Kernels:                xilDecompressFull, xilZlibDmWriter, xilZlibDmReader, xilLz77Compress, xilHuffmanKernel
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          ee9fe316-cafb-4331-a085-c02767f276fd
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 225 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         dc_0
   Index:        40
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        41
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_2
   Index:        42
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_3
   Index:        43
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_4
   Index:        44
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_5
   Index:        45
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_6
   Index:        46
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_7
   Index:        47
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_8
   Index:        48
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_9
   Index:        49
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_10
   Index:        50
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_11
   Index:        51
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_12
   Index:        52
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_13
   Index:        53
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_14
   Index:        54
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_15
   Index:        55
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_16
   Index:        56
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_17
   Index:        57
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_18
   Index:        58
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_19
   Index:        59
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_20
   Index:        60
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_21
   Index:        61
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_22
   Index:        62
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_23
   Index:        63
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_24
   Index:        64
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_25
   Index:        65
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_26
   Index:        66
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: xilDecompressFull

Definition
----------
   Signature: xilDecompressFull (unsigned int input_size, stream<ap_axiu<16, 0, 0, 0> >& inaxistreamd, stream<ap_axiu<64, 0, 0, 0> >& outaxistreamd, stream<ap_axiu<64, 0, 0, 0> >& sizestreamd)

Ports
-----
   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          INAXISTREAMD
   Mode:          read_only
   Range (bytes): 
   Data Width:    40 bits
   Port Type:     stream

   Port:          OUTAXISTREAMD
   Mode:          write_only
   Range (bytes): 
   Data Width:    88 bits
   Port Type:     stream

   Port:          SIZESTREAMD
   Mode:          write_only
   Range (bytes): 
   Data Width:    88 bits
   Port Type:     stream

--------------------------
Instance:        xilDecompressFull_1
   Base Address: 0x1800000

   Argument:          input_size
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          inaxistreamd
   Register Offset:   0x0
   Port:              INAXISTREAMD
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          outaxistreamd
   Register Offset:   0x0
   Port:              OUTAXISTREAMD
   Memory:            dc_9 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamd
   Register Offset:   0x0
   Port:              SIZESTREAMD
   Memory:            dc_10 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilDecompressFull_2
   Base Address: 0x1810000

   Argument:          input_size
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          inaxistreamd
   Register Offset:   0x0
   Port:              INAXISTREAMD
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          outaxistreamd
   Register Offset:   0x0
   Port:              OUTAXISTREAMD
   Memory:            dc_11 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamd
   Register Offset:   0x0
   Port:              SIZESTREAMD
   Memory:            dc_12 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilDecompressFull_3
   Base Address: 0x1820000

   Argument:          input_size
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          inaxistreamd
   Register Offset:   0x0
   Port:              INAXISTREAMD
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          outaxistreamd
   Register Offset:   0x0
   Port:              OUTAXISTREAMD
   Memory:            dc_13 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamd
   Register Offset:   0x0
   Port:              SIZESTREAMD
   Memory:            dc_14 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilDecompressFull_4
   Base Address: 0x18e0000

   Argument:          input_size
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          inaxistreamd
   Register Offset:   0x0
   Port:              INAXISTREAMD
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          outaxistreamd
   Register Offset:   0x0
   Port:              OUTAXISTREAMD
   Memory:            dc_15 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamd
   Register Offset:   0x0
   Port:              SIZESTREAMD
   Memory:            dc_16 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilDecompressFull_5
   Base Address: 0x18f0000

   Argument:          input_size
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          inaxistreamd
   Register Offset:   0x0
   Port:              INAXISTREAMD
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

   Argument:          outaxistreamd
   Register Offset:   0x0
   Port:              OUTAXISTREAMD
   Memory:            dc_17 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamd
   Register Offset:   0x0
   Port:              SIZESTREAMD
   Memory:            dc_18 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilDecompressFull_6
   Base Address: 0x1900000

   Argument:          input_size
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          inaxistreamd
   Register Offset:   0x0
   Port:              INAXISTREAMD
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          outaxistreamd
   Register Offset:   0x0
   Port:              OUTAXISTREAMD
   Memory:            dc_19 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamd
   Register Offset:   0x0
   Port:              SIZESTREAMD
   Memory:            dc_20 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilDecompressFull_7
   Base Address: 0x1910000

   Argument:          input_size
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          inaxistreamd
   Register Offset:   0x0
   Port:              INAXISTREAMD
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

   Argument:          outaxistreamd
   Register Offset:   0x0
   Port:              OUTAXISTREAMD
   Memory:            dc_21 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamd
   Register Offset:   0x0
   Port:              SIZESTREAMD
   Memory:            dc_22 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilDecompressFull_8
   Base Address: 0x1920000

   Argument:          input_size
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          inaxistreamd
   Register Offset:   0x0
   Port:              INAXISTREAMD
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)

   Argument:          outaxistreamd
   Register Offset:   0x0
   Port:              OUTAXISTREAMD
   Memory:            dc_23 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamd
   Register Offset:   0x0
   Port:              SIZESTREAMD
   Memory:            dc_24 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilDecompressFull_9
   Base Address: 0x1830000

   Argument:          input_size
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          inaxistreamd
   Register Offset:   0x0
   Port:              INAXISTREAMD
   Memory:            dc_8 (MEM_STREAMING_CONNECTION)

   Argument:          outaxistreamd
   Register Offset:   0x0
   Port:              OUTAXISTREAMD
   Memory:            dc_25 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamd
   Register Offset:   0x0
   Port:              SIZESTREAMD
   Memory:            dc_26 (MEM_STREAMING_CONNECTION)
Kernel: xilZlibDmWriter

Definition
----------
   Signature: xilZlibDmWriter (ap_uint<64>* in, unsigned int inputSize, stream<ap_axiu<16, 0, 0, 0> >& instreamk)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          INSTREAMK
   Mode:          write_only
   Range (bytes): 
   Data Width:    40 bits
   Port Type:     stream

--------------------------
Instance:        xilZlibDmWriter_1
   Base Address: 0x18a0000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          inputSize
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          instreamk
   Register Offset:   0x0
   Port:              INSTREAMK
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmWriter_2
   Base Address: 0x18b0000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          inputSize
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          instreamk
   Register Offset:   0x0
   Port:              INSTREAMK
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmWriter_3
   Base Address: 0x18c0000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          inputSize
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          instreamk
   Register Offset:   0x0
   Port:              INSTREAMK
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmWriter_4
   Base Address: 0x19a0000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          inputSize
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          instreamk
   Register Offset:   0x0
   Port:              INSTREAMK
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmWriter_5
   Base Address: 0x19b0000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          inputSize
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          instreamk
   Register Offset:   0x0
   Port:              INSTREAMK
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmWriter_6
   Base Address: 0x19c0000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          inputSize
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          instreamk
   Register Offset:   0x0
   Port:              INSTREAMK
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmWriter_7
   Base Address: 0x19d0000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          inputSize
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          instreamk
   Register Offset:   0x0
   Port:              INSTREAMK
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmWriter_8
   Base Address: 0x19e0000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          inputSize
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          instreamk
   Register Offset:   0x0
   Port:              INSTREAMK
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmWriter_9
   Base Address: 0x18d0000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          inputSize
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          instreamk
   Register Offset:   0x0
   Port:              INSTREAMK
   Memory:            dc_8 (MEM_STREAMING_CONNECTION)
Kernel: xilZlibDmReader

Definition
----------
   Signature: xilZlibDmReader (ap_uint<64>* out, unsigned int* encoded_size, unsigned int* status_flag, unsigned int read_block_size, stream<ap_axiu<64, 0, 0, 0> >& outstreamk, stream<ap_axiu<64, 0, 0, 0> >& sizestreamk)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          OUTSTREAMK
   Mode:          read_only
   Range (bytes): 
   Data Width:    88 bits
   Port Type:     stream

   Port:          SIZESTREAMK
   Mode:          read_only
   Range (bytes): 
   Data Width:    88 bits
   Port Type:     stream

--------------------------
Instance:        xilZlibDmReader_1
   Base Address: 0x1860000

   Argument:          out
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          encoded_size
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          status_flag
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          read_block_size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          outstreamk
   Register Offset:   0x0
   Port:              OUTSTREAMK
   Memory:            dc_9 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamk
   Register Offset:   0x0
   Port:              SIZESTREAMK
   Memory:            dc_10 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmReader_2
   Base Address: 0x1870000

   Argument:          out
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          encoded_size
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          status_flag
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          read_block_size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          outstreamk
   Register Offset:   0x0
   Port:              OUTSTREAMK
   Memory:            dc_11 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamk
   Register Offset:   0x0
   Port:              SIZESTREAMK
   Memory:            dc_12 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmReader_3
   Base Address: 0x1880000

   Argument:          out
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          encoded_size
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          status_flag
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          read_block_size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          outstreamk
   Register Offset:   0x0
   Port:              OUTSTREAMK
   Memory:            dc_13 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamk
   Register Offset:   0x0
   Port:              SIZESTREAMK
   Memory:            dc_14 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmReader_4
   Base Address: 0x1950000

   Argument:          out
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          encoded_size
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          status_flag
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          read_block_size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          outstreamk
   Register Offset:   0x0
   Port:              OUTSTREAMK
   Memory:            dc_15 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamk
   Register Offset:   0x0
   Port:              SIZESTREAMK
   Memory:            dc_16 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmReader_5
   Base Address: 0x1960000

   Argument:          out
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          encoded_size
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          status_flag
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          read_block_size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          outstreamk
   Register Offset:   0x0
   Port:              OUTSTREAMK
   Memory:            dc_17 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamk
   Register Offset:   0x0
   Port:              SIZESTREAMK
   Memory:            dc_18 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmReader_6
   Base Address: 0x1970000

   Argument:          out
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          encoded_size
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          status_flag
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          read_block_size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          outstreamk
   Register Offset:   0x0
   Port:              OUTSTREAMK
   Memory:            dc_19 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamk
   Register Offset:   0x0
   Port:              SIZESTREAMK
   Memory:            dc_20 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmReader_7
   Base Address: 0x1980000

   Argument:          out
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          encoded_size
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          status_flag
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          read_block_size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          outstreamk
   Register Offset:   0x0
   Port:              OUTSTREAMK
   Memory:            dc_21 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamk
   Register Offset:   0x0
   Port:              SIZESTREAMK
   Memory:            dc_22 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmReader_8
   Base Address: 0x1990000

   Argument:          out
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          encoded_size
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          status_flag
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          read_block_size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          outstreamk
   Register Offset:   0x0
   Port:              OUTSTREAMK
   Memory:            dc_23 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamk
   Register Offset:   0x0
   Port:              SIZESTREAMK
   Memory:            dc_24 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        xilZlibDmReader_9
   Base Address: 0x1890000

   Argument:          out
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          encoded_size
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          status_flag
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          read_block_size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          outstreamk
   Register Offset:   0x0
   Port:              OUTSTREAMK
   Memory:            dc_25 (MEM_STREAMING_CONNECTION)

   Argument:          sizestreamk
   Register Offset:   0x0
   Port:              SIZESTREAMK
   Memory:            dc_26 (MEM_STREAMING_CONNECTION)
Kernel: xilLz77Compress

Definition
----------
   Signature: xilLz77Compress (ap_uint<512> const * in, ap_uint<512>* out, unsigned int* compressd_size, unsigned int* in_block_size, unsigned int* dyn_ltree_freq, unsigned int* dyn_dtree_freq, unsigned int block_size_in_kb, unsigned int input_size)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        xilLz77Compress_1
   Base Address: 0x1850000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          compressd_size
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          in_block_size
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          dyn_ltree_freq
   Register Offset:   0x40
   Port:              M_AXI_GMEM1
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          dyn_dtree_freq
   Register Offset:   0x4C
   Port:              M_AXI_GMEM1
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          block_size_in_kb
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          input_size
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        xilLz77Compress_2
   Base Address: 0x1940000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          compressd_size
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          in_block_size
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          dyn_ltree_freq
   Register Offset:   0x40
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          dyn_dtree_freq
   Register Offset:   0x4C
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          block_size_in_kb
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          input_size
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: xilHuffmanKernel

Definition
----------
   Signature: xilHuffmanKernel (ap_uint<512>* in, unsigned int* dyn_ltree_freq, unsigned int* dyn_dtree_freq, ap_uint<512>* out, unsigned int* in_block_size, unsigned int* compressd_size, unsigned int block_size_in_kb, unsigned int input_size)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        xilHuffmanKernel_1
   Base Address: 0x1840000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          dyn_ltree_freq
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          dyn_dtree_freq
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          out
   Register Offset:   0x34
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          in_block_size
   Register Offset:   0x40
   Port:              M_AXI_GMEM1
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          compressd_size
   Register Offset:   0x4C
   Port:              M_AXI_GMEM1
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          block_size_in_kb
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          input_size
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        xilHuffmanKernel_2
   Base Address: 0x1930000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          dyn_ltree_freq
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          dyn_dtree_freq
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          out
   Register Offset:   0x34
   Port:              M_AXI_GMEM0
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          in_block_size
   Register Offset:   0x40
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          compressd_size
   Register Offset:   0x4C
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          block_size_in_kb
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          input_size
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2.1 - Thu Dec  5 04:48:12 MST 2019 (SW BUILD: 2729669)
   Command Line:  v++ -I/shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L1/include/hw -I/shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L2/src/ -I/shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L2/include/ -t hw --platform /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --save-temps --config /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/advanced.ini -DPARALLEL_BLOCK=8 -DMULTIPLE_BYTES=8 -DGZIP_MODE --kernel_frequency 250 --optimize 2 --jobs 8 --config /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/opts.ini --config /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/config.ini --temp_dir /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/_x_temp.hw.xilinx_u280_xdma_201920_3/_build.hw --report_dir /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/reports/_build.hw/ -l -o/shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/build/xclbin_xilinx_u280_xdma_201920_3_hw/compress_decompress.xclbin /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/_x_temp.hw.xilinx_u280_xdma_201920_3/xf_compress_lz77.xo /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/_x_temp.hw.xilinx_u280_xdma_201920_3/xf_huffman.xo /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/_x_temp.hw.xilinx_u280_xdma_201920_3/xf_zlib_datareader.xo /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/_x_temp.hw.xilinx_u280_xdma_201920_3/xf_zlib_datawriter.xo /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/_x_temp.hw.xilinx_u280_xdma_201920_3/xf_zlib_decompress.xo 
   Options:       -I/shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L1/include/hw
                  -I/shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L2/src/
                  -I/shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L2/include/
                  -t hw
                  --platform /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
                  --save-temps
                  --config /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/advanced.ini
                  -DPARALLEL_BLOCK=8
                  -DMULTIPLE_BYTES=8
                  -DGZIP_MODE
                  --kernel_frequency 250
                  --optimize 2
                  --jobs 8
                  --config /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/opts.ini
                  --config /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/config.ini
                  --temp_dir /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/_x_temp.hw.xilinx_u280_xdma_201920_3/_build.hw
                  --report_dir /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/reports/_build.hw/
                  -l
                  -o/shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/build/xclbin_xilinx_u280_xdma_201920_3_hw/compress_decompress.xclbin /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/_x_temp.hw.xilinx_u280_xdma_201920_3/xf_compress_lz77.xo /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/_x_temp.hw.xilinx_u280_xdma_201920_3/xf_huffman.xo /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/_x_temp.hw.xilinx_u280_xdma_201920_3/xf_zlib_datareader.xo /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/_x_temp.hw.xilinx_u280_xdma_201920_3/xf_zlib_datawriter.xo /shares/bulk/jpetrikoenig/repositories/test/Vitis_Libraries/data_compression/L3/demos/gzip_hbm/_x_temp.hw.xilinx_u280_xdma_201920_3/xf_zlib_decompress.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
