<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c.html">Component : ALT_ECC_SDMMC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7d956648a51c59478fd1fc597b42b877"></a><a class="anchor" id="ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1c210d81f360e0b5c439de5516b4fe4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga1c210d81f360e0b5c439de5516b4fe4f">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1c210d81f360e0b5c439de5516b4fe4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e9639eb5e97dfe97f897357fc21105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gab0e9639eb5e97dfe97f897357fc21105">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gab0e9639eb5e97dfe97f897357fc21105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5004318f15b199231073de17abaaab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gac5004318f15b199231073de17abaaab5">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac5004318f15b199231073de17abaaab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cfd35933d48c6f7d579abc3424fe64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gae2cfd35933d48c6f7d579abc3424fe64">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:gae2cfd35933d48c6f7d579abc3424fe64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe58723a5d70691656ae1ff7bc81c42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gabe58723a5d70691656ae1ff7bc81c42b">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:gabe58723a5d70691656ae1ff7bc81c42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f82f80ae4fded390ea3f7f698de7855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga0f82f80ae4fded390ea3f7f698de7855">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0f82f80ae4fded390ea3f7f698de7855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17b762855690f8dd33769658eb167ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gae17b762855690f8dd33769658eb167ee">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:gae17b762855690f8dd33769658eb167ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad497ea1e5b65c2775d4112f4e5cd65b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad497ea1e5b65c2775d4112f4e5cd65b4">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:gad497ea1e5b65c2775d4112f4e5cd65b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp34f83169f7609440e75356d2eb6cc46a"></a><a class="anchor" id="ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga91b007141a7c5627d019895699896682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga91b007141a7c5627d019895699896682">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga91b007141a7c5627d019895699896682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a89a1690f0caadf7896d742a368a59f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga6a89a1690f0caadf7896d742a368a59f">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga6a89a1690f0caadf7896d742a368a59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14fb879985fc04b306d144824bd76d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga14fb879985fc04b306d144824bd76d1f">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga14fb879985fc04b306d144824bd76d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddcf4c308ee1915735f6d6d2401e86d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaddcf4c308ee1915735f6d6d2401e86d3">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:gaddcf4c308ee1915735f6d6d2401e86d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31de90eee72dcbce72ae1ad70493a834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga31de90eee72dcbce72ae1ad70493a834">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga31de90eee72dcbce72ae1ad70493a834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67b286d6f1337ad006df0856f56d7f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga67b286d6f1337ad006df0856f56d7f7c">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga67b286d6f1337ad006df0856f56d7f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366141a69c4da6b947951aa2ad4fc4ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga366141a69c4da6b947951aa2ad4fc4ff">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga366141a69c4da6b947951aa2ad4fc4ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c317f7edb61c95c2bf4e8142c23c064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga5c317f7edb61c95c2bf4e8142c23c064">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga5c317f7edb61c95c2bf4e8142c23c064"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1c04b6e3c4203aab7df9029ad81df4de"></a><a class="anchor" id="ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac7ce1e1a31ae64696964b76c816f40f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gac7ce1e1a31ae64696964b76c816f40f3">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gac7ce1e1a31ae64696964b76c816f40f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3fcd628b643d185d50a5415bf14c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gafe3fcd628b643d185d50a5415bf14c52">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gafe3fcd628b643d185d50a5415bf14c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64219402cac1cf3195c9917fd79ad8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa64219402cac1cf3195c9917fd79ad8a">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaa64219402cac1cf3195c9917fd79ad8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad984fe7ad6cf05e3c13cd3b5c5f71341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad984fe7ad6cf05e3c13cd3b5c5f71341">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:gad984fe7ad6cf05e3c13cd3b5c5f71341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47938e586718856b5ee768396ce5ee85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga47938e586718856b5ee768396ce5ee85">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:ga47938e586718856b5ee768396ce5ee85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a91534a2a255b8aa56d520554a79897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga5a91534a2a255b8aa56d520554a79897">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5a91534a2a255b8aa56d520554a79897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade48c1cac3e288853f0dcec1dd8077fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gade48c1cac3e288853f0dcec1dd8077fc">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:gade48c1cac3e288853f0dcec1dd8077fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913f16a520efcf0855edb32569cc3569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga913f16a520efcf0855edb32569cc3569">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga913f16a520efcf0855edb32569cc3569"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb280cc392ca096a954d0ff4e61bdc9ac"></a><a class="anchor" id="ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab86490f4de388465d51974088517c49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gab86490f4de388465d51974088517c49c">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gab86490f4de388465d51974088517c49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de7cfb6d40f8b13599e6ebbf47b94c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9de7cfb6d40f8b13599e6ebbf47b94c5">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga9de7cfb6d40f8b13599e6ebbf47b94c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf603ea0b723a5684c5a4d87d83e85082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf603ea0b723a5684c5a4d87d83e85082">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaf603ea0b723a5684c5a4d87d83e85082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92dded357664aa098f2bc8aab8b285f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga92dded357664aa098f2bc8aab8b285f3">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga92dded357664aa098f2bc8aab8b285f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace463d39c67ded4e04f1d95b1afc5531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#gace463d39c67ded4e04f1d95b1afc5531">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:gace463d39c67ded4e04f1d95b1afc5531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348050212af6973b55d54675aca6ba0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga348050212af6973b55d54675aca6ba0f">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga348050212af6973b55d54675aca6ba0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3279412ee2be2bc272ac8391a9dccbac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga3279412ee2be2bc272ac8391a9dccbac">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga3279412ee2be2bc272ac8391a9dccbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3be42d343afc05f5d457e0f343ecd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga2e3be42d343afc05f5d457e0f343ecd9">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga2e3be42d343afc05f5d457e0f343ecd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_SDMMC_WDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga18e155f18f71a84759f6491c4299fce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga18e155f18f71a84759f6491c4299fce9">ALT_ECC_SDMMC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga18e155f18f71a84759f6491c4299fce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5bddffc0975547b9e73009876c2d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9e5bddffc0975547b9e73009876c2d21">ALT_ECC_SDMMC_WDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:ga9e5bddffc0975547b9e73009876c2d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7014b574cbf122586a78de901589c451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga7014b574cbf122586a78de901589c451">ALT_ECC_SDMMC_WDATAECC1BUS_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9e5bddffc0975547b9e73009876c2d21">ALT_ECC_SDMMC_WDATAECC1BUS_OFST</a>))</td></tr>
<tr class="separator:ga7014b574cbf122586a78de901589c451"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga8ac49e3daeef46c19a9e2e83dddd4555"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_SDMMC_WDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga8ac49e3daeef46c19a9e2e83dddd4555">ALT_ECC_SDMMC_WDATAECC1BUS_t</a></td></tr>
<tr class="separator:ga8ac49e3daeef46c19a9e2e83dddd4555"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_SDMMC_WDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_SDMMC_WDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad74dbe56ffc1a3d0ff65e9a5a264b735"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6559bc3eb57f5ffdc119a5fcd4d0ddd2"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a529b6060da9fc8b465082ee56f312f53"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8d2295c7e436967402b346043cc1cf1d"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a57bdd37d4b3a67da5e4168ee43fd7979"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af20c789b5635cd1ba470cf67347eade6"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac181c49d85b1e3d9f3e30f5855d37d8b"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a79b1a599401615895eebdf2cbcd28b19"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga1c210d81f360e0b5c439de5516b4fe4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab0e9639eb5e97dfe97f897357fc21105"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac5004318f15b199231073de17abaaab5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae2cfd35933d48c6f7d579abc3424fe64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabe58723a5d70691656ae1ff7bc81c42b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0f82f80ae4fded390ea3f7f698de7855"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae17b762855690f8dd33769658eb167ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad497ea1e5b65c2775d4112f4e5cd65b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga91b007141a7c5627d019895699896682"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6a89a1690f0caadf7896d742a368a59f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga14fb879985fc04b306d144824bd76d1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaddcf4c308ee1915735f6d6d2401e86d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga31de90eee72dcbce72ae1ad70493a834"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga67b286d6f1337ad006df0856f56d7f7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga366141a69c4da6b947951aa2ad4fc4ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5c317f7edb61c95c2bf4e8142c23c064"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac7ce1e1a31ae64696964b76c816f40f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafe3fcd628b643d185d50a5415bf14c52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa64219402cac1cf3195c9917fd79ad8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad984fe7ad6cf05e3c13cd3b5c5f71341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga47938e586718856b5ee768396ce5ee85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5a91534a2a255b8aa56d520554a79897"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gade48c1cac3e288853f0dcec1dd8077fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga913f16a520efcf0855edb32569cc3569"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab86490f4de388465d51974088517c49c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9de7cfb6d40f8b13599e6ebbf47b94c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf603ea0b723a5684c5a4d87d83e85082"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga92dded357664aa098f2bc8aab8b285f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gace463d39c67ded4e04f1d95b1afc5531"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga348050212af6973b55d54675aca6ba0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3279412ee2be2bc272ac8391a9dccbac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2e3be42d343afc05f5d457e0f343ecd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_SDMMC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga18e155f18f71a84759f6491c4299fce9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_SDMMC_WDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga9e5bddffc0975547b9e73009876c2d21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_OFST&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_SDMMC_WDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga7014b574cbf122586a78de901589c451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_SDMMC_WDATAECC1BUS_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9e5bddffc0975547b9e73009876c2d21">ALT_ECC_SDMMC_WDATAECC1BUS_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_SDMMC_WDATAECC1BUS</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga8ac49e3daeef46c19a9e2e83dddd4555"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_SDMMC_WDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga8ac49e3daeef46c19a9e2e83dddd4555">ALT_ECC_SDMMC_WDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___s_d_m_m_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_SDMMC_WDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:40 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
