<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegisterScavenging.cpp source code [llvm/llvm/lib/CodeGen/RegisterScavenging.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/RegisterScavenging.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='RegisterScavenging.cpp.html'>RegisterScavenging.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RegisterScavenging.cpp - Machine register scavenging ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file implements the machine register scavenger. It can provide</i></td></tr>
<tr><th id="11">11</th><td><i>/// information, such as unused registers, at any point in a machine basic</i></td></tr>
<tr><th id="12">12</th><td><i>/// block. It also provides a mechanism to make registers available by evicting</i></td></tr>
<tr><th id="13">13</th><td><i>/// them to spill slots.</i></td></tr>
<tr><th id="14">14</th><td><i>//</i></td></tr>
<tr><th id="15">15</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveRegUnits.h.html">"llvm/CodeGen/LiveRegUnits.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "reg-scavenging"</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumScavengedRegs = {&quot;reg-scavenging&quot;, &quot;NumScavengedRegs&quot;, &quot;Number of frame index regs scavenged&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumScavengedRegs" title='NumScavengedRegs' data-ref="NumScavengedRegs">NumScavengedRegs</dfn>, <q>"Number of frame index regs scavenged"</q>);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger10setRegUsedEjNS_11LaneBitmaskE" title='llvm::RegScavenger::setRegUsed' data-ref="_ZN4llvm12RegScavenger10setRegUsedEjNS_11LaneBitmaskE">setRegUsed</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1Reg" title='Reg' data-type='unsigned int' data-ref="1Reg">Reg</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="2LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="2LaneMask">LaneMask</dfn>) {</td></tr>
<tr><th id="53">53</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::LiveUnits" title='llvm::RegScavenger::LiveUnits' data-ref="llvm::RegScavenger::LiveUnits">LiveUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE" title='llvm::LiveRegUnits::addRegMasked' data-ref="_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE">addRegMasked</a>(<a class="local col1 ref" href="#1Reg" title='Reg' data-ref="1Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#2LaneMask" title='LaneMask' data-ref="2LaneMask">LaneMask</a>);</td></tr>
<tr><th id="54">54</th><td>}</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger4initERNS_17MachineBasicBlockE" title='llvm::RegScavenger::init' data-ref="_ZN4llvm12RegScavenger4initERNS_17MachineBasicBlockE">init</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3MBB">MBB</dfn>) {</td></tr>
<tr><th id="57">57</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="4MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="4MF">MF</dfn> = *<a class="local col3 ref" href="#3MBB" title='MBB' data-ref="3MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="58">58</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TII" title='llvm::RegScavenger::TII' data-ref="llvm::RegScavenger::TII">TII</a> = <a class="local col4 ref" href="#4MF" title='MF' data-ref="4MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="59">59</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a> = <a class="local col4 ref" href="#4MF" title='MF' data-ref="4MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="60">60</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MRI" title='llvm::RegScavenger::MRI' data-ref="llvm::RegScavenger::MRI">MRI</a> = &amp;<a class="local col4 ref" href="#4MF" title='MF' data-ref="4MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="61">61</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::LiveUnits" title='llvm::RegScavenger::LiveUnits' data-ref="llvm::RegScavenger::LiveUnits">LiveUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((NumRegUnits == 0 || NumRegUnits == TRI-&gt;getNumRegUnits()) &amp;&amp; &quot;Target changed?&quot;) ? void (0) : __assert_fail (&quot;(NumRegUnits == 0 || NumRegUnits == TRI-&gt;getNumRegUnits()) &amp;&amp; \&quot;Target changed?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 64, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::NumRegUnits" title='llvm::RegScavenger::NumRegUnits' data-ref="llvm::RegScavenger::NumRegUnits">NumRegUnits</a> == <var>0</var> || <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::NumRegUnits" title='llvm::RegScavenger::NumRegUnits' data-ref="llvm::RegScavenger::NumRegUnits">NumRegUnits</a> == <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>()) &amp;&amp;</td></tr>
<tr><th id="64">64</th><td>         <q>"Target changed?"</q>);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i>// Self-initialize.</i></td></tr>
<tr><th id="67">67</th><td>  <b>if</b> (!<b>this</b>-&gt;<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBB" title='llvm::RegScavenger::MBB' data-ref="llvm::RegScavenger::MBB">MBB</a>) {</td></tr>
<tr><th id="68">68</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::NumRegUnits" title='llvm::RegScavenger::NumRegUnits' data-ref="llvm::RegScavenger::NumRegUnits">NumRegUnits</a> = <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>();</td></tr>
<tr><th id="69">69</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::KillRegUnits" title='llvm::RegScavenger::KillRegUnits' data-ref="llvm::RegScavenger::KillRegUnits">KillRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::NumRegUnits" title='llvm::RegScavenger::NumRegUnits' data-ref="llvm::RegScavenger::NumRegUnits">NumRegUnits</a>);</td></tr>
<tr><th id="70">70</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::DefRegUnits" title='llvm::RegScavenger::DefRegUnits' data-ref="llvm::RegScavenger::DefRegUnits">DefRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::NumRegUnits" title='llvm::RegScavenger::NumRegUnits' data-ref="llvm::RegScavenger::NumRegUnits">NumRegUnits</a>);</td></tr>
<tr><th id="71">71</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TmpRegUnits" title='llvm::RegScavenger::TmpRegUnits' data-ref="llvm::RegScavenger::TmpRegUnits">TmpRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::NumRegUnits" title='llvm::RegScavenger::NumRegUnits' data-ref="llvm::RegScavenger::NumRegUnits">NumRegUnits</a>);</td></tr>
<tr><th id="72">72</th><td>  }</td></tr>
<tr><th id="73">73</th><td>  <b>this</b>-&gt;<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBB" title='llvm::RegScavenger::MBB' data-ref="llvm::RegScavenger::MBB">MBB</a> = &amp;<a class="local col3 ref" href="#3MBB" title='MBB' data-ref="3MBB">MBB</a>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo" title='llvm::RegScavenger::ScavengedInfo' data-ref="llvm::RegScavenger::ScavengedInfo">ScavengedInfo</a> &amp;<dfn class="local col5 decl" id="5SI" title='SI' data-type='llvm::RegScavenger::ScavengedInfo &amp;' data-ref="5SI">SI</dfn> : <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a>) {</td></tr>
<tr><th id="76">76</th><td>    <a class="local col5 ref" href="#5SI" title='SI' data-ref="5SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::Reg" title='llvm::RegScavenger::ScavengedInfo::Reg' data-ref="llvm::RegScavenger::ScavengedInfo::Reg">Reg</a> = <var>0</var>;</td></tr>
<tr><th id="77">77</th><td>    <a class="local col5 ref" href="#5SI" title='SI' data-ref="5SI">SI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::Restore" title='llvm::RegScavenger::ScavengedInfo::Restore' data-ref="llvm::RegScavenger::ScavengedInfo::Restore">Restore</a> = <b>nullptr</b>;</td></tr>
<tr><th id="78">78</th><td>  }</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Tracking" title='llvm::RegScavenger::Tracking' data-ref="llvm::RegScavenger::Tracking">Tracking</a> = <b>false</b>;</td></tr>
<tr><th id="81">81</th><td>}</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE" title='llvm::RegScavenger::enterBasicBlock' data-ref="_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE">enterBasicBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="6MBB">MBB</dfn>) {</td></tr>
<tr><th id="84">84</th><td>  <a class="member" href="#_ZN4llvm12RegScavenger4initERNS_17MachineBasicBlockE" title='llvm::RegScavenger::init' data-ref="_ZN4llvm12RegScavenger4initERNS_17MachineBasicBlockE">init</a>(<span class='refarg'><a class="local col6 ref" href="#6MBB" title='MBB' data-ref="6MBB">MBB</a></span>);</td></tr>
<tr><th id="85">85</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::LiveUnits" title='llvm::RegScavenger::LiveUnits' data-ref="llvm::RegScavenger::LiveUnits">LiveUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits10addLiveInsERKNS_17MachineBasicBlockE" title='llvm::LiveRegUnits::addLiveIns' data-ref="_ZN4llvm12LiveRegUnits10addLiveInsERKNS_17MachineBasicBlockE">addLiveIns</a>(<a class="local col6 ref" href="#6MBB" title='MBB' data-ref="6MBB">MBB</a>);</td></tr>
<tr><th id="86">86</th><td>}</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE" title='llvm::RegScavenger::enterBasicBlockEnd' data-ref="_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE">enterBasicBlockEnd</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="7MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="7MBB">MBB</dfn>) {</td></tr>
<tr><th id="89">89</th><td>  <a class="member" href="#_ZN4llvm12RegScavenger4initERNS_17MachineBasicBlockE" title='llvm::RegScavenger::init' data-ref="_ZN4llvm12RegScavenger4initERNS_17MachineBasicBlockE">init</a>(<span class='refarg'><a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB">MBB</a></span>);</td></tr>
<tr><th id="90">90</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::LiveUnits" title='llvm::RegScavenger::LiveUnits' data-ref="llvm::RegScavenger::LiveUnits">LiveUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LiveRegUnits::addLiveOuts' data-ref="_ZN4llvm12LiveRegUnits11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</a>(<a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB">MBB</a>);</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <i>// Move internal iterator at the last instruction of the block.</i></td></tr>
<tr><th id="93">93</th><td>  <b>if</b> (<a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="94">94</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="95">95</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Tracking" title='llvm::RegScavenger::Tracking' data-ref="llvm::RegScavenger::Tracking">Tracking</a> = <b>true</b>;</td></tr>
<tr><th id="96">96</th><td>  }</td></tr>
<tr><th id="97">97</th><td>}</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger11addRegUnitsERNS_9BitVectorEj" title='llvm::RegScavenger::addRegUnits' data-ref="_ZN4llvm12RegScavenger11addRegUnitsERNS_9BitVectorEj">addRegUnits</dfn>(<a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col8 decl" id="8BV" title='BV' data-type='llvm::BitVector &amp;' data-ref="8BV">BV</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="9Reg" title='Reg' data-type='unsigned int' data-ref="9Reg">Reg</dfn>) {</td></tr>
<tr><th id="100">100</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col0 decl" id="10RUI" title='RUI' data-type='llvm::MCRegUnitIterator' data-ref="10RUI">RUI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col9 ref" href="#9Reg" title='Reg' data-ref="9Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>); <a class="local col0 ref" href="#10RUI" title='RUI' data-ref="10RUI">RUI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col0 ref" href="#10RUI" title='RUI' data-ref="10RUI">RUI</a>)</td></tr>
<tr><th id="101">101</th><td>    <a class="local col8 ref" href="#8BV" title='BV' data-ref="8BV">BV</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col0 ref" href="#10RUI" title='RUI' data-ref="10RUI">RUI</a>);</td></tr>
<tr><th id="102">102</th><td>}</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger14removeRegUnitsERNS_9BitVectorEj" title='llvm::RegScavenger::removeRegUnits' data-ref="_ZN4llvm12RegScavenger14removeRegUnitsERNS_9BitVectorEj">removeRegUnits</dfn>(<a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col1 decl" id="11BV" title='BV' data-type='llvm::BitVector &amp;' data-ref="11BV">BV</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12Reg" title='Reg' data-type='unsigned int' data-ref="12Reg">Reg</dfn>) {</td></tr>
<tr><th id="105">105</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col3 decl" id="13RUI" title='RUI' data-type='llvm::MCRegUnitIterator' data-ref="13RUI">RUI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>); <a class="local col3 ref" href="#13RUI" title='RUI' data-ref="13RUI">RUI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col3 ref" href="#13RUI" title='RUI' data-ref="13RUI">RUI</a>)</td></tr>
<tr><th id="106">106</th><td>    <a class="local col1 ref" href="#11BV" title='BV' data-ref="11BV">BV</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col3 ref" href="#13RUI" title='RUI' data-ref="13RUI">RUI</a>);</td></tr>
<tr><th id="107">107</th><td>}</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger21determineKillsAndDefsEv" title='llvm::RegScavenger::determineKillsAndDefs' data-ref="_ZN4llvm12RegScavenger21determineKillsAndDefsEv">determineKillsAndDefs</dfn>() {</td></tr>
<tr><th id="110">110</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Tracking &amp;&amp; &quot;Must be tracking to determine kills and defs&quot;) ? void (0) : __assert_fail (&quot;Tracking &amp;&amp; \&quot;Must be tracking to determine kills and defs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 110, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Tracking" title='llvm::RegScavenger::Tracking' data-ref="llvm::RegScavenger::Tracking">Tracking</a> &amp;&amp; <q>"Must be tracking to determine kills and defs"</q>);</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="14MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a>;</td></tr>
<tr><th id="113">113</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.isDebugInstr() &amp;&amp; &quot;Debug values have no kills or defs&quot;) ? void (0) : __assert_fail (&quot;!MI.isDebugInstr() &amp;&amp; \&quot;Debug values have no kills or defs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 113, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() &amp;&amp; <q>"Debug values have no kills or defs"</q>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <i>// Find out which registers are early clobbered, killed, defined, and marked</i></td></tr>
<tr><th id="116">116</th><td><i>  // def-dead in this instruction.</i></td></tr>
<tr><th id="117">117</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::KillRegUnits" title='llvm::RegScavenger::KillRegUnits' data-ref="llvm::RegScavenger::KillRegUnits">KillRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="118">118</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::DefRegUnits" title='llvm::RegScavenger::DefRegUnits' data-ref="llvm::RegScavenger::DefRegUnits">DefRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEv" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEv">reset</a>();</td></tr>
<tr><th id="119">119</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="15MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="15MO">MO</dfn> : <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="120">120</th><td>    <b>if</b> (<a class="local col5 ref" href="#15MO" title='MO' data-ref="15MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="121">121</th><td>      <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TmpRegUnits" title='llvm::RegScavenger::TmpRegUnits' data-ref="llvm::RegScavenger::TmpRegUnits">TmpRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="122">122</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="16RU" title='RU' data-type='unsigned int' data-ref="16RU">RU</dfn> = <var>0</var>, <dfn class="local col7 decl" id="17RUEnd" title='RUEnd' data-type='unsigned int' data-ref="17RUEnd">RUEnd</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>(); <a class="local col6 ref" href="#16RU" title='RU' data-ref="16RU">RU</a> != <a class="local col7 ref" href="#17RUEnd" title='RUEnd' data-ref="17RUEnd">RUEnd</a>; ++<a class="local col6 ref" href="#16RU" title='RU' data-ref="16RU">RU</a>) {</td></tr>
<tr><th id="123">123</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitRootIterator" title='llvm::MCRegUnitRootIterator' data-ref="llvm::MCRegUnitRootIterator">MCRegUnitRootIterator</a> <dfn class="local col8 decl" id="18RURI" title='RURI' data-type='llvm::MCRegUnitRootIterator' data-ref="18RURI">RURI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitRootIterator::MCRegUnitRootIterator' data-ref="_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col6 ref" href="#16RU" title='RU' data-ref="16RU">RU</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>); <a class="local col8 ref" href="#18RURI" title='RURI' data-ref="18RURI">RURI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorppEv" title='llvm::MCRegUnitRootIterator::operator++' data-ref="_ZN4llvm21MCRegUnitRootIteratorppEv">++</a><a class="local col8 ref" href="#18RURI" title='RURI' data-ref="18RURI">RURI</a>) {</td></tr>
<tr><th id="124">124</th><td>          <b>if</b> (<a class="local col5 ref" href="#15MO" title='MO' data-ref="15MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegEj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegEj">clobbersPhysReg</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIteratordeEv" title='llvm::MCRegUnitRootIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitRootIteratordeEv">*</a><a class="local col8 ref" href="#18RURI" title='RURI' data-ref="18RURI">RURI</a>)) {</td></tr>
<tr><th id="125">125</th><td>            <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TmpRegUnits" title='llvm::RegScavenger::TmpRegUnits' data-ref="llvm::RegScavenger::TmpRegUnits">TmpRegUnits</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col6 ref" href="#16RU" title='RU' data-ref="16RU">RU</a>);</td></tr>
<tr><th id="126">126</th><td>            <b>break</b>;</td></tr>
<tr><th id="127">127</th><td>          }</td></tr>
<tr><th id="128">128</th><td>        }</td></tr>
<tr><th id="129">129</th><td>      }</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>      <i>// Apply the mask.</i></td></tr>
<tr><th id="132">132</th><td>      <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::KillRegUnits" title='llvm::RegScavenger::KillRegUnits' data-ref="llvm::RegScavenger::KillRegUnits">KillRegUnits</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TmpRegUnits" title='llvm::RegScavenger::TmpRegUnits' data-ref="llvm::RegScavenger::TmpRegUnits">TmpRegUnits</a>;</td></tr>
<tr><th id="133">133</th><td>    }</td></tr>
<tr><th id="134">134</th><td>    <b>if</b> (!<a class="local col5 ref" href="#15MO" title='MO' data-ref="15MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="135">135</th><td>      <b>continue</b>;</td></tr>
<tr><th id="136">136</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="19Reg" title='Reg' data-type='unsigned int' data-ref="19Reg">Reg</dfn> = <a class="local col5 ref" href="#15MO" title='MO' data-ref="15MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="137">137</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#19Reg" title='Reg' data-ref="19Reg">Reg</a>) || <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZNK4llvm12RegScavenger10isReservedEj" title='llvm::RegScavenger::isReserved' data-ref="_ZNK4llvm12RegScavenger10isReservedEj">isReserved</a>(<a class="local col9 ref" href="#19Reg" title='Reg' data-ref="19Reg">Reg</a>))</td></tr>
<tr><th id="138">138</th><td>      <b>continue</b>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>    <b>if</b> (<a class="local col5 ref" href="#15MO" title='MO' data-ref="15MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="141">141</th><td>      <i>// Ignore undef uses.</i></td></tr>
<tr><th id="142">142</th><td>      <b>if</b> (<a class="local col5 ref" href="#15MO" title='MO' data-ref="15MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="143">143</th><td>        <b>continue</b>;</td></tr>
<tr><th id="144">144</th><td>      <b>if</b> (<a class="local col5 ref" href="#15MO" title='MO' data-ref="15MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="145">145</th><td>        <a class="member" href="#_ZN4llvm12RegScavenger11addRegUnitsERNS_9BitVectorEj" title='llvm::RegScavenger::addRegUnits' data-ref="_ZN4llvm12RegScavenger11addRegUnitsERNS_9BitVectorEj">addRegUnits</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::KillRegUnits" title='llvm::RegScavenger::KillRegUnits' data-ref="llvm::RegScavenger::KillRegUnits">KillRegUnits</a></span>, <a class="local col9 ref" href="#19Reg" title='Reg' data-ref="19Reg">Reg</a>);</td></tr>
<tr><th id="146">146</th><td>    } <b>else</b> {</td></tr>
<tr><th id="147">147</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isDef()) ? void (0) : __assert_fail (&quot;MO.isDef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 147, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#15MO" title='MO' data-ref="15MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>());</td></tr>
<tr><th id="148">148</th><td>      <b>if</b> (<a class="local col5 ref" href="#15MO" title='MO' data-ref="15MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="149">149</th><td>        <a class="member" href="#_ZN4llvm12RegScavenger11addRegUnitsERNS_9BitVectorEj" title='llvm::RegScavenger::addRegUnits' data-ref="_ZN4llvm12RegScavenger11addRegUnitsERNS_9BitVectorEj">addRegUnits</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::KillRegUnits" title='llvm::RegScavenger::KillRegUnits' data-ref="llvm::RegScavenger::KillRegUnits">KillRegUnits</a></span>, <a class="local col9 ref" href="#19Reg" title='Reg' data-ref="19Reg">Reg</a>);</td></tr>
<tr><th id="150">150</th><td>      <b>else</b></td></tr>
<tr><th id="151">151</th><td>        <a class="member" href="#_ZN4llvm12RegScavenger11addRegUnitsERNS_9BitVectorEj" title='llvm::RegScavenger::addRegUnits' data-ref="_ZN4llvm12RegScavenger11addRegUnitsERNS_9BitVectorEj">addRegUnits</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::DefRegUnits" title='llvm::RegScavenger::DefRegUnits' data-ref="llvm::RegScavenger::DefRegUnits">DefRegUnits</a></span>, <a class="local col9 ref" href="#19Reg" title='Reg' data-ref="19Reg">Reg</a>);</td></tr>
<tr><th id="152">152</th><td>    }</td></tr>
<tr><th id="153">153</th><td>  }</td></tr>
<tr><th id="154">154</th><td>}</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger9unprocessEv" title='llvm::RegScavenger::unprocess' data-ref="_ZN4llvm12RegScavenger9unprocessEv">unprocess</dfn>() {</td></tr>
<tr><th id="157">157</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Tracking &amp;&amp; &quot;Cannot unprocess because we&apos;re not tracking&quot;) ? void (0) : __assert_fail (&quot;Tracking &amp;&amp; \&quot;Cannot unprocess because we&apos;re not tracking\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 157, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Tracking" title='llvm::RegScavenger::Tracking' data-ref="llvm::RegScavenger::Tracking">Tracking</a> &amp;&amp; <q>"Cannot unprocess because we're not tracking"</q>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="20MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a>;</td></tr>
<tr><th id="160">160</th><td>  <b>if</b> (!<a class="local col0 ref" href="#20MI" title='MI' data-ref="20MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="161">161</th><td>    <a class="member" href="#_ZN4llvm12RegScavenger21determineKillsAndDefsEv" title='llvm::RegScavenger::determineKillsAndDefs' data-ref="_ZN4llvm12RegScavenger21determineKillsAndDefsEv">determineKillsAndDefs</a>();</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>    <i>// Commit the changes.</i></td></tr>
<tr><th id="164">164</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger9setUnusedERKNS_9BitVectorE" title='llvm::RegScavenger::setUnused' data-ref="_ZN4llvm12RegScavenger9setUnusedERKNS_9BitVectorE">setUnused</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::DefRegUnits" title='llvm::RegScavenger::DefRegUnits' data-ref="llvm::RegScavenger::DefRegUnits">DefRegUnits</a>);</td></tr>
<tr><th id="165">165</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger7setUsedERKNS_9BitVectorE" title='llvm::RegScavenger::setUsed' data-ref="_ZN4llvm12RegScavenger7setUsedERKNS_9BitVectorE">setUsed</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::KillRegUnits" title='llvm::RegScavenger::KillRegUnits' data-ref="llvm::RegScavenger::KillRegUnits">KillRegUnits</a>);</td></tr>
<tr><th id="166">166</th><td>  }</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBB" title='llvm::RegScavenger::MBB' data-ref="llvm::RegScavenger::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="169">169</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><b>nullptr</b>);</td></tr>
<tr><th id="170">170</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Tracking" title='llvm::RegScavenger::Tracking' data-ref="llvm::RegScavenger::Tracking">Tracking</a> = <b>false</b>;</td></tr>
<tr><th id="171">171</th><td>  } <b>else</b></td></tr>
<tr><th id="172">172</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a>;</td></tr>
<tr><th id="173">173</th><td>}</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger7forwardEv" title='llvm::RegScavenger::forward' data-ref="_ZN4llvm12RegScavenger7forwardEv">forward</dfn>() {</td></tr>
<tr><th id="176">176</th><td>  <i>// Move ptr forward.</i></td></tr>
<tr><th id="177">177</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Tracking" title='llvm::RegScavenger::Tracking' data-ref="llvm::RegScavenger::Tracking">Tracking</a>) {</td></tr>
<tr><th id="178">178</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBB" title='llvm::RegScavenger::MBB' data-ref="llvm::RegScavenger::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="179">179</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Tracking" title='llvm::RegScavenger::Tracking' data-ref="llvm::RegScavenger::Tracking">Tracking</a> = <b>true</b>;</td></tr>
<tr><th id="180">180</th><td>  } <b>else</b> {</td></tr>
<tr><th id="181">181</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBBI != MBB-&gt;end() &amp;&amp; &quot;Already past the end of the basic block!&quot;) ? void (0) : __assert_fail (&quot;MBBI != MBB-&gt;end() &amp;&amp; \&quot;Already past the end of the basic block!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 181, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBB" title='llvm::RegScavenger::MBB' data-ref="llvm::RegScavenger::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <q>"Already past the end of the basic block!"</q>);</td></tr>
<tr><th id="182">182</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a>);</td></tr>
<tr><th id="183">183</th><td>  }</td></tr>
<tr><th id="184">184</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBBI != MBB-&gt;end() &amp;&amp; &quot;Already at the end of the basic block!&quot;) ? void (0) : __assert_fail (&quot;MBBI != MBB-&gt;end() &amp;&amp; \&quot;Already at the end of the basic block!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 184, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBB" title='llvm::RegScavenger::MBB' data-ref="llvm::RegScavenger::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <q>"Already at the end of the basic block!"</q>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="21MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="21MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a>;</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo" title='llvm::RegScavenger::ScavengedInfo' data-ref="llvm::RegScavenger::ScavengedInfo">ScavengedInfo</a>&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::RegScavenger::ScavengedInfo}::iterator" title='llvm::SmallVectorImpl&lt;llvm::RegScavenger::ScavengedInfo&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{llvm::RegScavenger::ScavengedInfo}::iterator">iterator</a> <dfn class="local col2 decl" id="22I" title='I' data-type='SmallVectorImpl&lt;ScavengedInfo&gt;::iterator' data-ref="22I">I</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="189">189</th><td>         <dfn class="local col3 decl" id="23IE" title='IE' data-type='SmallVectorImpl&lt;ScavengedInfo&gt;::iterator' data-ref="23IE">IE</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a> != <a class="local col3 ref" href="#23IE" title='IE' data-ref="23IE">IE</a>; ++<a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>) {</td></tr>
<tr><th id="190">190</th><td>    <b>if</b> (<a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::Restore" title='llvm::RegScavenger::ScavengedInfo::Restore' data-ref="llvm::RegScavenger::ScavengedInfo::Restore">Restore</a> != &amp;<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>)</td></tr>
<tr><th id="191">191</th><td>      <b>continue</b>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>    <a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::Reg" title='llvm::RegScavenger::ScavengedInfo::Reg' data-ref="llvm::RegScavenger::ScavengedInfo::Reg">Reg</a> = <var>0</var>;</td></tr>
<tr><th id="194">194</th><td>    <a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::Restore" title='llvm::RegScavenger::ScavengedInfo::Restore' data-ref="llvm::RegScavenger::ScavengedInfo::Restore">Restore</a> = <b>nullptr</b>;</td></tr>
<tr><th id="195">195</th><td>  }</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <b>if</b> (<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="198">198</th><td>    <b>return</b>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <a class="member" href="#_ZN4llvm12RegScavenger21determineKillsAndDefsEv" title='llvm::RegScavenger::determineKillsAndDefs' data-ref="_ZN4llvm12RegScavenger21determineKillsAndDefsEv">determineKillsAndDefs</a>();</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <i>// Verify uses and defs.</i></td></tr>
<tr><th id="203">203</th><td><u>#<span data-ppcond="203">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="204">204</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="24MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="24MO">MO</dfn> : <a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="205">205</th><td>    <b>if</b> (!<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="206">206</th><td>      <b>continue</b>;</td></tr>
<tr><th id="207">207</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="25Reg" title='Reg' data-type='unsigned int' data-ref="25Reg">Reg</dfn> = <a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="208">208</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>) || <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZNK4llvm12RegScavenger10isReservedEj" title='llvm::RegScavenger::isReserved' data-ref="_ZNK4llvm12RegScavenger10isReservedEj">isReserved</a>(<a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>))</td></tr>
<tr><th id="209">209</th><td>      <b>continue</b>;</td></tr>
<tr><th id="210">210</th><td>    <b>if</b> (<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="211">211</th><td>      <b>if</b> (<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="212">212</th><td>        <b>continue</b>;</td></tr>
<tr><th id="213">213</th><td>      <b>if</b> (!<a class="member" href="#_ZNK4llvm12RegScavenger9isRegUsedEjb" title='llvm::RegScavenger::isRegUsed' data-ref="_ZNK4llvm12RegScavenger9isRegUsedEjb">isRegUsed</a>(<a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>)) {</td></tr>
<tr><th id="214">214</th><td>        <i>// Check if it's partial live: e.g.</i></td></tr>
<tr><th id="215">215</th><td><i>        // D0 = insert_subreg undef D0, S0</i></td></tr>
<tr><th id="216">216</th><td><i>        // ... D0</i></td></tr>
<tr><th id="217">217</th><td><i>        // The problem is the insert_subreg could be eliminated. The use of</i></td></tr>
<tr><th id="218">218</th><td><i>        // D0 is using a partially undef value. This is not *incorrect* since</i></td></tr>
<tr><th id="219">219</th><td><i>        // S1 is can be freely clobbered.</i></td></tr>
<tr><th id="220">220</th><td><i>        // Ideally we would like a way to model this, but leaving the</i></td></tr>
<tr><th id="221">221</th><td><i>        // insert_subreg around causes both correctness and performance issues.</i></td></tr>
<tr><th id="222">222</th><td>        <em>bool</em> <dfn class="local col6 decl" id="26SubUsed" title='SubUsed' data-type='bool' data-ref="26SubUsed">SubUsed</dfn> = <b>false</b>;</td></tr>
<tr><th id="223">223</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col7 decl" id="27SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="27SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>); <a class="local col7 ref" href="#27SubRegs" title='SubRegs' data-ref="27SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#27SubRegs" title='SubRegs' data-ref="27SubRegs">SubRegs</a>)</td></tr>
<tr><th id="224">224</th><td>          <b>if</b> (<a class="member" href="#_ZNK4llvm12RegScavenger9isRegUsedEjb" title='llvm::RegScavenger::isRegUsed' data-ref="_ZNK4llvm12RegScavenger9isRegUsedEjb">isRegUsed</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#27SubRegs" title='SubRegs' data-ref="27SubRegs">SubRegs</a>)) {</td></tr>
<tr><th id="225">225</th><td>            <a class="local col6 ref" href="#26SubUsed" title='SubUsed' data-ref="26SubUsed">SubUsed</a> = <b>true</b>;</td></tr>
<tr><th id="226">226</th><td>            <b>break</b>;</td></tr>
<tr><th id="227">227</th><td>          }</td></tr>
<tr><th id="228">228</th><td>        <em>bool</em> <dfn class="local col8 decl" id="28SuperUsed" title='SuperUsed' data-type='bool' data-ref="28SuperUsed">SuperUsed</dfn> = <b>false</b>;</td></tr>
<tr><th id="229">229</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <dfn class="local col9 decl" id="29SR" title='SR' data-type='llvm::MCSuperRegIterator' data-ref="29SR">SR</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>); <a class="local col9 ref" href="#29SR" title='SR' data-ref="29SR">SR</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#29SR" title='SR' data-ref="29SR">SR</a>) {</td></tr>
<tr><th id="230">230</th><td>          <b>if</b> (<a class="member" href="#_ZNK4llvm12RegScavenger9isRegUsedEjb" title='llvm::RegScavenger::isRegUsed' data-ref="_ZNK4llvm12RegScavenger9isRegUsedEjb">isRegUsed</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#29SR" title='SR' data-ref="29SR">SR</a>)) {</td></tr>
<tr><th id="231">231</th><td>            <a class="local col8 ref" href="#28SuperUsed" title='SuperUsed' data-ref="28SuperUsed">SuperUsed</a> = <b>true</b>;</td></tr>
<tr><th id="232">232</th><td>            <b>break</b>;</td></tr>
<tr><th id="233">233</th><td>          }</td></tr>
<tr><th id="234">234</th><td>        }</td></tr>
<tr><th id="235">235</th><td>        <b>if</b> (!<a class="local col6 ref" href="#26SubUsed" title='SubUsed' data-ref="26SubUsed">SubUsed</a> &amp;&amp; !<a class="local col8 ref" href="#28SuperUsed" title='SuperUsed' data-ref="28SuperUsed">SuperUsed</a>) {</td></tr>
<tr><th id="236">236</th><td>          <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBB" title='llvm::RegScavenger::MBB' data-ref="llvm::RegScavenger::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>nullptr</b>, <q>"In Register Scavenger"</q>);</td></tr>
<tr><th id="237">237</th><td>          <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Using an undefined register!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 237)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Using an undefined register!"</q>);</td></tr>
<tr><th id="238">238</th><td>        }</td></tr>
<tr><th id="239">239</th><td>        (<em>void</em>)<a class="local col6 ref" href="#26SubUsed" title='SubUsed' data-ref="26SubUsed">SubUsed</a>;</td></tr>
<tr><th id="240">240</th><td>        (<em>void</em>)<a class="local col8 ref" href="#28SuperUsed" title='SuperUsed' data-ref="28SuperUsed">SuperUsed</a>;</td></tr>
<tr><th id="241">241</th><td>      }</td></tr>
<tr><th id="242">242</th><td>    } <b>else</b> {</td></tr>
<tr><th id="243">243</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isDef()) ? void (0) : __assert_fail (&quot;MO.isDef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 243, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>());</td></tr>
<tr><th id="244">244</th><td><u>#<span data-ppcond="244">if</span> 0</u></td></tr>
<tr><th id="245">245</th><td>      <i>// FIXME: Enable this once we've figured out how to correctly transfer</i></td></tr>
<tr><th id="246">246</th><td><i>      // implicit kills during codegen passes like the coalescer.</i></td></tr>
<tr><th id="247">247</th><td>      assert((KillRegs.test(Reg) || isUnused(Reg) ||</td></tr>
<tr><th id="248">248</th><td>              isLiveInButUnusedBefore(Reg, MI, MBB, TRI, MRI)) &amp;&amp;</td></tr>
<tr><th id="249">249</th><td>             <q>"Re-defining a live register!"</q>);</td></tr>
<tr><th id="250">250</th><td><u>#<span data-ppcond="244">endif</span></u></td></tr>
<tr><th id="251">251</th><td>    }</td></tr>
<tr><th id="252">252</th><td>  }</td></tr>
<tr><th id="253">253</th><td><u>#<span data-ppcond="203">endif</span> // NDEBUG</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <i>// Commit the changes.</i></td></tr>
<tr><th id="256">256</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger9setUnusedERKNS_9BitVectorE" title='llvm::RegScavenger::setUnused' data-ref="_ZN4llvm12RegScavenger9setUnusedERKNS_9BitVectorE">setUnused</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::KillRegUnits" title='llvm::RegScavenger::KillRegUnits' data-ref="llvm::RegScavenger::KillRegUnits">KillRegUnits</a>);</td></tr>
<tr><th id="257">257</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger7setUsedERKNS_9BitVectorE" title='llvm::RegScavenger::setUsed' data-ref="_ZN4llvm12RegScavenger7setUsedERKNS_9BitVectorE">setUsed</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::DefRegUnits" title='llvm::RegScavenger::DefRegUnits' data-ref="llvm::RegScavenger::DefRegUnits">DefRegUnits</a>);</td></tr>
<tr><th id="258">258</th><td>}</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger8backwardEv" title='llvm::RegScavenger::backward' data-ref="_ZN4llvm12RegScavenger8backwardEv">backward</dfn>() {</td></tr>
<tr><th id="261">261</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Tracking &amp;&amp; &quot;Must be tracking to determine kills and defs&quot;) ? void (0) : __assert_fail (&quot;Tracking &amp;&amp; \&quot;Must be tracking to determine kills and defs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 261, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Tracking" title='llvm::RegScavenger::Tracking' data-ref="llvm::RegScavenger::Tracking">Tracking</a> &amp;&amp; <q>"Must be tracking to determine kills and defs"</q>);</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="30MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a>;</td></tr>
<tr><th id="264">264</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::LiveUnits" title='llvm::RegScavenger::LiveUnits' data-ref="llvm::RegScavenger::LiveUnits">LiveUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits12stepBackwardERKNS_12MachineInstrE" title='llvm::LiveRegUnits::stepBackward' data-ref="_ZN4llvm12LiveRegUnits12stepBackwardERKNS_12MachineInstrE">stepBackward</a>(<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>);</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <i>// Expire scavenge spill frameindex uses.</i></td></tr>
<tr><th id="267">267</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo" title='llvm::RegScavenger::ScavengedInfo' data-ref="llvm::RegScavenger::ScavengedInfo">ScavengedInfo</a> &amp;<dfn class="local col1 decl" id="31I" title='I' data-type='llvm::RegScavenger::ScavengedInfo &amp;' data-ref="31I">I</dfn> : <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a>) {</td></tr>
<tr><th id="268">268</th><td>    <b>if</b> (<a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::Restore" title='llvm::RegScavenger::ScavengedInfo::Restore' data-ref="llvm::RegScavenger::ScavengedInfo::Restore">Restore</a> == &amp;<a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>) {</td></tr>
<tr><th id="269">269</th><td>      <a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::Reg" title='llvm::RegScavenger::ScavengedInfo::Reg' data-ref="llvm::RegScavenger::ScavengedInfo::Reg">Reg</a> = <var>0</var>;</td></tr>
<tr><th id="270">270</th><td>      <a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::Restore" title='llvm::RegScavenger::ScavengedInfo::Restore' data-ref="llvm::RegScavenger::ScavengedInfo::Restore">Restore</a> = <b>nullptr</b>;</td></tr>
<tr><th id="271">271</th><td>    }</td></tr>
<tr><th id="272">272</th><td>  }</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBB" title='llvm::RegScavenger::MBB' data-ref="llvm::RegScavenger::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="275">275</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><b>nullptr</b>);</td></tr>
<tr><th id="276">276</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Tracking" title='llvm::RegScavenger::Tracking' data-ref="llvm::RegScavenger::Tracking">Tracking</a> = <b>false</b>;</td></tr>
<tr><th id="277">277</th><td>  } <b>else</b></td></tr>
<tr><th id="278">278</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a>;</td></tr>
<tr><th id="279">279</th><td>}</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZNK4llvm12RegScavenger9isRegUsedEjb" title='llvm::RegScavenger::isRegUsed' data-ref="_ZNK4llvm12RegScavenger9isRegUsedEjb">isRegUsed</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="32Reg" title='Reg' data-type='unsigned int' data-ref="32Reg">Reg</dfn>, <em>bool</em> <dfn class="local col3 decl" id="33includeReserved" title='includeReserved' data-type='bool' data-ref="33includeReserved">includeReserved</dfn>) <em>const</em> {</td></tr>
<tr><th id="282">282</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZNK4llvm12RegScavenger10isReservedEj" title='llvm::RegScavenger::isReserved' data-ref="_ZNK4llvm12RegScavenger10isReservedEj">isReserved</a>(<a class="local col2 ref" href="#32Reg" title='Reg' data-ref="32Reg">Reg</a>))</td></tr>
<tr><th id="283">283</th><td>    <b>return</b> <a class="local col3 ref" href="#33includeReserved" title='includeReserved' data-ref="33includeReserved">includeReserved</a>;</td></tr>
<tr><th id="284">284</th><td>  <b>return</b> !<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::LiveUnits" title='llvm::RegScavenger::LiveUnits' data-ref="llvm::RegScavenger::LiveUnits">LiveUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col2 ref" href="#32Reg" title='Reg' data-ref="32Reg">Reg</a>);</td></tr>
<tr><th id="285">285</th><td>}</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZNK4llvm12RegScavenger13FindUnusedRegEPKNS_19TargetRegisterClassE" title='llvm::RegScavenger::FindUnusedReg' data-ref="_ZNK4llvm12RegScavenger13FindUnusedRegEPKNS_19TargetRegisterClassE">FindUnusedReg</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="34RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="34RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="288">288</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="35Reg" title='Reg' data-type='unsigned int' data-ref="35Reg">Reg</dfn> : *<a class="local col4 ref" href="#34RC" title='RC' data-ref="34RC">RC</a>) {</td></tr>
<tr><th id="289">289</th><td>    <b>if</b> (!<a class="member" href="#_ZNK4llvm12RegScavenger9isRegUsedEjb" title='llvm::RegScavenger::isRegUsed' data-ref="_ZNK4llvm12RegScavenger9isRegUsedEjb">isRegUsed</a>(<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg">Reg</a>)) {</td></tr>
<tr><th id="290">290</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;reg-scavenging&quot;)) { dbgs() &lt;&lt; &quot;Scavenger found unused reg: &quot; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scavenger found unused reg: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>)</td></tr>
<tr><th id="291">291</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="292">292</th><td>      <b>return</b> <a class="local col5 ref" href="#35Reg" title='Reg' data-ref="35Reg">Reg</a>;</td></tr>
<tr><th id="293">293</th><td>    }</td></tr>
<tr><th id="294">294</th><td>  }</td></tr>
<tr><th id="295">295</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="296">296</th><td>}</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger16getRegsAvailableEPKNS_19TargetRegisterClassE" title='llvm::RegScavenger::getRegsAvailable' data-ref="_ZN4llvm12RegScavenger16getRegsAvailableEPKNS_19TargetRegisterClassE">getRegsAvailable</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="36RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="36RC">RC</dfn>) {</td></tr>
<tr><th id="299">299</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col7 decl" id="37Mask" title='Mask' data-type='llvm::BitVector' data-ref="37Mask">Mask</dfn><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="300">300</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="38Reg" title='Reg' data-type='unsigned int' data-ref="38Reg">Reg</dfn> : *<a class="local col6 ref" href="#36RC" title='RC' data-ref="36RC">RC</a>)</td></tr>
<tr><th id="301">301</th><td>    <b>if</b> (!<a class="member" href="#_ZNK4llvm12RegScavenger9isRegUsedEjb" title='llvm::RegScavenger::isRegUsed' data-ref="_ZNK4llvm12RegScavenger9isRegUsedEjb">isRegUsed</a>(<a class="local col8 ref" href="#38Reg" title='Reg' data-ref="38Reg">Reg</a>))</td></tr>
<tr><th id="302">302</th><td>      <a class="local col7 ref" href="#37Mask" title='Mask' data-ref="37Mask">Mask</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col8 ref" href="#38Reg" title='Reg' data-ref="38Reg">Reg</a>);</td></tr>
<tr><th id="303">303</th><td>  <b>return</b> <a class="local col7 ref" href="#37Mask" title='Mask' data-ref="37Mask">Mask</a>;</td></tr>
<tr><th id="304">304</th><td>}</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger15findSurvivorRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_9BitVectorEjRS3_" title='llvm::RegScavenger::findSurvivorReg' data-ref="_ZN4llvm12RegScavenger15findSurvivorRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_9BitVectorEjRS3_">findSurvivorReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="39StartMI" title='StartMI' data-type='MachineBasicBlock::iterator' data-ref="39StartMI">StartMI</dfn>,</td></tr>
<tr><th id="307">307</th><td>                                       <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col0 decl" id="40Candidates" title='Candidates' data-type='llvm::BitVector &amp;' data-ref="40Candidates">Candidates</dfn>,</td></tr>
<tr><th id="308">308</th><td>                                       <em>unsigned</em> <dfn class="local col1 decl" id="41InstrLimit" title='InstrLimit' data-type='unsigned int' data-ref="41InstrLimit">InstrLimit</dfn>,</td></tr>
<tr><th id="309">309</th><td>                                       <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="42UseMI" title='UseMI' data-type='MachineBasicBlock::iterator &amp;' data-ref="42UseMI">UseMI</dfn>) {</td></tr>
<tr><th id="310">310</th><td>  <em>int</em> <dfn class="local col3 decl" id="43Survivor" title='Survivor' data-type='int' data-ref="43Survivor">Survivor</dfn> = <a class="local col0 ref" href="#40Candidates" title='Candidates' data-ref="40Candidates">Candidates</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="311">311</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Survivor &gt; 0 &amp;&amp; &quot;No candidates for scavenging&quot;) ? void (0) : __assert_fail (&quot;Survivor &gt; 0 &amp;&amp; \&quot;No candidates for scavenging\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 311, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#43Survivor" title='Survivor' data-ref="43Survivor">Survivor</a> &gt; <var>0</var> &amp;&amp; <q>"No candidates for scavenging"</q>);</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="44ME" title='ME' data-type='MachineBasicBlock::iterator' data-ref="44ME">ME</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBB" title='llvm::RegScavenger::MBB' data-ref="llvm::RegScavenger::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="314">314</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (StartMI != ME &amp;&amp; &quot;MI already at terminator&quot;) ? void (0) : __assert_fail (&quot;StartMI != ME &amp;&amp; \&quot;MI already at terminator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 314, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#39StartMI" title='StartMI' data-ref="39StartMI">StartMI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#44ME" title='ME' data-ref="44ME">ME</a> &amp;&amp; <q>"MI already at terminator"</q>);</td></tr>
<tr><th id="315">315</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="45RestorePointMI" title='RestorePointMI' data-type='MachineBasicBlock::iterator' data-ref="45RestorePointMI">RestorePointMI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#39StartMI" title='StartMI' data-ref="39StartMI">StartMI</a>;</td></tr>
<tr><th id="316">316</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="46MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="46MI">MI</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#39StartMI" title='StartMI' data-ref="39StartMI">StartMI</a>;</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <em>bool</em> <dfn class="local col7 decl" id="47inVirtLiveRange" title='inVirtLiveRange' data-type='bool' data-ref="47inVirtLiveRange">inVirtLiveRange</dfn> = <b>false</b>;</td></tr>
<tr><th id="319">319</th><td>  <b>for</b> (<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>; <a class="local col1 ref" href="#41InstrLimit" title='InstrLimit' data-ref="41InstrLimit">InstrLimit</a> &gt; <var>0</var> &amp;&amp; <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#44ME" title='ME' data-ref="44ME">ME</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>, --<a class="local col1 ref" href="#41InstrLimit" title='InstrLimit' data-ref="41InstrLimit">InstrLimit</a>) {</td></tr>
<tr><th id="320">320</th><td>    <b>if</b> (<a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="321">321</th><td>      ++<a class="local col1 ref" href="#41InstrLimit" title='InstrLimit' data-ref="41InstrLimit">InstrLimit</a>; <i>// Don't count debug instructions</i></td></tr>
<tr><th id="322">322</th><td>      <b>continue</b>;</td></tr>
<tr><th id="323">323</th><td>    }</td></tr>
<tr><th id="324">324</th><td>    <em>bool</em> <dfn class="local col8 decl" id="48isVirtKillInsn" title='isVirtKillInsn' data-type='bool' data-ref="48isVirtKillInsn">isVirtKillInsn</dfn> = <b>false</b>;</td></tr>
<tr><th id="325">325</th><td>    <em>bool</em> <dfn class="local col9 decl" id="49isVirtDefInsn" title='isVirtDefInsn' data-type='bool' data-ref="49isVirtDefInsn">isVirtDefInsn</dfn> = <b>false</b>;</td></tr>
<tr><th id="326">326</th><td>    <i>// Remove any candidates touched by instruction.</i></td></tr>
<tr><th id="327">327</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="50MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="50MO">MO</dfn> : <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="328">328</th><td>      <b>if</b> (<a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>())</td></tr>
<tr><th id="329">329</th><td>        <a class="local col0 ref" href="#40Candidates" title='Candidates' data-ref="40Candidates">Candidates</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector18clearBitsNotInMaskEPKjj" title='llvm::BitVector::clearBitsNotInMask' data-ref="_ZN4llvm9BitVector18clearBitsNotInMaskEPKjj">clearBitsNotInMask</a>(<a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>());</td></tr>
<tr><th id="330">330</th><td>      <b>if</b> (!<a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() || !<a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="331">331</th><td>        <b>continue</b>;</td></tr>
<tr><th id="332">332</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="333">333</th><td>        <b>if</b> (<a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="334">334</th><td>          <a class="local col9 ref" href="#49isVirtDefInsn" title='isVirtDefInsn' data-ref="49isVirtDefInsn">isVirtDefInsn</a> = <b>true</b>;</td></tr>
<tr><th id="335">335</th><td>        <b>else</b> <b>if</b> (<a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="336">336</th><td>          <a class="local col8 ref" href="#48isVirtKillInsn" title='isVirtKillInsn' data-ref="48isVirtKillInsn">isVirtKillInsn</a> = <b>true</b>;</td></tr>
<tr><th id="337">337</th><td>        <b>continue</b>;</td></tr>
<tr><th id="338">338</th><td>      }</td></tr>
<tr><th id="339">339</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col1 decl" id="51AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="51AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>, <b>true</b>); <a class="local col1 ref" href="#51AI" title='AI' data-ref="51AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col1 ref" href="#51AI" title='AI' data-ref="51AI">AI</a>)</td></tr>
<tr><th id="340">340</th><td>        <a class="local col0 ref" href="#40Candidates" title='Candidates' data-ref="40Candidates">Candidates</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#51AI" title='AI' data-ref="51AI">AI</a>);</td></tr>
<tr><th id="341">341</th><td>    }</td></tr>
<tr><th id="342">342</th><td>    <i>// If we're not in a virtual reg's live range, this is a valid</i></td></tr>
<tr><th id="343">343</th><td><i>    // restore point.</i></td></tr>
<tr><th id="344">344</th><td>    <b>if</b> (!<a class="local col7 ref" href="#47inVirtLiveRange" title='inVirtLiveRange' data-ref="47inVirtLiveRange">inVirtLiveRange</a>) <a class="local col5 ref" href="#45RestorePointMI" title='RestorePointMI' data-ref="45RestorePointMI">RestorePointMI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a>;</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>    <i>// Update whether we're in the live range of a virtual register</i></td></tr>
<tr><th id="347">347</th><td>    <b>if</b> (<a class="local col8 ref" href="#48isVirtKillInsn" title='isVirtKillInsn' data-ref="48isVirtKillInsn">isVirtKillInsn</a>) <a class="local col7 ref" href="#47inVirtLiveRange" title='inVirtLiveRange' data-ref="47inVirtLiveRange">inVirtLiveRange</a> = <b>false</b>;</td></tr>
<tr><th id="348">348</th><td>    <b>if</b> (<a class="local col9 ref" href="#49isVirtDefInsn" title='isVirtDefInsn' data-ref="49isVirtDefInsn">isVirtDefInsn</a>) <a class="local col7 ref" href="#47inVirtLiveRange" title='inVirtLiveRange' data-ref="47inVirtLiveRange">inVirtLiveRange</a> = <b>true</b>;</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>    <i>// Was our survivor untouched by this instruction?</i></td></tr>
<tr><th id="351">351</th><td>    <b>if</b> (<a class="local col0 ref" href="#40Candidates" title='Candidates' data-ref="40Candidates">Candidates</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col3 ref" href="#43Survivor" title='Survivor' data-ref="43Survivor">Survivor</a>))</td></tr>
<tr><th id="352">352</th><td>      <b>continue</b>;</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>    <i>// All candidates gone?</i></td></tr>
<tr><th id="355">355</th><td>    <b>if</b> (<a class="local col0 ref" href="#40Candidates" title='Candidates' data-ref="40Candidates">Candidates</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4noneEv" title='llvm::BitVector::none' data-ref="_ZNK4llvm9BitVector4noneEv">none</a>())</td></tr>
<tr><th id="356">356</th><td>      <b>break</b>;</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>    <a class="local col3 ref" href="#43Survivor" title='Survivor' data-ref="43Survivor">Survivor</a> = <a class="local col0 ref" href="#40Candidates" title='Candidates' data-ref="40Candidates">Candidates</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td>  <i>// If we ran off the end, that's where we want to restore.</i></td></tr>
<tr><th id="361">361</th><td>  <b>if</b> (<a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI">MI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#44ME" title='ME' data-ref="44ME">ME</a>) <a class="local col5 ref" href="#45RestorePointMI" title='RestorePointMI' data-ref="45RestorePointMI">RestorePointMI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col4 ref" href="#44ME" title='ME' data-ref="44ME">ME</a>;</td></tr>
<tr><th id="362">362</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RestorePointMI != StartMI &amp;&amp; &quot;No available scavenger restore location!&quot;) ? void (0) : __assert_fail (&quot;RestorePointMI != StartMI &amp;&amp; \&quot;No available scavenger restore location!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 363, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#45RestorePointMI" title='RestorePointMI' data-ref="45RestorePointMI">RestorePointMI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#39StartMI" title='StartMI' data-ref="39StartMI">StartMI</a> &amp;&amp;</td></tr>
<tr><th id="363">363</th><td>         <q>"No available scavenger restore location!"</q>);</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <i>// We ran out of candidates, so stop the search.</i></td></tr>
<tr><th id="366">366</th><td>  <a class="local col2 ref" href="#42UseMI" title='UseMI' data-ref="42UseMI">UseMI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col5 ref" href="#45RestorePointMI" title='RestorePointMI' data-ref="45RestorePointMI">RestorePointMI</a>;</td></tr>
<tr><th id="367">367</th><td>  <b>return</b> <a class="local col3 ref" href="#43Survivor" title='Survivor' data-ref="43Survivor">Survivor</a>;</td></tr>
<tr><th id="368">368</th><td>}</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><i class="doc" data-doc="_ZL21findSurvivorBackwardsRKN4llvm19MachineRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_RKNS_12LiveRegUnitsENS_8ArrayRefItEEb">/// Given the bitvector<span class="command"> \p</span> <span class="arg">Available</span> of free register units at position</i></td></tr>
<tr><th id="371">371</th><td><i class="doc" data-doc="_ZL21findSurvivorBackwardsRKN4llvm19MachineRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_RKNS_12LiveRegUnitsENS_8ArrayRefItEEb">///<span class="command"> \p</span> <span class="arg">From.</span> Search backwards to find a register that is part of<span class="command"> \p</span></i></td></tr>
<tr><th id="372">372</th><td><i class="doc" data-doc="_ZL21findSurvivorBackwardsRKN4llvm19MachineRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_RKNS_12LiveRegUnitsENS_8ArrayRefItEEb">/// <span class="arg">Candidates</span> and not used/clobbered until the point<span class="command"> \p</span> <span class="arg">To.</span> If there is</i></td></tr>
<tr><th id="373">373</th><td><i class="doc" data-doc="_ZL21findSurvivorBackwardsRKN4llvm19MachineRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_RKNS_12LiveRegUnitsENS_8ArrayRefItEEb">/// multiple candidates continue searching and pick the one that is not used/</i></td></tr>
<tr><th id="374">374</th><td><i class="doc" data-doc="_ZL21findSurvivorBackwardsRKN4llvm19MachineRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_RKNS_12LiveRegUnitsENS_8ArrayRefItEEb">/// clobbered for the longest time.</i></td></tr>
<tr><th id="375">375</th><td><i class="doc" data-doc="_ZL21findSurvivorBackwardsRKN4llvm19MachineRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_RKNS_12LiveRegUnitsENS_8ArrayRefItEEb">/// Returns the register and the earliest position we know it to be free or</i></td></tr>
<tr><th id="376">376</th><td><i class="doc" data-doc="_ZL21findSurvivorBackwardsRKN4llvm19MachineRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_RKNS_12LiveRegUnitsENS_8ArrayRefItEEb">/// the position MBB.end() if no register is available.</i></td></tr>
<tr><th id="377">377</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>&gt;</td></tr>
<tr><th id="378">378</th><td><dfn class="tu decl def" id="_ZL21findSurvivorBackwardsRKN4llvm19MachineRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_RKNS_12LiveRegUnitsENS_8ArrayRefItEEb" title='findSurvivorBackwards' data-type='std::pair&lt;MCPhysReg, MachineBasicBlock::iterator&gt; findSurvivorBackwards(const llvm::MachineRegisterInfo &amp; MRI, MachineBasicBlock::iterator From, MachineBasicBlock::iterator To, const llvm::LiveRegUnits &amp; LiveOut, ArrayRef&lt;MCPhysReg&gt; AllocationOrder, bool RestoreAfter)' data-ref="_ZL21findSurvivorBackwardsRKN4llvm19MachineRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_RKNS_12LiveRegUnitsENS_8ArrayRefItEEb">findSurvivorBackwards</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="52MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="52MRI">MRI</dfn>,</td></tr>
<tr><th id="379">379</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="53From" title='From' data-type='MachineBasicBlock::iterator' data-ref="53From">From</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="54To" title='To' data-type='MachineBasicBlock::iterator' data-ref="54To">To</dfn>,</td></tr>
<tr><th id="380">380</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col5 decl" id="55LiveOut" title='LiveOut' data-type='const llvm::LiveRegUnits &amp;' data-ref="55LiveOut">LiveOut</dfn>, <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col6 decl" id="56AllocationOrder" title='AllocationOrder' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="56AllocationOrder">AllocationOrder</dfn>,</td></tr>
<tr><th id="381">381</th><td>    <em>bool</em> <dfn class="local col7 decl" id="57RestoreAfter" title='RestoreAfter' data-type='bool' data-ref="57RestoreAfter">RestoreAfter</dfn>) {</td></tr>
<tr><th id="382">382</th><td>  <em>bool</em> <dfn class="local col8 decl" id="58FoundTo" title='FoundTo' data-type='bool' data-ref="58FoundTo">FoundTo</dfn> = <b>false</b>;</td></tr>
<tr><th id="383">383</th><td>  <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="59Survivor" title='Survivor' data-type='MCPhysReg' data-ref="59Survivor">Survivor</dfn> = <var>0</var>;</td></tr>
<tr><th id="384">384</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col0 decl" id="60Pos" title='Pos' data-type='MachineBasicBlock::iterator' data-ref="60Pos">Pos</dfn>;</td></tr>
<tr><th id="385">385</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="61MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="61MBB">MBB</dfn> = *<a class="local col3 ref" href="#53From" title='From' data-ref="53From">From</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="386">386</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62InstrLimit" title='InstrLimit' data-type='unsigned int' data-ref="62InstrLimit">InstrLimit</dfn> = <var>25</var>;</td></tr>
<tr><th id="387">387</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="63InstrCountDown" title='InstrCountDown' data-type='unsigned int' data-ref="63InstrCountDown">InstrCountDown</dfn> = <a class="local col2 ref" href="#62InstrLimit" title='InstrLimit' data-ref="62InstrLimit">InstrLimit</a>;</td></tr>
<tr><th id="388">388</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="64TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="64TRI">TRI</dfn> = *<a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="389">389</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> <dfn class="local col5 decl" id="65Used" title='Used' data-type='llvm::LiveRegUnits' data-ref="65Used">Used</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::LiveRegUnits' data-ref="_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE">(</a><a class="local col4 ref" href="#64TRI" title='TRI' data-ref="64TRI">TRI</a>);</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="66I" title='I' data-type='MachineBasicBlock::iterator' data-ref="66I">I</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#53From" title='From' data-ref="53From">From</a>;; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a>) {</td></tr>
<tr><th id="392">392</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="67MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="67MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a>;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>    <a class="local col5 ref" href="#65Used" title='Used' data-ref="65Used">Used</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE" title='llvm::LiveRegUnits::accumulate' data-ref="_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE">accumulate</a>(<a class="local col7 ref" href="#67MI" title='MI' data-ref="67MI">MI</a>);</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>    <b>if</b> (<a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col4 ref" href="#54To" title='To' data-ref="54To">To</a>) {</td></tr>
<tr><th id="397">397</th><td>      <i>// See if one of the registers in RC wasn't used so far.</i></td></tr>
<tr><th id="398">398</th><td>      <b>for</b> (<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="68Reg" title='Reg' data-type='MCPhysReg' data-ref="68Reg">Reg</dfn> : <a class="local col6 ref" href="#56AllocationOrder" title='AllocationOrder' data-ref="56AllocationOrder">AllocationOrder</a>) {</td></tr>
<tr><th id="399">399</th><td>        <b>if</b> (!<a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg">Reg</a>) &amp;&amp; <a class="local col5 ref" href="#65Used" title='Used' data-ref="65Used">Used</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="400">400</th><td>            <a class="local col5 ref" href="#55LiveOut" title='LiveOut' data-ref="55LiveOut">LiveOut</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg">Reg</a>))</td></tr>
<tr><th id="401">401</th><td>          <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg">Reg</a></span>, <a class="local col1 ref" href="#61MBB" title='MBB' data-ref="61MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="402">402</th><td>      }</td></tr>
<tr><th id="403">403</th><td>      <i>// Otherwise we will continue up to InstrLimit instructions to find</i></td></tr>
<tr><th id="404">404</th><td><i>      // the register which is not defined/used for the longest time.</i></td></tr>
<tr><th id="405">405</th><td>      <a class="local col8 ref" href="#58FoundTo" title='FoundTo' data-ref="58FoundTo">FoundTo</a> = <b>true</b>;</td></tr>
<tr><th id="406">406</th><td>      <a class="local col0 ref" href="#60Pos" title='Pos' data-ref="60Pos">Pos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col4 ref" href="#54To" title='To' data-ref="54To">To</a>;</td></tr>
<tr><th id="407">407</th><td>      <i>// Note: It was fine so far to start our search at From, however now that</i></td></tr>
<tr><th id="408">408</th><td><i>      // we have to spill, and can only place the restore after From then</i></td></tr>
<tr><th id="409">409</th><td><i>      // add the regs used/defed by std::next(From) to the set.</i></td></tr>
<tr><th id="410">410</th><td>      <b>if</b> (<a class="local col7 ref" href="#57RestoreAfter" title='RestoreAfter' data-ref="57RestoreAfter">RestoreAfter</a>)</td></tr>
<tr><th id="411">411</th><td>        <a class="local col5 ref" href="#65Used" title='Used' data-ref="65Used">Used</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE" title='llvm::LiveRegUnits::accumulate' data-ref="_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE">accumulate</a>(<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#53From" title='From' data-ref="53From">From</a>));</td></tr>
<tr><th id="412">412</th><td>    }</td></tr>
<tr><th id="413">413</th><td>    <b>if</b> (<a class="local col8 ref" href="#58FoundTo" title='FoundTo' data-ref="58FoundTo">FoundTo</a>) {</td></tr>
<tr><th id="414">414</th><td>      <b>if</b> (<a class="local col9 ref" href="#59Survivor" title='Survivor' data-ref="59Survivor">Survivor</a> == <var>0</var> || !<a class="local col5 ref" href="#65Used" title='Used' data-ref="65Used">Used</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col9 ref" href="#59Survivor" title='Survivor' data-ref="59Survivor">Survivor</a>)) {</td></tr>
<tr><th id="415">415</th><td>        <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="69AvilableReg" title='AvilableReg' data-type='MCPhysReg' data-ref="69AvilableReg">AvilableReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="416">416</th><td>        <b>for</b> (<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="70Reg" title='Reg' data-type='MCPhysReg' data-ref="70Reg">Reg</dfn> : <a class="local col6 ref" href="#56AllocationOrder" title='AllocationOrder' data-ref="56AllocationOrder">AllocationOrder</a>) {</td></tr>
<tr><th id="417">417</th><td>          <b>if</b> (!<a class="local col2 ref" href="#52MRI" title='MRI' data-ref="52MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>) &amp;&amp; <a class="local col5 ref" href="#65Used" title='Used' data-ref="65Used">Used</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>)) {</td></tr>
<tr><th id="418">418</th><td>            <a class="local col9 ref" href="#69AvilableReg" title='AvilableReg' data-ref="69AvilableReg">AvilableReg</a> = <a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>;</td></tr>
<tr><th id="419">419</th><td>            <b>break</b>;</td></tr>
<tr><th id="420">420</th><td>          }</td></tr>
<tr><th id="421">421</th><td>        }</td></tr>
<tr><th id="422">422</th><td>        <b>if</b> (<a class="local col9 ref" href="#69AvilableReg" title='AvilableReg' data-ref="69AvilableReg">AvilableReg</a> == <var>0</var>)</td></tr>
<tr><th id="423">423</th><td>          <b>break</b>;</td></tr>
<tr><th id="424">424</th><td>        <a class="local col9 ref" href="#59Survivor" title='Survivor' data-ref="59Survivor">Survivor</a> = <a class="local col9 ref" href="#69AvilableReg" title='AvilableReg' data-ref="69AvilableReg">AvilableReg</a>;</td></tr>
<tr><th id="425">425</th><td>      }</td></tr>
<tr><th id="426">426</th><td>      <b>if</b> (--<a class="local col3 ref" href="#63InstrCountDown" title='InstrCountDown' data-ref="63InstrCountDown">InstrCountDown</a> == <var>0</var>)</td></tr>
<tr><th id="427">427</th><td>        <b>break</b>;</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>      <i>// Keep searching when we find a vreg since the spilled register will</i></td></tr>
<tr><th id="430">430</th><td><i>      // be usefull for this other vreg as well later.</i></td></tr>
<tr><th id="431">431</th><td>      <em>bool</em> <dfn class="local col1 decl" id="71FoundVReg" title='FoundVReg' data-type='bool' data-ref="71FoundVReg">FoundVReg</dfn> = <b>false</b>;</td></tr>
<tr><th id="432">432</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="72MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="72MO">MO</dfn> : <a class="local col7 ref" href="#67MI" title='MI' data-ref="67MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="433">433</th><td>        <b>if</b> (<a class="local col2 ref" href="#72MO" title='MO' data-ref="72MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#72MO" title='MO' data-ref="72MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="434">434</th><td>          <a class="local col1 ref" href="#71FoundVReg" title='FoundVReg' data-ref="71FoundVReg">FoundVReg</a> = <b>true</b>;</td></tr>
<tr><th id="435">435</th><td>          <b>break</b>;</td></tr>
<tr><th id="436">436</th><td>        }</td></tr>
<tr><th id="437">437</th><td>      }</td></tr>
<tr><th id="438">438</th><td>      <b>if</b> (<a class="local col1 ref" href="#71FoundVReg" title='FoundVReg' data-ref="71FoundVReg">FoundVReg</a>) {</td></tr>
<tr><th id="439">439</th><td>        <a class="local col3 ref" href="#63InstrCountDown" title='InstrCountDown' data-ref="63InstrCountDown">InstrCountDown</a> = <a class="local col2 ref" href="#62InstrLimit" title='InstrLimit' data-ref="62InstrLimit">InstrLimit</a>;</td></tr>
<tr><th id="440">440</th><td>        <a class="local col0 ref" href="#60Pos" title='Pos' data-ref="60Pos">Pos</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a>;</td></tr>
<tr><th id="441">441</th><td>      }</td></tr>
<tr><th id="442">442</th><td>      <b>if</b> (<a class="local col6 ref" href="#66I" title='I' data-ref="66I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#61MBB" title='MBB' data-ref="61MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>())</td></tr>
<tr><th id="443">443</th><td>        <b>break</b>;</td></tr>
<tr><th id="444">444</th><td>    }</td></tr>
<tr><th id="445">445</th><td>  }</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#59Survivor" title='Survivor' data-ref="59Survivor">Survivor</a></span>, <span class='refarg'><a class="local col0 ref" href="#60Pos" title='Pos' data-ref="60Pos">Pos</a></span>);</td></tr>
<tr><th id="448">448</th><td>}</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL23getFrameIndexOperandNumRN4llvm12MachineInstrE" title='getFrameIndexOperandNum' data-type='unsigned int getFrameIndexOperandNum(llvm::MachineInstr &amp; MI)' data-ref="_ZL23getFrameIndexOperandNumRN4llvm12MachineInstrE">getFrameIndexOperandNum</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="73MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="73MI">MI</dfn>) {</td></tr>
<tr><th id="451">451</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74i" title='i' data-type='unsigned int' data-ref="74i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="452">452</th><td>  <b>while</b> (!<a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74i" title='i' data-ref="74i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="453">453</th><td>    ++<a class="local col4 ref" href="#74i" title='i' data-ref="74i">i</a>;</td></tr>
<tr><th id="454">454</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i &lt; MI.getNumOperands() &amp;&amp; &quot;Instr doesn&apos;t have FrameIndex operand!&quot;) ? void (0) : __assert_fail (&quot;i &lt; MI.getNumOperands() &amp;&amp; \&quot;Instr doesn&apos;t have FrameIndex operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 454, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#74i" title='i' data-ref="74i">i</a> &lt; <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <q>"Instr doesn't have FrameIndex operand!"</q>);</td></tr>
<tr><th id="455">455</th><td>  }</td></tr>
<tr><th id="456">456</th><td>  <b>return</b> <a class="local col4 ref" href="#74i" title='i' data-ref="74i">i</a>;</td></tr>
<tr><th id="457">457</th><td>}</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo" title='llvm::RegScavenger::ScavengedInfo' data-ref="llvm::RegScavenger::ScavengedInfo">ScavengedInfo</a> &amp;</td></tr>
<tr><th id="460">460</th><td><a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger5spillEjRKNS_19TargetRegisterClassEiNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_" title='llvm::RegScavenger::spill' data-ref="_ZN4llvm12RegScavenger5spillEjRKNS_19TargetRegisterClassEiNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_">spill</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="75Reg" title='Reg' data-type='unsigned int' data-ref="75Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col6 decl" id="76RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="76RC">RC</dfn>, <em>int</em> <dfn class="local col7 decl" id="77SPAdj" title='SPAdj' data-type='int' data-ref="77SPAdj">SPAdj</dfn>,</td></tr>
<tr><th id="461">461</th><td>                    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="78Before" title='Before' data-type='MachineBasicBlock::iterator' data-ref="78Before">Before</dfn>,</td></tr>
<tr><th id="462">462</th><td>                    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="79UseMI" title='UseMI' data-type='MachineBasicBlock::iterator &amp;' data-ref="79UseMI">UseMI</dfn>) {</td></tr>
<tr><th id="463">463</th><td>  <i>// Find an available scavenging slot with size and alignment matching</i></td></tr>
<tr><th id="464">464</th><td><i>  // the requirements of the class RC.</i></td></tr>
<tr><th id="465">465</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="80MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="80MF">MF</dfn> = *<a class="local col8 ref" href="#78Before" title='Before' data-ref="78Before">Before</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="466">466</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col1 decl" id="81MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="81MFI">MFI</dfn> = <a class="local col0 ref" href="#80MF" title='MF' data-ref="80MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="467">467</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="82NeedSize" title='NeedSize' data-type='unsigned int' data-ref="82NeedSize">NeedSize</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(<a class="local col6 ref" href="#76RC" title='RC' data-ref="76RC">RC</a>);</td></tr>
<tr><th id="468">468</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="83NeedAlign" title='NeedAlign' data-type='unsigned int' data-ref="83NeedAlign">NeedAlign</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillAlignment' data-ref="_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE">getSpillAlignment</a>(<a class="local col6 ref" href="#76RC" title='RC' data-ref="76RC">RC</a>);</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="84SI" title='SI' data-type='unsigned int' data-ref="84SI">SI</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(), <dfn class="local col5 decl" id="85Diff" title='Diff' data-type='unsigned int' data-ref="85Diff">Diff</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="471">471</th><td>  <em>int</em> <dfn class="local col6 decl" id="86FIB" title='FIB' data-type='int' data-ref="86FIB">FIB</dfn> = <a class="local col1 ref" href="#81MFI" title='MFI' data-ref="81MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv" title='llvm::MachineFrameInfo::getObjectIndexBegin' data-ref="_ZNK4llvm16MachineFrameInfo19getObjectIndexBeginEv">getObjectIndexBegin</a>(), <dfn class="local col7 decl" id="87FIE" title='FIE' data-type='int' data-ref="87FIE">FIE</dfn> = <a class="local col1 ref" href="#81MFI" title='MFI' data-ref="81MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17getObjectIndexEndEv" title='llvm::MachineFrameInfo::getObjectIndexEnd' data-ref="_ZNK4llvm16MachineFrameInfo17getObjectIndexEndEv">getObjectIndexEnd</a>();</td></tr>
<tr><th id="472">472</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="88I" title='I' data-type='unsigned int' data-ref="88I">I</dfn> = <var>0</var>; <a class="local col8 ref" href="#88I" title='I' data-ref="88I">I</a> &lt; <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col8 ref" href="#88I" title='I' data-ref="88I">I</a>) {</td></tr>
<tr><th id="473">473</th><td>    <b>if</b> (<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#88I" title='I' data-ref="88I">I</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::Reg" title='llvm::RegScavenger::ScavengedInfo::Reg' data-ref="llvm::RegScavenger::ScavengedInfo::Reg">Reg</a> != <var>0</var>)</td></tr>
<tr><th id="474">474</th><td>      <b>continue</b>;</td></tr>
<tr><th id="475">475</th><td>    <i>// Verify that this slot is valid for this register.</i></td></tr>
<tr><th id="476">476</th><td>    <em>int</em> <dfn class="local col9 decl" id="89FI" title='FI' data-type='int' data-ref="89FI">FI</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#88I" title='I' data-ref="88I">I</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::FrameIndex" title='llvm::RegScavenger::ScavengedInfo::FrameIndex' data-ref="llvm::RegScavenger::ScavengedInfo::FrameIndex">FrameIndex</a>;</td></tr>
<tr><th id="477">477</th><td>    <b>if</b> (<a class="local col9 ref" href="#89FI" title='FI' data-ref="89FI">FI</a> &lt; <a class="local col6 ref" href="#86FIB" title='FIB' data-ref="86FIB">FIB</a> || <a class="local col9 ref" href="#89FI" title='FI' data-ref="89FI">FI</a> &gt;= <a class="local col7 ref" href="#87FIE" title='FIE' data-ref="87FIE">FIE</a>)</td></tr>
<tr><th id="478">478</th><td>      <b>continue</b>;</td></tr>
<tr><th id="479">479</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="90S" title='S' data-type='unsigned int' data-ref="90S">S</dfn> = <a class="local col1 ref" href="#81MFI" title='MFI' data-ref="81MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col9 ref" href="#89FI" title='FI' data-ref="89FI">FI</a>);</td></tr>
<tr><th id="480">480</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="91A" title='A' data-type='unsigned int' data-ref="91A">A</dfn> = <a class="local col1 ref" href="#81MFI" title='MFI' data-ref="81MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col9 ref" href="#89FI" title='FI' data-ref="89FI">FI</a>);</td></tr>
<tr><th id="481">481</th><td>    <b>if</b> (<a class="local col2 ref" href="#82NeedSize" title='NeedSize' data-ref="82NeedSize">NeedSize</a> &gt; <a class="local col0 ref" href="#90S" title='S' data-ref="90S">S</a> || <a class="local col3 ref" href="#83NeedAlign" title='NeedAlign' data-ref="83NeedAlign">NeedAlign</a> &gt; <a class="local col1 ref" href="#91A" title='A' data-ref="91A">A</a>)</td></tr>
<tr><th id="482">482</th><td>      <b>continue</b>;</td></tr>
<tr><th id="483">483</th><td>    <i>// Avoid wasting slots with large size and/or large alignment. Pick one</i></td></tr>
<tr><th id="484">484</th><td><i>    // that is the best fit for this register class (in street metric).</i></td></tr>
<tr><th id="485">485</th><td><i>    // Picking a larger slot than necessary could happen if a slot for a</i></td></tr>
<tr><th id="486">486</th><td><i>    // larger register is reserved before a slot for a smaller one. When</i></td></tr>
<tr><th id="487">487</th><td><i>    // trying to spill a smaller register, the large slot would be found</i></td></tr>
<tr><th id="488">488</th><td><i>    // first, thus making it impossible to spill the larger register later.</i></td></tr>
<tr><th id="489">489</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="92D" title='D' data-type='unsigned int' data-ref="92D">D</dfn> = (<a class="local col0 ref" href="#90S" title='S' data-ref="90S">S</a>-<a class="local col2 ref" href="#82NeedSize" title='NeedSize' data-ref="82NeedSize">NeedSize</a>) + (<a class="local col1 ref" href="#91A" title='A' data-ref="91A">A</a>-<a class="local col3 ref" href="#83NeedAlign" title='NeedAlign' data-ref="83NeedAlign">NeedAlign</a>);</td></tr>
<tr><th id="490">490</th><td>    <b>if</b> (<a class="local col2 ref" href="#92D" title='D' data-ref="92D">D</a> &lt; <a class="local col5 ref" href="#85Diff" title='Diff' data-ref="85Diff">Diff</a>) {</td></tr>
<tr><th id="491">491</th><td>      <a class="local col4 ref" href="#84SI" title='SI' data-ref="84SI">SI</a> = <a class="local col8 ref" href="#88I" title='I' data-ref="88I">I</a>;</td></tr>
<tr><th id="492">492</th><td>      <a class="local col5 ref" href="#85Diff" title='Diff' data-ref="85Diff">Diff</a> = <a class="local col2 ref" href="#92D" title='D' data-ref="92D">D</a>;</td></tr>
<tr><th id="493">493</th><td>    }</td></tr>
<tr><th id="494">494</th><td>  }</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>  <b>if</b> (<a class="local col4 ref" href="#84SI" title='SI' data-ref="84SI">SI</a> == <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>()) {</td></tr>
<tr><th id="497">497</th><td>    <i>// We need to scavenge a register but have no spill slot, the target</i></td></tr>
<tr><th id="498">498</th><td><i>    // must know how to do it (if not, we'll assert below).</i></td></tr>
<tr><th id="499">499</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo" title='llvm::RegScavenger::ScavengedInfo' data-ref="llvm::RegScavenger::ScavengedInfo">ScavengedInfo</a><a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger13ScavengedInfoC1Ei" title='llvm::RegScavenger::ScavengedInfo::ScavengedInfo' data-ref="_ZN4llvm12RegScavenger13ScavengedInfoC1Ei">(</a><a class="local col7 ref" href="#87FIE" title='FIE' data-ref="87FIE">FIE</a>));</td></tr>
<tr><th id="500">500</th><td>  }</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <i>// Avoid infinite regress</i></td></tr>
<tr><th id="503">503</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#84SI" title='SI' data-ref="84SI">SI</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::Reg" title='llvm::RegScavenger::ScavengedInfo::Reg' data-ref="llvm::RegScavenger::ScavengedInfo::Reg">Reg</a> = <a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>;</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <i>// If the target knows how to save/restore the register, let it do so;</i></td></tr>
<tr><th id="506">506</th><td><i>  // otherwise, use the emergency stack spill slot.</i></td></tr>
<tr><th id="507">507</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21saveScavengerRegisterERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS5_PKNS_19TargetRegisterClassEj" title='llvm::TargetRegisterInfo::saveScavengerRegister' data-ref="_ZNK4llvm18TargetRegisterInfo21saveScavengerRegisterERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS5_PKNS_19TargetRegisterClassEj">saveScavengerRegister</a>(<span class='refarg'>*<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBB" title='llvm::RegScavenger::MBB' data-ref="llvm::RegScavenger::MBB">MBB</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#78Before" title='Before' data-ref="78Before">Before</a>, <span class='refarg'><a class="local col9 ref" href="#79UseMI" title='UseMI' data-ref="79UseMI">UseMI</a></span>, &amp;<a class="local col6 ref" href="#76RC" title='RC' data-ref="76RC">RC</a>, <a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>)) {</td></tr>
<tr><th id="508">508</th><td>    <i>// Spill the scavenged register before \p Before.</i></td></tr>
<tr><th id="509">509</th><td>    <em>int</em> <dfn class="local col3 decl" id="93FI" title='FI' data-type='int' data-ref="93FI">FI</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#84SI" title='SI' data-ref="84SI">SI</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::FrameIndex" title='llvm::RegScavenger::ScavengedInfo::FrameIndex' data-ref="llvm::RegScavenger::ScavengedInfo::FrameIndex">FrameIndex</a>;</td></tr>
<tr><th id="510">510</th><td>    <b>if</b> (<a class="local col3 ref" href="#93FI" title='FI' data-ref="93FI">FI</a> &lt; <a class="local col6 ref" href="#86FIB" title='FIB' data-ref="86FIB">FIB</a> || <a class="local col3 ref" href="#93FI" title='FI' data-ref="93FI">FI</a> &gt;= <a class="local col7 ref" href="#87FIE" title='FIE' data-ref="87FIE">FIE</a>) {</td></tr>
<tr><th id="511">511</th><td>      <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col4 decl" id="94Msg" title='Msg' data-type='std::string' data-ref="94Msg">Msg</dfn> = <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_">(</a><q>"Error while trying to spill "</q>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="512">512</th><td>          <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo7getNameEj" title='llvm::MCRegisterInfo::getName' data-ref="_ZNK4llvm14MCRegisterInfo7getNameEj">getName</a>(<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>" from class "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(&amp;<a class="local col6 ref" href="#76RC" title='RC' data-ref="76RC">RC</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="513">513</th><td>          <q>": Cannot scavenge register without an emergency spill slot!"</q>;</td></tr>
<tr><th id="514">514</th><td>      <a class="ref" href="../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<a class="local col4 ref" href="#94Msg" title='Msg' data-ref="94Msg">Msg</a>.<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string5c_strEv" title='std::__cxx11::basic_string::c_str' data-ref="_ZNKSt7__cxx1112basic_string5c_strEv">c_str</a>());</td></tr>
<tr><th id="515">515</th><td>    }</td></tr>
<tr><th id="516">516</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TII" title='llvm::RegScavenger::TII' data-ref="llvm::RegScavenger::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegist740367" title='llvm::TargetInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegist740367">storeRegToStackSlot</a>(<span class='refarg'>*<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBB" title='llvm::RegScavenger::MBB' data-ref="llvm::RegScavenger::MBB">MBB</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#78Before" title='Before' data-ref="78Before">Before</a>, <a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>, <b>true</b>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#84SI" title='SI' data-ref="84SI">SI</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::FrameIndex" title='llvm::RegScavenger::ScavengedInfo::FrameIndex' data-ref="llvm::RegScavenger::ScavengedInfo::FrameIndex">FrameIndex</a>,</td></tr>
<tr><th id="517">517</th><td>                             &amp;<a class="local col6 ref" href="#76RC" title='RC' data-ref="76RC">RC</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>);</td></tr>
<tr><th id="518">518</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="95II" title='II' data-type='MachineBasicBlock::iterator' data-ref="95II">II</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#78Before" title='Before' data-ref="78Before">Before</a>);</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="96FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="96FIOperandNum">FIOperandNum</dfn> = <a class="tu ref" href="#_ZL23getFrameIndexOperandNumRN4llvm12MachineInstrE" title='getFrameIndexOperandNum' data-use='c' data-ref="_ZL23getFrameIndexOperandNumRN4llvm12MachineInstrE">getFrameIndexOperandNum</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#95II" title='II' data-ref="95II">II</a></span>);</td></tr>
<tr><th id="521">521</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::TargetRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm18TargetRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95II" title='II' data-ref="95II">II</a>, <a class="local col7 ref" href="#77SPAdj" title='SPAdj' data-ref="77SPAdj">SPAdj</a>, <a class="local col6 ref" href="#96FIOperandNum" title='FIOperandNum' data-ref="96FIOperandNum">FIOperandNum</a>, <b>this</b>);</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>    <i>// Restore the scavenged register before its use (or first terminator).</i></td></tr>
<tr><th id="524">524</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TII" title='llvm::RegScavenger::TII' data-ref="llvm::RegScavenger::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegist12604998" title='llvm::TargetInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegist12604998">loadRegFromStackSlot</a>(<span class='refarg'>*<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBB" title='llvm::RegScavenger::MBB' data-ref="llvm::RegScavenger::MBB">MBB</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#79UseMI" title='UseMI' data-ref="79UseMI">UseMI</a>, <a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#84SI" title='SI' data-ref="84SI">SI</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::FrameIndex" title='llvm::RegScavenger::ScavengedInfo::FrameIndex' data-ref="llvm::RegScavenger::ScavengedInfo::FrameIndex">FrameIndex</a>,</td></tr>
<tr><th id="525">525</th><td>                              &amp;<a class="local col6 ref" href="#76RC" title='RC' data-ref="76RC">RC</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>);</td></tr>
<tr><th id="526">526</th><td>    <a class="local col5 ref" href="#95II" title='II' data-ref="95II">II</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#79UseMI" title='UseMI' data-ref="79UseMI">UseMI</a>);</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>    <a class="local col6 ref" href="#96FIOperandNum" title='FIOperandNum' data-ref="96FIOperandNum">FIOperandNum</a> = <a class="tu ref" href="#_ZL23getFrameIndexOperandNumRN4llvm12MachineInstrE" title='getFrameIndexOperandNum' data-use='c' data-ref="_ZL23getFrameIndexOperandNumRN4llvm12MachineInstrE">getFrameIndexOperandNum</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#95II" title='II' data-ref="95II">II</a></span>);</td></tr>
<tr><th id="529">529</th><td>    <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::TargetRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm18TargetRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95II" title='II' data-ref="95II">II</a>, <a class="local col7 ref" href="#77SPAdj" title='SPAdj' data-ref="77SPAdj">SPAdj</a>, <a class="local col6 ref" href="#96FIOperandNum" title='FIOperandNum' data-ref="96FIOperandNum">FIOperandNum</a>, <b>this</b>);</td></tr>
<tr><th id="530">530</th><td>  }</td></tr>
<tr><th id="531">531</th><td>  <b>return</b> <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::Scavenged" title='llvm::RegScavenger::Scavenged' data-ref="llvm::RegScavenger::Scavenged">Scavenged</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#84SI" title='SI' data-ref="84SI">SI</a>]</a>;</td></tr>
<tr><th id="532">532</th><td>}</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='llvm::RegScavenger::scavengeRegister' data-ref="_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">scavengeRegister</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="97RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="97RC">RC</dfn>,</td></tr>
<tr><th id="535">535</th><td>                                        <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="98I" title='I' data-type='MachineBasicBlock::iterator' data-ref="98I">I</dfn>,</td></tr>
<tr><th id="536">536</th><td>                                        <em>int</em> <dfn class="local col9 decl" id="99SPAdj" title='SPAdj' data-type='int' data-ref="99SPAdj">SPAdj</dfn>, <em>bool</em> <dfn class="local col0 decl" id="100AllowSpill" title='AllowSpill' data-type='bool' data-ref="100AllowSpill">AllowSpill</dfn>) {</td></tr>
<tr><th id="537">537</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="101MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="101MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#98I" title='I' data-ref="98I">I</a>;</td></tr>
<tr><th id="538">538</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="102MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="102MF">MF</dfn> = *<a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="539">539</th><td>  <i>// Consider all allocatable registers in the register class initially</i></td></tr>
<tr><th id="540">540</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col3 decl" id="103Candidates" title='Candidates' data-type='llvm::BitVector' data-ref="103Candidates">Candidates</dfn> = <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableSet' data-ref="_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE">getAllocatableSet</a>(<a class="local col2 ref" href="#102MF" title='MF' data-ref="102MF">MF</a>, <a class="local col7 ref" href="#97RC" title='RC' data-ref="97RC">RC</a>);</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>  <i>// Exclude all the registers being used by the instruction.</i></td></tr>
<tr><th id="543">543</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="104MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="104MO">MO</dfn> : <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="544">544</th><td>    <b>if</b> (<a class="local col4 ref" href="#104MO" title='MO' data-ref="104MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#104MO" title='MO' data-ref="104MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <var>0</var> &amp;&amp; !(<a class="local col4 ref" href="#104MO" title='MO' data-ref="104MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col4 ref" href="#104MO" title='MO' data-ref="104MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) &amp;&amp;</td></tr>
<tr><th id="545">545</th><td>        !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#104MO" title='MO' data-ref="104MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="546">546</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col5 decl" id="105AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="105AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col4 ref" href="#104MO" title='MO' data-ref="104MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>, <b>true</b>); <a class="local col5 ref" href="#105AI" title='AI' data-ref="105AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col5 ref" href="#105AI" title='AI' data-ref="105AI">AI</a>)</td></tr>
<tr><th id="547">547</th><td>        <a class="local col3 ref" href="#103Candidates" title='Candidates' data-ref="103Candidates">Candidates</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col5 ref" href="#105AI" title='AI' data-ref="105AI">AI</a>);</td></tr>
<tr><th id="548">548</th><td>  }</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>  <i>// Try to find a register that's unused if there is one, as then we won't</i></td></tr>
<tr><th id="551">551</th><td><i>  // have to spill.</i></td></tr>
<tr><th id="552">552</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col6 decl" id="106Available" title='Available' data-type='llvm::BitVector' data-ref="106Available">Available</dfn> = <a class="member" href="#_ZN4llvm12RegScavenger16getRegsAvailableEPKNS_19TargetRegisterClassE" title='llvm::RegScavenger::getRegsAvailable' data-ref="_ZN4llvm12RegScavenger16getRegsAvailableEPKNS_19TargetRegisterClassE">getRegsAvailable</a>(<a class="local col7 ref" href="#97RC" title='RC' data-ref="97RC">RC</a>);</td></tr>
<tr><th id="553">553</th><td>  <a class="local col6 ref" href="#106Available" title='Available' data-ref="106Available">Available</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraNERKS0_" title='llvm::BitVector::operator&amp;=' data-ref="_ZN4llvm9BitVectoraNERKS0_">&amp;=</a> <a class="local col3 ref" href="#103Candidates" title='Candidates' data-ref="103Candidates">Candidates</a>;</td></tr>
<tr><th id="554">554</th><td>  <b>if</b> (<a class="local col6 ref" href="#106Available" title='Available' data-ref="106Available">Available</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector3anyEv" title='llvm::BitVector::any' data-ref="_ZNK4llvm9BitVector3anyEv">any</a>())</td></tr>
<tr><th id="555">555</th><td>    <a class="local col3 ref" href="#103Candidates" title='Candidates' data-ref="103Candidates">Candidates</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraSERKS0_" title='llvm::BitVector::operator=' data-ref="_ZN4llvm9BitVectoraSERKS0_">=</a> <a class="local col6 ref" href="#106Available" title='Available' data-ref="106Available">Available</a>;</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <i>// Find the register whose use is furthest away.</i></td></tr>
<tr><th id="558">558</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col7 decl" id="107UseMI" title='UseMI' data-type='MachineBasicBlock::iterator' data-ref="107UseMI">UseMI</dfn>;</td></tr>
<tr><th id="559">559</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="108SReg" title='SReg' data-type='unsigned int' data-ref="108SReg">SReg</dfn> = <a class="member" href="#_ZN4llvm12RegScavenger15findSurvivorRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_9BitVectorEjRS3_" title='llvm::RegScavenger::findSurvivorReg' data-ref="_ZN4llvm12RegScavenger15findSurvivorRegENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_9BitVectorEjRS3_">findSurvivorReg</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#98I" title='I' data-ref="98I">I</a>, <span class='refarg'><a class="local col3 ref" href="#103Candidates" title='Candidates' data-ref="103Candidates">Candidates</a></span>, <var>25</var>, <span class='refarg'><a class="local col7 ref" href="#107UseMI" title='UseMI' data-ref="107UseMI">UseMI</a></span>);</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>  <i>// If we found an unused register there is no reason to spill it.</i></td></tr>
<tr><th id="562">562</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm12RegScavenger9isRegUsedEjb" title='llvm::RegScavenger::isRegUsed' data-ref="_ZNK4llvm12RegScavenger9isRegUsedEjb">isRegUsed</a>(<a class="local col8 ref" href="#108SReg" title='SReg' data-ref="108SReg">SReg</a>)) {</td></tr>
<tr><th id="563">563</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;reg-scavenging&quot;)) { dbgs() &lt;&lt; &quot;Scavenged register: &quot; &lt;&lt; printReg(SReg, TRI) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scavenged register: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#108SReg" title='SReg' data-ref="108SReg">SReg</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="564">564</th><td>    <b>return</b> <a class="local col8 ref" href="#108SReg" title='SReg' data-ref="108SReg">SReg</a>;</td></tr>
<tr><th id="565">565</th><td>  }</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <b>if</b> (!<a class="local col0 ref" href="#100AllowSpill" title='AllowSpill' data-ref="100AllowSpill">AllowSpill</a>)</td></tr>
<tr><th id="568">568</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo" title='llvm::RegScavenger::ScavengedInfo' data-ref="llvm::RegScavenger::ScavengedInfo">ScavengedInfo</a> &amp;<dfn class="local col9 decl" id="109Scavenged" title='Scavenged' data-type='llvm::RegScavenger::ScavengedInfo &amp;' data-ref="109Scavenged">Scavenged</dfn> = <a class="member" href="#_ZN4llvm12RegScavenger5spillEjRKNS_19TargetRegisterClassEiNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_" title='llvm::RegScavenger::spill' data-ref="_ZN4llvm12RegScavenger5spillEjRKNS_19TargetRegisterClassEiNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_">spill</a>(<a class="local col8 ref" href="#108SReg" title='SReg' data-ref="108SReg">SReg</a>, *<a class="local col7 ref" href="#97RC" title='RC' data-ref="97RC">RC</a>, <a class="local col9 ref" href="#99SPAdj" title='SPAdj' data-ref="99SPAdj">SPAdj</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#98I" title='I' data-ref="98I">I</a>, <span class='refarg'><a class="local col7 ref" href="#107UseMI" title='UseMI' data-ref="107UseMI">UseMI</a></span>);</td></tr>
<tr><th id="571">571</th><td>  <a class="local col9 ref" href="#109Scavenged" title='Scavenged' data-ref="109Scavenged">Scavenged</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::Restore" title='llvm::RegScavenger::ScavengedInfo::Restore' data-ref="llvm::RegScavenger::ScavengedInfo::Restore">Restore</a> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#107UseMI" title='UseMI' data-ref="107UseMI">UseMI</a>);</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;reg-scavenging&quot;)) { dbgs() &lt;&lt; &quot;Scavenged register (with spill): &quot; &lt;&lt; printReg(SReg, TRI) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scavenged register (with spill): "</q></td></tr>
<tr><th id="574">574</th><td>                    <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#108SReg" title='SReg' data-ref="108SReg">SReg</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <b>return</b> <a class="local col8 ref" href="#108SReg" title='SReg' data-ref="108SReg">SReg</a>;</td></tr>
<tr><th id="577">577</th><td>}</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a>::<dfn class="decl def" id="_ZN4llvm12RegScavenger25scavengeRegisterBackwardsERKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbib" title='llvm::RegScavenger::scavengeRegisterBackwards' data-ref="_ZN4llvm12RegScavenger25scavengeRegisterBackwardsERKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbib">scavengeRegisterBackwards</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col0 decl" id="110RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="110RC">RC</dfn>,</td></tr>
<tr><th id="580">580</th><td>                                                 <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="111To" title='To' data-type='MachineBasicBlock::iterator' data-ref="111To">To</dfn>,</td></tr>
<tr><th id="581">581</th><td>                                                 <em>bool</em> <dfn class="local col2 decl" id="112RestoreAfter" title='RestoreAfter' data-type='bool' data-ref="112RestoreAfter">RestoreAfter</dfn>, <em>int</em> <dfn class="local col3 decl" id="113SPAdj" title='SPAdj' data-type='int' data-ref="113SPAdj">SPAdj</dfn>,</td></tr>
<tr><th id="582">582</th><td>                                                 <em>bool</em> <dfn class="local col4 decl" id="114AllowSpill" title='AllowSpill' data-type='bool' data-ref="114AllowSpill">AllowSpill</dfn>) {</td></tr>
<tr><th id="583">583</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="115MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="115MBB">MBB</dfn> = *<a class="local col1 ref" href="#111To" title='To' data-ref="111To">To</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="584">584</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="116MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="116MF">MF</dfn> = *<a class="local col5 ref" href="#115MBB" title='MBB' data-ref="115MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>  <i>// Find the register whose use is furthest away.</i></td></tr>
<tr><th id="587">587</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col7 decl" id="117UseMI" title='UseMI' data-type='MachineBasicBlock::iterator' data-ref="117UseMI">UseMI</dfn>;</td></tr>
<tr><th id="588">588</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col8 decl" id="118AllocationOrder" title='AllocationOrder' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="118AllocationOrder">AllocationOrder</dfn> = <a class="local col0 ref" href="#110RC" title='RC' data-ref="110RC">RC</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass21getRawAllocationOrderERKNS_15MachineFunctionE" title='llvm::TargetRegisterClass::getRawAllocationOrder' data-ref="_ZNK4llvm19TargetRegisterClass21getRawAllocationOrderERKNS_15MachineFunctionE">getRawAllocationOrder</a>(<a class="local col6 ref" href="#116MF" title='MF' data-ref="116MF">MF</a>);</td></tr>
<tr><th id="589">589</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>&gt; <dfn class="local col9 decl" id="119P" title='P' data-type='std::pair&lt;MCPhysReg, MachineBasicBlock::iterator&gt;' data-ref="119P">P</dfn> =</td></tr>
<tr><th id="590">590</th><td>      <a class="tu ref" href="#_ZL21findSurvivorBackwardsRKN4llvm19MachineRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_RKNS_12LiveRegUnitsENS_8ArrayRefItEEb" title='findSurvivorBackwards' data-use='c' data-ref="_ZL21findSurvivorBackwardsRKN4llvm19MachineRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_RKNS_12LiveRegUnitsENS_8ArrayRefItEEb">findSurvivorBackwards</a>(*<a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MRI" title='llvm::RegScavenger::MRI' data-ref="llvm::RegScavenger::MRI">MRI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#111To" title='To' data-ref="111To">To</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::LiveUnits" title='llvm::RegScavenger::LiveUnits' data-ref="llvm::RegScavenger::LiveUnits">LiveUnits</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefItEC1ERKS1_"></a><a class="local col8 ref" href="#118AllocationOrder" title='AllocationOrder' data-ref="118AllocationOrder">AllocationOrder</a>,</td></tr>
<tr><th id="591">591</th><td>                            <a class="local col2 ref" href="#112RestoreAfter" title='RestoreAfter' data-ref="112RestoreAfter">RestoreAfter</a>);</td></tr>
<tr><th id="592">592</th><td>  <a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="120Reg" title='Reg' data-type='MCPhysReg' data-ref="120Reg">Reg</dfn> = <a class="local col9 ref" href="#119P" title='P' data-ref="119P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned short, llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt; &gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="593">593</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="121SpillBefore" title='SpillBefore' data-type='MachineBasicBlock::iterator' data-ref="121SpillBefore">SpillBefore</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#119P" title='P' data-ref="119P">P</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned short, llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="594">594</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg != 0 &amp;&amp; &quot;No register left to scavenge!&quot;) ? void (0) : __assert_fail (&quot;Reg != 0 &amp;&amp; \&quot;No register left to scavenge!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 594, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#120Reg" title='Reg' data-ref="120Reg">Reg</a> != <var>0</var> &amp;&amp; <q>"No register left to scavenge!"</q>);</td></tr>
<tr><th id="595">595</th><td>  <i>// Found an available register?</i></td></tr>
<tr><th id="596">596</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="local col1 ref" href="#121SpillBefore" title='SpillBefore' data-ref="121SpillBefore">SpillBefore</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#115MBB" title='MBB' data-ref="115MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="597">597</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;reg-scavenging&quot;)) { dbgs() &lt;&lt; &quot;Scavenged free register: &quot; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scavenged free register: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#120Reg" title='Reg' data-ref="120Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>)</td></tr>
<tr><th id="598">598</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="599">599</th><td>    <b>return</b> <a class="local col0 ref" href="#120Reg" title='Reg' data-ref="120Reg">Reg</a>;</td></tr>
<tr><th id="600">600</th><td>  }</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>  <b>if</b> (!<a class="local col4 ref" href="#114AllowSpill" title='AllowSpill' data-ref="114AllowSpill">AllowSpill</a>)</td></tr>
<tr><th id="603">603</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="122ReloadAfter" title='ReloadAfter' data-type='MachineBasicBlock::iterator' data-ref="122ReloadAfter">ReloadAfter</dfn> =</td></tr>
<tr><th id="606">606</th><td>    <a class="local col2 ref" href="#112RestoreAfter" title='RestoreAfter' data-ref="112RestoreAfter">RestoreAfter</a> ? <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a>) : <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::MBBI" title='llvm::RegScavenger::MBBI' data-ref="llvm::RegScavenger::MBBI">MBBI</a>;</td></tr>
<tr><th id="607">607</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="123ReloadBefore" title='ReloadBefore' data-type='MachineBasicBlock::iterator' data-ref="123ReloadBefore">ReloadBefore</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#122ReloadAfter" title='ReloadAfter' data-ref="122ReloadAfter">ReloadAfter</a>);</td></tr>
<tr><th id="608">608</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="local col3 ref" href="#123ReloadBefore" title='ReloadBefore' data-ref="123ReloadBefore">ReloadBefore</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#115MBB" title='MBB' data-ref="115MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="609">609</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;reg-scavenging&quot;)) { dbgs() &lt;&lt; &quot;Reload before: &quot; &lt;&lt; *ReloadBefore &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Reload before: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#123ReloadBefore" title='ReloadBefore' data-ref="123ReloadBefore">ReloadBefore</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="610">610</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo" title='llvm::RegScavenger::ScavengedInfo' data-ref="llvm::RegScavenger::ScavengedInfo">ScavengedInfo</a> &amp;<dfn class="local col4 decl" id="124Scavenged" title='Scavenged' data-type='llvm::RegScavenger::ScavengedInfo &amp;' data-ref="124Scavenged">Scavenged</dfn> = <a class="member" href="#_ZN4llvm12RegScavenger5spillEjRKNS_19TargetRegisterClassEiNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_" title='llvm::RegScavenger::spill' data-ref="_ZN4llvm12RegScavenger5spillEjRKNS_19TargetRegisterClassEiNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_">spill</a>(<a class="local col0 ref" href="#120Reg" title='Reg' data-ref="120Reg">Reg</a>, <a class="local col0 ref" href="#110RC" title='RC' data-ref="110RC">RC</a>, <a class="local col3 ref" href="#113SPAdj" title='SPAdj' data-ref="113SPAdj">SPAdj</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#121SpillBefore" title='SpillBefore' data-ref="121SpillBefore">SpillBefore</a>, <span class='refarg'><a class="local col3 ref" href="#123ReloadBefore" title='ReloadBefore' data-ref="123ReloadBefore">ReloadBefore</a></span>);</td></tr>
<tr><th id="611">611</th><td>  <a class="local col4 ref" href="#124Scavenged" title='Scavenged' data-ref="124Scavenged">Scavenged</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::ScavengedInfo::Restore" title='llvm::RegScavenger::ScavengedInfo::Restore' data-ref="llvm::RegScavenger::ScavengedInfo::Restore">Restore</a> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#121SpillBefore" title='SpillBefore' data-ref="121SpillBefore">SpillBefore</a>);</td></tr>
<tr><th id="612">612</th><td>  <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::LiveUnits" title='llvm::RegScavenger::LiveUnits' data-ref="llvm::RegScavenger::LiveUnits">LiveUnits</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits9removeRegEt" title='llvm::LiveRegUnits::removeReg' data-ref="_ZN4llvm12LiveRegUnits9removeRegEt">removeReg</a>(<a class="local col0 ref" href="#120Reg" title='Reg' data-ref="120Reg">Reg</a>);</td></tr>
<tr><th id="613">613</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;reg-scavenging&quot;)) { dbgs() &lt;&lt; &quot;Scavenged register with spill: &quot; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot; until &quot; &lt;&lt; *SpillBefore; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Scavenged register with spill: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#120Reg" title='Reg' data-ref="120Reg">Reg</a>, <a class="member" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger::TRI" title='llvm::RegScavenger::TRI' data-ref="llvm::RegScavenger::TRI">TRI</a>)</td></tr>
<tr><th id="614">614</th><td>             <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" until "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#121SpillBefore" title='SpillBefore' data-ref="121SpillBefore">SpillBefore</a>);</td></tr>
<tr><th id="615">615</th><td>  <b>return</b> <a class="local col0 ref" href="#120Reg" title='Reg' data-ref="120Reg">Reg</a>;</td></tr>
<tr><th id="616">616</th><td>}</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><i class="doc" data-doc="_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerEjb">/// Allocate a register for the virtual register<span class="command"> \p</span> <span class="arg">VReg.</span> The last use of</i></td></tr>
<tr><th id="619">619</th><td><i class="doc" data-doc="_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerEjb">///<span class="command"> \p</span> <span class="arg">VReg</span> is around the current position of the register scavenger<span class="command"> \p</span> <span class="arg">RS.</span></i></td></tr>
<tr><th id="620">620</th><td><i class="doc" data-doc="_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerEjb">///<span class="command"> \p</span> <span class="arg">ReserveAfter</span> controls whether the scavenged register needs to be reserved</i></td></tr>
<tr><th id="621">621</th><td><i class="doc" data-doc="_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerEjb">/// after the current instruction, otherwise it will only be reserved before the</i></td></tr>
<tr><th id="622">622</th><td><i class="doc" data-doc="_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerEjb">/// current instruction.</i></td></tr>
<tr><th id="623">623</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerEjb" title='scavengeVReg' data-type='unsigned int scavengeVReg(llvm::MachineRegisterInfo &amp; MRI, llvm::RegScavenger &amp; RS, unsigned int VReg, bool ReserveAfter)' data-ref="_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerEjb">scavengeVReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="125MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="125MRI">MRI</dfn>, <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> &amp;<dfn class="local col6 decl" id="126RS" title='RS' data-type='llvm::RegScavenger &amp;' data-ref="126RS">RS</dfn>,</td></tr>
<tr><th id="624">624</th><td>                             <em>unsigned</em> <dfn class="local col7 decl" id="127VReg" title='VReg' data-type='unsigned int' data-ref="127VReg">VReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="128ReserveAfter" title='ReserveAfter' data-type='bool' data-ref="128ReserveAfter">ReserveAfter</dfn>) {</td></tr>
<tr><th id="625">625</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="129TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="129TRI">TRI</dfn> = *<a class="local col5 ref" href="#125MRI" title='MRI' data-ref="125MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="626">626</th><td><u>#<span data-ppcond="626">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="627">627</th><td>  <i>// Verify that all definitions and uses are in the same basic block.</i></td></tr>
<tr><th id="628">628</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="130CommonMBB" title='CommonMBB' data-type='const llvm::MachineBasicBlock *' data-ref="130CommonMBB">CommonMBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="629">629</th><td>  <i>// Real definition for the reg, re-definitions are not considered.</i></td></tr>
<tr><th id="630">630</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="131RealDef" title='RealDef' data-type='const llvm::MachineInstr *' data-ref="131RealDef">RealDef</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="631">631</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="132MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="132MO">MO</dfn> : <a class="local col5 ref" href="#125MRI" title='MRI' data-ref="125MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18reg_nodbg_operandsEj" title='llvm::MachineRegisterInfo::reg_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18reg_nodbg_operandsEj">reg_nodbg_operands</a>(<a class="local col7 ref" href="#127VReg" title='VReg' data-ref="127VReg">VReg</a>)) {</td></tr>
<tr><th id="632">632</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="133MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="133MBB">MBB</dfn> = <a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="633">633</th><td>    <b>if</b> (<a class="local col0 ref" href="#130CommonMBB" title='CommonMBB' data-ref="130CommonMBB">CommonMBB</a> == <b>nullptr</b>)</td></tr>
<tr><th id="634">634</th><td>      <a class="local col0 ref" href="#130CommonMBB" title='CommonMBB' data-ref="130CommonMBB">CommonMBB</a> = <a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a>;</td></tr>
<tr><th id="635">635</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB == CommonMBB &amp;&amp; &quot;All defs+uses must be in the same basic block&quot;) ? void (0) : __assert_fail (&quot;MBB == CommonMBB &amp;&amp; \&quot;All defs+uses must be in the same basic block\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 635, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#133MBB" title='MBB' data-ref="133MBB">MBB</a> == <a class="local col0 ref" href="#130CommonMBB" title='CommonMBB' data-ref="130CommonMBB">CommonMBB</a> &amp;&amp; <q>"All defs+uses must be in the same basic block"</q>);</td></tr>
<tr><th id="636">636</th><td>    <b>if</b> (<a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="637">637</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="134MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="134MI">MI</dfn> = *<a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="638">638</th><td>      <b>if</b> (!<a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col7 ref" href="#127VReg" title='VReg' data-ref="127VReg">VReg</a>, &amp;<a class="local col9 ref" href="#129TRI" title='TRI' data-ref="129TRI">TRI</a>)) {</td></tr>
<tr><th id="639">639</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!RealDef || RealDef == &amp;MI) &amp;&amp; &quot;Can have at most one definition which is not a redefinition&quot;) ? void (0) : __assert_fail (&quot;(!RealDef || RealDef == &amp;MI) &amp;&amp; \&quot;Can have at most one definition which is not a redefinition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 640, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col1 ref" href="#131RealDef" title='RealDef' data-ref="131RealDef">RealDef</a> || <a class="local col1 ref" href="#131RealDef" title='RealDef' data-ref="131RealDef">RealDef</a> == &amp;<a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI">MI</a>) &amp;&amp;</td></tr>
<tr><th id="640">640</th><td>               <q>"Can have at most one definition which is not a redefinition"</q>);</td></tr>
<tr><th id="641">641</th><td>        <a class="local col1 ref" href="#131RealDef" title='RealDef' data-ref="131RealDef">RealDef</a> = &amp;<a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI">MI</a>;</td></tr>
<tr><th id="642">642</th><td>      }</td></tr>
<tr><th id="643">643</th><td>    }</td></tr>
<tr><th id="644">644</th><td>  }</td></tr>
<tr><th id="645">645</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RealDef != nullptr &amp;&amp; &quot;Must have at least 1 Def&quot;) ? void (0) : __assert_fail (&quot;RealDef != nullptr &amp;&amp; \&quot;Must have at least 1 Def\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 645, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#131RealDef" title='RealDef' data-ref="131RealDef">RealDef</a> != <b>nullptr</b> &amp;&amp; <q>"Must have at least 1 Def"</q>);</td></tr>
<tr><th id="646">646</th><td><u>#<span data-ppcond="626">endif</span></u></td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <i>// We should only have one definition of the register. However to accommodate</i></td></tr>
<tr><th id="649">649</th><td><i>  // the requirements of two address code we also allow definitions in</i></td></tr>
<tr><th id="650">650</th><td><i>  // subsequent instructions provided they also read the register. That way</i></td></tr>
<tr><th id="651">651</th><td><i>  // we get a single contiguous lifetime.</i></td></tr>
<tr><th id="652">652</th><td><i>  //</i></td></tr>
<tr><th id="653">653</th><td><i>  // Definitions in MRI.def_begin() are unordered, search for the first.</i></td></tr>
<tr><th id="654">654</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::def_iterator" title='llvm::MachineRegisterInfo::def_iterator' data-type='defusechain_iterator&lt;false, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::def_iterator">def_iterator</a> <dfn class="local col5 decl" id="135FirstDef" title='FirstDef' data-type='MachineRegisterInfo::def_iterator' data-ref="135FirstDef">FirstDef</dfn> =</td></tr>
<tr><th id="655">655</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt7find_ifT_S_T0_" title='std::find_if' data-ref="_ZSt7find_ifT_S_T0_">find_if</a>(<a class="local col5 ref" href="#125MRI" title='MRI' data-ref="125MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</a>(<a class="local col7 ref" href="#127VReg" title='VReg' data-ref="127VReg">VReg</a>), <a class="local col5 ref" href="#125MRI" title='MRI' data-ref="125MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7def_endEv" title='llvm::MachineRegisterInfo::def_end' data-ref="_ZN4llvm19MachineRegisterInfo7def_endEv">def_end</a>(),</td></tr>
<tr><th id="656">656</th><td>                 [VReg, &amp;TRI](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="136MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="136MO">MO</dfn>) {</td></tr>
<tr><th id="657">657</th><td>      <b>return</b> !<a class="local col6 ref" href="#136MO" title='MO' data-ref="136MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col7 ref" href="#127VReg" title='VReg' data-ref="127VReg">VReg</a>, &amp;<a class="local col9 ref" href="#129TRI" title='TRI' data-ref="129TRI">TRI</a>);</td></tr>
<tr><th id="658">658</th><td>    });</td></tr>
<tr><th id="659">659</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FirstDef != MRI.def_end() &amp;&amp; &quot;Must have one definition that does not redefine vreg&quot;) ? void (0) : __assert_fail (&quot;FirstDef != MRI.def_end() &amp;&amp; \&quot;Must have one definition that does not redefine vreg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 660, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#135FirstDef" title='FirstDef' data-ref="135FirstDef">FirstDef</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col5 ref" href="#125MRI" title='MRI' data-ref="125MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7def_endEv" title='llvm::MachineRegisterInfo::def_end' data-ref="_ZN4llvm19MachineRegisterInfo7def_endEv">def_end</a>() &amp;&amp;</td></tr>
<tr><th id="660">660</th><td>         <q>"Must have one definition that does not redefine vreg"</q>);</td></tr>
<tr><th id="661">661</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="137DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="137DefMI">DefMI</dfn> = *<a class="local col5 ref" href="#135FirstDef" title='FirstDef' data-ref="135FirstDef">FirstDef</a><a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <i>// The register scavenger will report a free register inserting an emergency</i></td></tr>
<tr><th id="664">664</th><td><i>  // spill/reload if necessary.</i></td></tr>
<tr><th id="665">665</th><td>  <em>int</em> <dfn class="local col8 decl" id="138SPAdj" title='SPAdj' data-type='int' data-ref="138SPAdj">SPAdj</dfn> = <var>0</var>;</td></tr>
<tr><th id="666">666</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col9 decl" id="139RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="139RC">RC</dfn> = *<a class="local col5 ref" href="#125MRI" title='MRI' data-ref="125MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#127VReg" title='VReg' data-ref="127VReg">VReg</a>);</td></tr>
<tr><th id="667">667</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="140SReg" title='SReg' data-type='unsigned int' data-ref="140SReg">SReg</dfn> = <a class="local col6 ref" href="#126RS" title='RS' data-ref="126RS">RS</a>.<a class="ref" href="#_ZN4llvm12RegScavenger25scavengeRegisterBackwardsERKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbib" title='llvm::RegScavenger::scavengeRegisterBackwards' data-ref="_ZN4llvm12RegScavenger25scavengeRegisterBackwardsERKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbib">scavengeRegisterBackwards</a>(<a class="local col9 ref" href="#139RC" title='RC' data-ref="139RC">RC</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col7 ref" href="#137DefMI" title='DefMI' data-ref="137DefMI">DefMI</a>.<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(),</td></tr>
<tr><th id="668">668</th><td>                                               <a class="local col8 ref" href="#128ReserveAfter" title='ReserveAfter' data-ref="128ReserveAfter">ReserveAfter</a>, <a class="local col8 ref" href="#138SPAdj" title='SPAdj' data-ref="138SPAdj">SPAdj</a>);</td></tr>
<tr><th id="669">669</th><td>  <a class="local col5 ref" href="#125MRI" title='MRI' data-ref="125MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col7 ref" href="#127VReg" title='VReg' data-ref="127VReg">VReg</a>, <a class="local col0 ref" href="#140SReg" title='SReg' data-ref="140SReg">SReg</a>);</td></tr>
<tr><th id="670">670</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#50" title='NumScavengedRegs' data-ref="NumScavengedRegs">NumScavengedRegs</a>;</td></tr>
<tr><th id="671">671</th><td>  <b>return</b> <a class="local col0 ref" href="#140SReg" title='SReg' data-ref="140SReg">SReg</a>;</td></tr>
<tr><th id="672">672</th><td>}</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><i class="doc" data-doc="_ZL31scavengeFrameVirtualRegsInBlockRN4llvm19MachineRegisterInfoERNS_12RegScavengerERNS_17MachineBasicBlockE">/// Allocate (scavenge) vregs inside a single basic block.</i></td></tr>
<tr><th id="675">675</th><td><i class="doc" data-doc="_ZL31scavengeFrameVirtualRegsInBlockRN4llvm19MachineRegisterInfoERNS_12RegScavengerERNS_17MachineBasicBlockE">/// Returns true if the target spill callback created new vregs and a 2nd pass</i></td></tr>
<tr><th id="676">676</th><td><i class="doc" data-doc="_ZL31scavengeFrameVirtualRegsInBlockRN4llvm19MachineRegisterInfoERNS_12RegScavengerERNS_17MachineBasicBlockE">/// is necessary.</i></td></tr>
<tr><th id="677">677</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL31scavengeFrameVirtualRegsInBlockRN4llvm19MachineRegisterInfoERNS_12RegScavengerERNS_17MachineBasicBlockE" title='scavengeFrameVirtualRegsInBlock' data-type='bool scavengeFrameVirtualRegsInBlock(llvm::MachineRegisterInfo &amp; MRI, llvm::RegScavenger &amp; RS, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL31scavengeFrameVirtualRegsInBlockRN4llvm19MachineRegisterInfoERNS_12RegScavengerERNS_17MachineBasicBlockE">scavengeFrameVirtualRegsInBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="141MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="141MRI">MRI</dfn>,</td></tr>
<tr><th id="678">678</th><td>                                            <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> &amp;<dfn class="local col2 decl" id="142RS" title='RS' data-type='llvm::RegScavenger &amp;' data-ref="142RS">RS</dfn>,</td></tr>
<tr><th id="679">679</th><td>                                            <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="143MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="143MBB">MBB</dfn>) {</td></tr>
<tr><th id="680">680</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="144TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="144TRI">TRI</dfn> = *<a class="local col1 ref" href="#141MRI" title='MRI' data-ref="141MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="681">681</th><td>  <a class="local col2 ref" href="#142RS" title='RS' data-ref="142RS">RS</a>.<a class="ref" href="#_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE" title='llvm::RegScavenger::enterBasicBlockEnd' data-ref="_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE">enterBasicBlockEnd</a>(<span class='refarg'><a class="local col3 ref" href="#143MBB" title='MBB' data-ref="143MBB">MBB</a></span>);</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="145InitialNumVirtRegs" title='InitialNumVirtRegs' data-type='unsigned int' data-ref="145InitialNumVirtRegs">InitialNumVirtRegs</dfn> = <a class="local col1 ref" href="#141MRI" title='MRI' data-ref="141MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>();</td></tr>
<tr><th id="684">684</th><td>  <em>bool</em> <dfn class="local col6 decl" id="146NextInstructionReadsVReg" title='NextInstructionReadsVReg' data-type='bool' data-ref="146NextInstructionReadsVReg">NextInstructionReadsVReg</dfn> = <b>false</b>;</td></tr>
<tr><th id="685">685</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="147I" title='I' data-type='MachineBasicBlock::iterator' data-ref="147I">I</dfn> = <a class="local col3 ref" href="#143MBB" title='MBB' data-ref="143MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col7 ref" href="#147I" title='I' data-ref="147I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#143MBB" title='MBB' data-ref="143MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); ) {</td></tr>
<tr><th id="686">686</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col7 ref" href="#147I" title='I' data-ref="147I">I</a>;</td></tr>
<tr><th id="687">687</th><td>    <i>// Move RegScavenger to the position between *I and *std::next(I).</i></td></tr>
<tr><th id="688">688</th><td>    <a class="local col2 ref" href="#142RS" title='RS' data-ref="142RS">RS</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger8backwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::RegScavenger::backward' data-ref="_ZN4llvm12RegScavenger8backwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">backward</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#147I" title='I' data-ref="147I">I</a>);</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>    <i>// Look for unassigned vregs in the uses of *std::next(I).</i></td></tr>
<tr><th id="691">691</th><td>    <b>if</b> (<a class="local col6 ref" href="#146NextInstructionReadsVReg" title='NextInstructionReadsVReg' data-ref="146NextInstructionReadsVReg">NextInstructionReadsVReg</a>) {</td></tr>
<tr><th id="692">692</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="148N" title='N' data-type='MachineBasicBlock::iterator' data-ref="148N">N</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#147I" title='I' data-ref="147I">I</a>);</td></tr>
<tr><th id="693">693</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="149NMI" title='NMI' data-type='const llvm::MachineInstr &amp;' data-ref="149NMI">NMI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#148N" title='N' data-ref="148N">N</a>;</td></tr>
<tr><th id="694">694</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="150MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="150MO">MO</dfn> : <a class="local col9 ref" href="#149NMI" title='NMI' data-ref="149NMI">NMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="695">695</th><td>        <b>if</b> (!<a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="696">696</th><td>          <b>continue</b>;</td></tr>
<tr><th id="697">697</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="151Reg" title='Reg' data-type='unsigned int' data-ref="151Reg">Reg</dfn> = <a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="698">698</th><td>        <i>// We only care about virtual registers and ignore virtual registers</i></td></tr>
<tr><th id="699">699</th><td><i>        // created by the target callbacks in the process (those will be handled</i></td></tr>
<tr><th id="700">700</th><td><i>        // in a scavenging round).</i></td></tr>
<tr><th id="701">701</th><td>        <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#151Reg" title='Reg' data-ref="151Reg">Reg</a>) ||</td></tr>
<tr><th id="702">702</th><td>            <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col1 ref" href="#151Reg" title='Reg' data-ref="151Reg">Reg</a>) &gt;= <a class="local col5 ref" href="#145InitialNumVirtRegs" title='InitialNumVirtRegs' data-ref="145InitialNumVirtRegs">InitialNumVirtRegs</a>)</td></tr>
<tr><th id="703">703</th><td>          <b>continue</b>;</td></tr>
<tr><th id="704">704</th><td>        <b>if</b> (!<a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="705">705</th><td>          <b>continue</b>;</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="152SReg" title='SReg' data-type='unsigned int' data-ref="152SReg">SReg</dfn> = <a class="tu ref" href="#_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerEjb" title='scavengeVReg' data-use='c' data-ref="_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerEjb">scavengeVReg</a>(<span class='refarg'><a class="local col1 ref" href="#141MRI" title='MRI' data-ref="141MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#142RS" title='RS' data-ref="142RS">RS</a></span>, <a class="local col1 ref" href="#151Reg" title='Reg' data-ref="151Reg">Reg</a>, <b>true</b>);</td></tr>
<tr><th id="708">708</th><td>        <a class="local col8 ref" href="#148N" title='N' data-ref="148N">N</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="local col2 ref" href="#152SReg" title='SReg' data-ref="152SReg">SReg</a>, &amp;<a class="local col4 ref" href="#144TRI" title='TRI' data-ref="144TRI">TRI</a>, <b>false</b>);</td></tr>
<tr><th id="709">709</th><td>        <a class="local col2 ref" href="#142RS" title='RS' data-ref="142RS">RS</a>.<a class="ref" href="#_ZN4llvm12RegScavenger10setRegUsedEjNS_11LaneBitmaskE" title='llvm::RegScavenger::setRegUsed' data-ref="_ZN4llvm12RegScavenger10setRegUsedEjNS_11LaneBitmaskE">setRegUsed</a>(<a class="local col2 ref" href="#152SReg" title='SReg' data-ref="152SReg">SReg</a>);</td></tr>
<tr><th id="710">710</th><td>      }</td></tr>
<tr><th id="711">711</th><td>    }</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>    <i>// Look for unassigned vregs in the defs of *I.</i></td></tr>
<tr><th id="714">714</th><td>    <a class="local col6 ref" href="#146NextInstructionReadsVReg" title='NextInstructionReadsVReg' data-ref="146NextInstructionReadsVReg">NextInstructionReadsVReg</a> = <b>false</b>;</td></tr>
<tr><th id="715">715</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="153MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="153MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#147I" title='I' data-ref="147I">I</a>;</td></tr>
<tr><th id="716">716</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="154MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="154MO">MO</dfn> : <a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="717">717</th><td>      <b>if</b> (!<a class="local col4 ref" href="#154MO" title='MO' data-ref="154MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="718">718</th><td>        <b>continue</b>;</td></tr>
<tr><th id="719">719</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="155Reg" title='Reg' data-type='unsigned int' data-ref="155Reg">Reg</dfn> = <a class="local col4 ref" href="#154MO" title='MO' data-ref="154MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="720">720</th><td>      <i>// Only vregs, no newly created vregs (see above).</i></td></tr>
<tr><th id="721">721</th><td>      <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#155Reg" title='Reg' data-ref="155Reg">Reg</a>) ||</td></tr>
<tr><th id="722">722</th><td>          <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col5 ref" href="#155Reg" title='Reg' data-ref="155Reg">Reg</a>) &gt;= <a class="local col5 ref" href="#145InitialNumVirtRegs" title='InitialNumVirtRegs' data-ref="145InitialNumVirtRegs">InitialNumVirtRegs</a>)</td></tr>
<tr><th id="723">723</th><td>        <b>continue</b>;</td></tr>
<tr><th id="724">724</th><td>      <i>// We have to look at all operands anyway so we can precalculate here</i></td></tr>
<tr><th id="725">725</th><td><i>      // whether there is a reading operand. This allows use to skip the use</i></td></tr>
<tr><th id="726">726</th><td><i>      // step in the next iteration if there was none.</i></td></tr>
<tr><th id="727">727</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MO.isInternalRead() &amp;&amp; &quot;Cannot assign inside bundles&quot;) ? void (0) : __assert_fail (&quot;!MO.isInternalRead() &amp;&amp; \&quot;Cannot assign inside bundles\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 727, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#154MO" title='MO' data-ref="154MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isInternalReadEv" title='llvm::MachineOperand::isInternalRead' data-ref="_ZNK4llvm14MachineOperand14isInternalReadEv">isInternalRead</a>() &amp;&amp; <q>"Cannot assign inside bundles"</q>);</td></tr>
<tr><th id="728">728</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!MO.isUndef() || MO.isDef()) &amp;&amp; &quot;Cannot handle undef uses&quot;) ? void (0) : __assert_fail (&quot;(!MO.isUndef() || MO.isDef()) &amp;&amp; \&quot;Cannot handle undef uses\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 728, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col4 ref" href="#154MO" title='MO' data-ref="154MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() || <a class="local col4 ref" href="#154MO" title='MO' data-ref="154MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) &amp;&amp; <q>"Cannot handle undef uses"</q>);</td></tr>
<tr><th id="729">729</th><td>      <b>if</b> (<a class="local col4 ref" href="#154MO" title='MO' data-ref="154MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>()) {</td></tr>
<tr><th id="730">730</th><td>        <a class="local col6 ref" href="#146NextInstructionReadsVReg" title='NextInstructionReadsVReg' data-ref="146NextInstructionReadsVReg">NextInstructionReadsVReg</a> = <b>true</b>;</td></tr>
<tr><th id="731">731</th><td>      }</td></tr>
<tr><th id="732">732</th><td>      <b>if</b> (<a class="local col4 ref" href="#154MO" title='MO' data-ref="154MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="733">733</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="156SReg" title='SReg' data-type='unsigned int' data-ref="156SReg">SReg</dfn> = <a class="tu ref" href="#_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerEjb" title='scavengeVReg' data-use='c' data-ref="_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerEjb">scavengeVReg</a>(<span class='refarg'><a class="local col1 ref" href="#141MRI" title='MRI' data-ref="141MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#142RS" title='RS' data-ref="142RS">RS</a></span>, <a class="local col5 ref" href="#155Reg" title='Reg' data-ref="155Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="734">734</th><td>        <a class="local col7 ref" href="#147I" title='I' data-ref="147I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterDead' data-ref="_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb">addRegisterDead</a>(<a class="local col6 ref" href="#156SReg" title='SReg' data-ref="156SReg">SReg</a>, &amp;<a class="local col4 ref" href="#144TRI" title='TRI' data-ref="144TRI">TRI</a>, <b>false</b>);</td></tr>
<tr><th id="735">735</th><td>      }</td></tr>
<tr><th id="736">736</th><td>    }</td></tr>
<tr><th id="737">737</th><td>  }</td></tr>
<tr><th id="738">738</th><td><u>#<span data-ppcond="738">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="739">739</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="157MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="157MO">MO</dfn> : <a class="local col3 ref" href="#143MBB" title='MBB' data-ref="143MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5frontEv" title='llvm::MachineBasicBlock::front' data-ref="_ZN4llvm17MachineBasicBlock5frontEv">front</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="740">740</th><td>    <b>if</b> (!<a class="local col7 ref" href="#157MO" title='MO' data-ref="157MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#157MO" title='MO' data-ref="157MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="741">741</th><td>      <b>continue</b>;</td></tr>
<tr><th id="742">742</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MO.isInternalRead() &amp;&amp; &quot;Cannot assign inside bundles&quot;) ? void (0) : __assert_fail (&quot;!MO.isInternalRead() &amp;&amp; \&quot;Cannot assign inside bundles\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 742, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col7 ref" href="#157MO" title='MO' data-ref="157MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isInternalReadEv" title='llvm::MachineOperand::isInternalRead' data-ref="_ZNK4llvm14MachineOperand14isInternalReadEv">isInternalRead</a>() &amp;&amp; <q>"Cannot assign inside bundles"</q>);</td></tr>
<tr><th id="743">743</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!MO.isUndef() || MO.isDef()) &amp;&amp; &quot;Cannot handle undef uses&quot;) ? void (0) : __assert_fail (&quot;(!MO.isUndef() || MO.isDef()) &amp;&amp; \&quot;Cannot handle undef uses\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 743, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col7 ref" href="#157MO" title='MO' data-ref="157MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() || <a class="local col7 ref" href="#157MO" title='MO' data-ref="157MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) &amp;&amp; <q>"Cannot handle undef uses"</q>);</td></tr>
<tr><th id="744">744</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MO.readsReg() &amp;&amp; &quot;Vreg use in first instruction not allowed&quot;) ? void (0) : __assert_fail (&quot;!MO.readsReg() &amp;&amp; \&quot;Vreg use in first instruction not allowed\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegisterScavenging.cpp&quot;, 744, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col7 ref" href="#157MO" title='MO' data-ref="157MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>() &amp;&amp; <q>"Vreg use in first instruction not allowed"</q>);</td></tr>
<tr><th id="745">745</th><td>  }</td></tr>
<tr><th id="746">746</th><td><u>#<span data-ppcond="738">endif</span></u></td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <b>return</b> <a class="local col1 ref" href="#141MRI" title='MRI' data-ref="141MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>() != <a class="local col5 ref" href="#145InitialNumVirtRegs" title='InitialNumVirtRegs' data-ref="145InitialNumVirtRegs">InitialNumVirtRegs</a>;</td></tr>
<tr><th id="749">749</th><td>}</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24scavengeFrameVirtualRegsERNS_15MachineFunctionERNS_12RegScavengerE" title='llvm::scavengeFrameVirtualRegs' data-ref="_ZN4llvm24scavengeFrameVirtualRegsERNS_15MachineFunctionERNS_12RegScavengerE">scavengeFrameVirtualRegs</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="158MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="158MF">MF</dfn>, <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> &amp;<dfn class="local col9 decl" id="159RS" title='RS' data-type='llvm::RegScavenger &amp;' data-ref="159RS">RS</dfn>) {</td></tr>
<tr><th id="752">752</th><td>  <i>// FIXME: Iterating over the instruction stream is unnecessary. We can simply</i></td></tr>
<tr><th id="753">753</th><td><i>  // iterate over the vreg use list, which at this point only contains machine</i></td></tr>
<tr><th id="754">754</th><td><i>  // operands for which eliminateFrameIndex need a new scratch reg.</i></td></tr>
<tr><th id="755">755</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="160MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="160MRI">MRI</dfn> = <a class="local col8 ref" href="#158MF" title='MF' data-ref="158MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="756">756</th><td>  <i>// Shortcut.</i></td></tr>
<tr><th id="757">757</th><td>  <b>if</b> (<a class="local col0 ref" href="#160MRI" title='MRI' data-ref="160MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>() == <var>0</var>) {</td></tr>
<tr><th id="758">758</th><td>    <a class="local col8 ref" href="#158MF" title='MF' data-ref="158MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="759">759</th><td>    <b>return</b>;</td></tr>
<tr><th id="760">760</th><td>  }</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>  <i>// Run through the instructions and find any virtual registers.</i></td></tr>
<tr><th id="763">763</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="161MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="161MBB">MBB</dfn> : <a class="local col8 ref" href="#158MF" title='MF' data-ref="158MF">MF</a>) {</td></tr>
<tr><th id="764">764</th><td>    <b>if</b> (<a class="local col1 ref" href="#161MBB" title='MBB' data-ref="161MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>())</td></tr>
<tr><th id="765">765</th><td>      <b>continue</b>;</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>    <em>bool</em> <dfn class="local col2 decl" id="162Again" title='Again' data-type='bool' data-ref="162Again">Again</dfn> = <a class="tu ref" href="#_ZL31scavengeFrameVirtualRegsInBlockRN4llvm19MachineRegisterInfoERNS_12RegScavengerERNS_17MachineBasicBlockE" title='scavengeFrameVirtualRegsInBlock' data-use='c' data-ref="_ZL31scavengeFrameVirtualRegsInBlockRN4llvm19MachineRegisterInfoERNS_12RegScavengerERNS_17MachineBasicBlockE">scavengeFrameVirtualRegsInBlock</a>(<span class='refarg'><a class="local col0 ref" href="#160MRI" title='MRI' data-ref="160MRI">MRI</a></span>, <span class='refarg'><a class="local col9 ref" href="#159RS" title='RS' data-ref="159RS">RS</a></span>, <span class='refarg'><a class="local col1 ref" href="#161MBB" title='MBB' data-ref="161MBB">MBB</a></span>);</td></tr>
<tr><th id="768">768</th><td>    <b>if</b> (<a class="local col2 ref" href="#162Again" title='Again' data-ref="162Again">Again</a>) {</td></tr>
<tr><th id="769">769</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;reg-scavenging&quot;)) { dbgs() &lt;&lt; &quot;Warning: Required two scavenging passes for block &quot; &lt;&lt; MBB.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Warning: Required two scavenging passes for block "</q></td></tr>
<tr><th id="770">770</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col1 ref" href="#161MBB" title='MBB' data-ref="161MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="771">771</th><td>      <a class="local col2 ref" href="#162Again" title='Again' data-ref="162Again">Again</a> = <a class="tu ref" href="#_ZL31scavengeFrameVirtualRegsInBlockRN4llvm19MachineRegisterInfoERNS_12RegScavengerERNS_17MachineBasicBlockE" title='scavengeFrameVirtualRegsInBlock' data-use='c' data-ref="_ZL31scavengeFrameVirtualRegsInBlockRN4llvm19MachineRegisterInfoERNS_12RegScavengerERNS_17MachineBasicBlockE">scavengeFrameVirtualRegsInBlock</a>(<span class='refarg'><a class="local col0 ref" href="#160MRI" title='MRI' data-ref="160MRI">MRI</a></span>, <span class='refarg'><a class="local col9 ref" href="#159RS" title='RS' data-ref="159RS">RS</a></span>, <span class='refarg'><a class="local col1 ref" href="#161MBB" title='MBB' data-ref="161MBB">MBB</a></span>);</td></tr>
<tr><th id="772">772</th><td>      <i>// The target required a 2nd run (because it created new vregs while</i></td></tr>
<tr><th id="773">773</th><td><i>      // spilling). Refuse to do another pass to keep compiletime in check.</i></td></tr>
<tr><th id="774">774</th><td>      <b>if</b> (<a class="local col2 ref" href="#162Again" title='Again' data-ref="162Again">Again</a>)</td></tr>
<tr><th id="775">775</th><td>        <a class="ref" href="../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Incomplete scavenging after 2nd pass"</q>);</td></tr>
<tr><th id="776">776</th><td>    }</td></tr>
<tr><th id="777">777</th><td>  }</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <a class="local col0 ref" href="#160MRI" title='MRI' data-ref="160MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv" title='llvm::MachineRegisterInfo::clearVirtRegs' data-ref="_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv">clearVirtRegs</a>();</td></tr>
<tr><th id="780">780</th><td>  <a class="local col8 ref" href="#158MF" title='MF' data-ref="158MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="781">781</th><td>}</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td><b>namespace</b> {</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td><i class="doc" data-doc="(anonymousnamespace)::ScavengerTest">/// This class runs register scavenging independ of the PrologEpilogInserter.</i></td></tr>
<tr><th id="786">786</th><td><i class="doc" data-doc="(anonymousnamespace)::ScavengerTest">/// This is used in for testing.</i></td></tr>
<tr><th id="787">787</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ScavengerTest" title='(anonymous namespace)::ScavengerTest' data-ref="(anonymousnamespace)::ScavengerTest">ScavengerTest</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="788">788</th><td><b>public</b>:</td></tr>
<tr><th id="789">789</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::ScavengerTest::ID" title='(anonymous namespace)::ScavengerTest::ID' data-type='char' data-ref="(anonymousnamespace)::ScavengerTest::ID">ID</dfn>;</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113ScavengerTestC1Ev" title='(anonymous namespace)::ScavengerTest::ScavengerTest' data-type='void (anonymous namespace)::ScavengerTest::ScavengerTest()' data-ref="_ZN12_GLOBAL__N_113ScavengerTestC1Ev">ScavengerTest</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::ScavengerTest::ID" title='(anonymous namespace)::ScavengerTest::ID' data-use='a' data-ref="(anonymousnamespace)::ScavengerTest::ID">ID</a>) {}</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113ScavengerTest20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::ScavengerTest::runOnMachineFunction' data-type='bool (anonymous namespace)::ScavengerTest::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113ScavengerTest20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="163MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="163MF">MF</dfn>) override {</td></tr>
<tr><th id="794">794</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="164STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="164STI">STI</dfn> = <a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="795">795</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a> &amp;<dfn class="local col5 decl" id="165TFL" title='TFL' data-type='const llvm::TargetFrameLowering &amp;' data-ref="165TFL">TFL</dfn> = *<a class="local col4 ref" href="#164STI" title='STI' data-ref="164STI">STI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv" title='llvm::TargetSubtargetInfo::getFrameLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>    <a class="type" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> <a class="ref fake" href="../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavengerC1Ev" title='llvm::RegScavenger::RegScavenger' data-ref="_ZN4llvm12RegScavengerC1Ev"></a><dfn class="local col6 decl" id="166RS" title='RS' data-type='llvm::RegScavenger' data-ref="166RS">RS</dfn>;</td></tr>
<tr><th id="798">798</th><td>    <i>// Let's hope that calling those outside of PrologEpilogueInserter works</i></td></tr>
<tr><th id="799">799</th><td><i>    // well enough to initialize the scavenger with some emergency spillslots</i></td></tr>
<tr><th id="800">800</th><td><i>    // for the target.</i></td></tr>
<tr><th id="801">801</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <a class="ref fake" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ev" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ev"></a><dfn class="local col7 decl" id="167SavedRegs" title='SavedRegs' data-type='llvm::BitVector' data-ref="167SavedRegs">SavedRegs</dfn>;</td></tr>
<tr><th id="802">802</th><td>    <a class="local col5 ref" href="#165TFL" title='TFL' data-ref="165TFL">TFL</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" title='llvm::TargetFrameLowering::determineCalleeSaves' data-ref="_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE">determineCalleeSaves</a>(<span class='refarg'><a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a></span>, <span class='refarg'><a class="local col7 ref" href="#167SavedRegs" title='SavedRegs' data-ref="167SavedRegs">SavedRegs</a></span>, &amp;<a class="local col6 ref" href="#166RS" title='RS' data-ref="166RS">RS</a>);</td></tr>
<tr><th id="803">803</th><td>    <a class="local col5 ref" href="#165TFL" title='TFL' data-ref="165TFL">TFL</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE" title='llvm::TargetFrameLowering::processFunctionBeforeFrameFinalized' data-ref="_ZNK4llvm19TargetFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE">processFunctionBeforeFrameFinalized</a>(<span class='refarg'><a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a></span>, &amp;<a class="local col6 ref" href="#166RS" title='RS' data-ref="166RS">RS</a>);</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td>    <i>// Let's scavenge the current function</i></td></tr>
<tr><th id="806">806</th><td>    <a class="ref" href="#_ZN4llvm24scavengeFrameVirtualRegsERNS_15MachineFunctionERNS_12RegScavengerE" title='llvm::scavengeFrameVirtualRegs' data-ref="_ZN4llvm24scavengeFrameVirtualRegsERNS_15MachineFunctionERNS_12RegScavengerE">scavengeFrameVirtualRegs</a>(<span class='refarg'><a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a></span>, <span class='refarg'><a class="local col6 ref" href="#166RS" title='RS' data-ref="166RS">RS</a></span>);</td></tr>
<tr><th id="807">807</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="808">808</th><td>  }</td></tr>
<tr><th id="809">809</th><td>};</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::ScavengerTest" title='(anonymous namespace)::ScavengerTest' data-ref="(anonymousnamespace)::ScavengerTest">ScavengerTest</a>::<dfn class="tu decl def" id="(anonymousnamespace)::ScavengerTest::ID" title='(anonymous namespace)::ScavengerTest::ID' data-type='char' data-ref="(anonymousnamespace)::ScavengerTest::ID">ID</dfn>;</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#33" title="static void *initializeScavengerTestPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Scavenge virtual registers inside basic blocks&quot;, &quot;scavenger-test&quot;, &amp;ScavengerTest::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;ScavengerTest&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeScavengerTestPassFlag; void llvm::initializeScavengerTestPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeScavengerTestPassFlag, initializeScavengerTestPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::ScavengerTest" title='(anonymous namespace)::ScavengerTest' data-ref="(anonymousnamespace)::ScavengerTest">ScavengerTest</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"scavenger-test"</q>,</td></tr>
<tr><th id="816">816</th><td>                <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Scavenge virtual registers inside basic blocks"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="817">817</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
