sim_seconds                                  0.089672                       # Number of seconds simulated
sim_ticks                                 89671784000                       # Number of ticks simulated
final_tick                               4377133905500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6228923                       # Simulator instruction rate (inst/s)
host_op_rate                                  6716497                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              468268041                       # Simulator tick rate (ticks/s)
host_mem_usage                                1603224                       # Number of bytes of host memory used
host_seconds                                   191.50                       # Real time elapsed on the host
sim_insts                                  1192818052                       # Number of instructions simulated
sim_ops                                    1286187010                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       649472                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst        22016                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       679680                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       677632                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       688128                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       771328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       731392                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4260096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst        22016                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        60416                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       159488                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        159488                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         2537                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           86                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2655                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2647                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2688                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         3013                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         2857                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             16641                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          623                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              623                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       108485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data      7242769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst       245518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data      7579642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        51387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data      7556803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        99920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      7673852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        62807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data      8601680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        68517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data      8156323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        37113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data        22839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            47507653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       108485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst       245518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        51387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        99920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        62807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        68517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        37113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         673746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       1778575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            1778575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       1778575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       108485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data      7242769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst       245518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data      7579642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        51387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data      7556803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        99920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      7673852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        62807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data      8601680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        68517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data      8156323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        37113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data        22839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           49286228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     16641                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      623                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  133128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4254624                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  5472                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                159744                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4260096                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             159488                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  171                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            8168                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            7928                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            7880                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           10384                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            8026                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            7240                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           10506                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            6768                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            9096                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            7400                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           8329                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11           7744                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12           8728                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           7600                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14           8272                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           8888                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             336                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             376                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             289                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             368                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             376                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             312                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             408                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             352                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             240                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             280                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            328                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            232                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            296                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            312                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            216                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            271                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 89686634000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              133128                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4984                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16507                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16507                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16512                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 16514                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 16522                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 16531                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 16539                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 16546                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   116                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   111                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  106                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  104                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                   96                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                   88                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                   80                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                   73                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  206                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  208                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        17482                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   252.509324                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   248.523979                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    26.003138                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          222      1.27%      1.27% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           13      0.07%      1.34% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127            3      0.02%      1.36% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            2      0.01%      1.37% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191            3      0.02%      1.39% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           14      0.08%      1.47% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          215      1.23%      2.70% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17010     97.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        17482                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          209                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   635.468900                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   350.243532                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   570.970505                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           37     17.70%     17.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           18      8.61%     26.32% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191            8      3.83%     30.14% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            9      4.31%     34.45% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            3      1.44%     35.89% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383           13      6.22%     42.11% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            7      3.35%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            6      2.87%     48.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            7      3.35%     51.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            7      3.35%     55.02% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            8      3.83%     58.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767           11      5.26%     64.11% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831           12      5.74%     69.86% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            8      3.83%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            5      2.39%     76.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            9      4.31%     80.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            5      2.39%     82.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            1      0.48%     83.25% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            4      1.91%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            1      0.48%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            1      0.48%     86.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            5      2.39%     88.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            5      2.39%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            1      0.48%     91.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            3      1.44%     92.82% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            3      1.44%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            2      0.96%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            1      0.48%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            1      0.48%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            3      1.44%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            1      0.48%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2112-2175            1      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2176-2239            1      0.48%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2752-2815            2      0.96%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          209                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          209                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.885167                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.862786                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.917889                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              2      0.96%      0.96% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              1      0.48%      1.44% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.48%      1.91% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            205     98.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          209                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3457175150                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            5710796300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                425462400                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   26002.20                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              42952.20                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      47.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       1.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   47.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    1.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.49                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.05                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.83                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 116305                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4162                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.48                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.51                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  5195008.92                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  86066760250                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1655832050                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          7757769.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          8407929.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          7166275.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          8197459.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4          7809782.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5          7598707.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6               7547904                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7          7878124.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               5233416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               5672016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               4834392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3          5530032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4               5268504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5          5126112.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6               5091840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7               5314608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         42408537.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         46156531.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         38335065.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         44508172.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4             42554304                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5         41016268.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         40563993.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7         43002585.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        5719818.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        5879485.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5660098.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        5945425.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4        5500846.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        5600378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        5563883.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        5441126.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      1889653311.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1        1904588424                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      1890691130.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      1906031335.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4      1901689467.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      1897766536.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      1907108225.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      1905507555.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       84479623920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       84466522944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       84478713552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       84465257232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4      84469065888.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5       84472507056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6       84464312592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7      84465716688.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        92547920093.759995                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        92554750651.199997                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        92542923835.200012                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        92552992978.559998                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        92549412113.280014                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        92547138380.160004                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        92547711759.360001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        92550384009.600006                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.465461                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.470218                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.461980                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.468994                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.466500                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.464916                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.465315                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.467177                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       696576                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       695040                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       681216                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       719360                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       764416                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       708096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         2304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4338688                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        71168                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       184320                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        184320                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2721                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2715                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2661                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         2810                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         2986                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         2766                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16948                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          720                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              720                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker         2855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst       168436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data      7768062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       137033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data      7750933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         2855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       117049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data      7596771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       134178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      8022144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        94210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data      8524599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        91355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data      7896531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        51387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        25694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            48384094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       168436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       137033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       117049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       134178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        94210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        91355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        51387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         793650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       2055496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            2055496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       2055496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker         2855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       168436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data      7768062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       137033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data      7750933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         2855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       117049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data      7596771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       134178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      8022144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        94210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data      8524599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        91355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data      7896531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        51387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        25694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           50439590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16948                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      720                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  135584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4331040                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  7648                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                184576                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4338688                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             184320                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  239                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        73161                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            7896                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            8744                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            8698                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            8240                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            7641                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            8640                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            8672                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            9097                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            9832                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            7506                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           6817                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           8736                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           7752                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           7736                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           9097                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15          10241                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             319                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             296                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             688                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             504                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             328                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             297                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             328                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             296                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             272                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             312                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            552                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            488                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            328                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            232                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            272                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            256                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 89689364000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              135584                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5760                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16765                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16766                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16772                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16775                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16779                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16786                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16792                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16798                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   116                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   107                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  101                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                   99                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                   95                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   88                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   82                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   76                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   23                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   23                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                   16                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  239                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  239                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  239                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  239                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  239                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  239                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  239                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  239                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  240                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  240                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  240                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  240                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  240                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  240                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  240                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  240                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  241                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  241                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  241                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  241                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  241                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  241                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  241                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  241                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        17921                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   251.973439                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   247.428022                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    27.845752                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          259      1.45%      1.45% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           16      0.09%      1.53% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127            8      0.04%      1.58% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191            8      0.04%      1.62% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           16      0.09%      1.71% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          250      1.40%      3.11% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        17364     96.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        17921                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          241                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   568.668050                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   348.431821                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   476.812950                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           30     12.45%     12.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           25     10.37%     22.82% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           10      4.15%     26.97% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255            8      3.32%     30.29% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319           11      4.56%     34.85% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           19      7.88%     42.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           10      4.15%     46.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511           12      4.98%     51.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575           15      6.22%     58.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639           13      5.39%     63.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703           11      4.56%     68.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767           11      4.56%     72.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            5      2.07%     74.69% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            5      2.07%     76.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959           12      4.98%     81.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            4      1.66%     83.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            8      3.32%     86.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            2      0.83%     87.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            5      2.07%     89.63% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            1      0.41%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            4      1.66%     91.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            5      2.07%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            4      1.66%     95.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            3      1.24%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            1      0.41%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            3      1.24%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            1      0.41%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1984-2047            1      0.41%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2496-2559            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          241                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          241                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.933610                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.919379                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.727260                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              2      0.83%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            239     99.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          241                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3560775650                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            5854873400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                433104000                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   26308.88                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              43258.88                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      48.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       2.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   48.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    2.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.50                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 118379                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4813                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.56                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  5076373.33                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  86039216400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1683375900                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0               7656768                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          8231932.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          7801315.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          7936185.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4               7817040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5               7342272                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6          7749907.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7          8478691.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               5165280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               5553288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2          5262792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               5353776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4               5273400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5               4953120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6          5228112.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7          5719752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         41806003.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1             43949568                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         42298214.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         43472332.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4         42768460.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5         38761382.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6         42109516.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7         46558886.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5600378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        6608977.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5710279.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5540659.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        5421219.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        5981921.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        5457715.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        5594158.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      1888495545.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      1904575838.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      1899113195.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      1897073781.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      1899501269.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5      1903705571.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      1905697926.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      1912590950.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       84480639504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       84466533984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       84471325776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       84473114736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4       84470985360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5       84467297376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6       84465549696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7       84459503184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        92546886800.639999                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        92552976910.079987                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        92549034893.760010                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        92550014791.679993                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        92549290071.360001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        92545564964.160004                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        92549316194.880005                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7        92555968943.039993                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.464741                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.468983                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.466237                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.466920                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.466415                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.463820                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.466433                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.471067                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       662784                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       678144                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       672768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       732416                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       751104                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       711936                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4274688                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        63488                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       182272                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        182272                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         2589                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2649                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         2628                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         2861                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         2934                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         2781                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             16698                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          712                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              712                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       131323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data      7391221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       162727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data      7562513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       111339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data      7502561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       111339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      8167742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        82791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data      8376147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        77081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data      7939354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        31403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data        22839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            47670380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       131323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       162727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       111339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       111339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        82791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        77081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        31403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         708004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       2032657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            2032657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       2032657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       131323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data      7391221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       162727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data      7562513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       111339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data      7502561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       111339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      8167742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        82791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data      8376147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        77081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data      7939354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        31403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data        22839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           49703037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     16698                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      712                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  133584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5696                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4266880                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  7808                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                182272                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4274688                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             182272                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  244                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            9072                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            7601                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            7888                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            7713                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            8145                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            8072                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            9857                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            8336                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8            7937                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            6840                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           7962                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           8360                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12           8011                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13           9432                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14           9624                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           8490                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             328                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             376                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             560                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             304                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             504                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             264                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             399                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             376                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             288                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             224                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            505                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            312                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            464                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            296                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            264                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            232                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 89703769000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              133584                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5696                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16519                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16516                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 16526                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 16535                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 16537                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 16546                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 16551                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 16557                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   121                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   112                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  102                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                   93                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                   92                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                   84                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                   80                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                   74                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   13                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   13                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   13                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                   13                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                   15                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  236                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  236                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  237                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  239                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  239                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  239                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  239                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  239                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  237                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        17669                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   251.805535                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   247.229176                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    28.199413                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          249      1.41%      1.41% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           25      0.14%      1.55% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           15      0.08%      1.64% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            5      0.03%      1.66% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           15      0.08%      1.75% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           25      0.14%      1.89% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          233      1.32%      3.21% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        17102     96.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        17669                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          238                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   558.197479                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   323.602104                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   535.369763                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           30     12.61%     12.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           25     10.50%     23.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           17      7.14%     30.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255           14      5.88%     36.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319           11      4.62%     40.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383           14      5.88%     46.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447            8      3.36%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511           18      7.56%     57.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575           10      4.20%     61.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639           14      5.88%     67.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703            9      3.78%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767            6      2.52%     73.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            5      2.10%     76.05% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            7      2.94%     78.99% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959           10      4.20%     83.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            3      1.26%     84.45% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            3      1.26%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            2      0.84%     86.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            2      0.84%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            5      2.10%     89.50% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            4      1.68%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            4      1.68%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            2      0.84%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            2      0.84%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            1      0.42%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            1      0.42%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            1      0.42%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            2      0.84%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            2      0.84%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-1983            1      0.42%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2112-2175            1      0.42%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2239            1      0.42%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2304-2367            1      0.42%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2432-2495            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3456-3519            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          238                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          238                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.932773                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.908345                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.008245                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              2      0.84%      0.84% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              1      0.42%      1.26% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              1      0.42%      1.68% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            233     97.90%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32              1      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          238                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3513219000                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            5773332000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                426688000                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   26347.83                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              43297.83                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      47.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       2.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   47.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    2.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.50                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    30.89                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 116614                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4753                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.44                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  5152427.86                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  86041182600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1681409700                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          7716038.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          7714828.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          8003318.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          8488972.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4               7169904                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5          7394889.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6          8104924.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7          8187177.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               5205264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               5204448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               5399064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               5726688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4               4836840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5               4988616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               5467608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               5523096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         42013670.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         41574873.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         43027046.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3             46547904                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4         38376998.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5         39662937.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6         43971033.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7         44880076.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5690373.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        5902295.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        6154444.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        5915566.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4        5563883.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5        5461447.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        5769999.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        5437808.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      1891795818.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      1899184112.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      1902389446.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      1906734487.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4      1893671893.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5      1903004717.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      1909616863.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      1909096038.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      84477744528.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      84471263568.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       84468451872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       84464640432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4      84476098848.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5       84467912160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6       84462112032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7       84462568896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        92547689013.120026                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        92548367447.040009                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        92550948512.639999                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        92555577371.519989                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        92543241688.320023                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5        92545948089.599991                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        92552565782.399994                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7        92553216414.720001                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.465300                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.465772                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.467570                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.470794                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.462202                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.464087                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.468697                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.469150                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       708352                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst        18688                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       713472                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       706048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       755456                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       783616                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       761600                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4492544                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst        18688                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        60160                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       168192                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        168192                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2767                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           73                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         2787                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         2758                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         2951                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         3061                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         2975                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             17549                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          657                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              657                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.dtb.walker         8565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.inst       128469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data      7899386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         8565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       208404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data      7956483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker         2855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        57097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      7873692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker         5710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        91355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      8424679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker         8565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        62807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data      8738713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.dtb.walker         5710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        68517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data      8493196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        54242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data         2855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            50099862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       128469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       208404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        57097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        91355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        62807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        68517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        54242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         670891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       1875640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            1875640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       1875640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.dtb.walker         8565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       128469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data      7899386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         8565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       208404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data      7956483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker         2855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        57097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      7873692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker         5710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        91355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      8424679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker         8565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        62807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data      8738713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.dtb.walker         5710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        68517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data      8493196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        54242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data         2855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           51975502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     17549                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      657                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  140392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4487200                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  5344                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                168704                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4492544                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             168192                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           97                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            9368                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            7824                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            9281                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            9185                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            9424                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            8512                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            9272                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            8416                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            8745                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            8570                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           8041                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           7673                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           7064                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13          10529                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           9977                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           8344                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             288                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             224                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             552                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             344                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             280                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             248                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             384                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             304                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             344                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            480                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            304                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            313                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            311                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            272                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            336                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 89694206000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              140392                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5256                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 17396                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 17396                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 17401                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 17408                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 17410                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 17415                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 17421                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 17426                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   104                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                    95                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                   90                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                   83                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                   81                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                   76                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                   70                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                   65                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                   13                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                   13                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                   17                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                   17                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                   17                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                   17                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                   25                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                   25                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                   14                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                   14                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  220                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  220                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  220                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  220                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  220                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  220                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  220                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  220                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        18457                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   252.256813                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   248.112703                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    26.735016                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          237      1.28%      1.28% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           22      0.12%      1.40% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           12      0.07%      1.47% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            1      0.01%      1.47% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           11      0.06%      1.53% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           22      0.12%      1.65% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          227      1.23%      2.88% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        17925     97.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        18457                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          220                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   636.804545                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   341.733250                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   599.660066                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           30     13.64%     13.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           31     14.09%     27.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191            8      3.64%     31.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            8      3.64%     35.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            8      3.64%     38.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            9      4.09%     42.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447           10      4.55%     47.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511            7      3.18%     50.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575           10      4.55%     55.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639           12      5.45%     60.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703            6      2.73%     63.18% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767           10      4.55%     67.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            8      3.64%     71.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            5      2.27%     73.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            2      0.91%     74.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            4      1.82%     76.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            3      1.36%     77.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            4      1.82%     79.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            4      1.82%     81.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            3      1.36%     82.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            6      2.73%     85.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            4      1.82%     87.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            4      1.82%     89.09% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            2      0.91%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            3      1.36%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            3      1.36%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            2      0.91%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            2      0.91%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1855            3      1.36%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            2      0.91%     96.82% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            1      0.45%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1984-2047            1      0.45%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            1      0.45%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2368-2431            1      0.45%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2496-2559            1      0.45%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2560-2623            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2880-2943            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          220                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          220                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.963636                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.955808                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.539360                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.45%      0.45% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            219     99.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          220                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3677841550                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6054655300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                448720000                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   26228.14                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              43178.14                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      50.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       1.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   50.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    1.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.52                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.54                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 122642                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4398                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.68                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  4926628.91                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  86007995900                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1714659500                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0               8083152                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1               8388576                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          8197459.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          8185363.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4          8054121.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5          7198329.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6               8240400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7          8559734.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               5452920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               5658960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2          5530032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3          5521872.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4               5433336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5               4856016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               5559000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7               5774424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0             44508672                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         45656332.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         45050803.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         44902041.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4             43665024                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5             38623104                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6         44790220.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7         46836441.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5686640.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        6184304.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5689958.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        5680005.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        5809397.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        5451494.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        5720232.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        5736407.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      1893955780.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      1905854042.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      1901857731.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      1899142306.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      1905559977.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      1895494124.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      1916828576.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      1917516735.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       84475853616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       84465416544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       84468922080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       84471304032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4       84465674496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5       84474504192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6       84455789760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7       84455186112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        92551064102.400009                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        92554682081.279999                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        92552771385.599991                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        92552258941.440002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        92551719673.920013                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        92543650581.120010                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6        92554451511.360001                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        92557133175.360001                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.467648                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.470168                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.468837                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.468480                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.468104                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.462484                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.470007                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.471875                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       706816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst        15616                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       724224                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       719616                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       731136                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       798720                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       769792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4507904                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        57344                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       185344                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        185344                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2761                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         2829                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         2811                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2856                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         3120                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         3007                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             17609                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          724                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              724                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       128469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data      7882256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       174146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data      8076387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        82791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      8024999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        77081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      8153468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        77081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      8907150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        74226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data      8584551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        25694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         2855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            50271153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       128469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       174146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        82791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        77081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        77081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        74226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        25694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         639488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       2066915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            2066915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       2066915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       128469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data      7882256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       174146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data      8076387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        82791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      8024999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        77081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      8153468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        77081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      8907150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        74226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data      8584551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        25694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         2855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           52338069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     17609                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      724                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  140872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5792                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4495808                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                 12096                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                185088                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4507904                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             185344                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  378                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            7929                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            8984                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            8320                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            8897                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            8129                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            9979                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            8096                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            8344                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            6592                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9            9001                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           8713                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           8939                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           9640                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13           9409                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14          10504                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           9018                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             592                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             288                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             401                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             248                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             504                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             504                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             240                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             328                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            208                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            503                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            280                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            472                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            456                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            248                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 89690753000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              140872                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5792                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 17428                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 17421                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 17429                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 17435                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 17443                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 17450                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 17455                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 17460                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   108                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   101                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   93                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   87                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   79                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   72                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   67                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   62                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                   12                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  239                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  240                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  240                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  241                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  241                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  241                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  241                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  241                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  241                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  241                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  241                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  239                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        18562                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   252.176274                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   247.867529                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    27.145837                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          252      1.36%      1.36% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           19      0.10%      1.46% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127            7      0.04%      1.50% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            3      0.02%      1.51% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191            6      0.03%      1.55% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           19      0.10%      1.65% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          237      1.28%      2.93% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        18019     97.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        18562                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          242                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   580.454545                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   347.142209                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   494.382972                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           27     11.16%     11.16% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           35     14.46%     25.62% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191            9      3.72%     29.34% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255           12      4.96%     34.30% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319            6      2.48%     36.78% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           10      4.13%     40.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           12      4.96%     45.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           13      5.37%     51.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575            8      3.31%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           10      4.13%     58.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703           15      6.20%     64.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767            8      3.31%     68.18% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831           14      5.79%     73.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            6      2.48%     76.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            5      2.07%     78.51% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023           10      4.13%     82.64% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087           11      4.55%     87.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            4      1.65%     88.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            3      1.24%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            4      1.65%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            2      0.83%     92.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            2      0.83%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            1      0.41%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            2      0.83%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            4      1.65%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            2      0.83%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            1      0.41%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1856-1919            2      0.83%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            2      0.83%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2752-2815            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          242                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          242                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.900826                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.886844                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.744607                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              2      0.83%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              1      0.41%      1.24% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              1      0.41%      1.65% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              3      1.24%      2.89% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            234     96.69%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25              1      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          242                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3691871800                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6073245100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                449580800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   26277.79                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43227.79                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      50.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       2.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   50.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    2.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.52                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.14                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 122888                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4828                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.36                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  4892311.84                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  85972765800                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1749826500                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          7926508.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          7951910.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2               8439984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          8147260.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4          7410009.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5          7873891.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6          8713958.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7          8815564.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               5347248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               5364384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               5693640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               5496168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4               4998816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5          5311752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6               5878464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7               5947008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         43132377.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         43513267.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         46479513.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         43986508.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4         39986918.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5         43001587.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6         47742988.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7         48294604.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        5981921.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        5683737.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        5829304.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        6061547.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4        5484257.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        5424537.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6        5892341.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7        5932154.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      1890067979.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      1897944102.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      1900043763.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      1907559829.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      1900066582.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5      1901505718.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6      1916704033.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7      1917832962.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       84479260176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       84472351296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      84470509488.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      84463916448.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4       84470489472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5       84469227072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6       84455895216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7      84454904928.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        92549239532.160004                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        92550332018.880005                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        92554519014.720016                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        92552691083.520020                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        92545959376.320007                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5        92549867879.040009                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6        92558350323.839996                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7        92559250543.680023                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.466380                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.467141                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.470057                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.468784                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.464095                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.466817                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.472726                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.473353                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       691456                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       730368                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       700160                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       724736                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       782336                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       723712                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4411648                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        55040                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       176128                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        176128                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         2701                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         2853                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         2735                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         2831                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         3056                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         2827                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             17233                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          688                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              688                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker        25694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       114194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data      7710965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         5710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst       139888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data      8144903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         2855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        77081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data      7808030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst       111339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      8082096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker         5710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        65662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data      8724439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         2855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        77081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data      8070677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        28549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            49197728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       114194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst       139888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        77081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst       111339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        65662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        77081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        28549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         613794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       1964141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            1964141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       1964141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker        25694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       114194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data      7710965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         5710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst       139888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data      8144903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         2855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        77081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data      7808030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst       111339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      8082096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker         5710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        65662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data      8724439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         2855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        77081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data      8070677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        28549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           51161868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     17233                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      688                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  137864                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4401824                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  9824                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                175872                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4411648                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             176128                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  307                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs        70082                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            8600                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            9650                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            7521                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            7728                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            7664                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            8185                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            9600                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            8081                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            9376                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            9552                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           9131                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11           9256                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           7321                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13          10210                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14           6929                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15           8753                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             368                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             392                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             352                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             273                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             336                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             384                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             263                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             432                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             224                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             448                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            376                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            360                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            280                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            376                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            272                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            360                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 89671565000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              137864                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5504                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 17116                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 17107                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 17118                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 17124                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 17127                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 17137                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 17146                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 17150                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                    90                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                    86                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                   75                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                   69                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                   66                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                   56                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                   47                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                   43                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  228                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  228                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  228                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  228                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  228                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  229                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  229                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  229                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  230                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  230                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  230                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  230                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  230                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  230                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  230                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  231                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  230                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  230                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  230                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  230                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  230                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  229                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  229                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  228                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        18161                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   252.061891                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   247.675447                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    27.457242                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          250      1.38%      1.38% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           18      0.10%      1.48% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           11      0.06%      1.54% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            4      0.02%      1.56% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           11      0.06%      1.62% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           18      0.10%      1.72% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          237      1.30%      3.02% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        17612     96.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        18161                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          229                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   601.349345                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   353.730825                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   525.525084                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           25     10.92%     10.92% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           34     14.85%     25.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            6      2.62%     28.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255           10      4.37%     32.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319           14      6.11%     38.86% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            5      2.18%     41.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            8      3.49%     44.54% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511           18      7.86%     52.40% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575           11      4.80%     57.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            5      2.18%     59.39% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703           11      4.80%     64.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767           10      4.37%     68.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            6      2.62%     71.18% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            3      1.31%     72.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959           13      5.68%     78.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            4      1.75%     79.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            7      3.06%     82.97% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            5      2.18%     85.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            6      2.62%     87.77% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            3      1.31%     89.08% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            3      1.31%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            3      1.31%     91.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            3      1.31%     93.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            4      1.75%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            1      0.44%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            2      0.87%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            1      0.44%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            2      0.87%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2111            2      0.87%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2112-2175            2      0.87%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2240-2303            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2496-2559            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          229                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          229                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.991673                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.655610                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              1      0.44%      0.87% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            226     98.69%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              1      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          229                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3574208550                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            5905799700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                440182400                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   25983.47                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              42933.47                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      49.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       1.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   49.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    1.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.51                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 120310                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4582                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  5003714.36                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  85996002200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1726632600                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          8359545.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          7122729.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          7890825.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          8341401.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4          8344425.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5          8196249.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6               8282736                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7          7465651.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               5639376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               4805016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               5323176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               5627136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4               5629176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5               5529216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6               5587560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7          5036352.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0             45474624                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         38387980.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         42695577.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         45609907.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4             46051200                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5         44844134.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6         45503577.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7         39892569.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        6224117.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5428270.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        5955379.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        5839257.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        5517434.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        5670051.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6        5583790.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7        5541073.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      1900916438.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      1892051743.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      1901298110.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      1906613611.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      1906051527.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      1903670988.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6        1905771744                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7      1909772815.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       84469743984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       84477520032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       84469409184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       84464746464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4       84465239520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5       84467327712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6       84465484944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7       84461975232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        92553881406.720001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        92542839093.119995                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        92550095573.759995                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        92554301098.559998                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4        92554356604.800003                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        92552761673.279999                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6        92553737672.639999                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        92547207015.359985                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.469613                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.461921                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.466976                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.469905                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.469944                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.468833                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.469513                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.464964                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       656896                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       707840                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       686080                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       732672                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       773632                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       747008                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4353024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        44032                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       172544                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        172544                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2566                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         2765                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         2680                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         2862                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         3022                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         2918                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             17004                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          674                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              674                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         5710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        97065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data      7325560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         8565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst       168436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      7893676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         8565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        42823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data      7651013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         8565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        71371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      8170597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         5710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        25694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data      8627374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         2855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        28549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data      8330469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         2855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        57097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data        11419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            48543966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        97065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst       168436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        42823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        71371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        25694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        28549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        57097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         491035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       1924173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            1924173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       1924173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         5710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        97065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data      7325560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         8565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst       168436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      7893676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         8565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        42823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data      7651013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         8565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        71371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      8170597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         5710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        25694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data      8627374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         2855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        28549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data      8330469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         2855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        57097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data        11419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           50468138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     17004                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      674                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  136032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   5392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4344128                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  8896                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                172544                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4353024                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             172544                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  278                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs           16                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            7161                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            7824                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           10865                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            8512                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            8992                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            8656                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            7593                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            8388                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            8512                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            8369                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           8496                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           8736                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           8144                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           7537                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           9608                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15           8361                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             344                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             336                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             497                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             392                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             208                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             320                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             280                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             480                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             312                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             400                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            552                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            328                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            296                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            200                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            207                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            240                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 89671886000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              136032                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               5392                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16830                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16829                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16834                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16837                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16839                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16847                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16857                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16865                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   112                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   103                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   98                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   95                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   93                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   85                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   75                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   67                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  224                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  224                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  224                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  224                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  224                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  224                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  224                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  224                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  225                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17921                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   252.032364                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   247.650049                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    27.502205                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          244      1.36%      1.36% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           22      0.12%      1.48% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           12      0.07%      1.55% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            2      0.01%      1.56% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           12      0.07%      1.63% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           23      0.13%      1.76% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          232      1.29%      3.05% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        17374     96.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17921                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          225                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   599.044444                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   341.711366                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   536.344554                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           28     12.44%     12.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           31     13.78%     26.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191           10      4.44%     30.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255           11      4.89%     35.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            9      4.00%     39.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            9      4.00%     43.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447           10      4.44%     48.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            5      2.22%     50.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575            9      4.00%     54.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639            8      3.56%     57.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            9      4.00%     61.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767           11      4.89%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            8      3.56%     70.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            6      2.67%     72.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959           10      4.44%     77.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            9      4.00%     81.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            7      3.11%     84.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            4      1.78%     86.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            6      2.67%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            2      0.89%     89.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            2      0.89%     90.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            3      1.33%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            2      0.89%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            4      1.78%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            1      0.44%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            1      0.44%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            2      0.89%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            1      0.44%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            1      0.44%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            1      0.44%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            3      1.33%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2368-2431            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2752-2815            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          225                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          225                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.964444                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.956789                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.533333                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            224     99.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          225                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3573167200                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            5874197500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                434412800                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   26320.90                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              43270.90                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      48.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       1.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   48.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    1.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.50                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.94                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 118733                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4492                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  5072513.07                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  85971094250                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1751861550                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          7267881.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          8966764.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          7899292.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          7682169.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4          7820668.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5               8028720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6          7436620.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7               8267616                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               4902936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               6049008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               5328888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               5182416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4               5275848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5               5416200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6               5016768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7               5577360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         39422323.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1             49662912                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         43435891.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         41624294.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4             42599232                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         43299110.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6             40200576                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7             45145152                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5530705.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        6088504.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5394677.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5660098.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4        5553930.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5        5832622.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        5348229.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7        5656780.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      1882787811.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      1902358200.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      1897928179.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      1897677780.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4      1902173247.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5      1913796267.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      1903408824.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7      1909278639.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      84485646288.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       84468479280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       84472365264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       84472584912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4       84468641520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5      84458445888.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6       84467557680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7       84462408720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        92543081267.520020                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        92559127991.040009                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        92549875513.919998                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3         92547934992                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4        92549587767.360001                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        92552342129.280014                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        92546492019.840012                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        92553857589.119995                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.462090                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.473268                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.466823                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.465471                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.466622                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.468541                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.464466                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.469596                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       733184                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst        20480                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       724480                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       710400                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       746240                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       811776                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       783616                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4586240                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst        20480                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        76032                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       208128                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        208128                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         2864                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2830                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2775                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2915                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         3171                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         3061                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             17915                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          813                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              813                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       148452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data      8176307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       228388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data      8079242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       117049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data      7922224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       114194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      8321904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       117049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data      9052747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        91355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data      8738713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        31403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         5710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            51144739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       148452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       228388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       117049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       114194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       117049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        91355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        31403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         847892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       2320998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            2320998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       2320998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       148452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data      8176307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       228388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data      8079242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       117049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data      7922224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       114194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      8321904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       117049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data      9052747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        91355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data      8738713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        31403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         5710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           53465737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     17915                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      813                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  143320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4575776                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                 10464                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                208128                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4586240                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             208128                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  327                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            7752                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           10162                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            8296                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            8761                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            9736                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            6818                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            9280                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            8185                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            7393                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            8320                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           8755                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11          11589                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12          10289                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13          11209                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           7272                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           9176                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             343                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             520                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             352                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             560                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             328                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             504                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             344                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             264                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             312                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             448                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            456                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            801                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            280                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            424                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            304                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            264                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 89695121000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              143320                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6504                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 17714                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 17709                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 17717                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 17722                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 17734                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 17748                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 17757                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 17761                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   128                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   122                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  115                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  108                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                   98                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   83                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   74                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                   70                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   13                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  268                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  270                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  270                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  271                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  271                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        19006                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   251.704935                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   246.918739                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    28.674898                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          286      1.50%      1.50% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           23      0.12%      1.63% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           12      0.06%      1.69% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           11      0.06%      1.75% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           22      0.12%      1.86% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          274      1.44%      3.30% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        18378     96.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        19006                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          272                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   528.680147                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   311.302861                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   473.436776                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           35     12.87%     12.87% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           30     11.03%     23.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           19      6.99%     30.88% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255           10      3.68%     34.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319           10      3.68%     38.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383           23      8.46%     46.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447           13      4.78%     51.47% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           21      7.72%     59.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           15      5.51%     64.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639            8      2.94%     67.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703           11      4.04%     71.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767            7      2.57%     74.26% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831           13      4.78%     79.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            4      1.47%     80.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            6      2.21%     82.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            6      2.21%     84.93% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            3      1.10%     86.03% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            3      1.10%     87.13% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            6      2.21%     89.34% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            7      2.57%     91.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            2      0.74%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            4      1.47%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            1      0.37%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            2      0.74%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            1      0.37%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            3      1.10%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1727            1      0.37%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1728-1791            3      1.10%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1856-1919            2      0.74%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-1983            1      0.37%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1984-2047            1      0.37%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2432-2495            1      0.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          272                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          272                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.911765                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.895461                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.787078                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              2      0.74%      0.74% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              1      0.37%      1.10% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              1      0.37%      1.47% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.37%      1.84% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            266     97.79%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              1      0.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          272                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3783412550                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6207143900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                457577600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26458.73                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              43408.73                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      51.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       2.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   51.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    2.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.53                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.13                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 125063                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5428                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.46                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  4789359.30                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  85863968800                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1858623500                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          8383132.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1               8234352                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2               7871472                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3               8192016                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4               7309008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5          8834918.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6               9262512                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7          7757164.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               5655288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               5554920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               5310120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               5526360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4               4930680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5               5960064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6               6248520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7               5233008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         46049203.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1             44501184                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         42532339.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         44765260.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4             39491712                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5         48197260.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6         51218918.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7             42107520                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        5998510.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        6234485.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        5932154.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        5822668.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4        5487575.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5        6022149.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6        5995192.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        5461032.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      1895774837.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      1903320014.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      1901350039.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      1901046617.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4        1889433720                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      1921150198.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6      1924335339.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      1907692908.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       84474254160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       84467635584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       84469363632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       84469629792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4       84479816544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5       84451995072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6      84449201088.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7       84463799712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        92553638452.799988                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        92553003861.119995                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        92549883078.719986                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        92552506035.839996                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4         92543992560                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        92559682983.360001                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        92563784891.520020                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7        92549574667.199997                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.469444                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.469002                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.466828                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.468655                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.462725                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.473654                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.476511                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.466613                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       667392                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       633856                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       654848                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       691200                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       755712                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       690688                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4152832                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        58112                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       156160                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        156160                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         2607                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         2476                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         2558                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         2700                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         2952                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         2698                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             16222                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          610                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              610                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.inst       145598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data      7442609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst       145598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data      7068623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        77081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data      7302721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst       105630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      7708110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        74226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data      8427534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        71371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data      7702401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        28549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data        11419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            46311468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       145598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst       145598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        77081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst       105630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        74226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        71371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        28549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         648052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1741462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1741462                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1741462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       145598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data      7442609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst       145598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data      7068623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        77081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data      7302721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst       105630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      7708110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        74226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data      8427534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        71371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data      7702401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        28549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data        11419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           48052930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     16222                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      610                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  129776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   4880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4146720                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  6112                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                156416                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4152832                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             156160                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  191                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs        82485                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            7699                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            7304                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            7320                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            7256                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            7113                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            7696                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            8441                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            8953                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8            7816                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            8608                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           9569                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           8272                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12           6881                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           9649                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           7512                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15           9496                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             352                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             208                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             320                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             336                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             505                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             272                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             280                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             336                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             264                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             208                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            184                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            352                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            496                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            232                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            216                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            327                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 89686777000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              129776                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               4880                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 16086                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 16085                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 16095                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 16097                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 16101                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 16106                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 16110                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 16113                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   104                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    96                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   86                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   84                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   80                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   75                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   71                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                   69                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  200                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  201                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        17047                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   252.427759                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   248.416363                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    26.199714                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          216      1.27%      1.27% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           11      0.06%      1.33% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           12      0.07%      1.40% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           12      0.07%      1.47% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           11      0.06%      1.54% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          207      1.21%      2.75% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        16578     97.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        17047                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          204                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   637.137255                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   348.771833                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   588.658055                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           28     13.73%     13.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           26     12.75%     26.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191            9      4.41%     30.88% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            8      3.92%     34.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            7      3.43%     38.24% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            6      2.94%     41.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447           14      6.86%     48.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511            8      3.92%     51.96% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575           10      4.90%     56.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639            3      1.47%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703           10      4.90%     63.24% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            3      1.47%     64.71% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            8      3.92%     68.63% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            4      1.96%     70.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            9      4.41%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            3      1.47%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            5      2.45%     78.92% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            2      0.98%     79.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            4      1.96%     81.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            2      0.98%     82.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343           10      4.90%     87.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            2      0.98%     88.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            4      1.96%     90.69% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            1      0.49%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            3      1.47%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            2      0.98%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            1      0.49%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            2      0.98%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            2      0.98%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            1      0.49%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            2      0.98%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2111            1      0.49%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2112-2175            1      0.49%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            1      0.49%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2368-2431            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3200-3263            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          204                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          204                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.960784                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.938316                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.976790                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              2      0.98%      0.98% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              1      0.49%      1.47% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            199     97.55%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::25              1      0.49%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          204                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3386055050                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            5582520800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                414672000                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   26129.99                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              43079.99                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      46.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   46.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.48                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.88                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 113347                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4079                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.59                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  5328349.39                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  86111118900                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1611473400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          7262438.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          7559395.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          7387027.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          8148470.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4          7615641.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5          8094643.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6          7939814.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7          7882358.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               4899264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1          5099592.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               4983312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               5496984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               5137536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5          5460672.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6               5356224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7               5317464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         38859225.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         40648358.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         39373401.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         44479718.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4         41622297.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5         44323468.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6         42830361.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         43257676.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        5766681.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        5912248.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2             5899392                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5759631.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4        5381406.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5        5537341.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        5699911.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        5305098.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      1892257709.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      1894087218.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      1900414601.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      1902193001.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      1894220023.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      1905197238.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      1915258331.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7      1902839025.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       84477339360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      84475734528.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       84470184192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       84468624192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4       84475618032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5       84465988896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6       84457163376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7       84468057504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        92543908000.319992                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        92546564661.120026                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        92545765247.039993                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        92552225318.399994                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4        92547118258.559998                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5        92552125581.119995                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        92551771340.160004                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7         92550182448                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.462666                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.464516                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.463960                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.468459                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.464902                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.468390                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.468143                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.467036                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       699392                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst        21248                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       692736                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       668672                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       737792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       758272                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       721408                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4332032                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst        21248                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       147712                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        147712                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2732                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2706                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2612                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2882                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         2962                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         2818                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16922                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          577                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              577                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst        97065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data      7799466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       236953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data      7725239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        51387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data      7456883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        68517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      8227694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        42823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data      8456082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        45678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data      8044983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        34258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data        22839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            48309867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst        97065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       236953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        51387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        68517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        42823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        45678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        34258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         576681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       1647252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            1647252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       1647252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst        97065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data      7799466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       236953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data      7725239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        51387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data      7456883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        68517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      8227694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        42823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data      8456082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        45678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data      8044983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        34258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data        22839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           49957119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16922                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      577                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  135376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4616                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4326752                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  5280                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                147456                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4332032                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             147712                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  165                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            8648                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            7456                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            7737                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            9992                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            9312                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            7696                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            7881                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            8424                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            8184                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            8416                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10          11280                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           8240                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12           8313                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           8504                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           8016                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           7112                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             312                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             304                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             240                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             304                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             264                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             344                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             375                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             192                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            368                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            256                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            240                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            232                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            344                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            257                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 89702050000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              135376                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4616                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16810                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16813                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16815                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16816                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16819                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16823                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16830                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16835                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                    94                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                    88                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                   86                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                   85                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                   82                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                   78                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                   71                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                   66                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  194                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  194                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  194                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  194                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  194                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  194                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  194                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  194                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  193                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  191                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17695                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   252.851540                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   249.330546                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    24.565823                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          195      1.10%      1.10% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           12      0.07%      1.17% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           10      0.06%      1.23% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            2      0.01%      1.24% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           10      0.06%      1.29% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           12      0.07%      1.36% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          192      1.09%      2.45% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        17262     97.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17695                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   697.259067                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   395.182217                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   605.570190                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           20     10.36%     10.36% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           30     15.54%     25.91% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191            8      4.15%     30.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            7      3.63%     33.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            7      3.63%     37.31% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            2      1.04%     38.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            5      2.59%     40.93% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            3      1.55%     42.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            8      4.15%     46.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639           11      5.70%     52.33% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            5      2.59%     54.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767           12      6.22%     61.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            3      1.55%     62.69% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            4      2.07%     64.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959           10      5.18%     69.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            8      4.15%     74.09% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            7      3.63%     77.72% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            5      2.59%     80.31% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            3      1.55%     81.87% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            2      1.04%     82.90% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            1      0.52%     83.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            6      3.11%     86.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            2      1.04%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            4      2.07%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            1      0.52%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            2      1.04%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            3      1.55%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            3      1.55%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            3      1.55%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            1      0.52%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            2      1.04%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2111            2      1.04%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2240-2303            1      0.52%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2432-2495            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3200-3263            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          193                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.875648                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.856820                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.857004                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.52%      0.52% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              2      1.04%      1.55% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              2      1.04%      2.59% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            188     97.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          193                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3505171750                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            5796998200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                432675200                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   25923.72                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              42873.72                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      48.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       1.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   48.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    1.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.50                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.26                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 118277                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3847                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.48                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  5126124.35                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  86069867050                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1652725250                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          7573305.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          8476876.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          7815225.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          7736601.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4          7829740.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5          8562758.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6          7984569.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7          7571491.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               5108976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               5718528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               5272176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               5219136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4               5281968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5               5776464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6               5386416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7          5107752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         41321779.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         46611302.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2             42526848                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         41712652.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4         42447475.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5         47544307.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6             43437888                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7             40619904                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        5560565.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        5965332.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5633556.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        5779537.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        5743042.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5        5534438.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        5537341.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        5683737.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      1887018324.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      1903021462.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      1898282108.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      1903300807.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      1902640227.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5      1902014504.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      1908418495.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7      1906731806.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       84481935312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       84467897472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       84472054800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       84467652432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4      84468231888.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5      84468780768.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6       84463163232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7       84464642784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0         92546041584                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        92555214294.720001                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        92549108035.199997                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        92548924488.959991                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4        92549697663.360016                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        92555736561.600021                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        92551451263.679993                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7        92547880796.159988                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.464152                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.470541                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.466288                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.466160                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.466699                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.470905                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.467920                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.465433                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       676864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst        15872                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       691456                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       695296                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       726016                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       749568                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       722688                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4325120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        56064                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       173568                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        173568                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2644                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           62                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2701                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2716                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2836                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         2928                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         2823                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             16895                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          678                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              678                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        14274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       114194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data      7548238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst       177001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data      7710965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        17129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        97065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data      7753788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker        19984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        97065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      8096371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker        11419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        57097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data      8359017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker        14274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        57097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data      8059258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        25694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         2855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            48232786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       114194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst       177001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        97065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        97065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        57097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        57097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        25694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         625213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       1935592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            1935592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       1935592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        14274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       114194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data      7548238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst       177001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data      7710965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        17129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        97065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data      7753788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker        19984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        97065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      8096371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker        11419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        57097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data      8359017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker        14274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        57097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data      8059258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        25694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         2855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           50168378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     16895                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      678                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  135160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4314528                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                 10592                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                173856                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4325120                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             173568                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  331                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            7680                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            9337                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            8024                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            8800                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            8088                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            8432                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            7560                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            8704                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            9416                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            8374                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           9088                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11           8245                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           8776                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           7993                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           8952                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           7360                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             297                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             312                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             232                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             248                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             384                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             232                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             280                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             439                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            288                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            625                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            264                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            456                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            304                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 89674859000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              135160                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5424                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16751                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16751                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16764                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16772                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16775                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16784                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 16789                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 16790                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   112                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    99                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   86                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   78                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   75                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   66                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   61                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   60                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  223                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  223                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  223                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  225                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  225                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  225                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  227                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  227                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  227                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  227                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  227                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  227                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  225                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  225                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        17796                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   252.213082                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   247.967641                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    26.976826                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          238      1.34%      1.34% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           15      0.08%      1.42% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           11      0.06%      1.48% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            2      0.01%      1.49% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           12      0.07%      1.56% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           14      0.08%      1.64% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          223      1.25%      2.89% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17281     97.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        17796                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          227                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   597.801762                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   330.418765                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   530.061693                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           29     12.78%     12.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           33     14.54%     27.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191           14      6.17%     33.48% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            7      3.08%     36.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319           10      4.41%     40.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383            5      2.20%     43.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447            6      2.64%     45.81% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            6      2.64%     48.46% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            6      2.64%     51.10% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639           13      5.73%     56.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703           10      4.41%     61.23% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            8      3.52%     64.76% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            9      3.96%     68.72% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            7      3.08%     71.81% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959           12      5.29%     77.09% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            6      2.64%     79.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            6      2.64%     82.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            8      3.52%     85.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            8      3.52%     89.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            3      1.32%     90.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            3      1.32%     92.07% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            3      1.32%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            2      0.88%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            1      0.44%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            1      0.44%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            2      0.88%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            1      0.44%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            1      0.44%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            1      0.44%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1984-2047            3      1.32%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2048-2111            2      0.88%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3008-3071            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          227                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          227                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.933921                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.913587                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.945433                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18              1      0.44%      0.88% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              1      0.44%      1.32% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              1      0.44%      1.76% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22              1      0.44%      2.20% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            220     96.92%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25              1      0.44%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              1      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          227                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3507269550                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            5792621100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                431452800                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   26012.72                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              42962.72                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      48.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       1.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   48.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    1.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.50                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.90                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 117932                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4534                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.70                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  5102990.90                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  86029010050                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1693582250                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          8044444.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          7798291.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          7573910.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          7788009.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4          8271849.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5          7727529.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6               7687008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7          7728739.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               5426808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1          5260752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               5109384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               5253816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4               5580216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5               5213016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6               5185680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7          5213832.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         44249587.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         42598233.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2             41213952                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         42637670.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4             44947968                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5         41811494.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6         41564390.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7             41720640                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        5743457.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5680005.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        5583790.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5514117.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        5789491.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5        5597475.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6        5507481.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7        5500846.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      1889516511.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      1895179046.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      1890123410.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      1895733961.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4      1911739671.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5      1904211786.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      1907189046.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      1907912718.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       84479743920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       84474776784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       84479211552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       84474290016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4       84460249920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5      84466853328.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6       84464241696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7       84463606896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        92550248049.600006                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        92548816433.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        92546339320.320007                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3         92548740912                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        92554102437.119995                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5        92548937951.040024                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        92548898623.680008                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        92549206992.960007                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.467082                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.466085                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.464359                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.466032                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.469767                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.466170                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.466142                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.466357                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           11                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           11                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           11                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           11                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       725248                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       750336                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       745984                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       750592                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       799232                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       781824                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4613376                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        44032                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       236032                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        236032                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         2833                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         2931                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         2914                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2932                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         3122                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         3054                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             18021                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          922                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              922                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        25694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        88501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data      8087806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        28549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst       122759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data      8367582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        25694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        54242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data      8319049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        25694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        71371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      8370437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker        34258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        79936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data      8912859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker        17129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        54242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data      8718729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker         2855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        19984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data        19984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            51447354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        88501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst       122759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        54242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        71371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        79936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        54242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        19984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         491035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       2632177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            2632177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       2632177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        25694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        88501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data      8087806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        28549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst       122759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data      8367582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        25694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        54242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data      8319049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        25694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        71371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      8370437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker        34258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        79936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data      8912859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker        17129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        54242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data      8718729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker         2855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        19984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data        19984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           54079531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     18021                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      922                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  144168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   7376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4593312                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 20064                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                235072                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4613376                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             236032                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  627                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                  22                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            9712                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           10816                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            9122                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            7400                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            8881                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            7400                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            9548                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            9249                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8           10049                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            8872                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10          10342                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           8672                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           6897                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13           7352                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14          10757                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           8472                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             496                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             312                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             488                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             304                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             496                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             280                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             568                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             537                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             568                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             255                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            826                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            416                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            480                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            208                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            544                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            568                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 89698736000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              144168                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               7376                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17776                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17763                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17766                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17772                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17781                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17791                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17801                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17809                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   142                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   135                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  132                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  127                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  117                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  107                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                   97                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   89                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  304                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  304                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  304                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  304                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  304                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  304                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  304                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  305                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  308                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  308                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  308                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  308                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  308                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  308                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  308                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  308                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  306                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        19214                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   251.295097                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   246.021466                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    30.061424                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          322      1.68%      1.68% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           23      0.12%      1.80% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           10      0.05%      1.85% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            2      0.01%      1.86% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           10      0.05%      1.91% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           24      0.12%      2.03% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          297      1.55%      3.58% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        18526     96.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        19214                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          307                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   465.081433                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   291.952322                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   394.038504                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           43     14.01%     14.01% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           27      8.79%     22.80% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           14      4.56%     27.36% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           20      6.51%     33.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           27      8.79%     42.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           22      7.17%     49.84% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           13      4.23%     54.07% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           22      7.17%     61.24% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           21      6.84%     68.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           17      5.54%     73.62% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703           11      3.58%     77.20% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           11      3.58%     80.78% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831           15      4.89%     85.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            7      2.28%     87.95% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            9      2.93%     90.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            5      1.63%     92.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            3      0.98%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            3      0.98%     94.46% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            3      0.98%     95.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            3      0.98%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            1      0.33%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            2      0.65%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            4      1.30%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-1855            1      0.33%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1984-2047            2      0.65%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2112-2175            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          307                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          307                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.928339                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.912861                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.763599                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              2      0.65%      0.65% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.33%      0.98% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              1      0.33%      1.30% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            301     98.05%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              2      0.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          307                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 3778153850                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6211173800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                459331200                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26321.08                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43271.08                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      51.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       2.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   51.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    2.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.54                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.80                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 125532                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  6141                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.51                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  4735191.68                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  85809244800                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1913347500                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          8905075.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1               8201088                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          7675516.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          9058694.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4          8558524.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5          8707910.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          7310217.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7          8693395.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0          6007392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               5532480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               5177928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               6111024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4               5773608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5               5874384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               4931496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7          5864592.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         49280524.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         44861107.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         41192486.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         49389849.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4         46658227.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5         46960742.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6             38852736                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7             46735104                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        6121267.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        5859164.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        5935472.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        6529766.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        6044958.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5        6327797.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        5729771.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7        6360145.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      1905249879.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      1899841518.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      1900407870.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      1917065021.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4      1912007197.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      1918075371.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      1900946424.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7      1925038437.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       84465942720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       84470686896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       84470190096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       84455578560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4      84460015248.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5      84454692288.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6       84469717680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7       84448584336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        92559030179.520004                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        92552505575.040009                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        92548102691.520004                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        92561256237.119995                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4        92556581085.120026                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        92558161815.360016                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        92545011647.040009                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7        92558799331.199997                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.473199                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.468655                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.465588                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.474750                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.471493                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.472595                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.463435                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.473039                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       701184                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       691200                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       683520                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       715520                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       785920                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       704512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4342016                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        57600                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       180736                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        180736                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         2739                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         2700                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         2670                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         2795                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         3070                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         2752                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             16961                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          706                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              706                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker         2855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst       148452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data      7819450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       137033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data      7708110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        79936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data      7622465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        99920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      7979322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        68517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data      8764407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        77081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data      7856563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        31403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        25694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            48421207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       148452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       137033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        79936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        99920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        68517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        77081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        31403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         642343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       2015528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            2015528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       2015528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker         2855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       148452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data      7819450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       137033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data      7708110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        79936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data      7622465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        99920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      7979322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        68517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data      8764407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        77081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data      7856563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        31403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        25694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           50436735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     16961                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      706                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  135688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5648                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4332992                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  9024                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                180736                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4342016                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             180736                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  282                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        71299                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            9577                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            8088                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            8616                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            8769                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            8952                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            8097                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            9081                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            8322                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            8121                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            8696                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10           7905                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11           7826                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           7632                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           8673                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           8793                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15           8258                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             296                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             528                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             657                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             496                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             248                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             272                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             296                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             232                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             216                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            200                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            568                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            520                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            256                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            288                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            303                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 89704350000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              135688                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5648                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 16802                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 16793                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 16798                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 16801                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 16809                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 16810                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 16819                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 16829                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   106                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   101                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   97                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   94                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   86                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   86                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   78                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   68                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  233                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  233                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  233                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  233                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  233                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  234                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  234                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  234                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  236                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  236                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  236                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  236                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  236                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  236                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  236                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  237                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  237                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  237                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  237                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  237                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  237                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  236                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  236                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  235                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        17916                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   251.938379                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   247.475133                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    27.806625                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          248      1.38%      1.38% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           20      0.11%      1.50% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           17      0.09%      1.59% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            5      0.03%      1.62% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           14      0.08%      1.70% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           21      0.12%      1.81% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          229      1.28%      3.09% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17362     96.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        17916                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          236                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   572.805085                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   322.514763                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   548.580423                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           34     14.41%     14.41% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           26     11.02%     25.42% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           12      5.08%     30.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           12      5.08%     35.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319            9      3.81%     39.41% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           11      4.66%     44.07% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447           23      9.75%     53.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511            8      3.39%     57.20% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575            8      3.39%     60.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639            5      2.12%     62.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703            5      2.12%     64.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            7      2.97%     67.80% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831           12      5.08%     72.88% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895           12      5.08%     77.97% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            5      2.12%     80.08% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            7      2.97%     83.05% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            6      2.54%     85.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            3      1.27%     86.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            4      1.69%     88.56% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            6      2.54%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            6      2.54%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            2      0.85%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            2      0.85%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            1      0.42%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            1      0.42%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-1855            1      0.42%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            1      0.42%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2112-2175            2      0.85%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2240-2303            1      0.42%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2432-2495            1      0.42%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2688-2751            1      0.42%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2752-2815            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2944-3007            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          236                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          236                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.932203                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.909622                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.978308                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              2      0.85%      0.85% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.42%      1.27% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              1      0.42%      1.69% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            231     97.88%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              1      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          236                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3559245500                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            5854377200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                433299200                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   26285.73                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              43235.73                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      48.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       2.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   48.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    2.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.50                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.28                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 118426                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4712                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  5077508.91                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  85986451450                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1736140850                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0               7744464                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          8163590.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2               7762608                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          7964611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4          7658582.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5          7285420.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6               7841232                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7          7697289.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               5224440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               5507184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               5236680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3          5372952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4               5166504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5               4914768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6               5289720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7               5192616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         42259276.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         44117299.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2             41785536                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         43069478.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4         41889369.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5         39004492.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6         42204364.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         41767065.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        5613649.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        6191354.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5942108.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        5832622.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        5384724.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        5597061.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6        5726453.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7        5444444.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      1895049907.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      1900009454.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2        1901113704                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      1905369880.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4      1893636708.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      1896186660.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      1909575495.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      1903773424.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       84474890064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       84470539584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       84469570944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       84465837456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4       84476129712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5       84473892912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6       84462148320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7       84467237856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        92548305122.880005                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        92552051787.839996                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        92548934901.119995                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        92550970320.960007                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        92547388921.919998                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        92544404636.160004                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6        92550308906.880005                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        92548636016.640015                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.465729                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.468339                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.466167                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.467585                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.465091                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.463012                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.467125                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.465959                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       700160                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst        15616                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       704512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       703488                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       723456                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       799232                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       784640                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         2560                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4483840                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        65792                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       175104                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        175104                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2735                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2752                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         2748                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         2826                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         3122                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         3065                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             17515                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          684                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              684                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       145598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data      7808030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       174146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data      7856563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        88501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data      7845143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst       122759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      8067822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        91355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data      8912859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        77081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data      8750133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        34258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data        28549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            50002797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       145598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       174146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        88501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst       122759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        91355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        77081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        34258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         733698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       1952721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            1952721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       1952721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       145598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data      7808030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       174146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data      7856563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        88501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data      7845143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst       122759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      8067822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        91355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data      8912859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        77081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data      8750133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        34258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data        28549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           51955518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     17515                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      684                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  140120                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4478656                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  5184                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                175360                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4483840                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             175104                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  162                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            9296                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            9280                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           12184                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            8736                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            7568                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            7256                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            8552                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            7761                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            8312                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            6969                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           8793                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           9744                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           8273                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           8968                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14           9265                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           9001                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             384                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             312                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             256                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             464                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             280                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             311                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             361                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             224                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             264                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            416                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            264                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            592                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            280                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            240                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            296                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 89708443000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              140120                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5472                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 17311                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 17313                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 17319                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 17324                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 17325                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 17332                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 17338                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 17343                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   122                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   114                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  113                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  108                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  107                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  100                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  102                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                   98                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   32                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   32                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   28                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   29                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   29                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   29                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   22                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  227                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  227                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  227                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  227                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  229                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  228                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  228                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  228                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  228                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18447                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   252.291213                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   248.175987                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    26.621334                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          237      1.28%      1.28% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           17      0.09%      1.38% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           12      0.07%      1.44% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            7      0.04%      1.48% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191            9      0.05%      1.53% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           17      0.09%      1.62% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          228      1.24%      2.86% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17920     97.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18447                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          229                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   612.288210                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   338.494344                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   606.039903                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           36     15.72%     15.72% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           17      7.42%     23.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           11      4.80%     27.95% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255            9      3.93%     31.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           18      7.86%     39.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           14      6.11%     45.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447           13      5.68%     51.53% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511           14      6.11%     57.64% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575           10      4.37%     62.01% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639            6      2.62%     64.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            8      3.49%     68.12% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            7      3.06%     71.18% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            4      1.75%     72.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            7      3.06%     75.98% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            2      0.87%     76.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            6      2.62%     79.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            6      2.62%     82.10% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            4      1.75%     83.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            5      2.18%     86.03% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            3      1.31%     87.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            2      0.87%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            3      1.31%     89.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            3      1.31%     90.83% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            2      0.87%     91.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            1      0.44%     92.14% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            3      1.31%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            4      1.75%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            2      0.87%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2112-2175            2      0.87%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2176-2239            2      0.87%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2240-2303            1      0.44%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2368-2431            1      0.44%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2560-2623            1      0.44%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3136-3199            2      0.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          229                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          229                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.930131                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.919426                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.645097                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              2      0.87%      1.31% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            226     98.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          229                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3697066100                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6069354200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                447865600                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26415.54                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              43365.54                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      49.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       1.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   50.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    1.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.52                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.44                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 122423                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4568                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.48                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  4929306.17                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  85970018550                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1752573750                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          8318419.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          9967708.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          7253366.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          8210764.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4          7434201.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5               8388576                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6          7866028.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7          8522236.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0          5611632.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               6724248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               4893144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               5539008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4               5015136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5               5658960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6               5306448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7               5749128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         45565977.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1             55885440                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         38612620.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         44636966.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4         40264972.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5         45628876.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6         42674611.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7         46635763.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        6064865.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        6363463.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        5829304.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        5869532.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        5414584.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5        5872435.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6        5567201.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        5696593.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      1895192452.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      1915025662.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      1894694336.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      1909937522.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4      1894382323.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      1914968479.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6      1904810313.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      1916240938.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       84474765024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       84457367472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      84475201968.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       84461830752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4       84475475664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5       84457417632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6       84466328304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7       84456301440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        92553041691.839996                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        92568857315.520004                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        92544008061.120010                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        92553547867.200012                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        92545510202.880005                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        92555458280.639999                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        92550076227.840012                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        92556669421.440002                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.469028                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.480045                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.462736                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.469381                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.463782                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.470711                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.466962                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.471555                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       696576                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst        22528                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       698112                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       707072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       720640                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       761856                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       746752                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4390400                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       165888                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        165888                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         2721                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           88                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         2727                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         2762                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2815                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         2976                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         2917                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             17150                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          648                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              648                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       111339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data      7768062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst       251227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data      7785191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        51387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data      7885111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        88501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      8036419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        57097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data      8496050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        54242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data      8327614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        37113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data        11419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            48960775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       111339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst       251227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        51387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        88501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        57097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        54242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        37113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         650907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       1849946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            1849946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       1849946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       111339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data      7768062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst       251227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data      7785191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        51387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data      7885111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        88501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      8036419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        57097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data      8496050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        54242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data      8327614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        37113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data        11419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           50810721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     17150                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      648                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  137200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   5184                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4382880                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  7520                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                165152                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4390400                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             165888                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  235                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            8634                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            6856                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            8648                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            8697                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            6720                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            9192                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           12120                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            9385                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            8364                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            8481                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           7034                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           8009                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           8240                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           9832                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14           9385                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15           7368                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             280                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             648                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             288                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             360                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             296                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             336                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             305                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             336                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             272                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            465                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            248                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            384                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            240                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            239                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            200                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 89710875000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              137200                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               5184                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 16983                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 16979                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 16983                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 16989                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 16990                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 16998                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 17004                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 17008                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   106                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   101                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                   97                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                   91                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                   89                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                   84                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                   79                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                   76                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   16                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                   17                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                   17                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                   17                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                   17                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                   12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                   15                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                   20                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  214                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  214                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  217                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  216                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  216                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  216                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  215                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        18027                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   252.290009                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   248.189149                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    26.593750                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          231      1.28%      1.28% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           14      0.08%      1.36% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           16      0.09%      1.45% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            3      0.02%      1.46% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           16      0.09%      1.55% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           14      0.08%      1.63% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          221      1.23%      2.86% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        17512     97.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        18027                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          216                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   625.833333                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   369.068346                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   528.362816                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           27     12.50%     12.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           22     10.19%     22.69% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191           15      6.94%     29.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            7      3.24%     32.87% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            4      1.85%     34.72% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            7      3.24%     37.96% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447           13      6.02%     43.98% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511           12      5.56%     49.54% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            4      1.85%     51.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            9      4.17%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703            8      3.70%     59.26% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767           13      6.02%     65.28% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831           11      5.09%     70.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            5      2.31%     72.69% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959           12      5.56%     78.24% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            4      1.85%     80.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            4      1.85%     81.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            3      1.39%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            7      3.24%     86.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            3      1.39%     87.96% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            2      0.93%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            4      1.85%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            1      0.46%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            3      1.39%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            4      1.85%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            2      0.93%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            2      0.93%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            2      0.93%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            2      0.93%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            1      0.46%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2239            1      0.46%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2368-2431            2      0.93%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          216                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          216                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.893519                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.873970                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.864146                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              2      0.93%      0.93% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.46%      1.39% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.46%      1.85% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            211     97.69%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              1      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          216                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3586497950                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            5908054700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                438288000                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   26185.51                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              43135.51                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      48.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       1.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   48.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    1.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.51                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.19                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 119792                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4307                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  5040503.15                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  86040199000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1682537800                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          7633180.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          8154518.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          7543065.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          9016358.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4          7751116.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5               7599312                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          8048678.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7          7726924.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               5149368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               5501064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               5088576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               6082464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4               5228928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5               5126520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6               5429664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7               5212608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         41362214.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         44211148.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         40643366.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         50197555.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4         41993203.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5         40668326.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6         43696473.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7         42066086.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        5829304.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        6101360.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5752995.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5776634.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        5620285.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5        5786588.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6        5706547.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        5364817.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      1893074843.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      1901254991.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      1896951646.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      1913551395.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      1902357653.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      1909773855.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      1909063097.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7      1903435528.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       84476622576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      84469447008.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       84473221872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      84458660688.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4       84468479760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5       84461974320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6       84462597792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7       84467534256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0         92547194808                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        92552193411.840012                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        92546724842.880005                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        92560808417.280014                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        92548954268.159988                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        92548452242.880005                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        92552065573.440002                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        92548863542.400009                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.464955                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.468437                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.464628                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.474438                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.466181                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.465831                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.468348                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.466118                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       683264                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst        19712                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       697344                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       685056                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       730624                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       746240                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       717824                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4334848                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst        19712                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        74240                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       167168                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        167168                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         2669                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           77                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         2724                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         2676                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         2854                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         2915                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         2804                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             16933                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          653                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              653                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       162727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data      7619610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       219824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data      7776627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        97065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data      7639594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       119904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      8147758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        88501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data      8321904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst       111339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data      8005015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        28549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data         2855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            48341271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       162727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       219824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        97065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       119904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        88501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst       111339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        28549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         827908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       1864221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            1864221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       1864221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       162727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data      7619610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       219824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data      7776627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        97065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data      7639594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       119904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      8147758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        88501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data      8321904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst       111339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data      8005015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        28549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data         2855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           50205492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     16933                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      653                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  135464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   5224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4330176                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  4672                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                166912                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4334848                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             167168                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  146                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            7488                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            7640                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            8416                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            9280                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            6680                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            8552                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            9624                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            7336                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8           10680                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            7825                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           8555                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           9874                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           9040                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           7184                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           8880                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           8264                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             249                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             344                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             367                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             328                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             376                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             312                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             376                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             384                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             344                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             272                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            352                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            296                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            368                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            264                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            256                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            328                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 89674316000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              135464                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               5224                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16817                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16817                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16820                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16820                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16826                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16831                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16838                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16842                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    97                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    95                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   91                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   91                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   87                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   83                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   76                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   72                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  214                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  220                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  220                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  220                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  220                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  220                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  220                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  220                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  220                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  216                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  215                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        17835                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   252.149593                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   247.965922                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    26.973944                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          229      1.28%      1.28% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           21      0.12%      1.40% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           19      0.11%      1.51% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           19      0.11%      1.61% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           21      0.12%      1.73% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          223      1.25%      2.98% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17303     97.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        17835                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          219                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   617.452055                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   350.658749                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   579.283804                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           29     13.24%     13.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           24     10.96%     24.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191            9      4.11%     28.31% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            8      3.65%     31.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319           15      6.85%     38.81% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            7      3.20%     42.01% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447           10      4.57%     46.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            8      3.65%     50.23% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            8      3.65%     53.88% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639           10      4.57%     58.45% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703           11      5.02%     63.47% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767           11      5.02%     68.49% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            9      4.11%     72.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            8      3.65%     76.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959           10      4.57%     80.82% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            3      1.37%     82.19% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            5      2.28%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            5      2.28%     86.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            4      1.83%     88.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            3      1.37%     89.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            2      0.91%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            1      0.46%     91.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            2      0.91%     92.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            2      0.91%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            1      0.46%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            2      0.91%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1984-2047            2      0.91%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            2      0.91%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2112-2175            1      0.46%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2240-2303            1      0.46%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2304-2367            1      0.46%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2432-2495            2      0.91%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2560-2623            2      0.91%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2752-2815            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          219                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          219                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.817352                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.790841                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.019746                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              1      0.46%      0.91% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              3      1.37%      2.28% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              3      1.37%      3.65% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              1      0.46%      4.11% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            210     95.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          219                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3525854800                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            5819494900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                433017600                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   26056.07                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              43006.07                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      48.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   48.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.50                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.99                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 118349                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4350                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  5099187.76                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  86071067300                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    1948930200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1651525000                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          7264252.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          8232537.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          7434201.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          7658582.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4          8534332.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          8167219.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6          7578748.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7               7877520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               4900488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               5553696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               5015136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               5166504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4               5757288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5          5509632.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6               5112648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7               5314200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0             39269568                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         44686387.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         40390771.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         41646259.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4         46734105.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5         44701862.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6         41225433.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7         42701068.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        5560980.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        6051594.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5461032.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        5563883.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        5915566.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        5580472.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        5368135.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        5600378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      6117523320.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      1888707859.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      1901622052.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      1890149238.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      1896869894.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      1909013849.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5      1907856904.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      1900249620.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7      1906544773.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       84480453264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       84469125024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       84479188896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       84473293584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4       84462640992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5       84463655856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6       84470328912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7      84464806848.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        92543679733.440002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        92552794612.800003                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        92545162597.440002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        92547722028.479996                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        92556119454.720001                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        92552995267.200012                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        92547386819.519989                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        92550368110.080017                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.462507                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.468856                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.463540                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.465323                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.471172                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.468996                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.465089                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.467166                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              273212                       # Transaction distribution
system.membus.trans_dist::ReadResp             273212                       # Transaction distribution
system.membus.trans_dist::WriteReq                 74                       # Transaction distribution
system.membus.trans_dist::WriteResp                74                       # Transaction distribution
system.membus.trans_dist::Writeback             11089                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           329127                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          44022                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          297203                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           21                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39667                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1177                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1268386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1268878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1268878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     73038081                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     73039065                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73039065                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    136606000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4505316500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        74000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        37000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    182968500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    164802368                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     22022974                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    148601500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq        16488                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     20143836                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     19420500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         1353                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp         7838                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           44                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback           90                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq          814                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          129                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         7622                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           75                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           57                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      2150998                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp     57035448                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp         4500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        34494                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      2194000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       185999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     57483500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        32000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       460500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          2505                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        15518                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             4597491                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          114983948                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                           114457                       # Total snoops (count)
system.membus.snoop_fanout::samples            696965                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  696965    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              696965                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              159500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 246                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           468679000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              582509                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4673375500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer3.succeeded             571666                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             273039                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            273039                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            11089                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          269353                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         27850                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         297203                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1177                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1177                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         9180                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8428                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         9122                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8806                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8499                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8585                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8522                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         8934                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8591                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        45433                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        44377                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        49575                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        43410                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         9219                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         9016                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8761                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       288458                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         9339                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8647                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         8973                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8779                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8688                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8383                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8515                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8916                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8775                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        45163                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        44057                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        49670                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port        43805                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         9301                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         8949                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         8537                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       288497                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         9298                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8702                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         9011                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8707                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8779                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8470                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8467                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8932                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8530                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        44962                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        44367                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        49293                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        44210                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         8995                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         9008                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         8715                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       288447                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         9169                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8658                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8843                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8678                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8559                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8487                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8614                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8948                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8818                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        45380                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        44425                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        49486                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        43893                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         9134                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         8973                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8461                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       288527                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1153929                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1202176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1097216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1182976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1145600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1108480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1118976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1112320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1165312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1122560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1164544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1135360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1063936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1149440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1207040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1176832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1145344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     18298112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1225728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1124864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1164544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1144576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1132544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1091584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1114368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1161216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1142784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1117952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1134848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1089280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1131264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1216768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1168640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1110528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     18271488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1219584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1130496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1168896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1134848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1142016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1106432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1103104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1166336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1111296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1111552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1122816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1067520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1170688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1178112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1174784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1138432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     18246912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1201920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1127168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1144320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1131264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1118976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1102592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1127168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1166080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1148928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1128960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1129728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1088256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1136384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1192448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1172992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1104384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     18221569                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               73038081                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    382072200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2700549250                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    104235800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    377079800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     38988400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    415809002                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1611800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     11561950                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          456                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            7                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           36                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            4                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            5                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           90                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       509400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp        37200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback          800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        29400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq         4600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp        20995                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq       102000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp         6800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          588                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          13                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             646200                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             64995                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           33884000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              18954                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           29123600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              17506                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           30869000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              18303                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           30105800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              17809                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           29847400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17589                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           29166400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17274                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           30063400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              17415                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           30934600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              18207                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           30144400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              17694                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy          132891400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              90829                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy         130177600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             88966                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy         143907400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             99317                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy         128703000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             88003                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          32705800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             18731                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          31438600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             18335                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          30025600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             17576                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         783048302                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            142831                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         782524047                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            142870                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         781182151                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            142820                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         781167202                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            142899                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       273039                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       273039                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        11089                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       269353                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        27850                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       297203                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1177                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1177                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       288458                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       288497                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       288447                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       288527                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1153929                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     18298112                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     18271488                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     18246912                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     18221569                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     73038081                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    218431200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1092156000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     44356000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    215482400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     22280000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    237762400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       941600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4708000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         2151                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         2131                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           18                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp      4834500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      3558500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        53900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  4300                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      8446900                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    125448800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       145627                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    125324000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       145627                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    125487200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       145627                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    125232100                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       145628                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1334627200                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          1.5                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       571420                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            3208408                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3201591                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         6817                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                74                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               74                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            40525                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          328551                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         44143                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         372694                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         8959                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         8959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            53623                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           53623                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       506778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       487241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       511195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       497650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       512211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       492952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       549329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       514757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       534247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       556096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         6406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       517218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       525419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         2132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         1263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6249979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       889856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     30394780                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       974268                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1032704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     30967444                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       995060                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       864768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     30913692                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       985652                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       820480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     32301988                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1029280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       868096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     34694288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side      1111928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       819968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     32903056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side      1048680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       272896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       132681                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           36                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              204021793                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1608507525                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  25218083037                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        74000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        37000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1317101378                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    168624527                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     22151298                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    148418410                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq      4487983                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     27456070                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    126113966                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       113553                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         4338                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           40                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          558                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         5683                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq          962                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           92                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq         4506                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1299                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          411                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    449094568                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     52441361                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       179000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      4504494                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     40551128                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      8654996                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1373000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq      4765494                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      9066917                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      6633493                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       127045                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        4841                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           1                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                24500                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          516816597                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          60447854                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         1078062                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3684036                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3684036    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3684036                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3148623281                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3684283                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         113184967                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              3476                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        9150831988                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.2                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            340019                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         243915960                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            243674                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         131226338                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              4034                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        9166002598                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            10.2                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            341454                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         249159408                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            248885                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        110020906                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             3378                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       9235016246                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           10.3                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           343083                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        246795955                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           246539                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        104377048                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             3205                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      10180572834                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           11.4                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           373713                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        257688950                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           257437                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        110427464                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             3391                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       9189630078                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           10.2                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           346435                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        278395389                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           278114                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy        104319961                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             3203                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       9018422545                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           10.1                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           338650                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        263538876                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           263249                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy            97500                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                3                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         34647989                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             1066                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy         18657498                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              693                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                9                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         8967                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         8967    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         8967                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         8967                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         8967    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         8967                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         8967                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         8967    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         8967                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         8967                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         8967    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         8967                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         8967                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             8967    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         8967                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         8967                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            8967    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         8967                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    274481                       # number of replacements
system.l2.tags.tagsinuse                  8185.382061                       # Cycle average of tags in use
system.l2.tags.total_refs                      592173                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    274481                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.157428                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      332.014699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.586077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    22.229327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1245.975494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     0.777450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    26.331010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1258.602485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.704748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    13.464745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1252.871566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     2.444608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    19.836512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1321.491755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.057318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    12.584761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  1335.033874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.660764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    11.420357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1291.738442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     5.077658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    13.552901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    15.925508                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.040529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.002714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.152097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.003214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.153638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.001644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.152938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.002421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.161315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.162968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.001394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.157683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.001944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999192                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2770                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4518                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          663                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001709                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.992676                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21126954                       # Number of tag accesses
system.l2.tags.data_accesses                 21126954                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       243515                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         2339                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        68527                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       248732                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         2787                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        70167                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       246372                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         2481                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        70341                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       257274                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         2235                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        73124                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       277938                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           23                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         2566                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        79104                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       262131                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           23                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         2375                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        75027                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            7                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          870                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          248                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1988208                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40525                       # number of Writeback hits
system.l2.Writeback_hits::total                 40525                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  198                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                121                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          291                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          289                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          337                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          394                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          281                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1929                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       243515                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          2339                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         68840                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       248732                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          2787                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         70458                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       246372                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          2481                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         70630                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       257274                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          2235                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         73461                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       277938                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           23                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          2566                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         79498                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       262131                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           23                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          2375                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         75308                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            7                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           870                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           272                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1990137                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       243515                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         2339                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        68840                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       248732                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         2787                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        70458                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       246372                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         2481                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        70630                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       257274                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         2235                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        73461                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       277938                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           23                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         2566                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        79498                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       262131                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           23                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         2375                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        75308                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            7                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          870                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          272                       # number of overall hits
system.l2.overall_hits::total                 1990137                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           52                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst         1137                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        43160                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           33                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst         1247                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        43706                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           41                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          897                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        43368                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           46                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          970                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        45431                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           44                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          825                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        48401                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           39                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          828                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        46116                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          196                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           74                       # number of ReadReq misses
system.l2.ReadReq_misses::total                276613                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        43538                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        44148                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        43789                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        44686                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        47199                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        45196                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             268579                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         4397                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         4509                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         4504                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         4670                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         5003                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         4764                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            27850                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          332                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          331                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          308                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1951                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           52                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst         1137                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        43513                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           33                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst         1247                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        44038                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           41                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          897                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        43697                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           46                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          970                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        45762                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           44                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          825                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        48709                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           39                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          828                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        46409                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          196                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           79                       # number of demand (read+write) misses
system.l2.demand_misses::total                 278564                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           52                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst         1137                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        43513                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           33                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst         1247                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        44038                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           41                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          897                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        43697                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           46                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          970                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        45762                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           44                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          825                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        48709                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           39                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          828                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        46409                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          196                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           79                       # number of overall misses
system.l2.overall_misses::total                278564                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      6192000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    136711500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   5437711478                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      3850500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst    150504500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   5502865988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      4989000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst    105685500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   5461129981                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      5541000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst    116813500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   5721195988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      5109500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     97855500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   6094466474                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      4650000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     98378000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   5806795977                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       248500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     24688500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      9208500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     34794591886                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      3624500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      2939497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      2957499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      3106997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      4199499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      2885996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     19778988                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       851000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      1110500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       920000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       983500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      1047000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       720500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5632500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     38247999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     33325000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     33360999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     33531999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     32308500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     30573000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       507000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     201854497                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      6192000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    136711500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   5475959477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      3850500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst    150504500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   5536190988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      4989000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst    105685500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   5494490980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      5541000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst    116813500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   5754727987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      5109500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     97855500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   6126774974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      4650000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     98378000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   5837368977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     24688500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      9715500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34996446383                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      6192000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    136711500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   5475959477                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      3850500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst    150504500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   5536190988                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      4989000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst    105685500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   5494490980                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      5541000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst    116813500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   5754727987                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      5109500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     97855500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   6126774974                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      4650000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     98378000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   5837368977                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       248500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     24688500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      9715500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34996446383                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       243567                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         3476                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       111687                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       248765                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         4034                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       113873                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       246413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         3378                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data       113709                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       257320                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         3205                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       118555                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       277982                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         3391                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data       127505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       262170                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         3203                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       121143                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         1066                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          322                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2264821                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40525                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40525                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        43575                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        44200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        43810                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        44707                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        47230                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        45225                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           268777                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         4416                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         4538                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         4523                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         4689                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         5022                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         4780                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          27971                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           29                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3880                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       243567                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         3476                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       112353                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       248765                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         4034                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       114496                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       246413                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         3378                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data       114327                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       257320                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         3205                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       119223                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       277982                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         3391                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data       128207                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       262170                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         3203                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       121717                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         1066                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          351                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2268701                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       243567                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         3476                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       112353                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       248765                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         4034                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       114496                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       246413                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         3378                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data       114327                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       257320                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         3205                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       119223                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       277982                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         3391                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data       128207                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       262170                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         3203                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       121717                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         1066                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          351                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2268701                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.327100                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.386437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000133                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.309122                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.383814                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000166                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.265542                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.381395                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000179                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.302652                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.383206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.243291                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.379601                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000149                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.258508                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.380674                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.222222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.183865                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.229814                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.122135                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.999151                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.998824                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.999521                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.999530                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.999344                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.999359                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.766667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999263                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.995697                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.993610                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.995799                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.995948                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.996217                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.996653                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.995674                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.530030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.532905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.532362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.495509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.438746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.510453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.172414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.502835                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000213                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.327100                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.387288                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000133                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.309122                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.384625                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000166                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.265542                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.382211                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000179                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.302652                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.383835                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000158                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.243291                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.379925                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000149                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.258508                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.381286                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.183865                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.225071                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.122786                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000213                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.327100                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.387288                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000133                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.309122                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.384625                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000166                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.265542                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.382211                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000179                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.302652                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.383835                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000158                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.243291                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.379925                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000149                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.258508                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.381286                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.183865                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.225071                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.122786                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 119076.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 120238.786280                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 125989.607924                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 116681.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 120693.263833                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 125906.419897                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 121682.926829                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 117821.070234                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 125925.336216                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 120456.521739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 120426.288660                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 125931.544276                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker       116125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 118612.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 125916.127229                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 119230.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 118814.009662                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 125917.164910                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       124250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 125961.734694                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 124439.189189                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 125787.984968                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data    83.249116                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data    66.582790                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data    67.539770                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data    69.529539                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data    88.974321                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data    63.855120                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  2826.086957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    73.643092                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   193.541051                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   246.285207                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data   204.262877                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   210.599572                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   209.274435                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   151.238455                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   202.244165                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 108351.271955                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 100376.506024                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 101401.212766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 101305.132931                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 104897.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 104344.709898                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data       101400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103462.069195                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 119076.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 120238.786280                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 125846.516604                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 116681.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 120693.263833                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 125713.951315                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 121682.926829                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 117821.070234                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 125740.691123                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 120456.521739                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 120426.288660                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 125753.419584                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker       116125                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 118612.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 125783.222279                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 119230.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 118814.009662                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 125780.968713                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       124250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 125961.734694                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 122981.012658                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125631.619244                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 119076.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 120238.786280                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 125846.516604                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 116681.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 120693.263833                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 125713.951315                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 121682.926829                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 117821.070234                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 125740.691123                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 120456.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 120426.288660                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 125753.419584                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker       116125                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 118612.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 125783.222279                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 119230.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 118814.009662                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 125780.968713                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       124250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 125961.734694                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 122981.012658                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125631.619244                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11089                       # number of writebacks
system.l2.writebacks::total                     11089                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          423                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data          199                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          221                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data          101                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          458                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          210                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          415                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          204                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          423                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data          180                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           24                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          434                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data          178                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               3574                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          423                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data          199                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          221                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data          101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          458                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          210                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          415                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          423                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data          180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          434                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data          178                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3574                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          423                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data          199                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          221                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data          101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          458                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          210                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          415                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          423                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data          180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          434                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data          178                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3574                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          714                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        42961                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst         1026                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        43605                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          439                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        43158                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          555                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        45227                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          402                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        48221                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          394                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        45938                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          195                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           74                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           273039                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        43538                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        44148                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        43789                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        44686                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        47199                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        45196                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        268579                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         4397                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         4509                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         4504                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         4670                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         5003                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         4764                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        27850                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          331                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          308                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1951                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        43314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst         1026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        43937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        43487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        45558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        48529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        46231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            274990                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        43314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst         1026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        43937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        43487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        45558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        48529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        46231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           274990                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      3325500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     82317500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   4944034478                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      2041000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst    118335000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   5012594988                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      2379000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     50567500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   4963569481                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      2379500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     64669500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   5201466488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      2566000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     46368500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   5544255974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      1701500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     45825000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   5282475477                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       226500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     22446000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      8394500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  31401939386                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   2379215484                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   2412378028                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   2392189127                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   2441486962                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   2578742284                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   2469198278                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data      1278500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  14674488663                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    240414955                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    246375480                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data    246176471                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    255231986                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    273381959                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data    260354973                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       168000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1522103824                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     34364999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     29673000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     29741999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     29890999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     28920500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     27350000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       452000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    180393497                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      3325500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     82317500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   4978399477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      2041000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst    118335000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   5042267988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      2379000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     50567500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   4993311480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      2379500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     64669500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   5231357487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      2566000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     46368500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   5573176474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      1701500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     45825000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   5309825477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     22446000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      8846500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31582332883                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      3325500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     82317500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   4978399477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      2041000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst    118335000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   5042267988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      2379000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     50567500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   4993311480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      2379500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     64669500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   5231357487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      2566000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     46368500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   5573176474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      1701500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     45825000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   5309825477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     22446000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      8846500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31582332883                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       576500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       537000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       562000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       599000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       510500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       546000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       240000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      3571000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       220000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       220000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       244500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       240000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       220000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       200000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       150500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      1495000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       796500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       757000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       806500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       839000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       730500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       746000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       390500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      5066000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000123                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.205409                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.384655                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000072                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.254338                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.382927                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000085                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.129959                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.379548                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000082                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.173167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.381485                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000083                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.118549                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.378189                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000057                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.123010                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.379205                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.222222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.182927                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.229814                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.120557                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.999151                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.998824                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.999521                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.999530                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.999344                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.999359                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.766667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999263                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.995697                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.993610                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.995799                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.995948                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.996217                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.996653                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.995674                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.530030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.532905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.532362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.495509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.438746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.510453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.172414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.502835                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.205409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.385517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.254338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.383743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.129959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.380374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.173167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.382124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.118549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.378521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.123010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.379824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.222222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.182927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.225071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.121210                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.205409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.385517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.254338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.383743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.129959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.380374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.173167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.382124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.118549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.378521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.123010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.379824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.222222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.182927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.225071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.121210                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       110850                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 115290.616246                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 115081.922627                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 113388.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 115336.257310                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 114954.592088                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 113285.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 115187.927107                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 115009.256244                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 113309.523810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 116521.621622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 115007.992748                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 111565.217391                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 115344.527363                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 114975.964289                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 113433.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 116307.106599                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 114991.411838                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       113250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 115107.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 113439.189189                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 115008.989141                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54646.871331                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54642.974268                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54629.909955                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54636.507228                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54635.527956                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54633.115276                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 55586.956522                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54637.513220                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54677.042302                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54640.825017                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54657.298179                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54653.530193                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54643.605637                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54650.498111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        56000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54653.638205                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 97351.271955                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 89376.506024                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 90401.212766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 90305.132931                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 93897.727273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 93344.709898                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data        90400                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92462.069195                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       110850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 115290.616246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 114937.421550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 113388.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 115336.257310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 114761.317068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 113285.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 115187.927107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 114823.084600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 113309.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 116521.621622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 114828.515014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 111565.217391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 115344.527363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 114842.186610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 113433.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 116307.106599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 114854.220696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       113250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 115107.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 111981.012658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114849.023175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       110850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 115290.616246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 114937.421550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 113388.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 115336.257310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 114761.317068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 113285.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 115187.927107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 114823.084600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 113309.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 116521.621622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 114828.515014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 111565.217391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 115344.527363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 114842.186610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 113433.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 116307.106599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 114854.220696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       113250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 115107.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 111981.012658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 114849.023175                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       2505                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss              65                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples        68681                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        68681    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         68681                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2796                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2796    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2796                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          8967                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     196072532.619605                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    184789914.322538                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    69020882.912538                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07           65      0.72%      0.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08         1645     18.35%     19.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08         2772     30.91%     49.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08         3481     38.82%     88.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08          889      9.91%     98.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08           57      0.64%     99.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08           18      0.20%     99.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08            7      0.08%     99.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08            4      0.04%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            9      0.10%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            8      0.09%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            3      0.03%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            3      0.03%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            6      0.07%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            8967                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        196074341.511930      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17582336                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         8967                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    7982335.229174                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   18245075.366779                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         6877     76.69%     76.69% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1678     18.71%     95.41% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     95.41% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          275      3.07%     98.47% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           65      0.72%     99.20% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.20% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           28      0.31%     99.51% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           23      0.26%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08            9      0.10%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08            7      0.08%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            3      0.03%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           8967                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       7982176.422407      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 715776                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           68681                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       96113.264222                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      95699.530826                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      11031.220385                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           82      0.12%      0.12% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        66593     96.96%     97.08% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071          862      1.26%     98.33% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          620      0.90%     99.24% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          334      0.49%     99.72% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          144      0.21%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           25      0.04%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911           15      0.02%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            1      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            3      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             68681                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               68681                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           1305623.549453                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          1141645.772662                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   30      0.04%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               5      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               2      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               3      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               4      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               6      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               6      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               3      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               5      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              5      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             68602     99.88%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          13798000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 68681                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2796                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         32079961.731044                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        41910282.995127                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2796    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          150000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       306364000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2796                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 71477                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             1254550.848525                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            1106037.470158                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     30      0.04%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 5      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 2      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 3      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 4      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 6      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 6      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 3      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 6      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                6      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               71395     99.89%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            13798000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   71477                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         8967                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.076391                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.265638                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             8282     92.36%     92.36% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              685      7.64%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         8967                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         8967                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            8967    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         8967                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              8967                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             7.659083                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean            7.218096                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            2.694349                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                     6      0.07%      0.07% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                   301      3.36%      3.42% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                  1407     15.69%     19.11% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                  2771     30.90%     50.02% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                  2628     29.31%     79.32% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                1373     15.31%     94.64% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                 369      4.12%     98.75% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                  53      0.59%     99.34% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                  16      0.18%     99.52% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   7      0.08%     99.60% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   4      0.04%     99.64% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   3      0.03%     99.68% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   6      0.07%     99.74% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   9      0.10%     99.84% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   3      0.03%     99.88% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   2      0.02%     99.90% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   1      0.01%     99.91% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   7      0.08%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                8967                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             8967                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.311810                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.712698                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   6877     76.69%     76.69% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1678     18.71%     95.41% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    275      3.07%     98.47% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     65      0.72%     99.20% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     28      0.31%     99.51% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     23      0.26%     99.77% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      9      0.10%     99.87% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      7      0.08%     99.94% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      3      0.03%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               8967                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        68616                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        68616    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         68616                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2757                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2757    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2757                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          8967                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     195886963.309914                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    69128928.535234                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07           68      0.76%      0.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08         1623     18.10%     18.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08         2798     31.20%     50.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08         3497     39.00%     89.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08          858      9.57%     98.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08           65      0.72%     99.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08           20      0.22%     99.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08            4      0.04%     99.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08            5      0.06%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08            9      0.10%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            6      0.07%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            4      0.04%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            4      0.04%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            6      0.07%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            8967                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        195888775.894098      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17565696                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         8967                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    7870993.643359                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   18807594.672949                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         6972     77.75%     77.75% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1575     17.56%     95.32% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     95.32% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          253      2.82%     98.14% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           79      0.88%     99.02% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.02% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           47      0.52%     99.54% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           18      0.20%     99.74% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.74% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           13      0.14%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08            5      0.06%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            2      0.02%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           8967                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       7870837.051708      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 705792                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           68616                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       96118.030780                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      95688.862448                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      11184.350248                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535          102      0.15%      0.15% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        66480     96.89%     97.04% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071          894      1.30%     98.34% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839          618      0.90%     99.24% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607          314      0.46%     99.70% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          173      0.25%     99.95% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           17      0.02%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911           12      0.02%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679            1      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             68616                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               68616                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           1306860.863355                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          1145610.107094                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   18      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               5      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               4      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               5      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               3      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               7      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               3      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               2      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               1      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              2      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             68553     99.91%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          13781000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 68616                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2757                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         32553274.211099                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        43757497.660313                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2757    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          150000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       398709000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2757                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 71373                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             1256379.373152                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            1108315.907377                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     18      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 5      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 4      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 5      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 2      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 7      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 3      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 2      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 2      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                4      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               71306     99.91%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            13781000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   71373                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         8967                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.069588                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.254466                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             8343     93.04%     93.04% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              624      6.96%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         8967                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         8967                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            8967    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         8967                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              8967                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             7.651835                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            2.696629                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                    12      0.13%      0.13% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                   282      3.14%      3.28% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                  1381     15.40%     18.68% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                  2822     31.47%     50.15% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                  2657     29.63%     79.78% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                1332     14.85%     94.64% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                 357      3.98%     98.62% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                  65      0.72%     99.34% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                  14      0.16%     99.50% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                  10      0.11%     99.61% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   4      0.04%     99.65% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   2      0.02%     99.68% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   6      0.07%     99.74% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   5      0.06%     99.80% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   6      0.07%     99.87% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   2      0.02%     99.89% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   1      0.01%     99.90% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   8      0.09%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                8967                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             8967                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.307461                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.734672                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   6972     77.75%     77.75% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1575     17.56%     95.32% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    253      2.82%     98.14% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     79      0.88%     99.02% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     47      0.52%     99.54% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     18      0.20%     99.74% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     13      0.14%     99.89% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      5      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      2      0.02%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      1      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               8967                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        68469                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        68469    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         68469                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2808                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2808    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2808                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          8967                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     195470146.091223                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    68111646.282921                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07           69      0.77%      0.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08         1651     18.41%     19.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08         2773     30.92%     50.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08         3514     39.19%     89.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08          851      9.49%     98.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08           54      0.60%     99.39% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08           19      0.21%     99.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08            2      0.02%     99.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08            8      0.09%     99.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08            7      0.08%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            6      0.07%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            3      0.03%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            4      0.04%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            5      0.06%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            8967                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        195469112.112234      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17528064                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         8967                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    8016594.178655                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   19194869.085134                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07         6925     77.23%     77.23% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1636     18.24%     95.47% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     95.47% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          248      2.77%     98.24% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           71      0.79%     99.03% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.03% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           35      0.39%     99.42% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           21      0.23%     99.65% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.65% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08           12      0.13%     99.79% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08           10      0.11%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            6      0.07%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            2      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           8967                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       8016434.690315      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 718848                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           68469                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       96198.520498                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      95749.281985                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      11417.931776                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           99      0.14%      0.14% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        66260     96.77%     96.92% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071          904      1.32%     98.24% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839          599      0.87%     99.11% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607          383      0.56%     99.67% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          192      0.28%     99.95% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           19      0.03%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            9      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             68469                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon2.ittReadRead::samples               68469                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           1309853.700215                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          1149933.746294                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   24      0.04%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               4      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               1      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               4      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               1      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               2      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               7      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               3      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               3      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               3      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               3      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               2      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              1      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             68401     99.90%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          20795000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 68469                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2808                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         31926890.669516                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        42159879.215118                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2808    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          150000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       322059000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2808                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 71277                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             1258072.393619                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            1111466.326490                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     24      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 5      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 4      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 4      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 2      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 7      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 3      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 3      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 4      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 3      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 3      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                1      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               71203     99.90%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            20795000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   71277                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         8967                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.072823                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.259860                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             8314     92.72%     92.72% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              653      7.28%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         8967                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         8967                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            8967    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         8967                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              8967                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             7.635553                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            2.666013                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                     7      0.08%      0.08% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                   281      3.13%      3.21% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                  1433     15.98%     19.19% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                  2764     30.82%     50.02% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                  2685     29.94%     79.96% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                1341     14.95%     94.91% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                 347      3.87%     98.78% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                  54      0.60%     99.39% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                  13      0.14%     99.53% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   7      0.08%     99.61% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   4      0.04%     99.65% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   4      0.04%     99.70% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   6      0.07%     99.77% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   5      0.06%     99.82% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   5      0.06%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   2      0.02%     99.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   2      0.02%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   3      0.03%     99.96% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   4      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                8967                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             8967                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.313148                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.749800                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   6925     77.23%     77.23% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1636     18.24%     95.47% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    248      2.77%     98.24% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     71      0.79%     99.03% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     35      0.39%     99.42% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     21      0.23%     99.65% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     12      0.13%     99.79% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     10      0.11%     99.90% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      6      0.07%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      2      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               8967                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        68450                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        68450    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         68450                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2729                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean    255.906559                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   255.480350                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     4.881333                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2728     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2729                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          8967                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     195415902.754544                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    68002693.990365                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07           72      0.80%      0.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08         1644     18.33%     19.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08         2767     30.86%     49.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08         3563     39.73%     89.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08          817      9.11%     98.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08           46      0.51%     99.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08           19      0.21%     99.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08            5      0.06%     99.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08            6      0.07%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08            8      0.09%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            6      0.07%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            6      0.07%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            3      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            4      0.04%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            8967                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        195414869.854714      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17523200                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         8967                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    7788201.182112                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   17978497.553127                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07         6936     77.35%     77.35% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07         1633     18.21%     95.56% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     95.56% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          250      2.79%     98.35% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           70      0.78%     99.13% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.13% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           35      0.39%     99.52% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           24      0.27%     99.79% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.79% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08            9      0.10%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            9      0.10%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           8967                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       7788057.389379      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 698369                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           68450                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       96041.842221                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      95630.037029                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      10956.267852                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535          102      0.15%      0.15% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        66403     97.01%     97.16% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071          876      1.28%     98.44% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839          563      0.82%     99.26% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607          308      0.45%     99.71% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          166      0.24%     99.95% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           12      0.02%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911           15      0.02%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679            1      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            2      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             68450                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               68450                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           1310207.363039                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          1148190.879040                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   33      0.05%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               5      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               2      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               2      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               4      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               3      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               1      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               2      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               6      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               4      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               2      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               5      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               7      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               4      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              3      0.00%      0.13% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             68360     99.87%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          17712000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 68450                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2729                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         32884637.229754                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        42654091.348735                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2729    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          166000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       379375000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2729                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 71179                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             1259983.604715                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            1111995.448476                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     33      0.05%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 5      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 2      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 4      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 3      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 1      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 2      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 6      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 4      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 2      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 5      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 7      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 5      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                3      0.00%      0.13% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               71088     99.87%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            17712000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   71179                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         8967                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.074049                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.261866                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             8303     92.60%     92.60% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              664      7.40%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         8967                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         8967                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            8967    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         8967                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              8967                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             7.633434                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.657027                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                    10      0.11%      0.11% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                   258      2.88%      2.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                  1438     16.04%     19.03% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                  2763     30.81%     49.84% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                  2705     30.17%     80.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                1350     15.06%     95.06% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                 343      3.83%     98.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                  42      0.47%     99.35% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                  14      0.16%     99.51% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   7      0.08%     99.59% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   5      0.06%     99.64% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   5      0.06%     99.70% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   5      0.06%     99.75% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   6      0.07%     99.82% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   4      0.04%     99.87% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   4      0.04%     99.91% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   1      0.01%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   2      0.02%     99.94% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   5      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                8967                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             8967                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.304227                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.702285                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   6936     77.35%     77.35% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1633     18.21%     95.56% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    250      2.79%     98.35% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     70      0.78%     99.13% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     35      0.39%     99.52% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     24      0.27%     99.79% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      9      0.10%     99.89% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      9      0.10%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               8967                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       312727                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       312727    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         312727                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        11090                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.977006                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.872028                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.421444                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        11089     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         11090                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           8967                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      782845544.775287                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     750519862.158891                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     241187450.801685                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08           33      0.37%      0.37% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08          935     10.43%     10.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08         4086     45.57%     56.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09         3235     36.08%     92.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09          604      6.74%     99.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09           22      0.25%     99.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09           16      0.18%     99.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09            4      0.04%     99.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09            4      0.04%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09            8      0.09%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            6      0.07%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            5      0.06%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            3      0.03%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            5      0.06%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             8967                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         782847099.372975      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   70199296                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          8967                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     31658124.233300                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    55980500.996499                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         7999     89.20%     89.20% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          723      8.06%     97.27% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           53      0.59%     97.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           69      0.77%     98.63% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           45      0.50%     99.13% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08           24      0.27%     99.40% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           24      0.27%     99.67% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08           14      0.16%     99.82% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08           13      0.14%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08            2      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            8967                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        31657505.553809      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2838785                       # Number of bytes written
system.Hmon.readLatencyHist::samples           274216                       # Read request-response latency
system.Hmon.readLatencyHist::mean        105010.344035                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       104594.904659                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       11367.562507                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          383      0.14%      0.14% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          164      0.06%      0.20% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       268322     97.85%     98.05% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         2442      0.89%     98.94% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         1961      0.72%     99.66% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          186      0.07%     99.72% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          676      0.25%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           56      0.02%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679            8      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            7      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            5      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            4      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             274216                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               312727                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            286741.317507                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           400965.843739                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                22      0.01%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  3169      1.01%      1.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              3517      1.12%      2.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             2533      0.81%      2.95% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             3734      1.19%      4.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             2745      0.88%      5.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             2965      0.95%      5.97% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             2676      0.86%      6.83% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             3176      1.02%      7.85% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             2632      0.84%      8.69% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             2501      0.80%      9.49% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             2474      0.79%     10.28% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             2451      0.78%     11.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             2830      0.90%     11.97% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             2448      0.78%     12.75% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             2917      0.93%     13.68% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             2479      0.79%     14.48% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             2831      0.91%     15.38% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             3233      1.03%     16.41% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             2983      0.95%     17.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            2426      0.78%     18.14% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             255985     81.86%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            9096500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 312727                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              11090                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          8085823.624887                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         10943755.662790                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000             65      0.59%      0.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             10      0.09%      0.68% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             23      0.21%      0.88% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             14      0.13%      1.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             23      0.21%      1.22% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             15      0.14%      1.35% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             15      0.14%      1.49% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             12      0.11%      1.60% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             13      0.12%      1.71% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              7      0.06%      1.78% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             17      0.15%      1.93% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              6      0.05%      1.98% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             10      0.09%      2.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             17      0.15%      2.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             12      0.11%      2.34% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             12      0.11%      2.44% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            10      0.09%      2.53% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            10809     97.47%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        107230000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                11090                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 323817                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              276921.174614                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             396106.374109                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  22      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    3285      1.01%      1.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                3635      1.12%      2.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               2621      0.81%      2.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               4257      1.31%      4.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               2948      0.91%      5.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               3160      0.98%      6.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               2909      0.90%      7.05% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               3668      1.13%      8.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               3109      0.96%      9.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               2723      0.84%      9.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               2771      0.86%     10.84% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               2777      0.86%     11.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               3039      0.94%     12.64% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               3123      0.96%     13.60% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               6178      1.91%     15.51% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               2608      0.81%     16.32% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               2934      0.91%     17.22% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               3413      1.05%     18.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               3109      0.96%     19.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              2706      0.84%     20.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               258822     79.93%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              9096500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   323817                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         8967                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.319616                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.519740                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              6329     70.58%     70.58% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              2416     26.94%     97.52% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               218      2.43%     99.96% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 2      0.02%     99.98% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 2      0.02%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          8967                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         8967                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             8967    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         8967                       # Outstanding write transactions
system.Hmon.readTransHist::samples               8967                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             34.874540                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            33.600012                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             9.760310                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                      3      0.03%      0.03% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                   107      1.19%      1.23% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                  783      8.73%      9.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                 2199     24.52%     34.48% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                 3344     37.29%     71.77% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                 2031     22.65%     94.42% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                  409      4.56%     98.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                   37      0.41%     99.40% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                   14      0.16%     99.55% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    4      0.04%     99.60% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    5      0.06%     99.65% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    3      0.03%     99.69% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   7      0.08%     99.77% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  5      0.06%     99.82% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  5      0.06%     99.88% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  3      0.03%     99.91% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%     99.91% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  8      0.09%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 8967                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              8967                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.236645                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            2.186738                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                  6630     73.94%     73.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1864     20.79%     94.73% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   228      2.54%     97.27% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                    53      0.59%     97.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    50      0.56%     98.42% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  34      0.38%     98.80% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  30      0.33%     99.13% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                  24      0.27%     99.40% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                  19      0.21%     99.61% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                  11      0.12%     99.73% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                  16      0.18%     99.91% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   5      0.06%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   1      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   2      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                8967                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    14065284                       # DTB read hits
system.cpu0.dtb.read_misses                    121908                       # DTB read misses
system.cpu0.dtb.write_hits                    1123440                       # DTB write hits
system.cpu0.dtb.write_misses                       74                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                14187192                       # DTB read accesses
system.cpu0.dtb.write_accesses                1123514                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         15188724                       # DTB hits
system.cpu0.dtb.misses                         121982                       # DTB misses
system.cpu0.dtb.accesses                     15310706                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    53475673                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                53475673                       # ITB inst accesses
system.cpu0.itb.hits                         53475673                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     53475673                       # DTB accesses
system.cpu0.numCycles                       177475475                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   51939573                       # Number of instructions committed
system.cpu0.committedOps                     52239198                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             40224496                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     110022                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      8147146                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    40224496                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           51781353                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          27278858                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           198913245                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           35720330                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     15196844                       # number of memory refs
system.cpu0.num_load_insts                   14066060                       # Number of load instructions
system.cpu0.num_store_insts                   1130784                       # Number of store instructions
system.cpu0.num_idle_cycles              1854514.580230                       # Number of idle cycles
system.cpu0.num_busy_cycles              175620960.419770                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.989551                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.010449                       # Percentage of idle cycles
system.cpu0.Branches                         10250281                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 37050512     70.91%     70.91% # Class of executed instruction
system.cpu0.op_class::IntMult                     392      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 8      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     70.91% # Class of executed instruction
system.cpu0.op_class::MemRead                14066060     26.92%     97.84% # Class of executed instruction
system.cpu0.op_class::MemWrite                1130784      2.16%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52247757                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      43                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             3476                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           53652394                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3476                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         15435.096087                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        106954822                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       106954822                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     53472197                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       53472197                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     53472197                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        53472197                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     53472197                       # number of overall hits
system.cpu0.icache.overall_hits::total       53472197                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         3476                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3476                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         3476                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3476                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         3476                       # number of overall misses
system.cpu0.icache.overall_misses::total         3476                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    175724467                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    175724467                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    175724467                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    175724467                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    175724467                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    175724467                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     53475673                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     53475673                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     53475673                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     53475673                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     53475673                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     53475673                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000065                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000065                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 50553.644131                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50553.644131                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 50553.644131                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50553.644131                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 50553.644131                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50553.644131                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         3476                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3476                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         3476                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3476                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         3476                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3476                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    168342533                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    168342533                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    168342533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    168342533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    168342533                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    168342533                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 48429.957710                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48429.957710                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 48429.957710                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48429.957710                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 48429.957710                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48429.957710                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               297                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements           116698                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          253.329521                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18735285                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           116698                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           160.545039                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   253.329521                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.989568                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.989568                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30656967                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30656967                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     13775889                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       13775889                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1048004                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1048004                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          135                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          135                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        19490                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19490                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         4974                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4974                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     14823893                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14823893                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     14824028                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14824028                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       262171                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       262171                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        61647                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        61647                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           98                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           98                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         7473                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7473                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         8707                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         8707                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       323818                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        323818                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       323916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       323916                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  11707606863                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11707606863                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   3174951614                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3174951614                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data    337977774                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    337977774                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    322421496                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    322421496                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data      8499499                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      8499499                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  14882558477                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14882558477                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  14882558477                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14882558477                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     14038060                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14038060                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1109651                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1109651                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          233                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          233                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        26963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        26963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        13681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        13681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     15147711                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15147711                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     15147944                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15147944                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.018676                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018676                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.055555                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055555                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.420601                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.420601                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.277158                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.277158                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.636430                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.636430                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.021377                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021377                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.021383                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021383                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 44656.376422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44656.376422                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 51502.126851                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51502.126851                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 45226.518667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45226.518667                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 37030.147697                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 37030.147697                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 45959.639294                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45959.639294                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 45945.734317                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45945.734317                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6376                       # number of writebacks
system.cpu0.dcache.writebacks::total             6376                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           78                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           78                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       262171                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       262171                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        61647                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        61647                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           98                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           98                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         7395                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7395                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         8669                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         8669                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       323818                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       323818                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       323916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       323916                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  11132249677                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11132249677                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   3050807356                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3050807356                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      4691002                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4691002                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data    315663724                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    315663724                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    308307504                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    308307504                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data      5270501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      5270501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  14183057033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14183057033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  14187748035                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14187748035                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       927979                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       927979                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       366000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       366000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      1293979                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1293979                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.018676                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.018676                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.055555                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055555                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.420601                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.420601                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.274265                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.274265                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.633653                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.633653                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.021377                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.021377                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.021383                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.021383                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 42461.788974                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42461.788974                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 49488.334485                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49488.334485                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 47867.367347                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 47867.367347                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 42686.101961                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42686.101961                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 35564.367747                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 35564.367747                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 43799.470792                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43799.470792                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 43800.701524                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43800.701524                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             19125                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    14127719                       # DTB read hits
system.cpu1.dtb.read_misses                    124511                       # DTB read misses
system.cpu1.dtb.write_hits                    1131752                       # DTB write hits
system.cpu1.dtb.write_misses                       65                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    11                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                14252230                       # DTB read accesses
system.cpu1.dtb.write_accesses                1131817                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         15259471                       # DTB hits
system.cpu1.dtb.misses                         124576                       # DTB misses
system.cpu1.dtb.accesses                     15384047                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    53682572                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                53682572                       # ITB inst accesses
system.cpu1.itb.hits                         53682572                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     53682572                       # DTB accesses
system.cpu1.numCycles                       178380690                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   52122901                       # Number of instructions committed
system.cpu1.committedOps                     52416574                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             40380089                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                     109241                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      8162534                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    40380089                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads           52022895                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          27406051                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           199633214                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           35801348                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     15267494                       # number of memory refs
system.cpu1.num_load_insts                   14128651                       # Number of load instructions
system.cpu1.num_store_insts                   1138843                       # Number of store instructions
system.cpu1.num_idle_cycles              958025.709802                       # Number of idle cycles
system.cpu1.num_busy_cycles              177422664.290198                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.994629                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.005371                       # Percentage of idle cycles
system.cpu1.Branches                         10269190                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 37157197     70.88%     70.88% # Class of executed instruction
system.cpu1.op_class::IntMult                     406      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                32      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     70.88% # Class of executed instruction
system.cpu1.op_class::MemRead                14128651     26.95%     97.83% # Class of executed instruction
system.cpu1.op_class::MemWrite                1138843      2.17%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  52425129                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             4034                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           53839290                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4034                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13346.378285                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        107369178                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       107369178                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     53678538                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53678538                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     53678538                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53678538                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     53678538                       # number of overall hits
system.cpu1.icache.overall_hits::total       53678538                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         4034                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4034                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         4034                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4034                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         4034                       # number of overall misses
system.cpu1.icache.overall_misses::total         4034                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    196230838                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    196230838                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    196230838                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    196230838                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    196230838                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    196230838                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     53682572                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53682572                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     53682572                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53682572                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     53682572                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53682572                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000075                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000075                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 48644.233515                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48644.233515                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 48644.233515                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48644.233515                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 48644.233515                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48644.233515                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         4034                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4034                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         4034                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4034                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         4034                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4034                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    187920162                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    187920162                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    187920162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    187920162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    187920162                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    187920162                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 46584.075855                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46584.075855                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 46584.075855                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46584.075855                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 46584.075855                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46584.075855                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               237                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements           118868                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          253.465794                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           16368836                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           118868                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           137.705993                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   253.465794                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.990101                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.990101                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30798970                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30798970                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     13837818                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       13837818                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1055659                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1055659                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          237                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          237                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        19219                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19219                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         4897                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4897                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     14893477                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14893477                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     14893714                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14893714                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       263255                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       263255                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        62402                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        62402                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           91                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           91                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         7073                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7073                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         8708                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         8708                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       325657                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        325657                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       325748                       # number of overall misses
system.cpu1.dcache.overall_misses::total       325748                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  11751824357                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11751824357                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   3210923807                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3210923807                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data    320316183                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    320316183                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    329671499                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    329671499                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data      8427999                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      8427999                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  14962748164                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14962748164                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  14962748164                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14962748164                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     14101073                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14101073                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1118061                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1118061                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          328                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          328                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        26292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        26292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        13605                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13605                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     15219134                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15219134                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     15219462                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15219462                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.018669                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018669                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.055813                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.055813                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.277439                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.277439                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.269017                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.269017                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.640059                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.640059                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.021398                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021398                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.021403                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021403                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 44640.460227                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44640.460227                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 51455.463078                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51455.463078                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 45287.174184                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45287.174184                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 37858.463367                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 37858.463367                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 45946.342821                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45946.342821                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 45933.507386                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45933.507386                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6470                       # number of writebacks
system.cpu1.dcache.writebacks::total             6470                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           81                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           81                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       263255                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       263255                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        62402                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        62402                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           91                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           91                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         6992                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6992                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         8677                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         8677                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       325657                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       325657                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       325748                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       325748                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  11174636147                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11174636147                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   3085353183                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3085353183                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      4685501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      4685501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data    298718316                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    298718316                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    315364501                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    315364501                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data      5379001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      5379001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  14259989330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14259989330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  14264674831                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14264674831                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       907976                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       907976                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       371500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       371500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      1279476                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1279476                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.018669                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.018669                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.055813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.055813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.277439                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.277439                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.265936                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.265936                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.637780                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.637780                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.021398                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.021398                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.021403                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.021403                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 42447.954064                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42447.954064                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 49443.177831                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49443.177831                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 51489.021978                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 51489.021978                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 42722.871281                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42722.871281                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 36344.877377                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 36344.877377                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 43788.370371                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43788.370371                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 43790.521603                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43790.521603                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             18673                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    14161907                       # DTB read hits
system.cpu2.dtb.read_misses                    123345                       # DTB read misses
system.cpu2.dtb.write_hits                    1122358                       # DTB write hits
system.cpu2.dtb.write_misses                       82                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                14285252                       # DTB read accesses
system.cpu2.dtb.write_accesses                1122440                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         15284265                       # DTB hits
system.cpu2.dtb.misses                         123427                       # DTB misses
system.cpu2.dtb.accesses                     15407692                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    53832972                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                53832972                       # ITB inst accesses
system.cpu2.itb.hits                         53832972                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     53832972                       # DTB accesses
system.cpu2.numCycles                       178645031                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   52290977                       # Number of instructions committed
system.cpu2.committedOps                     52586434                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             40484078                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                     108995                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      8204927                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    40484078                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           52092521                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          27453885                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           200242771                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           35970420                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     15291573                       # number of memory refs
system.cpu2.num_load_insts                   14162554                       # Number of load instructions
system.cpu2.num_store_insts                   1129019                       # Number of store instructions
system.cpu2.num_idle_cycles              727781.300809                       # Number of idle cycles
system.cpu2.num_busy_cycles              177917249.699191                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.995926                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.004074                       # Percentage of idle cycles
system.cpu2.Branches                         10321928                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 37302238     70.92%     70.92% # Class of executed instruction
system.cpu2.op_class::IntMult                     363      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     70.93% # Class of executed instruction
system.cpu2.op_class::MemRead                14162554     26.93%     97.85% # Class of executed instruction
system.cpu2.op_class::MemWrite                1129019      2.15%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  52594176                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      55                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             3378                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           53966941                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3378                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15976.003848                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        107669322                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       107669322                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     53829594                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       53829594                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     53829594                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        53829594                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     53829594                       # number of overall hits
system.cpu2.icache.overall_hits::total       53829594                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         3378                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3378                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         3378                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3378                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         3378                       # number of overall misses
system.cpu2.icache.overall_misses::total         3378                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    146359406                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    146359406                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    146359406                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    146359406                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    146359406                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    146359406                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     53832972                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     53832972                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     53832972                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     53832972                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     53832972                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     53832972                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000063                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000063                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 43327.236827                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43327.236827                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 43327.236827                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43327.236827                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 43327.236827                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43327.236827                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         3378                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3378                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         3378                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3378                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         3378                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3378                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    139131594                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    139131594                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    139131594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    139131594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    139131594                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    139131594                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 41187.564831                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41187.564831                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 41187.564831                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41187.564831                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 41187.564831                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41187.564831                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               301                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements           118383                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          253.559358                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           16914635                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           118383                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           142.880608                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   253.559358                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.990466                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.990466                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         30850603                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        30850603                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     13869915                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       13869915                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      1046936                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1046936                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          107                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          107                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        19303                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19303                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         4712                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4712                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     14916851                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14916851                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     14916958                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14916958                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       264953                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       264953                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        61775                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        61775                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          102                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          102                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         7500                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7500                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         8819                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         8819                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       326728                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        326728                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       326830                       # number of overall misses
system.cpu2.dcache.overall_misses::total       326830                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  11800859993                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  11800859993                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   3183515333                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3183515333                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data    337873698                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    337873698                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    329676495                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    329676495                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data      8715997                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      8715997                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  14984375326                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14984375326                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  14984375326                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14984375326                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     14134868                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     14134868                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1108711                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1108711                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          209                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          209                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        26803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        26803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        13531                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        13531                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     15243579                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15243579                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     15243788                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15243788                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.018745                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018745                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.055718                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.055718                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.488038                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.488038                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.279819                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.279819                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.651763                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.651763                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.021434                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021434                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.021440                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021440                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 44539.446592                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44539.446592                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 51534.040194                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 51534.040194                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 45049.826400                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 45049.826400                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 37382.525797                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 37382.525797                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 45861.925902                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45861.925902                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 45847.612906                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45847.612906                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6429                       # number of writebacks
system.cpu2.dcache.writebacks::total             6429                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           85                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           85                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       264953                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       264953                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        61775                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        61775                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          102                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          102                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         7415                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7415                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         8799                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         8799                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       326728                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326728                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       326830                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326830                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  11218878555                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11218878555                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   3059213655                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3059213655                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      2927000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      2927000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data    317060802                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    317060802                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    315298505                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    315298505                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data      5490003                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      5490003                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  14278092210                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  14278092210                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  14281019210                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  14281019210                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       913487                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       913487                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       389000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       389000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      1302487                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1302487                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.018745                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.018745                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.055718                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.055718                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.488038                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.488038                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.276648                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.276648                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.650285                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.650285                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.021434                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.021434                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.021440                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.021440                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 42342.900647                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 42342.900647                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 49521.872197                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 49521.872197                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 28696.078431                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 28696.078431                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 42759.379906                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42759.379906                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 35833.447551                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 35833.447551                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 43700.240598                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 43700.240598                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 43695.557966                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43695.557966                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             19237                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    13956536                       # DTB read hits
system.cpu3.dtb.read_misses                    128796                       # DTB read misses
system.cpu3.dtb.write_hits                    1149095                       # DTB write hits
system.cpu3.dtb.write_misses                       72                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                14085332                       # DTB read accesses
system.cpu3.dtb.write_accesses                1149167                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         15105631                       # DTB hits
system.cpu3.dtb.misses                         128868                       # DTB misses
system.cpu3.dtb.accesses                     15234499                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    53001050                       # ITB inst hits
system.cpu3.itb.inst_misses                         1                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                53001051                       # ITB inst accesses
system.cpu3.itb.hits                         53001050                       # DTB hits
system.cpu3.itb.misses                              1                       # DTB misses
system.cpu3.itb.accesses                     53001051                       # DTB accesses
system.cpu3.numCycles                       178260869                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   51401714                       # Number of instructions committed
system.cpu3.committedOps                     51691608                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             39878041                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                     107772                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      8015730                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    39878041                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           51519303                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          27113672                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           196941528                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           35203741                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     15113069                       # number of memory refs
system.cpu3.num_load_insts                   13957218                       # Number of load instructions
system.cpu3.num_store_insts                   1155851                       # Number of store instructions
system.cpu3.num_idle_cycles              1077648.733300                       # Number of idle cycles
system.cpu3.num_busy_cycles              177183220.266700                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.993955                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.006045                       # Percentage of idle cycles
system.cpu3.Branches                         10084702                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 36586045     70.77%     70.77% # Class of executed instruction
system.cpu3.op_class::IntMult                     345      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     70.77% # Class of executed instruction
system.cpu3.op_class::MemRead                13957218     27.00%     97.76% # Class of executed instruction
system.cpu3.op_class::MemWrite                1155851      2.24%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  51699462                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             3205                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           53114455                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3205                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         16572.372855                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        106005305                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       106005305                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     52997845                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       52997845                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     52997845                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        52997845                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     52997845                       # number of overall hits
system.cpu3.icache.overall_hits::total       52997845                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         3205                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3205                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         3205                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3205                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         3205                       # number of overall misses
system.cpu3.icache.overall_misses::total         3205                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    153486048                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    153486048                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    153486048                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    153486048                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    153486048                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    153486048                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     53001050                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     53001050                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     53001050                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     53001050                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     53001050                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     53001050                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000060                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000060                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000060                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000060                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 47889.562559                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47889.562559                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 47889.562559                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47889.562559                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 47889.562559                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47889.562559                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         3205                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3205                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         3205                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3205                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         3205                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3205                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    146646952                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    146646952                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    146646952                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    146646952                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    146646952                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    146646952                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000060                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000060                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 45755.679251                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45755.679251                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 45755.679251                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45755.679251                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 45755.679251                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45755.679251                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               278                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements           123485                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          253.834870                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           11805154                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           123485                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            95.599903                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   253.834870                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.991542                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.991542                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         30522215                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        30522215                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     13638815                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13638815                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1069200                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1069200                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          117                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          117                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        18969                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18969                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         4633                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         4633                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     14708015                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14708015                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     14708132                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14708132                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       291415                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       291415                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        66345                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        66345                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           89                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           89                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         7102                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         7102                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         8825                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         8825                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       357760                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        357760                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       357849                       # number of overall misses
system.cpu3.dcache.overall_misses::total       357849                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  12687889078                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12687889078                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   3320825834                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3320825834                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data    315664178                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    315664178                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    341778498                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    341778498                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data      8234000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      8234000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  16008714912                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  16008714912                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  16008714912                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  16008714912                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     13930230                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13930230                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1135545                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1135545                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          206                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          206                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        26071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        26071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        13458                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        13458                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     15065775                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15065775                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     15065981                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15065981                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.020920                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.020920                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.058426                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.058426                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.432039                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.432039                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.272410                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.272410                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.655744                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.655744                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.023747                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.023747                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.023752                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.023752                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 43538.901834                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43538.901834                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 50053.897566                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 50053.897566                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 44447.223036                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 44447.223036                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 38728.441700                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 38728.441700                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 44747.078801                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44747.078801                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 44735.949834                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44735.949834                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         6956                       # number of writebacks
system.cpu3.dcache.writebacks::total             6956                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           71                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           71                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       291415                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       291415                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        66345                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        66345                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           89                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           89                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         7031                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         7031                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         8792                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         8792                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       357760                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       357760                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       357849                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       357849                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  12037769456                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  12037769456                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   3187406142                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3187406142                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      3663002                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      3663002                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data    295318818                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    295318818                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    327078502                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    327078502                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data      5348000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      5348000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  15225175598                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  15225175598                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  15228838600                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  15228838600                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       964475                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       964475                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       392000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       392000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      1356475                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1356475                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.020920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.020920                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.058426                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.058426                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.432039                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.432039                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.269687                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.269687                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.653292                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.653292                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.023747                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.023747                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.023752                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.023752                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 41307.995319                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 41307.995319                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 48042.899118                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 48042.899118                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 41157.325843                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 41157.325843                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 42002.391978                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42002.391978                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 37201.831438                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 37201.831438                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 42556.953259                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42556.953259                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 42556.605160                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42556.605160                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             17637                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    14060722                       # DTB read hits
system.cpu4.dtb.read_misses                    139133                       # DTB read misses
system.cpu4.dtb.write_hits                    1215832                       # DTB write hits
system.cpu4.dtb.write_misses                       77                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                14199855                       # DTB read accesses
system.cpu4.dtb.write_accesses                1215909                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         15276554                       # DTB hits
system.cpu4.dtb.misses                         139210                       # DTB misses
system.cpu4.dtb.accesses                     15415764                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    53352868                       # ITB inst hits
system.cpu4.itb.inst_misses                        12                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                53352880                       # ITB inst accesses
system.cpu4.itb.hits                         53352868                       # DTB hits
system.cpu4.itb.misses                             12                       # DTB misses
system.cpu4.itb.accesses                     53352880                       # DTB accesses
system.cpu4.numCycles                       179151172                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   51639404                       # Number of instructions committed
system.cpu4.committedOps                     51937514                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             40172673                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                     110330                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      7993675                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    40172673                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           52170562                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          27401802                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           197992954                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           35181319                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     15284803                       # number of memory refs
system.cpu4.num_load_insts                   14061474                       # Number of load instructions
system.cpu4.num_store_insts                   1223329                       # Number of store instructions
system.cpu4.num_idle_cycles              197423.025288                       # Number of idle cycles
system.cpu4.num_busy_cycles              178953748.974712                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.998898                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.001102                       # Percentage of idle cycles
system.cpu4.Branches                         10057513                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 36661011     70.57%     70.57% # Class of executed instruction
system.cpu4.op_class::IntMult                     375      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 8      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     70.58% # Class of executed instruction
system.cpu4.op_class::MemRead                14061474     27.07%     97.65% # Class of executed instruction
system.cpu4.op_class::MemWrite                1223329      2.35%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  51946197                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      34                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             3391                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           53406521                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             3391                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         15749.490121                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        106709127                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       106709127                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     53349477                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       53349477                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     53349477                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        53349477                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     53349477                       # number of overall hits
system.cpu4.icache.overall_hits::total       53349477                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         3391                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         3391                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         3391                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          3391                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         3391                       # number of overall misses
system.cpu4.icache.overall_misses::total         3391                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    139521464                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    139521464                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    139521464                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    139521464                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    139521464                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    139521464                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     53352868                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     53352868                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     53352868                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     53352868                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     53352868                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     53352868                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000064                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000064                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 41144.636980                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 41144.636980                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 41144.636980                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 41144.636980                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 41144.636980                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 41144.636980                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         3391                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         3391                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         3391                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         3391                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         3391                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         3391                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    132299536                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    132299536                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    132299536                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    132299536                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    132299536                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    132299536                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 39014.902978                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 39014.902978                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 39014.902978                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 39014.902978                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 39014.902978                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 39014.902978                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               331                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements           132914                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          253.668067                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           15038318                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           132914                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           113.143220                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   253.668067                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.990891                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.990891                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         30834000                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        30834000                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     13769799                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       13769799                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1135201                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1135201                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          120                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          120                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        19849                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19849                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         4968                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         4968                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     14905000                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        14905000                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     14905120                       # number of overall hits
system.cpu4.dcache.overall_hits::total       14905120                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       263763                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       263763                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        66334                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        66334                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          108                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          108                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         7058                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         7058                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         9255                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         9255                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       330097                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        330097                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       330205                       # number of overall misses
system.cpu4.dcache.overall_misses::total       330205                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  11937303913                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  11937303913                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   3427074677                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   3427074677                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data    316533242                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    316533242                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    364440493                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    364440493                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data      7717000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      7717000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  15364378590                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  15364378590                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  15364378590                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  15364378590                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     14033562                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     14033562                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1201535                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1201535                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          228                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          228                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        26907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        26907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        14223                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        14223                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     15235097                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15235097                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     15235325                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15235325                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.018795                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.018795                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.055208                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.055208                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.473684                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.473684                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.262311                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.262311                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.650707                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.650707                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.021667                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.021667                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.021674                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.021674                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 45257.689339                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 45257.689339                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 51663.923131                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 51663.923131                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 44847.441485                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 44847.441485                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 39377.686980                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 39377.686980                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 46545.041579                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 46545.041579                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 46529.818113                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 46529.818113                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7317                       # number of writebacks
system.cpu4.dcache.writebacks::total             7317                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           90                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           90                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       263763                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       263763                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        66334                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        66334                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          108                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          108                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         6968                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         6968                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         9226                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         9226                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       330097                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       330097                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       330205                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       330205                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data  11370337591                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  11370337591                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   3293502313                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   3293502313                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      3507500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      3507500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data    296444758                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    296444758                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    348716507                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    348716507                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data      4983000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      4983000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  14663839904                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  14663839904                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  14667347404                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  14667347404                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       843473                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       843473                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       368500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       368500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      1211973                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      1211973                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.018795                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.018795                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.055208                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.055208                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.473684                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.473684                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.258966                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.258966                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.648668                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.648668                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.021667                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.021667                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.021674                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.021674                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 43108.159943                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 43108.159943                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 49650.289640                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 49650.289640                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 32476.851852                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 32476.851852                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 42543.736797                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42543.736797                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 37797.150119                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 37797.150119                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 44422.820880                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 44422.820880                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 44418.913717                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 44418.913717                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry             14588                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    14209045                       # DTB read hits
system.cpu5.dtb.read_misses                    131697                       # DTB read misses
system.cpu5.dtb.write_hits                    1173162                       # DTB write hits
system.cpu5.dtb.write_misses                       76                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                14340742                       # DTB read accesses
system.cpu5.dtb.write_accesses                1173238                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         15382207                       # DTB hits
system.cpu5.dtb.misses                         131773                       # DTB misses
system.cpu5.dtb.accesses                     15513980                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    53963128                       # ITB inst hits
system.cpu5.itb.inst_misses                        12                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                53963140                       # ITB inst accesses
system.cpu5.itb.hits                         53963128                       # DTB hits
system.cpu5.itb.misses                             12                       # DTB misses
system.cpu5.itb.accesses                     53963140                       # DTB accesses
system.cpu5.numCycles                       179329449                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   52325376                       # Number of instructions committed
system.cpu5.committedOps                     52620418                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             40602812                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                     109609                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      8155177                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    40602812                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           52474141                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          27614488                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           200485699                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           35824183                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     15390050                       # number of memory refs
system.cpu5.num_load_insts                   14209678                       # Number of load instructions
system.cpu5.num_store_insts                   1180372                       # Number of store instructions
system.cpu5.num_idle_cycles              16142.755045                       # Number of idle cycles
system.cpu5.num_busy_cycles              179313306.244955                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.999910                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.000090                       # Percentage of idle cycles
system.cpu5.Branches                         10260250                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 37238255     70.76%     70.76% # Class of executed instruction
system.cpu5.op_class::IntMult                     363      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     70.76% # Class of executed instruction
system.cpu5.op_class::MemRead                14209678     27.00%     97.76% # Class of executed instruction
system.cpu5.op_class::MemWrite                1180372      2.24%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  52628670                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             3203                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           53971339                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             3203                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         16850.246332                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        107929459                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       107929459                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     53959925                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       53959925                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     53959925                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        53959925                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     53959925                       # number of overall hits
system.cpu5.icache.overall_hits::total       53959925                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         3203                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         3203                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         3203                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          3203                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         3203                       # number of overall misses
system.cpu5.icache.overall_misses::total         3203                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    136833461                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    136833461                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    136833461                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    136833461                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    136833461                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    136833461                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     53963128                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     53963128                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     53963128                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     53963128                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     53963128                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     53963128                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000059                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000059                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000059                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000059                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000059                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000059                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 42720.406182                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 42720.406182                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 42720.406182                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 42720.406182                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 42720.406182                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 42720.406182                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         3203                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         3203                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         3203                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         3203                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         3203                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         3203                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    129982539                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    129982539                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    129982539                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    129982539                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    129982539                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    129982539                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 40581.498283                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 40581.498283                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 40581.498283                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 40581.498283                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 40581.498283                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 40581.498283                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               330                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements           126225                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          253.646240                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           14724906                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           126225                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           116.656019                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   253.646240                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.990806                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.990806                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         31040043                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        31040043                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     13922995                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       13922995                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      1095615                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1095615                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          102                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          102                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        19702                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19702                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         4982                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         4982                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     15018610                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15018610                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     15018712                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15018712                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       259134                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       259134                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        63563                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        63563                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           95                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           95                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         6991                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         6991                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         8919                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         8919                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       322697                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        322697                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       322792                       # number of overall misses
system.cpu5.dcache.overall_misses::total       322792                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  11693466719                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  11693466719                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   3277750359                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   3277750359                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data    317080719                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total    317080719                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    345401496                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    345401496                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data      7459999                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      7459999                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  14971217078                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  14971217078                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  14971217078                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  14971217078                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     14182129                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14182129                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1159178                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1159178                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          197                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          197                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        26693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        26693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data        13901                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        13901                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     15341307                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15341307                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     15341504                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15341504                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.018272                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.018272                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.054835                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.054835                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.482234                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.482234                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.261904                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.261904                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.641609                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.641609                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.021035                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.021035                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.021040                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.021040                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 45125.173536                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 45125.173536                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 51566.954974                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 51566.954974                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 45355.559863                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 45355.559863                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 38726.482341                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 38726.482341                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 46394.038612                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 46394.038612                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 46380.384514                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 46380.384514                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6810                       # number of writebacks
system.cpu5.dcache.writebacks::total             6810                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           78                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           78                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       259134                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       259134                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        63563                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        63563                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           95                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           95                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         6913                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         6913                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         8909                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         8909                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       322697                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       322697                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       322792                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       322792                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data  11134719799                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  11134719799                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   3149843617                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   3149843617                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      3110502                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      3110502                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data    297481779                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    297481779                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    330379504                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    330379504                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data      4661001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      4661001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  14284563416                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  14284563416                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  14287673918                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  14287673918                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       886979                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       886979                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       327500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       327500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      1214479                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      1214479                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.018272                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.018272                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.054835                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.054835                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.482234                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.482234                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.258982                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.258982                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.640889                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.640889                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.021035                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.021035                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.021040                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.021040                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 42968.965088                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 42968.965088                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 49554.672010                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 49554.672010                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 32742.126316                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 32742.126316                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 43032.226096                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43032.226096                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 37083.792120                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 37083.792120                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 44266.179779                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 44266.179779                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 44262.788167                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 44262.788167                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry             14762                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          65                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                         63                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      65                       # DTB read accesses
system.cpu6.dtb.write_accesses                     63                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              128                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          128                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         287                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu6.itb.hits                              287                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          287                       # DTB accesses
system.cpu6.numCycles                        60051984                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        281                       # Number of instructions committed
system.cpu6.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         32                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         342                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          134                       # number of memory refs
system.cpu6.num_load_insts                         68                       # Number of load instructions
system.cpu6.num_store_insts                        66                       # Number of store instructions
system.cpu6.num_idle_cycles              60051688.333406                       # Number of idle cycles
system.cpu6.num_busy_cycles                295.666594                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000005                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999995                       # Percentage of idle cycles
system.cpu6.Branches                               58                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          287                       # number of overall hits
system.cpu6.icache.overall_hits::total            287                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          287                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          287                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          171.291523                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   171.291523                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.669108                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.669108                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          171                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          171                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              259                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             259                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data           59                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total             59                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data           60                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            2                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          119                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             119                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          121                       # number of overall hits
system.cpu6.dcache.overall_hits::total            121                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            2                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            3                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            3                       # number of overall misses
system.cpu6.dcache.overall_misses::total            3                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data         8000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total         8000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data         4000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total         4000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        12000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        12000                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        12000                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        12000                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          122                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          124                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.032787                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.024590                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.024194                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data         4000                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total         4000                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data         4000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total         4000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data         4000                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total         4000                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data         4000                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total         4000                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            3                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data         4000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total         4000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data         2000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total         2000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data         6000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total         6000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data         6000                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total         6000                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.024590                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.024194                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data         2000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total         2000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data         2000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total         2000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data         2000                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total         2000                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data         2000                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total         2000                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                       11638                       # DTB read hits
system.cpu7.dtb.read_misses                         5                       # DTB read misses
system.cpu7.dtb.write_hits                       9433                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                   11643                       # DTB read accesses
system.cpu7.dtb.write_accesses                   9433                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            21071                       # DTB hits
system.cpu7.dtb.misses                              5                       # DTB misses
system.cpu7.dtb.accesses                        21076                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       52297                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   52297                       # ITB inst accesses
system.cpu7.itb.hits                            52297                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        52297                       # DTB accesses
system.cpu7.numCycles                       179343772                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      51456                       # Number of instructions committed
system.cpu7.committedOps                        61615                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                56351                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       3422                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         6409                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       56351                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              98656                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             38693                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              226151                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              22460                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        22835                       # number of memory refs
system.cpu7.num_load_insts                      12024                       # Number of load instructions
system.cpu7.num_store_insts                     10811                       # Number of store instructions
system.cpu7.num_idle_cycles              179014841.423852                       # Number of idle cycles
system.cpu7.num_busy_cycles              328930.576148                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.001834                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.998166                       # Percentage of idle cycles
system.cpu7.Branches                            10017                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    40585     63.83%     63.83% # Class of executed instruction
system.cpu7.op_class::IntMult                     139      0.22%     64.05% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     64.05% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                22      0.03%     64.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     64.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     64.09% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     64.09% # Class of executed instruction
system.cpu7.op_class::MemRead                   12024     18.91%     83.00% # Class of executed instruction
system.cpu7.op_class::MemWrite                  10811     17.00%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     63581                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             1066                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              59358                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1066                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            55.682927                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           105660                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          105660                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        51231                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          51231                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        51231                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           51231                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        51231                       # number of overall hits
system.cpu7.icache.overall_hits::total          51231                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         1066                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         1066                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         1066                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          1066                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         1066                       # number of overall misses
system.cpu7.icache.overall_misses::total         1066                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     39125489                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     39125489                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     39125489                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     39125489                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     39125489                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     39125489                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        52297                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        52297                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        52297                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        52297                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        52297                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        52297                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.020384                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.020384                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.020384                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.020384                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.020384                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.020384                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 36703.085366                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 36703.085366                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 36703.085366                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 36703.085366                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 36703.085366                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 36703.085366                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         1066                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         1066                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         1066                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         1066                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         1066                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         1066                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     36987511                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     36987511                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     36987511                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     36987511                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     36987511                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     36987511                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.020384                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.020384                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.020384                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.020384                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.020384                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.020384                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 34697.477486                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 34697.477486                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 34697.477486                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 34697.477486                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 34697.477486                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 34697.477486                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               100                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements              413                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          214.369366                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               9302                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              413                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            22.523002                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   214.369366                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.837380                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.837380                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            42676                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           42676                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data        10748                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          10748                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         9098                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          9098                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          131                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          131                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          181                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          181                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          191                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          191                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        19846                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           19846                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        19977                       # number of overall hits
system.cpu7.dcache.overall_hits::total          19977                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          492                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          492                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          107                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          107                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           29                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           29                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           45                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           45                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           30                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          599                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           599                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          628                       # number of overall misses
system.cpu7.dcache.overall_misses::total          628                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data     14970499                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     14970499                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      3010999                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      3010999                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data      1327500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      1327500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       799500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       799500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     17981498                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     17981498                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     17981498                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     17981498                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data        11240                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        11240                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         9205                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         9205                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          160                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          160                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          221                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          221                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        20445                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        20445                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        20605                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        20605                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.043772                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.043772                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.011624                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.011624                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.181250                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.181250                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.199115                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.199115                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.135747                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.135747                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.029298                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.029298                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.030478                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.030478                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 30427.843496                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 30427.843496                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 28140.177570                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 28140.177570                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data        29500                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        29500                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data        26650                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        26650                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 30019.195326                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 30019.195326                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 28632.958599                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 28632.958599                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          167                       # number of writebacks
system.cpu7.dcache.writebacks::total              167                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           29                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           29                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          492                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          107                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          107                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           29                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data           16                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           30                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          599                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          599                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          628                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          628                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data     13985501                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     13985501                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      2796001                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      2796001                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      1065500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      1065500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       231000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       231000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       739500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       739500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     16781502                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     16781502                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     17847002                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     17847002                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       384000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       384000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       286000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       286000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       670000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       670000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.043772                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.043772                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.011624                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.011624                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.181250                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.181250                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.070796                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.070796                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.135747                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.135747                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.029298                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.029298                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.030478                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.030478                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 28425.815041                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 28425.815041                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 26130.850467                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 26130.850467                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 36741.379310                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 36741.379310                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 14437.500000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14437.500000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data        24650                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total        24650                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 28015.863105                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 28015.863105                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 28418.792994                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 28418.792994                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry               105                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
sim_ticks.pim 89671784000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -846151488.000000
system.mem_ctrls.total_actEnergy                       1021032432.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -570816480.000000
system.mem_ctrls.total_preEnergy                       688791720.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -4458711129.600001
system.mem_ctrls.total_readEnergy                       5551694553.599998
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -698345349.120000
system.mem_ctrls.total_writeEnergy                       735124377.600000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -734132654899.201782
system.mem_ctrls.total_refreshEnergy                       783042985082.879395
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -227686277399.039917
system.mem_ctrls.total_actBackEnergy                       243555454529.279907
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -10137161364864.000000
system.mem_ctrls.total_preBackEnergy                       10811918356416.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.089672
system.cpu.totalNumCycles                       1310638442.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       243898065.861732
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       241798882.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       256.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       61253939.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       84597727.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6969075.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       311771682.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       312160005.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       164307697.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       256.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       659423.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       241798882.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       256.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       321360872.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       25.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       321360847.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       21753.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       84431223.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6841947.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       92287892.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       769841.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1605185.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       382174.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       5432077
system.mem_ctrls.total_reads                       274216.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       11089.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       289156.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1915012.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       73994.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       273039.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
