vendor_name = ModelSim
source_file = 1, C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/UART_TX.vhd
source_file = 1, C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/divider.vhd
source_file = 1, C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/counter.vhd
source_file = 1, c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/devtools/intel/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/Functions_dev/db/DFBF.cbx.xml
design_name = hard_block
design_name = UART_TX
instance = comp, \TX~output\, TX~output, UART_TX, 1
instance = comp, \TX_data_valid~output\, TX_data_valid~output, UART_TX, 1
instance = comp, \clock~input\, clock~input, UART_TX, 1
instance = comp, \reset_n~input\, reset_n~input, UART_TX, 1
instance = comp, \Baud[0]~input\, Baud[0]~input, UART_TX, 1
instance = comp, \clock~inputclkctrl\, clock~inputclkctrl, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[0]~17\, data_Tx_freq|counter1|count[0]~17, UART_TX, 1
instance = comp, \reset_n~inputclkctrl\, reset_n~inputclkctrl, UART_TX, 1
instance = comp, \Baud[2]~input\, Baud[2]~input, UART_TX, 1
instance = comp, \Baud[4]~input\, Baud[4]~input, UART_TX, 1
instance = comp, \Baud[8]~input\, Baud[8]~input, UART_TX, 1
instance = comp, \Baud[10]~input\, Baud[10]~input, UART_TX, 1
instance = comp, \Baud[9]~input\, Baud[9]~input, UART_TX, 1
instance = comp, \Baud[11]~input\, Baud[11]~input, UART_TX, 1
instance = comp, \data_Tx_freq|subCLK~8\, data_Tx_freq|subCLK~8, UART_TX, 1
instance = comp, \Baud[7]~input\, Baud[7]~input, UART_TX, 1
instance = comp, \Baud[5]~input\, Baud[5]~input, UART_TX, 1
instance = comp, \Baud[6]~input\, Baud[6]~input, UART_TX, 1
instance = comp, \data_Tx_freq|subCLK~9\, data_Tx_freq|subCLK~9, UART_TX, 1
instance = comp, \Baud[3]~input\, Baud[3]~input, UART_TX, 1
instance = comp, \data_Tx_freq|subCLK~10\, data_Tx_freq|subCLK~10, UART_TX, 1
instance = comp, \Baud[1]~input\, Baud[1]~input, UART_TX, 1
instance = comp, \Baud[15]~input\, Baud[15]~input, UART_TX, 1
instance = comp, \Baud[13]~input\, Baud[13]~input, UART_TX, 1
instance = comp, \Baud[14]~input\, Baud[14]~input, UART_TX, 1
instance = comp, \Baud[12]~input\, Baud[12]~input, UART_TX, 1
instance = comp, \data_Tx_freq|subCLK~7\, data_Tx_freq|subCLK~7, UART_TX, 1
instance = comp, \data_Tx_freq|subCLK~11\, data_Tx_freq|subCLK~11, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[1]~19\, data_Tx_freq|counter1|count[1]~19, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[1]\, data_Tx_freq|counter1|count[1], UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[2]~21\, data_Tx_freq|counter1|count[2]~21, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[2]\, data_Tx_freq|counter1|count[2], UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[3]~23\, data_Tx_freq|counter1|count[3]~23, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[3]\, data_Tx_freq|counter1|count[3], UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[4]~25\, data_Tx_freq|counter1|count[4]~25, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[4]\, data_Tx_freq|counter1|count[4], UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[5]~27\, data_Tx_freq|counter1|count[5]~27, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[5]\, data_Tx_freq|counter1|count[5], UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[6]~29\, data_Tx_freq|counter1|count[6]~29, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[6]\, data_Tx_freq|counter1|count[6], UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[7]~31\, data_Tx_freq|counter1|count[7]~31, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[7]\, data_Tx_freq|counter1|count[7], UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[8]~33\, data_Tx_freq|counter1|count[8]~33, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[8]\, data_Tx_freq|counter1|count[8], UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[9]~35\, data_Tx_freq|counter1|count[9]~35, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[9]\, data_Tx_freq|counter1|count[9], UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[10]~37\, data_Tx_freq|counter1|count[10]~37, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[10]\, data_Tx_freq|counter1|count[10], UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[11]~39\, data_Tx_freq|counter1|count[11]~39, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[11]\, data_Tx_freq|counter1|count[11], UART_TX, 1
instance = comp, \data_Tx_freq|Equal1~6\, data_Tx_freq|Equal1~6, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[12]~41\, data_Tx_freq|counter1|count[12]~41, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[12]\, data_Tx_freq|counter1|count[12], UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[13]~43\, data_Tx_freq|counter1|count[13]~43, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[13]\, data_Tx_freq|counter1|count[13], UART_TX, 1
instance = comp, \data_Tx_freq|Equal1~7\, data_Tx_freq|Equal1~7, UART_TX, 1
instance = comp, \data_Tx_freq|Equal1~5\, data_Tx_freq|Equal1~5, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[14]~45\, data_Tx_freq|counter1|count[14]~45, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[14]\, data_Tx_freq|counter1|count[14], UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count~47\, data_Tx_freq|counter1|count~47, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count~48\, data_Tx_freq|counter1|count~48, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count~49\, data_Tx_freq|counter1|count~49, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count~50\, data_Tx_freq|counter1|count~50, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count~51\, data_Tx_freq|counter1|count~51, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count~52\, data_Tx_freq|counter1|count~52, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[15]\, data_Tx_freq|counter1|count[15], UART_TX, 1
instance = comp, \data_Tx_freq|Equal1~8\, data_Tx_freq|Equal1~8, UART_TX, 1
instance = comp, \data_Tx_freq|Equal1~9\, data_Tx_freq|Equal1~9, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|process_0~0\, data_Tx_freq|counter1|process_0~0, UART_TX, 1
instance = comp, \data_Tx_freq|counter1|count[0]\, data_Tx_freq|counter1|count[0], UART_TX, 1
instance = comp, \data_Tx_freq|Equal1~0\, data_Tx_freq|Equal1~0, UART_TX, 1
instance = comp, \data_Tx_freq|Equal1~2\, data_Tx_freq|Equal1~2, UART_TX, 1
instance = comp, \data_Tx_freq|Equal1~1\, data_Tx_freq|Equal1~1, UART_TX, 1
instance = comp, \data_Tx_freq|Equal1~3\, data_Tx_freq|Equal1~3, UART_TX, 1
instance = comp, \data_Tx_freq|Equal1~4\, data_Tx_freq|Equal1~4, UART_TX, 1
instance = comp, \data_Tx_freq|Equal1~10\, data_Tx_freq|Equal1~10, UART_TX, 1
instance = comp, \data_Tx_freq|subCLK~1\, data_Tx_freq|subCLK~1, UART_TX, 1
instance = comp, \data_Tx_freq|Equal2~5\, data_Tx_freq|Equal2~5, UART_TX, 1
instance = comp, \data_Tx_freq|Equal2~6\, data_Tx_freq|Equal2~6, UART_TX, 1
instance = comp, \data_Tx_freq|Equal2~7\, data_Tx_freq|Equal2~7, UART_TX, 1
instance = comp, \data_Tx_freq|Equal2~8\, data_Tx_freq|Equal2~8, UART_TX, 1
instance = comp, \data_Tx_freq|Equal2~0\, data_Tx_freq|Equal2~0, UART_TX, 1
instance = comp, \data_Tx_freq|Equal2~1\, data_Tx_freq|Equal2~1, UART_TX, 1
instance = comp, \data_Tx_freq|Equal2~3\, data_Tx_freq|Equal2~3, UART_TX, 1
instance = comp, \data_Tx_freq|Equal2~2\, data_Tx_freq|Equal2~2, UART_TX, 1
instance = comp, \data_Tx_freq|Equal2~4\, data_Tx_freq|Equal2~4, UART_TX, 1
instance = comp, \data_Tx_freq|Equal2~9\, data_Tx_freq|Equal2~9, UART_TX, 1
instance = comp, \data_Tx_freq|subCLK~4\, data_Tx_freq|subCLK~4, UART_TX, 1
instance = comp, \data_Tx_freq|subCLK~0\, data_Tx_freq|subCLK~0, UART_TX, 1
instance = comp, \data_Tx_freq|subCLK~_emulated\, data_Tx_freq|subCLK~_emulated, UART_TX, 1
instance = comp, \data_Tx_freq|subCLK~3\, data_Tx_freq|subCLK~3, UART_TX, 1
instance = comp, \data_Tx_freq|subCLK~2\, data_Tx_freq|subCLK~2, UART_TX, 1
instance = comp, \data_Tx_freq|subCLK~2clkctrl\, data_Tx_freq|subCLK~2clkctrl, UART_TX, 1
instance = comp, \count~3\, count~3, UART_TX, 1
instance = comp, \count[1]\, count[1], UART_TX, 1
instance = comp, \count~0\, count~0, UART_TX, 1
instance = comp, \count[3]\, count[3], UART_TX, 1
instance = comp, \count~2\, count~2, UART_TX, 1
instance = comp, \count[2]\, count[2], UART_TX, 1
instance = comp, \count~1\, count~1, UART_TX, 1
instance = comp, \count[0]\, count[0], UART_TX, 1
instance = comp, \Equal0~0\, Equal0~0, UART_TX, 1
instance = comp, \LessThan0~0\, LessThan0~0, UART_TX, 1
instance = comp, \TX_data[7]~input\, TX_data[7]~input, UART_TX, 1
instance = comp, \TX_data_temp~7\, TX_data_temp~7, UART_TX, 1
instance = comp, \transmit:TX_data_temp[7]\, \transmit:TX_data_temp[7], UART_TX, 1
instance = comp, \TX_data[6]~input\, TX_data[6]~input, UART_TX, 1
instance = comp, \TX_data_temp~6\, TX_data_temp~6, UART_TX, 1
instance = comp, \transmit:TX_data_temp[0]~0\, \transmit:TX_data_temp[0]~0, UART_TX, 1
instance = comp, \transmit:TX_data_temp[6]\, \transmit:TX_data_temp[6], UART_TX, 1
instance = comp, \TX_data[5]~input\, TX_data[5]~input, UART_TX, 1
instance = comp, \TX_data_temp~5\, TX_data_temp~5, UART_TX, 1
instance = comp, \transmit:TX_data_temp[5]\, \transmit:TX_data_temp[5], UART_TX, 1
instance = comp, \TX_data[4]~input\, TX_data[4]~input, UART_TX, 1
instance = comp, \TX_data_temp~4\, TX_data_temp~4, UART_TX, 1
instance = comp, \transmit:TX_data_temp[4]\, \transmit:TX_data_temp[4], UART_TX, 1
instance = comp, \TX_data[3]~input\, TX_data[3]~input, UART_TX, 1
instance = comp, \TX_data_temp~3\, TX_data_temp~3, UART_TX, 1
instance = comp, \transmit:TX_data_temp[3]\, \transmit:TX_data_temp[3], UART_TX, 1
instance = comp, \TX_data[2]~input\, TX_data[2]~input, UART_TX, 1
instance = comp, \TX_data_temp~2\, TX_data_temp~2, UART_TX, 1
instance = comp, \transmit:TX_data_temp[2]\, \transmit:TX_data_temp[2], UART_TX, 1
instance = comp, \TX_data[1]~input\, TX_data[1]~input, UART_TX, 1
instance = comp, \TX_data_temp~1\, TX_data_temp~1, UART_TX, 1
instance = comp, \transmit:TX_data_temp[1]\, \transmit:TX_data_temp[1], UART_TX, 1
instance = comp, \TX_data[0]~input\, TX_data[0]~input, UART_TX, 1
instance = comp, \TX_data_temp~0\, TX_data_temp~0, UART_TX, 1
instance = comp, \transmit:TX_data_temp[0]\, \transmit:TX_data_temp[0], UART_TX, 1
instance = comp, \TX_end~0\, TX_end~0, UART_TX, 1
instance = comp, \TX~0\, TX~0, UART_TX, 1
instance = comp, \TX~1\, TX~1, UART_TX, 1
instance = comp, \TX~reg0\, TX~reg0, UART_TX, 1
instance = comp, \TX_end~1\, TX_end~1, UART_TX, 1
instance = comp, \TX_data_valid~reg0\, TX_data_valid~reg0, UART_TX, 1
