// Seed: 2838348623
module module_0 (
    input wand id_0,
    output wor id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    output supply1 id_6,
    output supply0 id_7
    , id_14,
    output wand id_8,
    input tri id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri1 id_12
);
  initial
    if (1'b0 | 1) begin : LABEL_0
      id_14 = -1;
    end
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1
    , id_7,
    input supply1 id_2,
    output supply0 id_3,
    output supply0 id_4,
    output wor id_5
);
  logic [7:0] id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_2,
      id_1,
      id_2,
      id_4,
      id_3,
      id_4,
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign id_8[1] = -1;
endmodule
