{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 2019, "design__instance__area": 40244.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.020100699737668037, "power__switching__total": 0.009904527105391026, "power__leakage__total": 5.124643962517439e-07, "power__total": 0.030005740001797676, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.27349431826697734, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2748477911945767, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6754483830100789, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.591608667689034, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.29045175420238856, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.29180989006682323, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.1761929541026017, "timing__setup__ws__corner:nom_ss_125C_4v50": -5.19901114652846, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -191.74959762740892, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -5.19901114652846, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 65, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -5.199011, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 65, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2659780526665393, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2668889351728545, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.31092429511105507, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.611728462977225, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 8, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.2642588167531327, "clock__skew__worst_setup": 0.2653038142046157, "timing__hold__ws": 0.3073212327161862, "timing__setup__ws": -5.377985320408708, "timing__hold__tns": 0, "timing__setup__tns": -201.66755236561332, "timing__hold__wns": 0, "timing__setup__wns": -5.377985320408708, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 195, "timing__setup_r2r__ws": -5.377985, "timing__setup_r2r_vio__count": 195, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 2019, "design__instance__area__stdcell": 40244.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.515392, "design__instance__utilization__stdcell": 0.515392, "design__instance__count__class:tie_cell": 1, "design__instance__count__class:buffer": 46, "design__instance__count__class:inverter": 137, "design__instance__count__class:sequential_cell": 142, "design__instance__count__class:multi_input_combinational_cell": 787, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 142, "design__instance__count__class:tap_cell": 511, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19368050, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 47854.8, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 221, "design__instance__count__class:clock_buffer": 19, "design__instance__count__class:clock_inverter": 13, "design__instance__count__setup_buffer": 100, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1419, "route__net__special": 2, "route__drc_errors__iter:1": 250, "route__wirelength__iter:1": 52629, "route__drc_errors__iter:2": 43, "route__wirelength__iter:2": 52162, "route__drc_errors__iter:3": 23, "route__wirelength__iter:3": 52076, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 52064, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 52070, "route__drc_errors": 0, "route__wirelength": 52070, "route__vias": 8349, "route__vias__singlecut": 8349, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 643.38, "design__instance__count__class:fill_cell": 3015, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2713278845066041, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.272506386280574, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6693702448452621, "timing__setup__ws__corner:min_tt_025C_5v00": 1.6775834529691194, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.2866149343430738, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2877976549646566, "timing__hold__ws__corner:min_ss_125C_4v50": 1.1609302736622118, "timing__setup__ws__corner:min_ss_125C_4v50": -5.049220739988092, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -184.68300833588776, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -5.049220739988092, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 65, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -5.049221, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 65, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2642588167531327, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2653038142046157, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.3073212327161862, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.6675025165981125, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.27612737877779764, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2776812469670094, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6827137937110083, "timing__setup__ws__corner:max_tt_025C_5v00": 1.4896839738968797, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.2950326455538509, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.29659173179142595, "timing__hold__ws__corner:max_ss_125C_4v50": 1.1761245643623506, "timing__setup__ws__corner:max_ss_125C_4v50": -5.377985320408708, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -201.66755236561332, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.377985320408708, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 65, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.377985, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 65, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2680305775413644, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.26881000963784635, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.31534359349671304, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.545426830249892, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99884, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99965, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0011582, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00105026, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000338679, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00105026, "design_powergrid__voltage__worst": 0.00105026, "design_powergrid__voltage__worst__net:VDD": 4.99884, "design_powergrid__drop__worst": 0.0011582, "design_powergrid__drop__worst__net:VDD": 0.0011582, "design_powergrid__voltage__worst__net:VSS": 0.00105026, "design_powergrid__drop__worst__net:VSS": 0.00105026, "ir__voltage__worst": 5, "ir__drop__avg": 0.00035, "ir__drop__worst": 0.00116, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}