
ubuntu-preinstalled/systemd-detect-virt:     file format elf32-littlearm


Disassembly of section .init:

00000ac8 <.init>:
 ac8:	push	{r3, lr}
 acc:	bl	1190 <log_oom_internal@plt+0x51c>
 ad0:	pop	{r3, pc}

Disassembly of section .plt:

00000ad4 <running_in_chroot@plt-0x14>:
 ad4:	push	{lr}		; (str lr, [sp, #-4]!)
 ad8:	ldr	lr, [pc, #4]	; ae4 <running_in_chroot@plt-0x4>
 adc:	add	lr, pc, lr
 ae0:	ldr	pc, [lr, #8]!
 ae4:	andeq	r1, r1, ip, asr #8

00000ae8 <running_in_chroot@plt>:
 ae8:	add	ip, pc, #0, 12
 aec:	add	ip, ip, #69632	; 0x11000
 af0:	ldr	pc, [ip, #1100]!	; 0x44c

00000af4 <version@plt>:
 af4:	add	ip, pc, #0, 12
 af8:	add	ip, ip, #69632	; 0x11000
 afc:	ldr	pc, [ip, #1092]!	; 0x444

00000b00 <free@plt>:
 b00:	add	ip, pc, #0, 12
 b04:	add	ip, ip, #69632	; 0x11000
 b08:	ldr	pc, [ip, #1084]!	; 0x43c

00000b0c <log_open@plt>:
 b0c:	add	ip, pc, #0, 12
 b10:	add	ip, ip, #69632	; 0x11000
 b14:	ldr	pc, [ip, #1076]!	; 0x434

00000b18 <log_show_color@plt>:
 b18:	add	ip, pc, #0, 12
 b1c:	add	ip, ip, #69632	; 0x11000
 b20:	ldr	pc, [ip, #1068]!	; 0x42c

00000b24 <log_assert_failed_unreachable_realm@plt>:
 b24:	add	ip, pc, #0, 12
 b28:	add	ip, ip, #69632	; 0x11000
 b2c:	ldr	pc, [ip, #1060]!	; 0x424

00000b30 <detect_vm@plt>:
 b30:	add	ip, pc, #0, 12
 b34:	add	ip, ip, #69632	; 0x11000
 b38:	ldr	pc, [ip, #1052]!	; 0x41c

00000b3c <ask_password_agent_close@plt>:
 b3c:	add	ip, pc, #0, 12
 b40:	add	ip, ip, #69632	; 0x11000
 b44:	ldr	pc, [ip, #1044]!	; 0x414

00000b48 <polkit_agent_close@plt>:
 b48:	add	ip, pc, #0, 12
 b4c:	add	ip, ip, #69632	; 0x11000
 b50:	ldr	pc, [ip, #1036]!	; 0x40c

00000b54 <mac_selinux_finish@plt>:
 b54:	add	ip, pc, #0, 12
 b58:	add	ip, ip, #69632	; 0x11000
 b5c:	ldr	pc, [ip, #1028]!	; 0x404

00000b60 <running_in_userns@plt>:
 b60:	add	ip, pc, #0, 12
 b64:	add	ip, ip, #69632	; 0x11000
 b68:	ldr	pc, [ip, #1020]!	; 0x3fc

00000b6c <sd_notifyf@plt>:
 b6c:	add	ip, pc, #0, 12
 b70:	add	ip, ip, #69632	; 0x11000
 b74:	ldr	pc, [ip, #1012]!	; 0x3f4

00000b78 <puts@plt>:
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #69632	; 0x11000
 b80:	ldr	pc, [ip, #1004]!	; 0x3ec

00000b84 <log_get_max_level_realm@plt>:
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #69632	; 0x11000
 b8c:	ldr	pc, [ip, #996]!	; 0x3e4

00000b90 <abort@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #69632	; 0x11000
 b98:	ldr	pc, [ip, #988]!	; 0x3dc

00000b9c <__overflow@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #69632	; 0x11000
 ba4:	ldr	pc, [ip, #980]!	; 0x3d4

00000ba8 <__stack_chk_fail@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #69632	; 0x11000
 bb0:	ldr	pc, [ip, #972]!	; 0x3cc

00000bb4 <terminal_urlify_man@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #69632	; 0x11000
 bbc:	ldr	pc, [ip, #964]!	; 0x3c4

00000bc0 <getopt_long@plt>:
 bc0:	add	ip, pc, #0, 12
 bc4:	add	ip, ip, #69632	; 0x11000
 bc8:	ldr	pc, [ip, #956]!	; 0x3bc

00000bcc <pager_close@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #69632	; 0x11000
 bd4:	ldr	pc, [ip, #948]!	; 0x3b4

00000bd8 <flockfile@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #69632	; 0x11000
 be0:	ldr	pc, [ip, #940]!	; 0x3ac

00000be4 <detect_virtualization@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #69632	; 0x11000
 bec:	ldr	pc, [ip, #932]!	; 0x3a4

00000bf0 <detect_container@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #69632	; 0x11000
 bf8:	ldr	pc, [ip, #924]!	; 0x39c

00000bfc <log_parse_environment_realm@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #69632	; 0x11000
 c04:	ldr	pc, [ip, #916]!	; 0x394

00000c08 <virtualization_to_string@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #69632	; 0x11000
 c10:	ldr	pc, [ip, #908]!	; 0x38c

00000c14 <fputs_unlocked@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #69632	; 0x11000
 c1c:	ldr	pc, [ip, #900]!	; 0x384

00000c20 <log_assert_failed_realm@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #69632	; 0x11000
 c28:	ldr	pc, [ip, #892]!	; 0x37c

00000c2c <log_internal_realm@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #69632	; 0x11000
 c34:	ldr	pc, [ip, #884]!	; 0x374

00000c38 <funlockfile@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #69632	; 0x11000
 c40:	ldr	pc, [ip, #876]!	; 0x36c

00000c44 <__libc_start_main@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #69632	; 0x11000
 c4c:	ldr	pc, [ip, #868]!	; 0x364

00000c50 <__gmon_start__@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #69632	; 0x11000
 c58:	ldr	pc, [ip, #860]!	; 0x35c

00000c5c <__cxa_finalize@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #69632	; 0x11000
 c64:	ldr	pc, [ip, #852]!	; 0x354

00000c68 <__printf_chk@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #69632	; 0x11000
 c70:	ldr	pc, [ip, #844]!	; 0x34c

00000c74 <log_oom_internal@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #69632	; 0x11000
 c7c:	ldr	pc, [ip, #836]!	; 0x344

Disassembly of section .text:

00000c80 <.text>:
     c80:	blmi	fff53878 <log_oom_internal@plt+0xfff52c04>
     c84:	push	{r1, r3, r4, r5, r6, sl, lr}
     c88:	strdlt	r4, [r9], r0
     c8c:			; <UNDEFINED> instruction: 0x460658d3
     c90:	mvnhi	pc, #14614528	; 0xdf0000
     c94:	bmi	ffe88ca0 <log_oom_internal@plt+0xffe8802c>
     c98:	movwls	r6, #30747	; 0x781b
     c9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     ca0:	blmi	ffe12088 <log_oom_internal@plt+0xffe11414>
     ca4:			; <UNDEFINED> instruction: 0xf858460f
     ca8:	andsvs	r2, r6, r2
     cac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     cb0:			; <UNDEFINED> instruction: 0xf7ff6019
     cb4:	andcs	lr, r0, r2, lsr pc
     cb8:	svc	0x00a0f7ff
     cbc:	svc	0x0026f7ff
     cc0:	vmull.p8	q9, d0, d0
     cc4:	svccs	0x000080eb
     cc8:	rscshi	pc, r4, r0
     ccc:			; <UNDEFINED> instruction: 0xb3b8f8df
     cd0:			; <UNDEFINED> instruction: 0x93b8f8df
     cd4:			; <UNDEFINED> instruction: 0xa3b8f8df
     cd8:	ldrbtmi	r4, [r9], #1275	; 0x4fb
     cdc:	strcs	r4, [r0, #-1274]	; 0xfffffb06
     ce0:			; <UNDEFINED> instruction: 0x464a465b
     ce4:			; <UNDEFINED> instruction: 0x46304639
     ce8:			; <UNDEFINED> instruction: 0xf7ff9500
     cec:	cdpne	15, 0, cr14, cr4, cr10, {3}
     cf0:	smlalbthi	pc, fp, r0, r2	; <UNPREDICTABLE>
     cf4:	ldcle	12, cr2, [fp], {118}	; 0x76
     cf8:	stclle	12, cr2, [sp, #-392]	; 0xfffffe78
     cfc:	ldccs	12, cr3, [r3], {99}	; 0x63
     d00:	teqhi	r7, r0, lsl #4	; <UNPREDICTABLE>
     d04:			; <UNDEFINED> instruction: 0xf014e8df
     d08:	teqeq	r5, ip, ror r0
     d0c:	teqeq	r5, r5, lsr r1
     d10:	addeq	r0, r1, r5, lsr r1
     d14:	teqeq	r5, r5, lsr r1
     d18:	teqeq	r5, r5, lsr r1
     d1c:	teqeq	r5, r5, lsr r1
     d20:	teqeq	r5, r5, lsr r1
     d24:	ldrhteq	r0, [ip], r7
     d28:	teqeq	r5, r5, lsr r1
     d2c:	rsbseq	r0, r7, r5, lsr r1
     d30:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
     d34:			; <UNDEFINED> instruction: 0xf000429c
     d38:			; <UNDEFINED> instruction: 0xf5b480a8
     d3c:	smlawble	r3, r1, pc, r7	; <UNPREDICTABLE>
     d40:			; <UNDEFINED> instruction: 0x260a4bd4
     d44:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     d48:			; <UNDEFINED> instruction: 0xf7ff6820
     d4c:	stmdavs	r1!, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
     d50:	mrrcne	0, 0, lr, sl, cr7
     d54:	andsvc	r6, lr, r2, asr #2
     d58:	strcc	r6, [r1, #-2081]	; 0xfffff7df
     d5c:			; <UNDEFINED> instruction: 0xf0002d18
     d60:			; <UNDEFINED> instruction: 0x46288098
     d64:			; <UNDEFINED> instruction: 0xf7ff9105
     d68:	stmdbls	r5, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
     d6c:	rscsle	r2, r4, r0, lsl #16
     d70:	svc	0x0050f7ff
     d74:	ldmib	r0, {r5, fp, sp, lr}^
     d78:	addsmi	r3, r3, #1342177280	; 0x50000000
     d7c:	smlattcs	sl, r9, r3, sp
     d80:	svc	0x000cf7ff
     d84:	strb	r6, [r8, r1, lsr #16]!
     d88:	svcvc	0x0080f5b4
     d8c:	rscshi	pc, r1, r0, asr #32
     d90:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
     d94:	adc	r4, r7, r5, lsl #12
     d98:			; <UNDEFINED> instruction: 0xf0402c3f
     d9c:			; <UNDEFINED> instruction: 0xf06f80ea
     da0:	ldmibmi	sp!, {r0, r2, r4, r8, sl}
     da4:	andcs	r4, r0, sl, ror #4
     da8:			; <UNDEFINED> instruction: 0xf7ff4479
     dac:			; <UNDEFINED> instruction: 0xf7ffeee0
     db0:			; <UNDEFINED> instruction: 0xf7ffeec6
     db4:			; <UNDEFINED> instruction: 0xf7ffeeca
     db8:			; <UNDEFINED> instruction: 0xf7ffef0a
     dbc:	blmi	fedfc8f4 <log_oom_internal@plt+0xfedfbc80>
     dc0:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     dc4:	blmi	fedad2bc <log_oom_internal@plt+0xfedac648>
     dc8:			; <UNDEFINED> instruction: 0xf0243403
     dcc:			; <UNDEFINED> instruction: 0xf8580403
     dd0:	adcsmi	r6, r4, #3
     dd4:	strcs	sp, [r1, #-838]	; 0xfffffcba
     dd8:	blmi	fe9d38a8 <log_oom_internal@plt+0xfe9d2c34>
     ddc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     de0:	blls	1dae50 <log_oom_internal@plt+0x1da1dc>
     de4:			; <UNDEFINED> instruction: 0xf04f405a
     de8:			; <UNDEFINED> instruction: 0xf0400300
     dec:	strtmi	r8, [r8], -sp, lsr #2
     df0:	pop	{r0, r3, ip, sp, pc}
     df4:	blmi	feb24dbc <log_oom_internal@plt+0xfeb24148>
     df8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     dfc:			; <UNDEFINED> instruction: 0xe76e605a
     e00:	andcs	r4, r2, #174080	; 0x2a800
     e04:	subsvs	r4, sl, fp, ror r4
     e08:	stmibmi	r9!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
     e0c:	stmiami	r9!, {r1, r2, r9, fp, sp, pc}
     e10:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
     e14:	ldrbtmi	r9, [r8], #-1286	; 0xfffffafa
     e18:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     e1c:	blle	15518c4 <log_oom_internal@plt+0x1550c50>
     e20:	andcs	r4, r1, r5, lsr #21
     e24:	blls	1934c0 <log_oom_internal@plt+0x19284c>
     e28:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
     e2c:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
     e30:	svc	0x001af7ff
     e34:			; <UNDEFINED> instruction: 0xf7ff9806
     e38:			; <UNDEFINED> instruction: 0xf7ffee64
     e3c:			; <UNDEFINED> instruction: 0xf7ffee80
     e40:			; <UNDEFINED> instruction: 0xf7ffee84
     e44:			; <UNDEFINED> instruction: 0xf7ffeec4
     e48:	blmi	fe53c868 <log_oom_internal@plt+0xfe53bbf4>
     e4c:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     e50:	sbcle	r2, r1, r0, lsl #24
     e54:	strcc	r4, [r3], #-2962	; 0xfffff46e
     e58:	streq	pc, [r3], #-36	; 0xffffffdc
     e5c:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     e60:	adcsle	r4, r9, #180, 4	; 0x4000000b
     e64:	movweq	lr, #2516	; 0x9d4
     e68:	ldrmi	r3, [r8, r8, lsl #8]
     e6c:	mvnsle	r4, #180, 4	; 0x4000000b
     e70:	ble	fec4c278 <log_oom_internal@plt+0xfec4b604>
     e74:	blmi	fe4bad38 <log_oom_internal@plt+0xfe4ba0c4>
     e78:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     e7c:			; <UNDEFINED> instruction: 0xe72e701a
     e80:	andcs	r4, r3, #144, 22	; 0x24000
     e84:	subsvs	r4, sl, fp, ror r4
     e88:	movwcs	lr, #18217	; 0x4729
     e8c:	andcc	pc, r4, sl, asr #17
     e90:	strmi	lr, [r8], -r5, lsr #14
     e94:			; <UNDEFINED> instruction: 0xf7ff2500
     e98:			; <UNDEFINED> instruction: 0xe7ceeed0
     e9c:	movtcs	r4, #35466	; 0x8a8a
     ea0:	andcs	r4, r0, sl, lsl #25
     ea4:	ldrbtmi	r4, [sl], #-2442	; 0xfffff676
     ea8:	andcc	r4, r3, #124, 8	; 0x7c000000
     eac:	strls	r4, [r0], #-1145	; 0xfffffb87
     eb0:	mrc	7, 5, APSR_nzcv, cr6, cr15, {7}
     eb4:	ldrtmi	r4, [r8], -r7, lsl #21
     eb8:	movtcs	r4, #40071	; 0x9c87
     ebc:	ldrbtmi	r4, [sl], #-2439	; 0xfffff679
     ec0:	andcc	r4, r3, #124, 8	; 0x7c000000
     ec4:	strls	r4, [r0], #-1145	; 0xfffffb87
     ec8:	mcr	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     ecc:	strtmi	r4, [r8], -r4, lsl #23
     ed0:	andscs	r4, lr, #132, 18	; 0x210000
     ed4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
     ed8:	tstcc	r3, ip, lsl #6
     edc:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     ee0:	stmdals	r6, {r0, r2, r9, sl, lr}
     ee4:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     ee8:	ldcle	13, cr2, [r8, #-0]
     eec:	ldrbtmi	r4, [fp], #-2942	; 0xfffff482
     ef0:	blcc	5b064 <log_oom_internal@plt+0x5a3f0>
     ef4:	vqdmulh.s<illegal width 8>	d2, d0, d3
     ef8:	ldm	pc, {r0, r3, r5, r7, pc}^	; <UNPREDICTABLE>
     efc:	stmdane	r4!, {r0, r1, ip, sp, lr, pc}
     f00:			; <UNDEFINED> instruction: 0xf7ff020a
     f04:	cdpne	14, 0, cr14, cr4, cr14, {1}
     f08:	svclt	0x000cdb63
     f0c:	strcs	r2, [r0, #-1281]	; 0xfffffaff
     f10:			; <UNDEFINED> instruction: 0xf7ffe793
     f14:	cdpne	13, 0, cr14, cr4, cr10, {7}
     f18:	strdcs	sp, [r0], -r7
     f1c:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
     f20:	vsub.i8	d2, d0, d2
     f24:	rsbmi	r8, r5, #134	; 0x86
     f28:	rsbmi	fp, sp, #-805306354	; 0xd000000e
     f2c:			; <UNDEFINED> instruction: 0xf7ffe017
     f30:	cdpne	14, 0, cr14, cr5, cr0, {3}
     f34:	blmi	1b77ccc <log_oom_internal@plt+0x1b77058>
     f38:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
     f3c:	blx	fed6d5b0 <log_oom_internal@plt+0xfed6c93c>
     f40:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
     f44:			; <UNDEFINED> instruction: 0xf7ffe779
     f48:	mcrne	13, 0, lr, cr5, cr4, {7}
     f4c:	strdcs	sp, [r0], -r3
     f50:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
     f54:	stclle	8, cr2, [r3], #-8
     f58:	rsclt	r4, sp, #-805306362	; 0xd0000006
     f5c:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
     f60:	svcge	0x006bf6bf
     f64:			; <UNDEFINED> instruction: 0x4628e71d
     f68:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     f6c:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     f70:	bmi	17faf0c <log_oom_internal@plt+0x17fa298>
     f74:	mrrcmi	3, 7, r2, pc, cr1	; <UNPREDICTABLE>
     f78:	ldmdbmi	pc, {sp}^	; <UNPREDICTABLE>
     f7c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
     f80:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
     f84:			; <UNDEFINED> instruction: 0xf7ff9400
     f88:	blmi	173c6c8 <log_oom_internal@plt+0x173ba54>
     f8c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     f90:	addsmi	r6, lr, #1769472	; 0x1b0000
     f94:	strtmi	sp, [r8], -sl, lsr #27
     f98:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
     f9c:			; <UNDEFINED> instruction: 0xf77f2802
     fa0:	mcrrmi	14, 15, sl, r5, cr14
     fa4:	bmi	1589404 <log_oom_internal@plt+0x1588790>
     fa8:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
     fac:	cmncs	r5, #5570560	; 0x550000
     fb0:	andmi	pc, r4, r8, asr r8	; <UNPREDICTABLE>
     fb4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
     fb8:	stmib	sp, {r2, r4, r9, ip, sp}^
     fbc:	andcs	r2, r3, r0
     fc0:	bmi	145b058 <log_oom_internal@plt+0x145a3e4>
     fc4:	strls	r4, [r2], #-1146	; 0xfffffb86
     fc8:			; <UNDEFINED> instruction: 0xf7ff4402
     fcc:			; <UNDEFINED> instruction: 0x4605ee30
     fd0:	andcs	lr, r0, sl, lsl #15
     fd4:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
     fd8:	stcle	8, cr2, [r4, #8]!
     fdc:	strtmi	r4, [r1], -fp, asr #20
     fe0:			; <UNDEFINED> instruction: 0x23a1484b
     fe4:	cfstrdmi	mvd4, [fp, #-488]	; 0xfffffe18
     fe8:	eorcc	r4, r0, #120, 8	; 0x78000000
     fec:	strls	r4, [r1, #-1149]	; 0xfffffb83
     ff0:	strmi	r9, [r2], -r0, lsl #4
     ff4:	andcc	r2, r3, #3
     ff8:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
     ffc:	str	r4, [lr, r5, lsl #12]!
    1000:			; <UNDEFINED> instruction: 0xf7ff2000
    1004:	stmdacs	r2, {r6, r7, r8, sl, fp, sp, lr, pc}
    1008:	mcrrmi	13, 10, sp, r3, cr6
    100c:	bmi	10d28b8 <log_oom_internal@plt+0x10d1c44>
    1010:	stmdami	r3, {r0, r2, r4, r7, r8, r9, sp}^
    1014:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1018:	eorcc	r4, r0, #120, 8	; 0x78000000
    101c:	strb	r9, [r7, r1, lsl #8]!
    1020:	strtmi	r4, [r9], -r0, asr #24
    1024:	orrcs	r4, pc, #64, 20	; 0x40000
    1028:	ldrbtmi	r4, [ip], #-2112	; 0xfffff7c0
    102c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    1030:	bmi	ffb004 <log_oom_internal@plt+0xffa390>
    1034:	ldcmi	6, cr4, [pc, #-132]!	; fb8 <log_oom_internal@plt+0x344>
    1038:	ldmdami	pc!, {r0, r1, r3, r4, r7, r8, r9, sp}	; <UNPREDICTABLE>
    103c:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    1040:	ldrbtmi	r3, [r8], #-544	; 0xfffffde0
    1044:	ldrb	r9, [r3, r1, lsl #10]
    1048:	stc	7, cr15, [lr, #1020]!	; 0x3fc
    104c:	stcl	7, cr15, [sl, #1020]	; 0x3fc
    1050:			; <UNDEFINED> instruction: 0xf6bf1e05
    1054:	andcs	sl, r0, r0, ror pc
    1058:	ldc	7, cr15, [r4, #1020]	; 0x3fc
    105c:			; <UNDEFINED> instruction: 0xf77f2802
    1060:	ldcmi	15, cr10, [r6], #-492	; 0xfffffe14
    1064:	bmi	d92910 <log_oom_internal@plt+0xd91c9c>
    1068:	ldmdami	r6!, {r3, r5, r7, r8, r9, sp}
    106c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1070:			; <UNDEFINED> instruction: 0xe7d24478
    1074:	andeq	r1, r1, r8, lsr #5
    1078:	muleq	r0, r4, r0
    107c:	andeq	r1, r1, ip, lsl #5
    1080:	andeq	r0, r0, r4, lsr #1
    1084:	muleq	r0, ip, r0
    1088:	strheq	r1, [r1], -r4
    108c:	andeq	r0, r0, lr, lsl #17
    1090:	andeq	r1, r1, r8, lsr #6
    1094:	strheq	r0, [r0], -r4
    1098:	andeq	r0, r0, r0, lsr #17
    109c:	andeq	r0, r0, r8, lsr #1
    10a0:	andeq	r0, r0, ip, lsr #1
    10a4:	andeq	r1, r1, r0, asr r1
    10a8:	andeq	r1, r1, sl, lsl #4
    10ac:	andeq	r1, r1, r0, lsl #4
    10b0:	andeq	r0, r0, r6, asr #9
    10b4:	andeq	r0, r0, r6, asr #9
    10b8:	andeq	r0, r0, r0, asr #1
    10bc:	andeq	r0, r0, r4, asr #9
    10c0:	andeq	r1, r1, sl, lsl #3
    10c4:	andeq	r1, r1, r0, lsl #3
    10c8:	strdeq	r0, [r0], -sl
    10cc:	strdeq	r0, [r0], -r4
    10d0:	andeq	r0, r0, r8, lsl r4
    10d4:	andeq	r0, r0, r2, ror #7
    10d8:	ldrdeq	r0, [r0], -ip
    10dc:	andeq	r0, r0, ip, lsl #8
    10e0:	andeq	r0, r0, r8, asr #15
    10e4:	andeq	r0, r0, sl, asr #7
    10e8:	andeq	r1, r1, r6, lsl r1
    10ec:	andeq	r1, r1, ip, asr #1
    10f0:	andeq	r0, r0, r4, lsr #6
    10f4:	andeq	r0, r0, lr, lsl r7
    10f8:	ldrdeq	r0, [r0], -r2
    10fc:	muleq	r0, r8, r0
    1100:	andeq	r0, r0, r8, ror #13
    1104:			; <UNDEFINED> instruction: 0x000005ba
    1108:	ldrdeq	r0, [r0], -ip
    110c:			; <UNDEFINED> instruction: 0x000006b8
    1110:			; <UNDEFINED> instruction: 0x000002b8
    1114:	andeq	r0, r0, ip, lsl #12
    1118:	muleq	r0, r0, r5
    111c:	andeq	r0, r0, r6, lsl #13
    1120:	andeq	r0, r0, r8, lsl #5
    1124:	andeq	r0, r0, lr, asr r5
    1128:	andeq	r0, r0, r0, ror r6
    112c:	andeq	r0, r0, r2, ror r2
    1130:	andeq	r0, r0, r0, ror #12
    1134:	andeq	r0, r0, sl, lsl #11
    1138:	andeq	r0, r0, lr, asr r2
    113c:			; <UNDEFINED> instruction: 0x000005b4
    1140:	andeq	r0, r0, lr, lsr #12
    1144:	andeq	r0, r0, r0, lsr r2
    1148:	bleq	3d28c <log_oom_internal@plt+0x3c618>
    114c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1150:	strbtmi	fp, [sl], -r2, lsl #24
    1154:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1158:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    115c:	ldrmi	sl, [sl], #776	; 0x308
    1160:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1164:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1168:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    116c:			; <UNDEFINED> instruction: 0xf85a4b06
    1170:	stmdami	r6, {r0, r1, ip, sp}
    1174:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1178:	stcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
    117c:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    1180:			; <UNDEFINED> instruction: 0x00010db0
    1184:	strheq	r0, [r0], -ip
    1188:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    118c:	andeq	r0, r0, r0, lsr #1
    1190:	ldr	r3, [pc, #20]	; 11ac <log_oom_internal@plt+0x538>
    1194:	ldr	r2, [pc, #20]	; 11b0 <log_oom_internal@plt+0x53c>
    1198:	add	r3, pc, r3
    119c:	ldr	r2, [r3, r2]
    11a0:	cmp	r2, #0
    11a4:	bxeq	lr
    11a8:	b	c50 <__gmon_start__@plt>
    11ac:	muleq	r1, r0, sp
    11b0:	andeq	r0, r0, r4, asr #1
    11b4:	blmi	1d31d4 <log_oom_internal@plt+0x1d2560>
    11b8:	bmi	1d23a0 <log_oom_internal@plt+0x1d172c>
    11bc:	addmi	r4, r3, #2063597568	; 0x7b000000
    11c0:	andle	r4, r3, sl, ror r4
    11c4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    11c8:	ldrmi	fp, [r8, -r3, lsl #2]
    11cc:	svclt	0x00004770
    11d0:	andeq	r0, r1, r8, asr #28
    11d4:	andeq	r0, r1, r4, asr #28
    11d8:	andeq	r0, r1, ip, ror #26
    11dc:	strheq	r0, [r0], -r8
    11e0:	stmdbmi	r9, {r3, fp, lr}
    11e4:	bmi	2523cc <log_oom_internal@plt+0x251758>
    11e8:	bne	2523d4 <log_oom_internal@plt+0x251760>
    11ec:	svceq	0x00cb447a
    11f0:			; <UNDEFINED> instruction: 0x01a1eb03
    11f4:	andle	r1, r3, r9, asr #32
    11f8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    11fc:	ldrmi	fp, [r8, -r3, lsl #2]
    1200:	svclt	0x00004770
    1204:	andeq	r0, r1, ip, lsl lr
    1208:	andeq	r0, r1, r8, lsl lr
    120c:	andeq	r0, r1, r0, asr #26
    1210:	andeq	r0, r0, r8, asr #1
    1214:	blmi	2ae63c <log_oom_internal@plt+0x2ad9c8>
    1218:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    121c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1220:	blmi	26f7d4 <log_oom_internal@plt+0x26eb60>
    1224:	ldrdlt	r5, [r3, -r3]!
    1228:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    122c:			; <UNDEFINED> instruction: 0xf7ff6818
    1230:			; <UNDEFINED> instruction: 0xf7ffed16
    1234:	blmi	1c1138 <log_oom_internal@plt+0x1c04c4>
    1238:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    123c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1240:	andeq	r0, r1, r6, ror #27
    1244:	andeq	r0, r1, r0, lsl sp
    1248:	andeq	r0, r0, ip, asr #1
    124c:	ldrdeq	r0, [r1], -r2
    1250:	andeq	r0, r1, r6, asr #27
    1254:	svclt	0x0000e7c4
    1258:	mvnsmi	lr, #737280	; 0xb4000
    125c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1260:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1264:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1268:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    126c:	blne	1d92468 <log_oom_internal@plt+0x1d917f4>
    1270:	strhle	r1, [sl], -r6
    1274:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1278:	svccc	0x0004f855
    127c:	strbmi	r3, [sl], -r1, lsl #8
    1280:	ldrtmi	r4, [r8], -r1, asr #12
    1284:	adcmi	r4, r6, #152, 14	; 0x2600000
    1288:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    128c:	svclt	0x000083f8
    1290:	andeq	r0, r1, r2, lsr #22
    1294:	andeq	r0, r1, r8, lsl fp
    1298:	svclt	0x00004770

Disassembly of section .fini:

0000129c <.fini>:
    129c:	push	{r3, lr}
    12a0:	pop	{r3, pc}
