Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Fri Oct 14 02:30:31 2022
| Host             : supersonic running 64-bit Ubuntu 20.04.5 LTS
| Command          : report_power -file pl_eth_10g_wrapper_power_routed.rpt -pb pl_eth_10g_wrapper_power_summary_routed.pb -rpx pl_eth_10g_wrapper_power_routed.rpx
| Design           : pl_eth_10g_wrapper
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.283        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.501        |
| Device Static (W)        | 0.782        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 95.8         |
| Junction Temperature (C) | 29.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.174 |       12 |       --- |             --- |
| CLB Logic                |     0.042 |    58637 |       --- |             --- |
|   LUT as Logic           |     0.032 |    16762 |    274080 |            6.12 |
|   Register               |     0.006 |    33555 |    548160 |            6.12 |
|   LUT as Distributed RAM |     0.002 |      430 |    144000 |            0.30 |
|   LUT as Shift Register  |     0.001 |      384 |    144000 |            0.27 |
|   CARRY8                 |     0.001 |      674 |     34260 |            1.97 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |     1347 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      679 |    274080 |            0.25 |
| Signals                  |     0.055 |    51545 |       --- |             --- |
| Block RAM                |     0.067 |      137 |       912 |           15.02 |
| I/O                      |     0.006 |        1 |       328 |            0.30 |
| GTH                      |     0.306 |        1 |        24 |            4.17 |
| PS8                      |     2.850 |        1 |       --- |             --- |
| Static Power             |     0.782 |          |           |                 |
|   PS Static              |     0.102 |          |           |                 |
|   PL Static              |     0.680 |          |           |                 |
| Total                    |     4.283 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.648 |       0.442 |      0.207 |
| Vccint_io       |       0.850 |     0.037 |       0.001 |      0.036 |
| Vccbram         |       0.850 |     0.003 |       0.000 |      0.003 |
| Vccaux          |       1.800 |     0.193 |       0.000 |      0.193 |
| Vccaux_io       |       1.800 |     0.035 |       0.003 |      0.033 |
| Vcco33          |       3.300 |     0.009 |       0.000 |      0.009 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.109 |       1.073 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.314 |       0.307 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.190 |       0.189 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.730 |       0.726 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.062 |       0.060 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO0_500  |       3.300 |     0.011 |       0.010 |      0.001 |
| VCCO_PSIO1_501  |       3.300 |     0.005 |       0.004 |      0.001 |
| VCCO_PSIO2_502  |       3.300 |     0.004 |       0.003 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.097 |       0.090 |      0.007 |
| MGTAVtt         |       1.200 |     0.152 |       0.139 |      0.014 |
| MGTVccaux       |       1.800 |     0.012 |       0.012 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                       | Domain                                                                                                                                                                                                                                                                       | Constraint (ns) |
+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Net                         | pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                                |             6.4 |
| clk_pl_0                    | pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                                |             8.0 |
| gt_ref_clk                  | gt_ref_clk_clk_p                                                                                                                                                                                                                                                             |             6.4 |
| qpll0clk_in[0]              | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_common_wrapper/pl_eth_10g_xxv_ethernet_0_0_gt_gthe4_common_wrapper_i/common_inst/qpll0clk_in[0]                                                                                                               |             0.2 |
| qpll0refclk_in[0]           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_common_wrapper/pl_eth_10g_xxv_ethernet_0_0_gt_gthe4_common_wrapper_i/common_inst/qpll0refclk_in[0]                                                                                                            |             6.4 |
| rxoutclk_out[0]             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]    |             3.2 |
| rxoutclkpcs_out[0]          | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |             3.1 |
| txoutclk_out[0]             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]    |             3.2 |
| xxv_ethernet_0_tx_clk_out_0 | pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |             6.4 |
+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| pl_eth_10g_wrapper      |     3.501 |
|   pl_eth_10g_i          |     3.501 |
|     axi_dma_0           |     0.034 |
|       U0                |     0.034 |
|     rx_data_fifo        |     0.036 |
|       inst              |     0.036 |
|     tx_data_fifo        |     0.035 |
|       inst              |     0.035 |
|     xxv_ethernet_0      |     0.490 |
|       inst              |     0.490 |
|     zups                |     2.906 |
|       axi_pl_ps         |     0.027 |
|       ps_axi_periph     |     0.027 |
|       zynq_ultra_ps_e_0 |     2.852 |
+-------------------------+-----------+


