Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 14:23:13 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.445        0.000                      0                  148        0.136        0.000                      0                  148        4.600        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHZ           8.445        0.000                      0                  148        0.136        0.000                      0                  148        4.600        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk100MHZ                   
(none)                      clk100MHZ     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHZ
  To Clock:  clk100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        8.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.445ns  (required time - arrival time)
  Source:                 LD/LG1/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR8_2/DIG_D_FF_1bit_i1/state_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.269ns (23.818%)  route 0.860ns (76.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.697     5.126    LD/LG1/clk_IBUF_BUFG
    SLICE_X106Y68        FDRE                                         r  LD/LG1/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.269     5.395 r  LD/LG1/Load_out_reg/Q
                         net (fo=65, routed)          0.860     6.256    LD/SR8_2/DIG_D_FF_1bit_i1/state_reg_0
    SLICE_X107Y72        FDRE                                         r  LD/SR8_2/DIG_D_FF_1bit_i1/state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.585    14.765    LD/SR8_2/DIG_D_FF_1bit_i1/clk_IBUF_BUFG
    SLICE_X107Y72        FDRE                                         r  LD/SR8_2/DIG_D_FF_1bit_i1/state_reg/C
                         clock pessimism              0.338    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X107Y72        FDRE (Setup_fdre_C_R)       -0.367    14.701    LD/SR8_2/DIG_D_FF_1bit_i1/state_reg
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  8.445    

Slack (MET) :             8.474ns  (required time - arrival time)
  Source:                 LD/LG1/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR8_1/DIG_D_FF_1bit_i9/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.322ns (21.514%)  route 1.175ns (78.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.697     5.126    LD/LG1/clk_IBUF_BUFG
    SLICE_X106Y68        FDRE                                         r  LD/LG1/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.269     5.395 r  LD/LG1/Load_out_reg/Q
                         net (fo=65, routed)          1.175     6.570    RegH/S_L
    SLICE_X105Y72        LUT6 (Prop_lut6_I4_O)        0.053     6.623 r  RegH/state_i_1__2/O
                         net (fo=1, routed)           0.000     6.623    LD/SR8_1/DIG_D_FF_1bit_i9/s6
    SLICE_X105Y72        FDRE                                         r  LD/SR8_1/DIG_D_FF_1bit_i9/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.584    14.764    LD/SR8_1/DIG_D_FF_1bit_i9/clk_IBUF_BUFG
    SLICE_X105Y72        FDRE                                         r  LD/SR8_1/DIG_D_FF_1bit_i9/state_reg/C
                         clock pessimism              0.333    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X105Y72        FDRE (Setup_fdre_C_D)        0.035    15.097    LD/SR8_1/DIG_D_FF_1bit_i9/state_reg
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  8.474    

Slack (MET) :             8.626ns  (required time - arrival time)
  Source:                 LD/LG1/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR8_1/DIG_D_FF_1bit_i7/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.322ns (23.288%)  route 1.061ns (76.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.697     5.126    LD/LG1/clk_IBUF_BUFG
    SLICE_X106Y68        FDRE                                         r  LD/LG1/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.269     5.395 r  LD/LG1/Load_out_reg/Q
                         net (fo=65, routed)          1.061     6.456    RegH/S_L
    SLICE_X104Y72        LUT6 (Prop_lut6_I4_O)        0.053     6.509 r  RegH/state_i_1__5/O
                         net (fo=1, routed)           0.000     6.509    LD/SR8_1/DIG_D_FF_1bit_i7/s8
    SLICE_X104Y72        FDRE                                         r  LD/SR8_1/DIG_D_FF_1bit_i7/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.584    14.764    LD/SR8_1/DIG_D_FF_1bit_i7/clk_IBUF_BUFG
    SLICE_X104Y72        FDRE                                         r  LD/SR8_1/DIG_D_FF_1bit_i7/state_reg/C
                         clock pessimism              0.333    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X104Y72        FDRE (Setup_fdre_C_D)        0.073    15.135    LD/SR8_1/DIG_D_FF_1bit_i7/state_reg
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  8.626    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 LD/LG1/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR8_1/DIG_D_FF_1bit_i3/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.322ns (23.509%)  route 1.048ns (76.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.697     5.126    LD/LG1/clk_IBUF_BUFG
    SLICE_X106Y68        FDRE                                         r  LD/LG1/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.269     5.395 r  LD/LG1/Load_out_reg/Q
                         net (fo=65, routed)          1.048     6.443    RegH/S_L
    SLICE_X104Y72        LUT6 (Prop_lut6_I2_O)        0.053     6.496 r  RegH/state_i_1__4/O
                         net (fo=1, routed)           0.000     6.496    LD/SR8_1/DIG_D_FF_1bit_i3/s12
    SLICE_X104Y72        FDRE                                         r  LD/SR8_1/DIG_D_FF_1bit_i3/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.584    14.764    LD/SR8_1/DIG_D_FF_1bit_i3/clk_IBUF_BUFG
    SLICE_X104Y72        FDRE                                         r  LD/SR8_1/DIG_D_FF_1bit_i3/state_reg/C
                         clock pessimism              0.333    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X104Y72        FDRE (Setup_fdre_C_D)        0.073    15.135    LD/SR8_1/DIG_D_FF_1bit_i3/state_reg
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.647ns  (required time - arrival time)
  Source:                 LD/LG1/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR8_7/DIG_D_FF_1bit_i1/state_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.269ns (28.263%)  route 0.683ns (71.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.697     5.126    LD/LG1/clk_IBUF_BUFG
    SLICE_X106Y68        FDRE                                         r  LD/LG1/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.269     5.395 r  LD/LG1/Load_out_reg/Q
                         net (fo=65, routed)          0.683     6.078    LD/SR8_7/DIG_D_FF_1bit_i1/state_reg_0
    SLICE_X104Y65        FDRE                                         r  LD/SR8_7/DIG_D_FF_1bit_i1/state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.591    14.771    LD/SR8_7/DIG_D_FF_1bit_i1/clk_IBUF_BUFG
    SLICE_X104Y65        FDRE                                         r  LD/SR8_7/DIG_D_FF_1bit_i1/state_reg/C
                         clock pessimism              0.333    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X104Y65        FDRE (Setup_fdre_C_R)       -0.344    14.725    LD/SR8_7/DIG_D_FF_1bit_i1/state_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                  8.647    

Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 LD/LG1/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR8_3/DIG_D_FF_1bit_i1/state_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.269ns (29.902%)  route 0.631ns (70.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.697     5.126    LD/LG1/clk_IBUF_BUFG
    SLICE_X106Y68        FDRE                                         r  LD/LG1/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.269     5.395 r  LD/LG1/Load_out_reg/Q
                         net (fo=65, routed)          0.631     6.026    LD/SR8_3/DIG_D_FF_1bit_i1/state_reg_0
    SLICE_X107Y69        FDRE                                         r  LD/SR8_3/DIG_D_FF_1bit_i1/state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.588    14.768    LD/SR8_3/DIG_D_FF_1bit_i1/clk_IBUF_BUFG
    SLICE_X107Y69        FDRE                                         r  LD/SR8_3/DIG_D_FF_1bit_i1/state_reg/C
                         clock pessimism              0.338    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X107Y69        FDRE (Setup_fdre_C_R)       -0.367    14.704    LD/SR8_3/DIG_D_FF_1bit_i1/state_reg
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 LD/LG1/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR8_4/DIG_D_FF_1bit_i1/state_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.269ns (29.902%)  route 0.631ns (70.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.697     5.126    LD/LG1/clk_IBUF_BUFG
    SLICE_X106Y68        FDRE                                         r  LD/LG1/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.269     5.395 r  LD/LG1/Load_out_reg/Q
                         net (fo=65, routed)          0.631     6.026    LD/SR8_4/DIG_D_FF_1bit_i1/state_reg_0
    SLICE_X107Y69        FDRE                                         r  LD/SR8_4/DIG_D_FF_1bit_i1/state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.588    14.768    LD/SR8_4/DIG_D_FF_1bit_i1/clk_IBUF_BUFG
    SLICE_X107Y69        FDRE                                         r  LD/SR8_4/DIG_D_FF_1bit_i1/state_reg/C
                         clock pessimism              0.338    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X107Y69        FDRE (Setup_fdre_C_R)       -0.367    14.704    LD/SR8_4/DIG_D_FF_1bit_i1/state_reg
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.680ns  (required time - arrival time)
  Source:                 LD/LG1/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR9_1/DIG_D_FF_1bit_i17/state_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.269ns (30.172%)  route 0.623ns (69.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.697     5.126    LD/LG1/clk_IBUF_BUFG
    SLICE_X106Y68        FDRE                                         r  LD/LG1/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.269     5.395 r  LD/LG1/Load_out_reg/Q
                         net (fo=65, routed)          0.623     6.018    LD/SR9_1/DIG_D_FF_1bit_i17/state_reg_0
    SLICE_X103Y69        FDRE                                         r  LD/SR9_1/DIG_D_FF_1bit_i17/state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.587    14.767    LD/SR9_1/DIG_D_FF_1bit_i17/clk_IBUF_BUFG
    SLICE_X103Y69        FDRE                                         r  LD/SR9_1/DIG_D_FF_1bit_i17/state_reg/C
                         clock pessimism              0.333    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X103Y69        FDRE (Setup_fdre_C_R)       -0.367    14.698    LD/SR9_1/DIG_D_FF_1bit_i17/state_reg
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  8.680    

Slack (MET) :             8.681ns  (required time - arrival time)
  Source:                 LD/LG1/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR9_1/DIG_D_FF_1bit_i1/state_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.269ns (30.088%)  route 0.625ns (69.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.697     5.126    LD/LG1/clk_IBUF_BUFG
    SLICE_X106Y68        FDRE                                         r  LD/LG1/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.269     5.395 r  LD/LG1/Load_out_reg/Q
                         net (fo=65, routed)          0.625     6.020    LD/SR9_1/DIG_D_FF_1bit_i1/state_reg_1
    SLICE_X102Y67        FDRE                                         r  LD/SR9_1/DIG_D_FF_1bit_i1/state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.590    14.770    LD/SR9_1/DIG_D_FF_1bit_i1/clk_IBUF_BUFG
    SLICE_X102Y67        FDRE                                         r  LD/SR9_1/DIG_D_FF_1bit_i1/state_reg/C
                         clock pessimism              0.333    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X102Y67        FDRE (Setup_fdre_C_R)       -0.367    14.701    LD/SR9_1/DIG_D_FF_1bit_i1/state_reg
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                  8.681    

Slack (MET) :             8.722ns  (required time - arrival time)
  Source:                 LD/LG1/Load_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR8_2/DIG_D_FF_1bit_i7/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.322ns (25.761%)  route 0.928ns (74.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.697     5.126    LD/LG1/clk_IBUF_BUFG
    SLICE_X106Y68        FDRE                                         r  LD/LG1/Load_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.269     5.395 r  LD/LG1/Load_out_reg/Q
                         net (fo=65, routed)          0.928     6.323    RegG/S_L
    SLICE_X105Y70        LUT6 (Prop_lut6_I4_O)        0.053     6.376 r  RegG/state_i_1__12/O
                         net (fo=1, routed)           0.000     6.376    LD/SR8_2/DIG_D_FF_1bit_i7/s8_2
    SLICE_X105Y70        FDRE                                         r  LD/SR8_2/DIG_D_FF_1bit_i7/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.586    14.766    LD/SR8_2/DIG_D_FF_1bit_i7/clk_IBUF_BUFG
    SLICE_X105Y70        FDRE                                         r  LD/SR8_2/DIG_D_FF_1bit_i7/state_reg/C
                         clock pessimism              0.333    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X105Y70        FDRE (Setup_fdre_C_D)        0.034    15.098    LD/SR8_2/DIG_D_FF_1bit_i7/state_reg
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  8.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 LD/SR9_1/DIG_D_FF_1bit_i9/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR9_1/DIG_D_FF_1bit_i11/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.381%)  route 0.107ns (45.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.654     1.900    LD/SR9_1/DIG_D_FF_1bit_i9/clk_IBUF_BUFG
    SLICE_X102Y69        FDRE                                         r  LD/SR9_1/DIG_D_FF_1bit_i9/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y69        FDRE (Prop_fdre_C_Q)         0.100     2.000 r  LD/SR9_1/DIG_D_FF_1bit_i9/state_reg/Q
                         net (fo=2, routed)           0.107     2.107    RegA/p_4_in
    SLICE_X104Y69        LUT6 (Prop_lut6_I0_O)        0.028     2.135 r  RegA/state_i_1__50/O
                         net (fo=1, routed)           0.000     2.135    LD/SR9_1/DIG_D_FF_1bit_i11/s4_46
    SLICE_X104Y69        FDRE                                         r  LD/SR9_1/DIG_D_FF_1bit_i11/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.872     2.357    LD/SR9_1/DIG_D_FF_1bit_i11/clk_IBUF_BUFG
    SLICE_X104Y69        FDRE                                         r  LD/SR9_1/DIG_D_FF_1bit_i11/state_reg/C
                         clock pessimism             -0.445     1.912    
    SLICE_X104Y69        FDRE (Hold_fdre_C_D)         0.087     1.999    LD/SR9_1/DIG_D_FF_1bit_i11/state_reg
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 RegE/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR8_4/DIG_D_FF_1bit_i5/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.259%)  route 0.108ns (45.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.657     1.903    RegE/clk_IBUF_BUFG
    SLICE_X109Y68        FDRE                                         r  RegE/OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.100     2.003 r  RegE/OUT_reg[3]/Q
                         net (fo=8, routed)           0.108     2.111    RegE/E_OUT[3]
    SLICE_X108Y68        LUT6 (Prop_lut6_I1_O)        0.028     2.139 r  RegE/state_i_1__24/O
                         net (fo=1, routed)           0.000     2.139    LD/SR8_4/DIG_D_FF_1bit_i5/s10_15
    SLICE_X108Y68        FDRE                                         r  LD/SR8_4/DIG_D_FF_1bit_i5/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.875     2.360    LD/SR8_4/DIG_D_FF_1bit_i5/clk_IBUF_BUFG
    SLICE_X108Y68        FDRE                                         r  LD/SR8_4/DIG_D_FF_1bit_i5/state_reg/C
                         clock pessimism             -0.446     1.914    
    SLICE_X108Y68        FDRE (Hold_fdre_C_D)         0.087     2.001    LD/SR8_4/DIG_D_FF_1bit_i5/state_reg
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 LGA/old_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LGA/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (75.963%)  route 0.054ns (24.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.652     1.898    LGA/clk_IBUF_BUFG
    SLICE_X104Y71        FDRE                                         r  LGA/old_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.107     2.005 f  LGA/old_btn_reg/Q
                         net (fo=1, routed)           0.054     2.059    LGA/old_btn
    SLICE_X104Y71        LUT2 (Prop_lut2_I1_O)        0.064     2.123 r  LGA/Load_out_i_1/O
                         net (fo=1, routed)           0.000     2.123    LGA/Load_out_i_1_n_0
    SLICE_X104Y71        FDRE                                         r  LGA/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.870     2.355    LGA/clk_IBUF_BUFG
    SLICE_X104Y71        FDRE                                         r  LGA/Load_out_reg/C
                         clock pessimism             -0.457     1.898    
    SLICE_X104Y71        FDRE (Hold_fdre_C_D)         0.087     1.985    LGA/Load_out_reg
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 RegE/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR8_4/DIG_D_FF_1bit_i9/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.030%)  route 0.109ns (45.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.657     1.903    RegE/clk_IBUF_BUFG
    SLICE_X109Y68        FDRE                                         r  RegE/OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.100     2.003 r  RegE/OUT_reg[3]/Q
                         net (fo=8, routed)           0.109     2.112    RegE/E_OUT[3]
    SLICE_X108Y68        LUT6 (Prop_lut6_I3_O)        0.028     2.140 r  RegE/state_i_1__23/O
                         net (fo=1, routed)           0.000     2.140    LD/SR8_4/DIG_D_FF_1bit_i9/s6_17
    SLICE_X108Y68        FDRE                                         r  LD/SR8_4/DIG_D_FF_1bit_i9/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.875     2.360    LD/SR8_4/DIG_D_FF_1bit_i9/clk_IBUF_BUFG
    SLICE_X108Y68        FDRE                                         r  LD/SR8_4/DIG_D_FF_1bit_i9/state_reg/C
                         clock pessimism             -0.446     1.914    
    SLICE_X108Y68        FDRE (Hold_fdre_C_D)         0.087     2.001    LD/SR8_4/DIG_D_FF_1bit_i9/state_reg
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 LGF/old_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LGF/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (59.957%)  route 0.085ns (40.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.654     1.900    LGF/clk_IBUF_BUFG
    SLICE_X107Y71        FDRE                                         r  LGF/old_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.100     2.000 f  LGF/old_btn_reg/Q
                         net (fo=1, routed)           0.085     2.085    LGF/old_btn
    SLICE_X106Y71        LUT2 (Prop_lut2_I1_O)        0.028     2.113 r  LGF/Load_out_i_1__4/O
                         net (fo=1, routed)           0.000     2.113    LGF/Load_out_i_1__4_n_0
    SLICE_X106Y71        FDRE                                         r  LGF/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.872     2.357    LGF/clk_IBUF_BUFG
    SLICE_X106Y71        FDRE                                         r  LGF/Load_out_reg/C
                         clock pessimism             -0.446     1.911    
    SLICE_X106Y71        FDRE (Hold_fdre_C_D)         0.060     1.971    LGF/Load_out_reg
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 LGD/old_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LGD/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.157ns (74.772%)  route 0.053ns (25.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.659     1.905    LGD/clk_IBUF_BUFG
    SLICE_X107Y66        FDRE                                         r  LGD/old_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.091     1.996 f  LGD/old_btn_reg/Q
                         net (fo=1, routed)           0.053     2.049    LGD/old_btn
    SLICE_X107Y66        LUT2 (Prop_lut2_I1_O)        0.066     2.115 r  LGD/Load_out_i_1__2/O
                         net (fo=1, routed)           0.000     2.115    LGD/Load_out_i_1__2_n_0
    SLICE_X107Y66        FDRE                                         r  LGD/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.877     2.362    LGD/clk_IBUF_BUFG
    SLICE_X107Y66        FDRE                                         r  LGD/Load_out_reg/C
                         clock pessimism             -0.457     1.905    
    SLICE_X107Y66        FDRE (Hold_fdre_C_D)         0.060     1.965    LGD/Load_out_reg
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 LD/SR8_7/DIG_D_FF_1bit_i9/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR8_7/DIG_D_FF_1bit_i11/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.223%)  route 0.096ns (42.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.655     1.901    LD/SR8_7/DIG_D_FF_1bit_i9/clk_IBUF_BUFG
    SLICE_X103Y68        FDRE                                         r  LD/SR8_7/DIG_D_FF_1bit_i9/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        FDRE (Prop_fdre_C_Q)         0.100     2.001 r  LD/SR8_7/DIG_D_FF_1bit_i9/state_reg/Q
                         net (fo=2, routed)           0.096     2.096    RegB/p_12_in
    SLICE_X102Y68        LUT6 (Prop_lut6_I0_O)        0.028     2.124 r  RegB/state_i_1__41/O
                         net (fo=1, routed)           0.000     2.124    LD/SR8_7/DIG_D_FF_1bit_i11/s4_39
    SLICE_X102Y68        FDRE                                         r  LD/SR8_7/DIG_D_FF_1bit_i11/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.873     2.358    LD/SR8_7/DIG_D_FF_1bit_i11/clk_IBUF_BUFG
    SLICE_X102Y68        FDRE                                         r  LD/SR8_7/DIG_D_FF_1bit_i11/state_reg/C
                         clock pessimism             -0.446     1.912    
    SLICE_X102Y68        FDRE (Hold_fdre_C_D)         0.060     1.972    LD/SR8_7/DIG_D_FF_1bit_i11/state_reg
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 LD/SR8_3/DIG_D_FF_1bit_i1/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR8_3/DIG_D_FF_1bit_i3/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.948%)  route 0.097ns (43.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.656     1.902    LD/SR8_3/DIG_D_FF_1bit_i1/clk_IBUF_BUFG
    SLICE_X107Y69        FDRE                                         r  LD/SR8_3/DIG_D_FF_1bit_i1/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDRE (Prop_fdre_C_Q)         0.100     2.002 r  LD/SR8_3/DIG_D_FF_1bit_i1/state_reg/Q
                         net (fo=2, routed)           0.097     2.099    RegF/p_41_in
    SLICE_X106Y69        LUT6 (Prop_lut6_I0_O)        0.028     2.127 r  RegF/state_i_1__18/O
                         net (fo=1, routed)           0.000     2.127    LD/SR8_3/DIG_D_FF_1bit_i3/s12_7
    SLICE_X106Y69        FDRE                                         r  LD/SR8_3/DIG_D_FF_1bit_i3/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.874     2.359    LD/SR8_3/DIG_D_FF_1bit_i3/clk_IBUF_BUFG
    SLICE_X106Y69        FDRE                                         r  LD/SR8_3/DIG_D_FF_1bit_i3/state_reg/C
                         clock pessimism             -0.446     1.913    
    SLICE_X106Y69        FDRE (Hold_fdre_C_D)         0.060     1.973    LD/SR8_3/DIG_D_FF_1bit_i3/state_reg
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 LD/SR8_5/DIG_D_FF_1bit_i13/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/SR8_5/DIG_D_FF_1bit_i15/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.894%)  route 0.097ns (43.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.658     1.904    LD/SR8_5/DIG_D_FF_1bit_i13/clk_IBUF_BUFG
    SLICE_X107Y67        FDRE                                         r  LD/SR8_5/DIG_D_FF_1bit_i13/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.100     2.004 r  LD/SR8_5/DIG_D_FF_1bit_i13/state_reg/Q
                         net (fo=2, routed)           0.097     2.101    RegD/p_30_in
    SLICE_X106Y67        LUT6 (Prop_lut6_I5_O)        0.028     2.129 r  RegD/state_i_1__28/O
                         net (fo=1, routed)           0.000     2.129    LD/SR8_5/DIG_D_FF_1bit_i15/s0_27
    SLICE_X106Y67        FDRE                                         r  LD/SR8_5/DIG_D_FF_1bit_i15/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.876     2.361    LD/SR8_5/DIG_D_FF_1bit_i15/clk_IBUF_BUFG
    SLICE_X106Y67        FDRE                                         r  LD/SR8_5/DIG_D_FF_1bit_i15/state_reg/C
                         clock pessimism             -0.446     1.915    
    SLICE_X106Y67        FDRE (Hold_fdre_C_D)         0.060     1.975    LD/SR8_5/DIG_D_FF_1bit_i15/state_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 LD/LG1/old_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/LG1/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.157ns (73.339%)  route 0.057ns (26.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.657     1.903    LD/LG1/clk_IBUF_BUFG
    SLICE_X106Y68        FDRE                                         r  LD/LG1/old_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.091     1.994 f  LD/LG1/old_btn_reg/Q
                         net (fo=1, routed)           0.057     2.051    G0/old_btn
    SLICE_X106Y68        LUT2 (Prop_lut2_I1_O)        0.066     2.117 r  G0/Load_out_i_1__7/O
                         net (fo=1, routed)           0.000     2.117    LD/LG1/Load_out_reg_1
    SLICE_X106Y68        FDRE                                         r  LD/LG1/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.875     2.360    LD/LG1/clk_IBUF_BUFG
    SLICE_X106Y68        FDRE                                         r  LD/LG1/Load_out_reg/C
                         clock pessimism             -0.457     1.903    
    SLICE_X106Y68        FDRE (Hold_fdre_C_D)         0.060     1.963    LD/LG1/Load_out_reg
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X106Y68  LD/LG1/old_btn_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X104Y71  LGA/old_btn_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X106Y65  LGB/old_btn_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X106Y65  LGC/old_btn_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X107Y66  LGD/old_btn_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X108Y67  LGE/old_btn_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X104Y70  RegA/OUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X104Y68  RegB/OUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X105Y65  RegC/OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X106Y68  LD/LG1/old_btn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X106Y68  LD/LG1/old_btn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X104Y71  LGA/old_btn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X104Y71  LGA/old_btn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X106Y65  LGB/old_btn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X106Y65  LGB/old_btn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X106Y65  LGC/old_btn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X106Y65  LGC/old_btn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X107Y66  LGD/old_btn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X107Y66  LGD/old_btn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X108Y67  G0/mark_old_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X108Y67  G0/mark_old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X108Y67  G0/start_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X108Y67  G0/start_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X106Y68  LD/LG1/Load_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X106Y68  LD/LG1/Load_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X106Y68  LD/LG1/old_btn_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X106Y68  LD/LG1/old_btn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X104Y71  LD/SR8_1/DIG_D_FF_1bit_i1/state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X104Y71  LD/SR8_1/DIG_D_FF_1bit_i1/state_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEG_CLR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.174ns  (logic 4.239ns (46.211%)  route 4.935ns (53.789%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           4.935     5.817    SEG_CLR_OBUF
    M20                  OBUF (Prop_obuf_I_O)         3.358     9.174 r  SEG_CLR_OBUF_inst/O
                         net (fo=0)                   0.000     9.174    SEG_CLR
    M20                                                               r  SEG_CLR (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEG_CLR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.650ns  (logic 1.529ns (41.895%)  route 2.121ns (58.105%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           2.121     2.278    SEG_CLR_OBUF
    M20                  OBUF (Prop_obuf_I_O)         1.372     3.650 r  SEG_CLR_OBUF_inst/O
                         net (fo=0)                   0.000     3.650    SEG_CLR
    M20                                                               r  SEG_CLR (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHZ
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LD/SR8_4/DIG_D_FF_1bit_i5/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.652ns  (logic 3.850ns (39.890%)  route 5.802ns (60.110%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.697     5.126    LD/SR8_4/DIG_D_FF_1bit_i5/clk_IBUF_BUFG
    SLICE_X108Y68        FDRE                                         r  LD/SR8_4/DIG_D_FF_1bit_i5/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_fdre_C_Q)         0.308     5.434 r  LD/SR8_4/DIG_D_FF_1bit_i5/state_reg/Q
                         net (fo=2, routed)           0.579     6.013    LD/SR8_3/DIG_D_FF_1bit_i15/p_34_in
    SLICE_X108Y69        LUT6 (Prop_lut6_I4_O)        0.053     6.066 r  LD/SR8_3/DIG_D_FF_1bit_i15/SEG_CLK_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.582     6.648    LD/SR8_3/DIG_D_FF_1bit_i15/SEG_CLK_OBUF_inst_i_7_n_0
    SLICE_X106Y68        LUT6 (Prop_lut6_I1_O)        0.053     6.701 r  LD/SR8_3/DIG_D_FF_1bit_i15/SEG_CLK_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.572     7.273    LD/SR8_3/DIG_D_FF_1bit_i15/SEG_CLK_OBUF_inst_i_2_n_0
    SLICE_X104Y68        LUT5 (Prop_lut5_I0_O)        0.053     7.326 r  LD/SR8_3/DIG_D_FF_1bit_i15/SEG_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.068    11.395    SEG_CLK_OBUF
    M24                  OBUF (Prop_obuf_I_O)         3.383    14.778 r  SEG_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    14.778    SEG_CLK
    M24                                                               r  SEG_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LD/SR9_1/DIG_D_FF_1bit_i17/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_D0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.830ns  (logic 3.663ns (46.783%)  route 4.167ns (53.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.695     5.124    LD/SR9_1/DIG_D_FF_1bit_i17/clk_IBUF_BUFG
    SLICE_X103Y69        FDRE                                         r  LD/SR9_1/DIG_D_FF_1bit_i17/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.269     5.393 r  LD/SR9_1/DIG_D_FF_1bit_i17/state_reg/Q
                         net (fo=1, routed)           4.167     9.560    SEG_D0_OBUF
    L24                  OBUF (Prop_obuf_I_O)         3.394    12.954 r  SEG_D0_OBUF_inst/O
                         net (fo=0)                   0.000    12.954    SEG_D0
    L24                                                               r  SEG_D0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'clk100MHZ'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.958ns  (logic 1.571ns (39.681%)  route 2.388ns (60.319%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.656     0.802    LD/SR8_3/DIG_D_FF_1bit_i15/clk_IBUF
    SLICE_X104Y68        LUT5 (Prop_lut5_I4_O)        0.028     0.830 r  LD/SR8_3/DIG_D_FF_1bit_i15/SEG_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.731     2.561    SEG_CLK_OBUF
    M24                  OBUF (Prop_obuf_I_O)         1.397     3.958 r  SEG_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.958    SEG_CLK
    M24                                                               r  SEG_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LD/SR9_1/DIG_D_FF_1bit_i17/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_D0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.260ns  (logic 1.508ns (46.243%)  route 1.753ns (53.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.654     1.900    LD/SR9_1/DIG_D_FF_1bit_i17/clk_IBUF_BUFG
    SLICE_X103Y69        FDRE                                         r  LD/SR9_1/DIG_D_FF_1bit_i17/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.100     2.000 r  LD/SR9_1/DIG_D_FF_1bit_i17/state_reg/Q
                         net (fo=1, routed)           1.753     3.752    SEG_D0_OBUF
    L24                  OBUF (Prop_obuf_I_O)         1.408     5.160 r  SEG_D0_OBUF_inst/O
                         net (fo=0)                   0.000     5.160    SEG_D0
    L24                                                               r  SEG_D0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHZ

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            RegA/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.882ns  (logic 0.948ns (32.904%)  route 1.934ns (67.096%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    AE12                 IBUF (Prop_ibuf_I_O)         0.882     0.882 f  SW_IBUF[9]_inst/O
                         net (fo=32, routed)          1.934     2.816    RegA/SW_IBUF[1]
    SLICE_X104Y70        LUT5 (Prop_lut5_I3_O)        0.066     2.882 r  RegA/OUT[2]_i_1__6/O
                         net (fo=1, routed)           0.000     2.882    RegA/A_IN[2]
    SLICE_X104Y70        FDRE                                         r  RegA/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.586     4.766    RegA/clk_IBUF_BUFG
    SLICE_X104Y70        FDRE                                         r  RegA/OUT_reg[2]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            RegA/OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.869ns  (logic 0.935ns (32.600%)  route 1.934ns (67.400%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    AE12                 IBUF (Prop_ibuf_I_O)         0.882     0.882 f  SW_IBUF[9]_inst/O
                         net (fo=32, routed)          1.934     2.816    RegA/SW_IBUF[1]
    SLICE_X104Y70        LUT4 (Prop_lut4_I3_O)        0.053     2.869 r  RegA/OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.869    RegA/A_IN[1]
    SLICE_X104Y70        FDRE                                         r  RegA/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.586     4.766    RegA/clk_IBUF_BUFG
    SLICE_X104Y70        FDRE                                         r  RegA/OUT_reg[1]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            RegH/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.831ns  (logic 0.935ns (33.039%)  route 1.896ns (66.961%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    AE12                 IBUF (Prop_ibuf_I_O)         0.882     0.882 f  SW_IBUF[9]_inst/O
                         net (fo=32, routed)          1.896     2.778    RegH/SW_IBUF[1]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.053     2.831 r  RegH/OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.831    RegH/H_IN[3]
    SLICE_X106Y72        FDRE                                         r  RegH/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.585     4.765    RegH/clk_IBUF_BUFG
    SLICE_X106Y72        FDRE                                         r  RegH/OUT_reg[3]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            RegF/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.810ns  (logic 0.945ns (33.645%)  route 1.864ns (66.355%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    AE12                 IBUF (Prop_ibuf_I_O)         0.882     0.882 f  SW_IBUF[9]_inst/O
                         net (fo=32, routed)          1.864     2.747    RegF/SW_IBUF[1]
    SLICE_X107Y70        LUT5 (Prop_lut5_I3_O)        0.063     2.810 r  RegF/OUT[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.810    RegF/F_IN[2]
    SLICE_X107Y70        FDRE                                         r  RegF/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.587     4.767    RegF/clk_IBUF_BUFG
    SLICE_X107Y70        FDRE                                         r  RegF/OUT_reg[2]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            RegF/OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.801ns  (logic 0.935ns (33.396%)  route 1.865ns (66.604%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    AE12                 IBUF (Prop_ibuf_I_O)         0.882     0.882 f  SW_IBUF[9]_inst/O
                         net (fo=32, routed)          1.865     2.748    RegF/SW_IBUF[1]
    SLICE_X107Y70        LUT2 (Prop_lut2_I1_O)        0.053     2.801 r  RegF/OUT[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.801    RegF/F_IN[0]
    SLICE_X107Y70        FDRE                                         r  RegF/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.587     4.767    RegF/clk_IBUF_BUFG
    SLICE_X107Y70        FDRE                                         r  RegF/OUT_reg[0]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            RegF/OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.800ns  (logic 0.935ns (33.408%)  route 1.864ns (66.592%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    AE12                 IBUF (Prop_ibuf_I_O)         0.882     0.882 f  SW_IBUF[9]_inst/O
                         net (fo=32, routed)          1.864     2.747    RegF/SW_IBUF[1]
    SLICE_X107Y70        LUT4 (Prop_lut4_I3_O)        0.053     2.800 r  RegF/OUT[1]_i_1__4/O
                         net (fo=1, routed)           0.000     2.800    RegF/F_IN[1]
    SLICE_X107Y70        FDRE                                         r  RegF/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.587     4.767    RegF/clk_IBUF_BUFG
    SLICE_X107Y70        FDRE                                         r  RegF/OUT_reg[1]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            RegG/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.762ns  (logic 0.935ns (33.860%)  route 1.827ns (66.140%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    AE12                 IBUF (Prop_ibuf_I_O)         0.882     0.882 f  SW_IBUF[9]_inst/O
                         net (fo=32, routed)          1.827     2.709    RegG/SW_IBUF[1]
    SLICE_X105Y71        LUT6 (Prop_lut6_I4_O)        0.053     2.762 r  RegG/OUT[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.762    RegG/G_IN[3]
    SLICE_X105Y71        FDRE                                         r  RegG/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.585     4.765    RegG/clk_IBUF_BUFG
    SLICE_X105Y71        FDRE                                         r  RegG/OUT_reg[3]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            RegH/OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.730ns  (logic 0.949ns (34.773%)  route 1.781ns (65.227%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    AE12                 IBUF (Prop_ibuf_I_O)         0.882     0.882 f  SW_IBUF[9]_inst/O
                         net (fo=32, routed)          1.781     2.663    RegH/SW_IBUF[1]
    SLICE_X106Y72        LUT5 (Prop_lut5_I3_O)        0.067     2.730 r  RegH/OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.730    RegH/H_IN[2]
    SLICE_X106Y72        FDRE                                         r  RegH/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.585     4.765    RegH/clk_IBUF_BUFG
    SLICE_X106Y72        FDRE                                         r  RegH/OUT_reg[2]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            RegF/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.719ns  (logic 0.902ns (33.192%)  route 1.816ns (66.808%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    AE10                 IBUF (Prop_ibuf_I_O)         0.849     0.849 r  SW_IBUF[8]_inst/O
                         net (fo=24, routed)          1.816     2.666    RegF/SW_IBUF[0]
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.053     2.719 r  RegF/OUT[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.719    RegF/F_IN[3]
    SLICE_X107Y70        FDRE                                         r  RegF/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.587     4.767    RegF/clk_IBUF_BUFG
    SLICE_X107Y70        FDRE                                         r  RegF/OUT_reg[3]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            RegH/OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.716ns  (logic 0.935ns (34.437%)  route 1.781ns (65.563%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE12                                              0.000     0.000 f  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    AE12                 IBUF (Prop_ibuf_I_O)         0.882     0.882 f  SW_IBUF[9]_inst/O
                         net (fo=32, routed)          1.781     2.663    RegH/SW_IBUF[1]
    SLICE_X106Y72        LUT4 (Prop_lut4_I3_O)        0.053     2.716 r  RegH/OUT[1]_i_1__6/O
                         net (fo=1, routed)           0.000     2.716    RegH/H_IN[1]
    SLICE_X106Y72        FDRE                                         r  RegH/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620     0.620 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.447     3.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.585     4.765    RegH/clk_IBUF_BUFG
    SLICE_X106Y72        FDRE                                         r  RegH/OUT_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LGE/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.150ns (35.534%)  route 0.272ns (64.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.150     0.150 r  SW_IBUF[3]_inst/O
                         net (fo=3, routed)           0.272     0.421    LGE/SW_IBUF[0]
    SLICE_X108Y67        FDRE                                         r  LGE/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.876     2.361    LGE/clk_IBUF_BUFG
    SLICE_X108Y67        FDRE                                         r  LGE/old_btn_reg/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LGD/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.150ns (29.783%)  route 0.352ns (70.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.150     0.150 r  SW_IBUF[4]_inst/O
                         net (fo=3, routed)           0.352     0.502    LGD/SW_IBUF[0]
    SLICE_X107Y66        FDRE                                         r  LGD/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.877     2.362    LGD/clk_IBUF_BUFG
    SLICE_X107Y66        FDRE                                         r  LGD/old_btn_reg/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LGG/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.150ns (27.763%)  route 0.390ns (72.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.150     0.150 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.390     0.540    LGG/SW_IBUF[0]
    SLICE_X107Y71        FDRE                                         r  LGG/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.872     2.357    LGG/clk_IBUF_BUFG
    SLICE_X107Y71        FDRE                                         r  LGG/old_btn_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            G0/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.180ns (32.896%)  route 0.366ns (67.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           0.366     0.518    G0/SW_IBUF[0]
    SLICE_X108Y67        LUT6 (Prop_lut6_I2_O)        0.028     0.546 r  G0/start_i_1/O
                         net (fo=1, routed)           0.000     0.546    G0/start_i_1_n_0
    SLICE_X108Y67        FDRE                                         r  G0/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.876     2.361    G0/clk_IBUF_BUFG
    SLICE_X108Y67        FDRE                                         r  G0/start_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LGH/Load_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.180ns (32.831%)  route 0.367ns (67.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           0.367     0.519    LGH/SW_IBUF[0]
    SLICE_X106Y71        LUT2 (Prop_lut2_I0_O)        0.028     0.547 r  LGH/Load_out_i_1__6/O
                         net (fo=1, routed)           0.000     0.547    LGH/Load_out_i_1__6_n_0
    SLICE_X106Y71        FDRE                                         r  LGH/Load_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.872     2.357    LGH/clk_IBUF_BUFG
    SLICE_X106Y71        FDRE                                         r  LGH/Load_out_reg/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LGB/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.430%)  route 0.413ns (74.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    AD11                 IBUF (Prop_ibuf_I_O)         0.141     0.141 r  SW_IBUF[6]_inst/O
                         net (fo=4, routed)           0.413     0.554    LGB/SW_IBUF[0]
    SLICE_X106Y65        FDRE                                         r  LGB/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.878     2.363    LGB/clk_IBUF_BUFG
    SLICE_X106Y65        FDRE                                         r  LGB/old_btn_reg/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LGC/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.148ns (26.736%)  route 0.406ns (73.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  SW_IBUF[5]_inst/O
                         net (fo=4, routed)           0.406     0.554    LGC/SW_IBUF[0]
    SLICE_X106Y65        FDRE                                         r  LGC/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.878     2.363    LGC/clk_IBUF_BUFG
    SLICE_X106Y65        FDRE                                         r  LGC/old_btn_reg/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            G0/mark_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.169ns (30.266%)  route 0.389ns (69.734%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    AD11                 IBUF (Prop_ibuf_I_O)         0.141     0.141 r  SW_IBUF[6]_inst/O
                         net (fo=4, routed)           0.389     0.530    G0/SW_IBUF[6]
    SLICE_X108Y67        LUT5 (Prop_lut5_I0_O)        0.028     0.558 r  G0/mark_old_i_1/O
                         net (fo=1, routed)           0.000     0.558    G0/mark
    SLICE_X108Y67        FDRE                                         r  G0/mark_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.876     2.361    G0/clk_IBUF_BUFG
    SLICE_X108Y67        FDRE                                         r  G0/mark_old_reg/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            RegD/OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.153ns (27.433%)  route 0.405ns (72.567%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    AE10                 IBUF (Prop_ibuf_I_O)         0.125     0.125 r  SW_IBUF[8]_inst/O
                         net (fo=24, routed)          0.405     0.530    RegD/SW_IBUF[0]
    SLICE_X107Y65        LUT6 (Prop_lut6_I5_O)        0.028     0.558 r  RegD/OUT[3]_i_1__3/O
                         net (fo=1, routed)           0.000     0.558    RegD/D_IN[3]
    SLICE_X107Y65        FDRE                                         r  RegD/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.878     2.363    RegD/clk_IBUF_BUFG
    SLICE_X107Y65        FDRE                                         r  RegD/OUT_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LGH/old_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.152ns (25.880%)  route 0.434ns (74.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=4, routed)           0.434     0.586    LGH/SW_IBUF[0]
    SLICE_X107Y71        FDRE                                         r  LGH/old_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.872     2.357    LGH/clk_IBUF_BUFG
    SLICE_X107Y71        FDRE                                         r  LGH/old_btn_reg/C





