{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@214:225@HdlStmAssign", "  wire    [23:0]    tdd_counter_status;\n\n  wire              tdd_rx_dp_en_s;\n  wire              tdd_tx_dp_en_s;\n\n  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_sync, tdd_tx_dp_en_s,\n                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n\n  assign  tdd_enabled = tdd_enable_s;\n  assign  tdd_sync_cntr = ~(tdd_enable_s & tdd_terminal_type_s);\n\n  // tx/rx data flow control\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@217:227", "  wire              tdd_tx_dp_en_s;\n\n  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_sync, tdd_tx_dp_en_s,\n                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n\n  assign  tdd_enabled = tdd_enable_s;\n  assign  tdd_sync_cntr = ~(tdd_enable_s & tdd_terminal_type_s);\n\n  // tx/rx data flow control\n\n  always @(posedge clk) begin\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@218:228", "\n  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_sync, tdd_tx_dp_en_s,\n                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n\n  assign  tdd_enabled = tdd_enable_s;\n  assign  tdd_sync_cntr = ~(tdd_enable_s & tdd_terminal_type_s);\n\n  // tx/rx data flow control\n\n  always @(posedge clk) begin\n    if((tdd_enable_s == 1) && (tdd_gated_tx_dmapath_s == 1)) begin\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@212:222", "  wire    [23:0]    tdd_tx_dp_off_2_s;\n\n  wire    [23:0]    tdd_counter_status;\n\n  wire              tdd_rx_dp_en_s;\n  wire              tdd_tx_dp_en_s;\n\n  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_sync, tdd_tx_dp_en_s,\n                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n\n  assign  tdd_enabled = tdd_enable_s;\n"]], "Diff Content": {"Delete": [[219, "  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_sync, tdd_tx_dp_en_s,\n"], [220, "                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n"]], "Add": []}}