
Motor Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009b04  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00089b04  00089b04  00019b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000b50  20070000  00089b0c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000004c0  20070b50  0008a65c  00020b50  2**2
                  ALLOC
  4 .stack        00002000  20071010  0008ab1c  00020b50  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020b50  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b79  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001d729  00000000  00000000  00020bd2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003c26  00000000  00000000  0003e2fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008c31  00000000  00000000  00041f21  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000f58  00000000  00000000  0004ab52  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ea0  00000000  00000000  0004baaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000867f  00000000  00000000  0004c94a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00013341  00000000  00000000  00054fc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00063625  00000000  00000000  0006830a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004de8  00000000  00000000  000cb930  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	10 30 07 20 fd 40 08 00 f5 40 08 00 f5 40 08 00     .0. .@...@...@..
   80010:	f5 40 08 00 f5 40 08 00 f5 40 08 00 00 00 00 00     .@...@...@......
	...
   8002c:	f5 40 08 00 f5 40 08 00 00 00 00 00 f5 40 08 00     .@...@.......@..
   8003c:	69 30 08 00 f5 40 08 00 f5 40 08 00 f5 40 08 00     i0...@...@...@..
   8004c:	f5 40 08 00 f5 40 08 00 f5 40 08 00 f5 40 08 00     .@...@...@...@..
   8005c:	f5 40 08 00 f5 40 08 00 f5 40 08 00 00 00 00 00     .@...@...@......
   8006c:	f5 40 08 00 f5 40 08 00 f5 40 08 00 f5 40 08 00     .@...@...@...@..
	...
   80084:	f5 40 08 00 f5 40 08 00 f5 40 08 00 f5 40 08 00     .@...@...@...@..
   80094:	f5 40 08 00 25 11 08 00 f5 40 08 00 f5 40 08 00     .@..%....@...@..
   800a4:	00 00 00 00 f5 40 08 00 f5 40 08 00 59 2d 08 00     .....@...@..Y-..
   800b4:	f5 40 08 00 f5 40 08 00 f5 40 08 00 f5 40 08 00     .@...@...@...@..
   800c4:	f5 40 08 00 f5 40 08 00 f5 40 08 00 f5 40 08 00     .@...@...@...@..
   800d4:	f5 40 08 00 f5 40 08 00 45 0c 08 00 f5 40 08 00     .@...@..E....@..
   800e4:	f5 40 08 00 f5 40 08 00 f5 40 08 00 f5 40 08 00     .@...@...@...@..

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070b50 	.word	0x20070b50
   80110:	00000000 	.word	0x00000000
   80114:	00089b0c 	.word	0x00089b0c

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00089b0c 	.word	0x00089b0c
   80154:	20070b54 	.word	0x20070b54
   80158:	00089b0c 	.word	0x00089b0c
   8015c:	00000000 	.word	0x00000000

00080160 <usart_spi_enable>:
/*! \brief Enable the USART for the specified USART in SPI mode.
 *
 * \param p_usart Base address of the USART instance.
 */
void usart_spi_enable(Usart *p_usart)
{
   80160:	b580      	push	{r7, lr}
   80162:	b082      	sub	sp, #8
   80164:	af00      	add	r7, sp, #0
   80166:	6078      	str	r0, [r7, #4]
	usart_enable_tx(p_usart);
   80168:	6878      	ldr	r0, [r7, #4]
   8016a:	4b04      	ldr	r3, [pc, #16]	; (8017c <usart_spi_enable+0x1c>)
   8016c:	4798      	blx	r3
	usart_enable_rx(p_usart);
   8016e:	6878      	ldr	r0, [r7, #4]
   80170:	4b03      	ldr	r3, [pc, #12]	; (80180 <usart_spi_enable+0x20>)
   80172:	4798      	blx	r3
}
   80174:	bf00      	nop
   80176:	3708      	adds	r7, #8
   80178:	46bd      	mov	sp, r7
   8017a:	bd80      	pop	{r7, pc}
   8017c:	000808a1 	.word	0x000808a1
   80180:	000808e9 	.word	0x000808e9

00080184 <usart_spi_disable>:
 *
 * \param p_usart Base address of the USART instance.
 *
 */
void usart_spi_disable(Usart *p_usart)
{
   80184:	b580      	push	{r7, lr}
   80186:	b082      	sub	sp, #8
   80188:	af00      	add	r7, sp, #0
   8018a:	6078      	str	r0, [r7, #4]
	usart_disable_tx(p_usart);
   8018c:	6878      	ldr	r0, [r7, #4]
   8018e:	4b04      	ldr	r3, [pc, #16]	; (801a0 <usart_spi_disable+0x1c>)
   80190:	4798      	blx	r3
	usart_disable_rx(p_usart);
   80192:	6878      	ldr	r0, [r7, #4]
   80194:	4b03      	ldr	r3, [pc, #12]	; (801a4 <usart_spi_disable+0x20>)
   80196:	4798      	blx	r3
}
   80198:	bf00      	nop
   8019a:	3708      	adds	r7, #8
   8019c:	46bd      	mov	sp, r7
   8019e:	bd80      	pop	{r7, pc}
   801a0:	000808b9 	.word	0x000808b9
   801a4:	00080901 	.word	0x00080901

000801a8 <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
   801a8:	b480      	push	{r7}
   801aa:	b085      	sub	sp, #20
   801ac:	af00      	add	r7, sp, #0
   801ae:	60f8      	str	r0, [r7, #12]
   801b0:	60b9      	str	r1, [r7, #8]
   801b2:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
   801b4:	68bb      	ldr	r3, [r7, #8]
   801b6:	2b00      	cmp	r3, #0
   801b8:	d007      	beq.n	801ca <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
   801ba:	68bb      	ldr	r3, [r7, #8]
   801bc:	681a      	ldr	r2, [r3, #0]
   801be:	68fb      	ldr	r3, [r7, #12]
   801c0:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
   801c2:	68bb      	ldr	r3, [r7, #8]
   801c4:	685a      	ldr	r2, [r3, #4]
   801c6:	68fb      	ldr	r3, [r7, #12]
   801c8:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
   801ca:	687b      	ldr	r3, [r7, #4]
   801cc:	2b00      	cmp	r3, #0
   801ce:	d007      	beq.n	801e0 <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
   801d0:	687b      	ldr	r3, [r7, #4]
   801d2:	681a      	ldr	r2, [r3, #0]
   801d4:	68fb      	ldr	r3, [r7, #12]
   801d6:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
   801d8:	687b      	ldr	r3, [r7, #4]
   801da:	685a      	ldr	r2, [r3, #4]
   801dc:	68fb      	ldr	r3, [r7, #12]
   801de:	61da      	str	r2, [r3, #28]
	}
}
   801e0:	bf00      	nop
   801e2:	3714      	adds	r7, #20
   801e4:	46bd      	mov	sp, r7
   801e6:	bc80      	pop	{r7}
   801e8:	4770      	bx	lr

000801ea <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
   801ea:	b480      	push	{r7}
   801ec:	b085      	sub	sp, #20
   801ee:	af00      	add	r7, sp, #0
   801f0:	60f8      	str	r0, [r7, #12]
   801f2:	60b9      	str	r1, [r7, #8]
   801f4:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
   801f6:	68bb      	ldr	r3, [r7, #8]
   801f8:	2b00      	cmp	r3, #0
   801fa:	d007      	beq.n	8020c <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
   801fc:	68bb      	ldr	r3, [r7, #8]
   801fe:	681a      	ldr	r2, [r3, #0]
   80200:	68fb      	ldr	r3, [r7, #12]
   80202:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
   80204:	68bb      	ldr	r3, [r7, #8]
   80206:	685a      	ldr	r2, [r3, #4]
   80208:	68fb      	ldr	r3, [r7, #12]
   8020a:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
   8020c:	687b      	ldr	r3, [r7, #4]
   8020e:	2b00      	cmp	r3, #0
   80210:	d007      	beq.n	80222 <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
   80212:	687b      	ldr	r3, [r7, #4]
   80214:	681a      	ldr	r2, [r3, #0]
   80216:	68fb      	ldr	r3, [r7, #12]
   80218:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
   8021a:	687b      	ldr	r3, [r7, #4]
   8021c:	685a      	ldr	r2, [r3, #4]
   8021e:	68fb      	ldr	r3, [r7, #12]
   80220:	615a      	str	r2, [r3, #20]
	}
}
   80222:	bf00      	nop
   80224:	3714      	adds	r7, #20
   80226:	46bd      	mov	sp, r7
   80228:	bc80      	pop	{r7}
   8022a:	4770      	bx	lr

0008022c <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
   8022c:	b480      	push	{r7}
   8022e:	b083      	sub	sp, #12
   80230:	af00      	add	r7, sp, #0
   80232:	6078      	str	r0, [r7, #4]
   80234:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
   80236:	683a      	ldr	r2, [r7, #0]
   80238:	f240 1301 	movw	r3, #257	; 0x101
   8023c:	4013      	ands	r3, r2
	p_pdc->PERIPH_PTCR =
   8023e:	687a      	ldr	r2, [r7, #4]
   80240:	6213      	str	r3, [r2, #32]
}
   80242:	bf00      	nop
   80244:	370c      	adds	r7, #12
   80246:	46bd      	mov	sp, r7
   80248:	bc80      	pop	{r7}
   8024a:	4770      	bx	lr

0008024c <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
   8024c:	b480      	push	{r7}
   8024e:	b083      	sub	sp, #12
   80250:	af00      	add	r7, sp, #0
   80252:	6078      	str	r0, [r7, #4]
   80254:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
   80256:	683a      	ldr	r2, [r7, #0]
   80258:	f240 2302 	movw	r3, #514	; 0x202
   8025c:	4013      	ands	r3, r2
	p_pdc->PERIPH_PTCR =
   8025e:	687a      	ldr	r2, [r7, #4]
   80260:	6213      	str	r3, [r2, #32]
}
   80262:	bf00      	nop
   80264:	370c      	adds	r7, #12
   80266:	46bd      	mov	sp, r7
   80268:	bc80      	pop	{r7}
   8026a:	4770      	bx	lr

0008026c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   8026c:	b4b0      	push	{r4, r5, r7}
   8026e:	b091      	sub	sp, #68	; 0x44
   80270:	af00      	add	r7, sp, #0
   80272:	6078      	str	r0, [r7, #4]
   80274:	6039      	str	r1, [r7, #0]
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80276:	4b1b      	ldr	r3, [pc, #108]	; (802e4 <pwm_clocks_generate+0x78>)
   80278:	f107 040c 	add.w	r4, r7, #12
   8027c:	461d      	mov	r5, r3
   8027e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80280:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80282:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80284:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80286:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   8028a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   8028e:	2300      	movs	r3, #0
   80290:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80292:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   80294:	009b      	lsls	r3, r3, #2
   80296:	f107 0240 	add.w	r2, r7, #64	; 0x40
   8029a:	4413      	add	r3, r2
   8029c:	f853 3c34 	ldr.w	r3, [r3, #-52]
   802a0:	683a      	ldr	r2, [r7, #0]
   802a2:	fbb2 f2f3 	udiv	r2, r2, r3
   802a6:	687b      	ldr	r3, [r7, #4]
   802a8:	fbb2 f3f3 	udiv	r3, r2, r3
   802ac:	63bb      	str	r3, [r7, #56]	; 0x38
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   802ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   802b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   802b4:	d906      	bls.n	802c4 <pwm_clocks_generate+0x58>
			break;
		}
		ul_pre++;
   802b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   802b8:	3301      	adds	r3, #1
   802ba:	63fb      	str	r3, [r7, #60]	; 0x3c
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   802bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   802be:	2b0a      	cmp	r3, #10
   802c0:	d9e7      	bls.n	80292 <pwm_clocks_generate+0x26>
   802c2:	e000      	b.n	802c6 <pwm_clocks_generate+0x5a>
			break;
   802c4:	bf00      	nop

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   802c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   802c8:	2b0a      	cmp	r3, #10
   802ca:	d804      	bhi.n	802d6 <pwm_clocks_generate+0x6a>
		return ul_div | (ul_pre << 8);
   802cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   802ce:	021a      	lsls	r2, r3, #8
   802d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   802d2:	4313      	orrs	r3, r2
   802d4:	e001      	b.n	802da <pwm_clocks_generate+0x6e>
	} else {
		return PWM_INVALID_ARGUMENT;
   802d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
}
   802da:	4618      	mov	r0, r3
   802dc:	3744      	adds	r7, #68	; 0x44
   802de:	46bd      	mov	sp, r7
   802e0:	bcb0      	pop	{r4, r5, r7}
   802e2:	4770      	bx	lr
   802e4:	000896c0 	.word	0x000896c0

000802e8 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   802e8:	b580      	push	{r7, lr}
   802ea:	b084      	sub	sp, #16
   802ec:	af00      	add	r7, sp, #0
   802ee:	6078      	str	r0, [r7, #4]
   802f0:	6039      	str	r1, [r7, #0]
	uint32_t clock = 0;
   802f2:	2300      	movs	r3, #0
   802f4:	60fb      	str	r3, [r7, #12]
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   802f6:	683b      	ldr	r3, [r7, #0]
   802f8:	681b      	ldr	r3, [r3, #0]
   802fa:	2b00      	cmp	r3, #0
   802fc:	d011      	beq.n	80322 <pwm_init+0x3a>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   802fe:	683b      	ldr	r3, [r7, #0]
   80300:	681a      	ldr	r2, [r3, #0]
   80302:	683b      	ldr	r3, [r7, #0]
   80304:	689b      	ldr	r3, [r3, #8]
   80306:	4619      	mov	r1, r3
   80308:	4610      	mov	r0, r2
   8030a:	4b16      	ldr	r3, [pc, #88]	; (80364 <pwm_init+0x7c>)
   8030c:	4798      	blx	r3
   8030e:	60b8      	str	r0, [r7, #8]
		if (result == PWM_INVALID_ARGUMENT) {
   80310:	68bb      	ldr	r3, [r7, #8]
   80312:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80316:	4293      	cmp	r3, r2
   80318:	d101      	bne.n	8031e <pwm_init+0x36>
			return result;
   8031a:	68bb      	ldr	r3, [r7, #8]
   8031c:	e01e      	b.n	8035c <pwm_init+0x74>
		}

		clock = result;
   8031e:	68bb      	ldr	r3, [r7, #8]
   80320:	60fb      	str	r3, [r7, #12]
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   80322:	683b      	ldr	r3, [r7, #0]
   80324:	685b      	ldr	r3, [r3, #4]
   80326:	2b00      	cmp	r3, #0
   80328:	d014      	beq.n	80354 <pwm_init+0x6c>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   8032a:	683b      	ldr	r3, [r7, #0]
   8032c:	685a      	ldr	r2, [r3, #4]
   8032e:	683b      	ldr	r3, [r7, #0]
   80330:	689b      	ldr	r3, [r3, #8]
   80332:	4619      	mov	r1, r3
   80334:	4610      	mov	r0, r2
   80336:	4b0b      	ldr	r3, [pc, #44]	; (80364 <pwm_init+0x7c>)
   80338:	4798      	blx	r3
   8033a:	60b8      	str	r0, [r7, #8]

		if (result == PWM_INVALID_ARGUMENT) {
   8033c:	68bb      	ldr	r3, [r7, #8]
   8033e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80342:	4293      	cmp	r3, r2
   80344:	d101      	bne.n	8034a <pwm_init+0x62>
			return result;
   80346:	68bb      	ldr	r3, [r7, #8]
   80348:	e008      	b.n	8035c <pwm_init+0x74>
		}

		clock |= (result << 16);
   8034a:	68bb      	ldr	r3, [r7, #8]
   8034c:	041b      	lsls	r3, r3, #16
   8034e:	68fa      	ldr	r2, [r7, #12]
   80350:	4313      	orrs	r3, r2
   80352:	60fb      	str	r3, [r7, #12]
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   80354:	687b      	ldr	r3, [r7, #4]
   80356:	68fa      	ldr	r2, [r7, #12]
   80358:	601a      	str	r2, [r3, #0]
#endif
	return 0;
   8035a:	2300      	movs	r3, #0
}
   8035c:	4618      	mov	r0, r3
   8035e:	3710      	adds	r7, #16
   80360:	46bd      	mov	sp, r7
   80362:	bd80      	pop	{r7, pc}
   80364:	0008026d 	.word	0x0008026d

00080368 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80368:	b480      	push	{r7}
   8036a:	b087      	sub	sp, #28
   8036c:	af00      	add	r7, sp, #0
   8036e:	6078      	str	r0, [r7, #4]
   80370:	6039      	str	r1, [r7, #0]
	uint32_t tmp_reg = 0;
   80372:	2300      	movs	r3, #0
   80374:	617b      	str	r3, [r7, #20]
	uint32_t ch_num = p_channel->channel;
   80376:	683b      	ldr	r3, [r7, #0]
   80378:	681b      	ldr	r3, [r3, #0]
   8037a:	613b      	str	r3, [r7, #16]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8037c:	683b      	ldr	r3, [r7, #0]
   8037e:	685b      	ldr	r3, [r3, #4]
   80380:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
   80384:	683a      	ldr	r2, [r7, #0]
   80386:	7a92      	ldrb	r2, [r2, #10]
   80388:	0252      	lsls	r2, r2, #9
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8038a:	4313      	orrs	r3, r2
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
   8038c:	683a      	ldr	r2, [r7, #0]
   8038e:	8a92      	ldrh	r2, [r2, #20]
			(p_channel->polarity << 9) |
   80390:	4313      	orrs	r3, r2
			(p_channel->b_deadtime_generator << 16) |
   80392:	683a      	ldr	r2, [r7, #0]
   80394:	7d92      	ldrb	r2, [r2, #22]
   80396:	0412      	lsls	r2, r2, #16
			(p_channel->counter_event) |
   80398:	4313      	orrs	r3, r2
			(p_channel->b_pwmh_output_inverted << 17) |
   8039a:	683a      	ldr	r2, [r7, #0]
   8039c:	7dd2      	ldrb	r2, [r2, #23]
   8039e:	0452      	lsls	r2, r2, #17
			(p_channel->b_deadtime_generator << 16) |
   803a0:	4313      	orrs	r3, r2
			(p_channel->b_pwml_output_inverted << 18) |
   803a2:	683a      	ldr	r2, [r7, #0]
   803a4:	7e12      	ldrb	r2, [r2, #24]
   803a6:	0492      	lsls	r2, r2, #18
			(p_channel->b_pwmh_output_inverted << 17) |
   803a8:	4313      	orrs	r3, r2
#endif
			(p_channel->alignment);
   803aa:	683a      	ldr	r2, [r7, #0]
   803ac:	8912      	ldrh	r2, [r2, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   803ae:	4313      	orrs	r3, r2
   803b0:	617b      	str	r3, [r7, #20]
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   803b2:	687a      	ldr	r2, [r7, #4]
   803b4:	693b      	ldr	r3, [r7, #16]
   803b6:	3310      	adds	r3, #16
   803b8:	015b      	lsls	r3, r3, #5
   803ba:	4413      	add	r3, r2
   803bc:	697a      	ldr	r2, [r7, #20]
   803be:	601a      	str	r2, [r3, #0]

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   803c0:	683b      	ldr	r3, [r7, #0]
   803c2:	68da      	ldr	r2, [r3, #12]
   803c4:	6879      	ldr	r1, [r7, #4]
   803c6:	693b      	ldr	r3, [r7, #16]
   803c8:	3310      	adds	r3, #16
   803ca:	015b      	lsls	r3, r3, #5
   803cc:	440b      	add	r3, r1
   803ce:	3304      	adds	r3, #4
   803d0:	601a      	str	r2, [r3, #0]

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   803d2:	683b      	ldr	r3, [r7, #0]
   803d4:	691a      	ldr	r2, [r3, #16]
   803d6:	6879      	ldr	r1, [r7, #4]
   803d8:	693b      	ldr	r3, [r7, #16]
   803da:	015b      	lsls	r3, r3, #5
   803dc:	440b      	add	r3, r1
   803de:	f503 7303 	add.w	r3, r3, #524	; 0x20c
   803e2:	601a      	str	r2, [r3, #0]
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   803e4:	683b      	ldr	r3, [r7, #0]
   803e6:	7d9b      	ldrb	r3, [r3, #22]
   803e8:	2b00      	cmp	r3, #0
   803ea:	d00d      	beq.n	80408 <pwm_channel_init+0xa0>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   803ec:	683b      	ldr	r3, [r7, #0]
   803ee:	8b9b      	ldrh	r3, [r3, #28]
   803f0:	041b      	lsls	r3, r3, #16
   803f2:	461a      	mov	r2, r3
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   803f4:	683b      	ldr	r3, [r7, #0]
   803f6:	8b5b      	ldrh	r3, [r3, #26]
   803f8:	431a      	orrs	r2, r3
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   803fa:	6879      	ldr	r1, [r7, #4]
   803fc:	693b      	ldr	r3, [r7, #16]
   803fe:	015b      	lsls	r3, r3, #5
   80400:	440b      	add	r3, r1
   80402:	f503 7306 	add.w	r3, r3, #536	; 0x218
   80406:	601a      	str	r2, [r3, #0]
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   80408:	687b      	ldr	r3, [r7, #4]
   8040a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   8040c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
   80410:	693b      	ldr	r3, [r7, #16]
   80412:	fa01 f303 	lsl.w	r3, r1, r3
   80416:	43db      	mvns	r3, r3
   80418:	4013      	ands	r3, r2
   8041a:	617b      	str	r3, [r7, #20]
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   8041c:	683b      	ldr	r3, [r7, #0]
   8041e:	7f9b      	ldrb	r3, [r3, #30]
   80420:	461a      	mov	r2, r3
   80422:	693b      	ldr	r3, [r7, #16]
   80424:	409a      	lsls	r2, r3
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   80426:	683b      	ldr	r3, [r7, #0]
   80428:	7fdb      	ldrb	r3, [r3, #31]
   8042a:	4619      	mov	r1, r3
   8042c:	693b      	ldr	r3, [r7, #16]
   8042e:	fa01 f303 	lsl.w	r3, r1, r3
					<< 16);
   80432:	041b      	lsls	r3, r3, #16
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   80434:	4313      	orrs	r3, r2
   80436:	461a      	mov	r2, r3
   80438:	697b      	ldr	r3, [r7, #20]
   8043a:	4313      	orrs	r3, r2
   8043c:	617b      	str	r3, [r7, #20]
	p_pwm->PWM_OS = tmp_reg;
   8043e:	687b      	ldr	r3, [r7, #4]
   80440:	697a      	ldr	r2, [r7, #20]
   80442:	649a      	str	r2, [r3, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   80444:	687b      	ldr	r3, [r7, #4]
   80446:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   80448:	f04f 1101 	mov.w	r1, #65537	; 0x10001
   8044c:	693b      	ldr	r3, [r7, #16]
   8044e:	fa01 f303 	lsl.w	r3, r1, r3
   80452:	43db      	mvns	r3, r3
   80454:	4013      	ands	r3, r2
   80456:	617b      	str	r3, [r7, #20]
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   80458:	683b      	ldr	r3, [r7, #0]
   8045a:	f893 3020 	ldrb.w	r3, [r3, #32]
   8045e:	461a      	mov	r2, r3
   80460:	693b      	ldr	r3, [r7, #16]
   80462:	409a      	lsls	r2, r3
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   80464:	683b      	ldr	r3, [r7, #0]
   80466:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
   8046a:	4619      	mov	r1, r3
   8046c:	693b      	ldr	r3, [r7, #16]
   8046e:	fa01 f303 	lsl.w	r3, r1, r3
					<< 16);
   80472:	041b      	lsls	r3, r3, #16
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   80474:	4313      	orrs	r3, r2
   80476:	461a      	mov	r2, r3
   80478:	697b      	ldr	r3, [r7, #20]
   8047a:	4313      	orrs	r3, r2
   8047c:	617b      	str	r3, [r7, #20]
	p_pwm->PWM_OOV = tmp_reg;
   8047e:	687b      	ldr	r3, [r7, #4]
   80480:	697a      	ldr	r2, [r7, #20]
   80482:	645a      	str	r2, [r3, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   80484:	2201      	movs	r2, #1
   80486:	693b      	ldr	r3, [r7, #16]
   80488:	fa02 f303 	lsl.w	r3, r2, r3
   8048c:	60fb      	str	r3, [r7, #12]
	if (p_channel->b_sync_ch) {
   8048e:	683b      	ldr	r3, [r7, #0]
   80490:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
   80494:	2b00      	cmp	r3, #0
   80496:	d006      	beq.n	804a6 <pwm_channel_init+0x13e>
		p_pwm->PWM_SCM |= channel;
   80498:	687b      	ldr	r3, [r7, #4]
   8049a:	6a1a      	ldr	r2, [r3, #32]
   8049c:	68fb      	ldr	r3, [r7, #12]
   8049e:	431a      	orrs	r2, r3
   804a0:	687b      	ldr	r3, [r7, #4]
   804a2:	621a      	str	r2, [r3, #32]
   804a4:	e006      	b.n	804b4 <pwm_channel_init+0x14c>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   804a6:	687b      	ldr	r3, [r7, #4]
   804a8:	6a1a      	ldr	r2, [r3, #32]
   804aa:	68fb      	ldr	r3, [r7, #12]
   804ac:	43db      	mvns	r3, r3
   804ae:	401a      	ands	r2, r3
   804b0:	687b      	ldr	r3, [r7, #4]
   804b2:	621a      	str	r2, [r3, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   804b4:	683b      	ldr	r3, [r7, #0]
   804b6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
   804ba:	2b01      	cmp	r3, #1
   804bc:	d109      	bne.n	804d2 <pwm_channel_init+0x16a>
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   804be:	687b      	ldr	r3, [r7, #4]
   804c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804c2:	2101      	movs	r1, #1
   804c4:	693a      	ldr	r2, [r7, #16]
   804c6:	fa01 f202 	lsl.w	r2, r1, r2
   804ca:	431a      	orrs	r2, r3
   804cc:	687b      	ldr	r3, [r7, #4]
   804ce:	669a      	str	r2, [r3, #104]	; 0x68
   804d0:	e009      	b.n	804e6 <pwm_channel_init+0x17e>
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   804d2:	687b      	ldr	r3, [r7, #4]
   804d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804d6:	2101      	movs	r1, #1
   804d8:	693a      	ldr	r2, [r7, #16]
   804da:	fa01 f202 	lsl.w	r2, r1, r2
   804de:	43d2      	mvns	r2, r2
   804e0:	401a      	ands	r2, r3
   804e2:	687b      	ldr	r3, [r7, #4]
   804e4:	669a      	str	r2, [r3, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   804e6:	683b      	ldr	r3, [r7, #0]
   804e8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
   804ec:	2b01      	cmp	r3, #1
   804ee:	d10a      	bne.n	80506 <pwm_channel_init+0x19e>
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   804f0:	687b      	ldr	r3, [r7, #4]
   804f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804f4:	2101      	movs	r1, #1
   804f6:	693a      	ldr	r2, [r7, #16]
   804f8:	fa01 f202 	lsl.w	r2, r1, r2
   804fc:	0412      	lsls	r2, r2, #16
   804fe:	431a      	orrs	r2, r3
   80500:	687b      	ldr	r3, [r7, #4]
   80502:	669a      	str	r2, [r3, #104]	; 0x68
   80504:	e00a      	b.n	8051c <pwm_channel_init+0x1b4>
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   80506:	687b      	ldr	r3, [r7, #4]
   80508:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8050a:	2101      	movs	r1, #1
   8050c:	693a      	ldr	r2, [r7, #16]
   8050e:	fa01 f202 	lsl.w	r2, r1, r2
   80512:	0412      	lsls	r2, r2, #16
   80514:	43d2      	mvns	r2, r2
   80516:	401a      	ands	r2, r3
   80518:	687b      	ldr	r3, [r7, #4]
   8051a:	669a      	str	r2, [r3, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
   8051c:	2300      	movs	r3, #0
   8051e:	60bb      	str	r3, [r7, #8]
#if (SAM3XA)
	if (ch_num < 4) {
   80520:	693b      	ldr	r3, [r7, #16]
   80522:	2b03      	cmp	r3, #3
   80524:	d81d      	bhi.n	80562 <pwm_channel_init+0x1fa>
		ch_num *= 8;
   80526:	693b      	ldr	r3, [r7, #16]
   80528:	00db      	lsls	r3, r3, #3
   8052a:	613b      	str	r3, [r7, #16]
		fault_enable_reg = p_pwm->PWM_FPE1;
   8052c:	687b      	ldr	r3, [r7, #4]
   8052e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
   80530:	60bb      	str	r3, [r7, #8]
		fault_enable_reg &= ~(0xFF << ch_num);
   80532:	22ff      	movs	r2, #255	; 0xff
   80534:	693b      	ldr	r3, [r7, #16]
   80536:	fa02 f303 	lsl.w	r3, r2, r3
   8053a:	43db      	mvns	r3, r3
   8053c:	461a      	mov	r2, r3
   8053e:	68bb      	ldr	r3, [r7, #8]
   80540:	4013      	ands	r3, r2
   80542:	60bb      	str	r3, [r7, #8]
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80544:	683b      	ldr	r3, [r7, #0]
   80546:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
   8054a:	461a      	mov	r2, r3
   8054c:	693b      	ldr	r3, [r7, #16]
   8054e:	fa02 f303 	lsl.w	r3, r2, r3
   80552:	461a      	mov	r2, r3
   80554:	68bb      	ldr	r3, [r7, #8]
   80556:	4313      	orrs	r3, r2
   80558:	60bb      	str	r3, [r7, #8]
		p_pwm->PWM_FPE1 = fault_enable_reg;
   8055a:	687b      	ldr	r3, [r7, #4]
   8055c:	68ba      	ldr	r2, [r7, #8]
   8055e:	66da      	str	r2, [r3, #108]	; 0x6c
   80560:	e01f      	b.n	805a2 <pwm_channel_init+0x23a>
	} else {
		ch_num -= 4;
   80562:	693b      	ldr	r3, [r7, #16]
   80564:	3b04      	subs	r3, #4
   80566:	613b      	str	r3, [r7, #16]
		ch_num *= 8;
   80568:	693b      	ldr	r3, [r7, #16]
   8056a:	00db      	lsls	r3, r3, #3
   8056c:	613b      	str	r3, [r7, #16]
		fault_enable_reg = p_pwm->PWM_FPE2;
   8056e:	687b      	ldr	r3, [r7, #4]
   80570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   80572:	60bb      	str	r3, [r7, #8]
		fault_enable_reg &= ~(0xFF << ch_num);
   80574:	22ff      	movs	r2, #255	; 0xff
   80576:	693b      	ldr	r3, [r7, #16]
   80578:	fa02 f303 	lsl.w	r3, r2, r3
   8057c:	43db      	mvns	r3, r3
   8057e:	461a      	mov	r2, r3
   80580:	68bb      	ldr	r3, [r7, #8]
   80582:	4013      	ands	r3, r2
   80584:	60bb      	str	r3, [r7, #8]
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80586:	683b      	ldr	r3, [r7, #0]
   80588:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
   8058c:	461a      	mov	r2, r3
   8058e:	693b      	ldr	r3, [r7, #16]
   80590:	fa02 f303 	lsl.w	r3, r2, r3
   80594:	461a      	mov	r2, r3
   80596:	68bb      	ldr	r3, [r7, #8]
   80598:	4313      	orrs	r3, r2
   8059a:	60bb      	str	r3, [r7, #8]
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8059c:	687b      	ldr	r3, [r7, #4]
   8059e:	68ba      	ldr	r2, [r7, #8]
   805a0:	671a      	str	r2, [r3, #112]	; 0x70
	}
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
   805a2:	2300      	movs	r3, #0
}
   805a4:	4618      	mov	r0, r3
   805a6:	371c      	adds	r7, #28
   805a8:	46bd      	mov	sp, r7
   805aa:	bc80      	pop	{r7}
   805ac:	4770      	bx	lr

000805ae <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   805ae:	b480      	push	{r7}
   805b0:	b087      	sub	sp, #28
   805b2:	af00      	add	r7, sp, #0
   805b4:	60f8      	str	r0, [r7, #12]
   805b6:	60b9      	str	r1, [r7, #8]
   805b8:	607a      	str	r2, [r7, #4]
	uint32_t ch_num = p_channel->channel;
   805ba:	68bb      	ldr	r3, [r7, #8]
   805bc:	681b      	ldr	r3, [r3, #0]
   805be:	617b      	str	r3, [r7, #20]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   805c0:	68bb      	ldr	r3, [r7, #8]
   805c2:	691a      	ldr	r2, [r3, #16]
   805c4:	687b      	ldr	r3, [r7, #4]
   805c6:	429a      	cmp	r2, r3
   805c8:	d202      	bcs.n	805d0 <pwm_channel_update_duty+0x22>
		return PWM_INVALID_ARGUMENT;
   805ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
   805ce:	e00b      	b.n	805e8 <pwm_channel_update_duty+0x3a>
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   805d0:	68bb      	ldr	r3, [r7, #8]
   805d2:	687a      	ldr	r2, [r7, #4]
   805d4:	60da      	str	r2, [r3, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   805d6:	68fa      	ldr	r2, [r7, #12]
   805d8:	697b      	ldr	r3, [r7, #20]
   805da:	015b      	lsls	r3, r3, #5
   805dc:	4413      	add	r3, r2
   805de:	f503 7302 	add.w	r3, r3, #520	; 0x208
   805e2:	687a      	ldr	r2, [r7, #4]
   805e4:	601a      	str	r2, [r3, #0]
#endif
	}

	return 0;
   805e6:	2300      	movs	r3, #0
}
   805e8:	4618      	mov	r0, r3
   805ea:	371c      	adds	r7, #28
   805ec:	46bd      	mov	sp, r7
   805ee:	bc80      	pop	{r7}
   805f0:	4770      	bx	lr

000805f2 <pwm_channel_enable>:
 *
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
   805f2:	b480      	push	{r7}
   805f4:	b083      	sub	sp, #12
   805f6:	af00      	add	r7, sp, #0
   805f8:	6078      	str	r0, [r7, #4]
   805fa:	6039      	str	r1, [r7, #0]
	p_pwm->PWM_ENA = (1 << ul_channel);
   805fc:	2201      	movs	r2, #1
   805fe:	683b      	ldr	r3, [r7, #0]
   80600:	fa02 f303 	lsl.w	r3, r2, r3
   80604:	461a      	mov	r2, r3
   80606:	687b      	ldr	r3, [r7, #4]
   80608:	605a      	str	r2, [r3, #4]
}
   8060a:	bf00      	nop
   8060c:	370c      	adds	r7, #12
   8060e:	46bd      	mov	sp, r7
   80610:	bc80      	pop	{r7}
   80612:	4770      	bx	lr

00080614 <pwm_channel_disable>:
 *
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
   80614:	b480      	push	{r7}
   80616:	b083      	sub	sp, #12
   80618:	af00      	add	r7, sp, #0
   8061a:	6078      	str	r0, [r7, #4]
   8061c:	6039      	str	r1, [r7, #0]
	p_pwm->PWM_DIS = (1 << ul_channel);
   8061e:	2201      	movs	r2, #1
   80620:	683b      	ldr	r3, [r7, #0]
   80622:	fa02 f303 	lsl.w	r3, r2, r3
   80626:	461a      	mov	r2, r3
   80628:	687b      	ldr	r3, [r7, #4]
   8062a:	609a      	str	r2, [r3, #8]
}
   8062c:	bf00      	nop
   8062e:	370c      	adds	r7, #12
   80630:	46bd      	mov	sp, r7
   80632:	bc80      	pop	{r7}
   80634:	4770      	bx	lr

00080636 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   80636:	b480      	push	{r7}
   80638:	b087      	sub	sp, #28
   8063a:	af00      	add	r7, sp, #0
   8063c:	60f8      	str	r0, [r7, #12]
   8063e:	60b9      	str	r1, [r7, #8]
   80640:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80642:	68fa      	ldr	r2, [r7, #12]
   80644:	68bb      	ldr	r3, [r7, #8]
   80646:	019b      	lsls	r3, r3, #6
   80648:	4413      	add	r3, r2
   8064a:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   8064c:	697b      	ldr	r3, [r7, #20]
   8064e:	2202      	movs	r2, #2
   80650:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80652:	697b      	ldr	r3, [r7, #20]
   80654:	f04f 32ff 	mov.w	r2, #4294967295
   80658:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   8065a:	697b      	ldr	r3, [r7, #20]
   8065c:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8065e:	697b      	ldr	r3, [r7, #20]
   80660:	687a      	ldr	r2, [r7, #4]
   80662:	605a      	str	r2, [r3, #4]
}
   80664:	bf00      	nop
   80666:	371c      	adds	r7, #28
   80668:	46bd      	mov	sp, r7
   8066a:	bc80      	pop	{r7}
   8066c:	4770      	bx	lr

0008066e <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
   8066e:	b480      	push	{r7}
   80670:	b083      	sub	sp, #12
   80672:	af00      	add	r7, sp, #0
   80674:	6078      	str	r0, [r7, #4]
   80676:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80678:	687a      	ldr	r2, [r7, #4]
   8067a:	683b      	ldr	r3, [r7, #0]
   8067c:	019b      	lsls	r3, r3, #6
   8067e:	4413      	add	r3, r2
   80680:	2205      	movs	r2, #5
   80682:	601a      	str	r2, [r3, #0]
}
   80684:	bf00      	nop
   80686:	370c      	adds	r7, #12
   80688:	46bd      	mov	sp, r7
   8068a:	bc80      	pop	{r7}
   8068c:	4770      	bx	lr

0008068e <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
   8068e:	b480      	push	{r7}
   80690:	b085      	sub	sp, #20
   80692:	af00      	add	r7, sp, #0
   80694:	60f8      	str	r0, [r7, #12]
   80696:	60b9      	str	r1, [r7, #8]
   80698:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   8069a:	68fa      	ldr	r2, [r7, #12]
   8069c:	68bb      	ldr	r3, [r7, #8]
   8069e:	019b      	lsls	r3, r3, #6
   806a0:	4413      	add	r3, r2
   806a2:	331c      	adds	r3, #28
   806a4:	687a      	ldr	r2, [r7, #4]
   806a6:	601a      	str	r2, [r3, #0]
}
   806a8:	bf00      	nop
   806aa:	3714      	adds	r7, #20
   806ac:	46bd      	mov	sp, r7
   806ae:	bc80      	pop	{r7}
   806b0:	4770      	bx	lr

000806b2 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
   806b2:	b480      	push	{r7}
   806b4:	b087      	sub	sp, #28
   806b6:	af00      	add	r7, sp, #0
   806b8:	60f8      	str	r0, [r7, #12]
   806ba:	60b9      	str	r1, [r7, #8]
   806bc:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   806be:	68fa      	ldr	r2, [r7, #12]
   806c0:	68bb      	ldr	r3, [r7, #8]
   806c2:	019b      	lsls	r3, r3, #6
   806c4:	4413      	add	r3, r2
   806c6:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
   806c8:	697b      	ldr	r3, [r7, #20]
   806ca:	687a      	ldr	r2, [r7, #4]
   806cc:	625a      	str	r2, [r3, #36]	; 0x24
}
   806ce:	bf00      	nop
   806d0:	371c      	adds	r7, #28
   806d2:	46bd      	mov	sp, r7
   806d4:	bc80      	pop	{r7}
   806d6:	4770      	bx	lr

000806d8 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
   806d8:	b480      	push	{r7}
   806da:	b085      	sub	sp, #20
   806dc:	af00      	add	r7, sp, #0
   806de:	6078      	str	r0, [r7, #4]
   806e0:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   806e2:	687a      	ldr	r2, [r7, #4]
   806e4:	683b      	ldr	r3, [r7, #0]
   806e6:	019b      	lsls	r3, r3, #6
   806e8:	4413      	add	r3, r2
   806ea:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
   806ec:	68fb      	ldr	r3, [r7, #12]
   806ee:	6a1b      	ldr	r3, [r3, #32]
}
   806f0:	4618      	mov	r0, r3
   806f2:	3714      	adds	r7, #20
   806f4:	46bd      	mov	sp, r7
   806f6:	bc80      	pop	{r7}
   806f8:	4770      	bx	lr

000806fa <usart_set_spi_master_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
static uint32_t usart_set_spi_master_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   806fa:	b480      	push	{r7}
   806fc:	b087      	sub	sp, #28
   806fe:	af00      	add	r7, sp, #0
   80700:	60f8      	str	r0, [r7, #12]
   80702:	60b9      	str	r1, [r7, #8]
   80704:	607a      	str	r2, [r7, #4]
	uint32_t cd;

	/* Calculate the clock divider according to the formula in SPI mode. */
	cd = (ul_mck + baudrate / 2) / baudrate;
   80706:	68bb      	ldr	r3, [r7, #8]
   80708:	085a      	lsrs	r2, r3, #1
   8070a:	687b      	ldr	r3, [r7, #4]
   8070c:	441a      	add	r2, r3
   8070e:	68bb      	ldr	r3, [r7, #8]
   80710:	fbb2 f3f3 	udiv	r3, r2, r3
   80714:	617b      	str	r3, [r7, #20]

	if (cd < MIN_CD_VALUE_SPI || cd > MAX_CD_VALUE) {
   80716:	697b      	ldr	r3, [r7, #20]
   80718:	2b03      	cmp	r3, #3
   8071a:	d903      	bls.n	80724 <usart_set_spi_master_baudrate+0x2a>
   8071c:	697b      	ldr	r3, [r7, #20]
   8071e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   80722:	d301      	bcc.n	80728 <usart_set_spi_master_baudrate+0x2e>
		return 1;
   80724:	2301      	movs	r3, #1
   80726:	e003      	b.n	80730 <usart_set_spi_master_baudrate+0x36>
	}

	p_usart->US_BRGR = cd << US_BRGR_CD_Pos;
   80728:	68fb      	ldr	r3, [r7, #12]
   8072a:	697a      	ldr	r2, [r7, #20]
   8072c:	621a      	str	r2, [r3, #32]

	return 0;
   8072e:	2300      	movs	r3, #0
}
   80730:	4618      	mov	r0, r3
   80732:	371c      	adds	r7, #28
   80734:	46bd      	mov	sp, r7
   80736:	bc80      	pop	{r7}
   80738:	4770      	bx	lr
	...

0008073c <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
   8073c:	b580      	push	{r7, lr}
   8073e:	b082      	sub	sp, #8
   80740:	af00      	add	r7, sp, #0
   80742:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
   80744:	6878      	ldr	r0, [r7, #4]
   80746:	4b0d      	ldr	r3, [pc, #52]	; (8077c <usart_reset+0x40>)
   80748:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   8074a:	687b      	ldr	r3, [r7, #4]
   8074c:	2200      	movs	r2, #0
   8074e:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
   80750:	687b      	ldr	r3, [r7, #4]
   80752:	2200      	movs	r2, #0
   80754:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
   80756:	687b      	ldr	r3, [r7, #4]
   80758:	2200      	movs	r2, #0
   8075a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
   8075c:	6878      	ldr	r0, [r7, #4]
   8075e:	4b08      	ldr	r3, [pc, #32]	; (80780 <usart_reset+0x44>)
   80760:	4798      	blx	r3
	usart_reset_rx(p_usart);
   80762:	6878      	ldr	r0, [r7, #4]
   80764:	4b07      	ldr	r3, [pc, #28]	; (80784 <usart_reset+0x48>)
   80766:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
   80768:	6878      	ldr	r0, [r7, #4]
   8076a:	4b07      	ldr	r3, [pc, #28]	; (80788 <usart_reset+0x4c>)
   8076c:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
   8076e:	6878      	ldr	r0, [r7, #4]
   80770:	4b06      	ldr	r3, [pc, #24]	; (8078c <usart_reset+0x50>)
   80772:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
   80774:	bf00      	nop
   80776:	3708      	adds	r7, #8
   80778:	46bd      	mov	sp, r7
   8077a:	bd80      	pop	{r7, pc}
   8077c:	00080999 	.word	0x00080999
   80780:	000808d1 	.word	0x000808d1
   80784:	00080919 	.word	0x00080919
   80788:	00080931 	.word	0x00080931
   8078c:	0008094b 	.word	0x0008094b

00080790 <usart_init_spi_master>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_spi_master(Usart *p_usart,
		const usart_spi_opt_t *p_usart_opt, uint32_t ul_mck)
{
   80790:	b580      	push	{r7, lr}
   80792:	b084      	sub	sp, #16
   80794:	af00      	add	r7, sp, #0
   80796:	60f8      	str	r0, [r7, #12]
   80798:	60b9      	str	r1, [r7, #8]
   8079a:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   8079c:	68f8      	ldr	r0, [r7, #12]
   8079e:	4b3d      	ldr	r3, [pc, #244]	; (80894 <usart_init_spi_master+0x104>)
   807a0:	4798      	blx	r3

	ul_reg_val = 0;
   807a2:	4b3d      	ldr	r3, [pc, #244]	; (80898 <usart_init_spi_master+0x108>)
   807a4:	2200      	movs	r2, #0
   807a6:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   807a8:	68bb      	ldr	r3, [r7, #8]
   807aa:	2b00      	cmp	r3, #0
   807ac:	d00d      	beq.n	807ca <usart_init_spi_master+0x3a>
   807ae:	68bb      	ldr	r3, [r7, #8]
   807b0:	689b      	ldr	r3, [r3, #8]
   807b2:	2b03      	cmp	r3, #3
   807b4:	d809      	bhi.n	807ca <usart_init_spi_master+0x3a>
			usart_set_spi_master_baudrate(p_usart, p_usart_opt->baudrate,
   807b6:	68bb      	ldr	r3, [r7, #8]
   807b8:	681b      	ldr	r3, [r3, #0]
   807ba:	687a      	ldr	r2, [r7, #4]
   807bc:	4619      	mov	r1, r3
   807be:	68f8      	ldr	r0, [r7, #12]
   807c0:	4b36      	ldr	r3, [pc, #216]	; (8089c <usart_init_spi_master+0x10c>)
   807c2:	4798      	blx	r3
   807c4:	4603      	mov	r3, r0
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   807c6:	2b00      	cmp	r3, #0
   807c8:	d001      	beq.n	807ce <usart_init_spi_master+0x3e>
			ul_mck)) {
		return 1;
   807ca:	2301      	movs	r3, #1
   807cc:	e05d      	b.n	8088a <usart_init_spi_master+0xfa>
	}

	/* Configure the character length bit in MR register. */
	ul_reg_val |= p_usart_opt->char_length;
   807ce:	68bb      	ldr	r3, [r7, #8]
   807d0:	685a      	ldr	r2, [r3, #4]
   807d2:	4b31      	ldr	r3, [pc, #196]	; (80898 <usart_init_spi_master+0x108>)
   807d4:	681b      	ldr	r3, [r3, #0]
   807d6:	4313      	orrs	r3, r2
   807d8:	4a2f      	ldr	r2, [pc, #188]	; (80898 <usart_init_spi_master+0x108>)
   807da:	6013      	str	r3, [r2, #0]

	/* Set SPI master mode and channel mode. */
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
			p_usart_opt->channel_mode;
   807dc:	68bb      	ldr	r3, [r7, #8]
   807de:	68da      	ldr	r2, [r3, #12]
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
   807e0:	4b2d      	ldr	r3, [pc, #180]	; (80898 <usart_init_spi_master+0x108>)
   807e2:	681b      	ldr	r3, [r3, #0]
   807e4:	4313      	orrs	r3, r2
   807e6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   807ea:	f043 030e 	orr.w	r3, r3, #14
   807ee:	4a2a      	ldr	r2, [pc, #168]	; (80898 <usart_init_spi_master+0x108>)
   807f0:	6013      	str	r3, [r2, #0]

	switch (p_usart_opt->spi_mode) {
   807f2:	68bb      	ldr	r3, [r7, #8]
   807f4:	689b      	ldr	r3, [r3, #8]
   807f6:	2b03      	cmp	r3, #3
   807f8:	d83e      	bhi.n	80878 <usart_init_spi_master+0xe8>
   807fa:	a201      	add	r2, pc, #4	; (adr r2, 80800 <usart_init_spi_master+0x70>)
   807fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80800:	00080811 	.word	0x00080811
   80804:	0008082b 	.word	0x0008082b
   80808:	00080845 	.word	0x00080845
   8080c:	0008085f 	.word	0x0008085f
	case SPI_MODE_0:
		ul_reg_val |= US_MR_CPHA;
   80810:	4b21      	ldr	r3, [pc, #132]	; (80898 <usart_init_spi_master+0x108>)
   80812:	681b      	ldr	r3, [r3, #0]
   80814:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   80818:	4a1f      	ldr	r2, [pc, #124]	; (80898 <usart_init_spi_master+0x108>)
   8081a:	6013      	str	r3, [r2, #0]
		ul_reg_val &= ~US_MR_CPOL;
   8081c:	4b1e      	ldr	r3, [pc, #120]	; (80898 <usart_init_spi_master+0x108>)
   8081e:	681b      	ldr	r3, [r3, #0]
   80820:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   80824:	4a1c      	ldr	r2, [pc, #112]	; (80898 <usart_init_spi_master+0x108>)
   80826:	6013      	str	r3, [r2, #0]
		break;
   80828:	e027      	b.n	8087a <usart_init_spi_master+0xea>

	case SPI_MODE_1:
		ul_reg_val &= ~US_MR_CPHA;
   8082a:	4b1b      	ldr	r3, [pc, #108]	; (80898 <usart_init_spi_master+0x108>)
   8082c:	681b      	ldr	r3, [r3, #0]
   8082e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   80832:	4a19      	ldr	r2, [pc, #100]	; (80898 <usart_init_spi_master+0x108>)
   80834:	6013      	str	r3, [r2, #0]
		ul_reg_val &= ~US_MR_CPOL;
   80836:	4b18      	ldr	r3, [pc, #96]	; (80898 <usart_init_spi_master+0x108>)
   80838:	681b      	ldr	r3, [r3, #0]
   8083a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   8083e:	4a16      	ldr	r2, [pc, #88]	; (80898 <usart_init_spi_master+0x108>)
   80840:	6013      	str	r3, [r2, #0]
		break;
   80842:	e01a      	b.n	8087a <usart_init_spi_master+0xea>

	case SPI_MODE_2:
		ul_reg_val |= US_MR_CPHA;
   80844:	4b14      	ldr	r3, [pc, #80]	; (80898 <usart_init_spi_master+0x108>)
   80846:	681b      	ldr	r3, [r3, #0]
   80848:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   8084c:	4a12      	ldr	r2, [pc, #72]	; (80898 <usart_init_spi_master+0x108>)
   8084e:	6013      	str	r3, [r2, #0]
		ul_reg_val |= US_MR_CPOL;
   80850:	4b11      	ldr	r3, [pc, #68]	; (80898 <usart_init_spi_master+0x108>)
   80852:	681b      	ldr	r3, [r3, #0]
   80854:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80858:	4a0f      	ldr	r2, [pc, #60]	; (80898 <usart_init_spi_master+0x108>)
   8085a:	6013      	str	r3, [r2, #0]
		break;
   8085c:	e00d      	b.n	8087a <usart_init_spi_master+0xea>

	case SPI_MODE_3:
		ul_reg_val &= ~US_MR_CPHA;
   8085e:	4b0e      	ldr	r3, [pc, #56]	; (80898 <usart_init_spi_master+0x108>)
   80860:	681b      	ldr	r3, [r3, #0]
   80862:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   80866:	4a0c      	ldr	r2, [pc, #48]	; (80898 <usart_init_spi_master+0x108>)
   80868:	6013      	str	r3, [r2, #0]
		ul_reg_val |= US_MR_CPOL;
   8086a:	4b0b      	ldr	r3, [pc, #44]	; (80898 <usart_init_spi_master+0x108>)
   8086c:	681b      	ldr	r3, [r3, #0]
   8086e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80872:	4a09      	ldr	r2, [pc, #36]	; (80898 <usart_init_spi_master+0x108>)
   80874:	6013      	str	r3, [r2, #0]
		break;
   80876:	e000      	b.n	8087a <usart_init_spi_master+0xea>

	default:
		break;
   80878:	bf00      	nop
	}

	p_usart->US_MR |= ul_reg_val;
   8087a:	68fb      	ldr	r3, [r7, #12]
   8087c:	685a      	ldr	r2, [r3, #4]
   8087e:	4b06      	ldr	r3, [pc, #24]	; (80898 <usart_init_spi_master+0x108>)
   80880:	681b      	ldr	r3, [r3, #0]
   80882:	431a      	orrs	r2, r3
   80884:	68fb      	ldr	r3, [r7, #12]
   80886:	605a      	str	r2, [r3, #4]

	return 0;
   80888:	2300      	movs	r3, #0
}
   8088a:	4618      	mov	r0, r3
   8088c:	3710      	adds	r7, #16
   8088e:	46bd      	mov	sp, r7
   80890:	bd80      	pop	{r7, pc}
   80892:	bf00      	nop
   80894:	0008073d 	.word	0x0008073d
   80898:	20070b6c 	.word	0x20070b6c
   8089c:	000806fb 	.word	0x000806fb

000808a0 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
   808a0:	b480      	push	{r7}
   808a2:	b083      	sub	sp, #12
   808a4:	af00      	add	r7, sp, #0
   808a6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
   808a8:	687b      	ldr	r3, [r7, #4]
   808aa:	2240      	movs	r2, #64	; 0x40
   808ac:	601a      	str	r2, [r3, #0]
}
   808ae:	bf00      	nop
   808b0:	370c      	adds	r7, #12
   808b2:	46bd      	mov	sp, r7
   808b4:	bc80      	pop	{r7}
   808b6:	4770      	bx	lr

000808b8 <usart_disable_tx>:
 * \brief Disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_tx(Usart *p_usart)
{
   808b8:	b480      	push	{r7}
   808ba:	b083      	sub	sp, #12
   808bc:	af00      	add	r7, sp, #0
   808be:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXDIS;
   808c0:	687b      	ldr	r3, [r7, #4]
   808c2:	2280      	movs	r2, #128	; 0x80
   808c4:	601a      	str	r2, [r3, #0]
}
   808c6:	bf00      	nop
   808c8:	370c      	adds	r7, #12
   808ca:	46bd      	mov	sp, r7
   808cc:	bc80      	pop	{r7}
   808ce:	4770      	bx	lr

000808d0 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
   808d0:	b480      	push	{r7}
   808d2:	b083      	sub	sp, #12
   808d4:	af00      	add	r7, sp, #0
   808d6:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   808d8:	687b      	ldr	r3, [r7, #4]
   808da:	2288      	movs	r2, #136	; 0x88
   808dc:	601a      	str	r2, [r3, #0]
}
   808de:	bf00      	nop
   808e0:	370c      	adds	r7, #12
   808e2:	46bd      	mov	sp, r7
   808e4:	bc80      	pop	{r7}
   808e6:	4770      	bx	lr

000808e8 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
   808e8:	b480      	push	{r7}
   808ea:	b083      	sub	sp, #12
   808ec:	af00      	add	r7, sp, #0
   808ee:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
   808f0:	687b      	ldr	r3, [r7, #4]
   808f2:	2210      	movs	r2, #16
   808f4:	601a      	str	r2, [r3, #0]
}
   808f6:	bf00      	nop
   808f8:	370c      	adds	r7, #12
   808fa:	46bd      	mov	sp, r7
   808fc:	bc80      	pop	{r7}
   808fe:	4770      	bx	lr

00080900 <usart_disable_rx>:
 * \brief Disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_rx(Usart *p_usart)
{
   80900:	b480      	push	{r7}
   80902:	b083      	sub	sp, #12
   80904:	af00      	add	r7, sp, #0
   80906:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXDIS;
   80908:	687b      	ldr	r3, [r7, #4]
   8090a:	2220      	movs	r2, #32
   8090c:	601a      	str	r2, [r3, #0]
}
   8090e:	bf00      	nop
   80910:	370c      	adds	r7, #12
   80912:	46bd      	mov	sp, r7
   80914:	bc80      	pop	{r7}
   80916:	4770      	bx	lr

00080918 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
   80918:	b480      	push	{r7}
   8091a:	b083      	sub	sp, #12
   8091c:	af00      	add	r7, sp, #0
   8091e:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   80920:	687b      	ldr	r3, [r7, #4]
   80922:	2224      	movs	r2, #36	; 0x24
   80924:	601a      	str	r2, [r3, #0]
}
   80926:	bf00      	nop
   80928:	370c      	adds	r7, #12
   8092a:	46bd      	mov	sp, r7
   8092c:	bc80      	pop	{r7}
   8092e:	4770      	bx	lr

00080930 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
   80930:	b480      	push	{r7}
   80932:	b083      	sub	sp, #12
   80934:	af00      	add	r7, sp, #0
   80936:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
   80938:	687b      	ldr	r3, [r7, #4]
   8093a:	f44f 7280 	mov.w	r2, #256	; 0x100
   8093e:	601a      	str	r2, [r3, #0]
}
   80940:	bf00      	nop
   80942:	370c      	adds	r7, #12
   80944:	46bd      	mov	sp, r7
   80946:	bc80      	pop	{r7}
   80948:	4770      	bx	lr

0008094a <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
   8094a:	b480      	push	{r7}
   8094c:	b083      	sub	sp, #12
   8094e:	af00      	add	r7, sp, #0
   80950:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
   80952:	687b      	ldr	r3, [r7, #4]
   80954:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   80958:	601a      	str	r2, [r3, #0]
}
   8095a:	bf00      	nop
   8095c:	370c      	adds	r7, #12
   8095e:	46bd      	mov	sp, r7
   80960:	bc80      	pop	{r7}
   80962:	4770      	bx	lr

00080964 <usart_spi_force_chip_select>:
 * \brief Drive the slave select line NSS (RTS pin) to 0 in SPI master mode.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_spi_force_chip_select(Usart *p_usart)
{
   80964:	b480      	push	{r7}
   80966:	b083      	sub	sp, #12
   80968:	af00      	add	r7, sp, #0
   8096a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_FCS;
   8096c:	687b      	ldr	r3, [r7, #4]
   8096e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   80972:	601a      	str	r2, [r3, #0]
}
   80974:	bf00      	nop
   80976:	370c      	adds	r7, #12
   80978:	46bd      	mov	sp, r7
   8097a:	bc80      	pop	{r7}
   8097c:	4770      	bx	lr

0008097e <usart_spi_release_chip_select>:
 * \brief Drive the slave select line NSS (RTS pin) to 1 in SPI master mode.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_spi_release_chip_select(Usart *p_usart)
{
   8097e:	b480      	push	{r7}
   80980:	b083      	sub	sp, #12
   80982:	af00      	add	r7, sp, #0
   80984:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RCS;
   80986:	687b      	ldr	r3, [r7, #4]
   80988:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   8098c:	601a      	str	r2, [r3, #0]
}
   8098e:	bf00      	nop
   80990:	370c      	adds	r7, #12
   80992:	46bd      	mov	sp, r7
   80994:	bc80      	pop	{r7}
   80996:	4770      	bx	lr

00080998 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
   80998:	b480      	push	{r7}
   8099a:	b083      	sub	sp, #12
   8099c:	af00      	add	r7, sp, #0
   8099e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   809a0:	687b      	ldr	r3, [r7, #4]
   809a2:	4a04      	ldr	r2, [pc, #16]	; (809b4 <usart_disable_writeprotect+0x1c>)
   809a4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
   809a8:	bf00      	nop
   809aa:	370c      	adds	r7, #12
   809ac:	46bd      	mov	sp, r7
   809ae:	bc80      	pop	{r7}
   809b0:	4770      	bx	lr
   809b2:	bf00      	nop
   809b4:	55534100 	.word	0x55534100

000809b8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   809b8:	b480      	push	{r7}
   809ba:	b083      	sub	sp, #12
   809bc:	af00      	add	r7, sp, #0
   809be:	4603      	mov	r3, r0
   809c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   809c2:	4908      	ldr	r1, [pc, #32]	; (809e4 <NVIC_EnableIRQ+0x2c>)
   809c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
   809c8:	095b      	lsrs	r3, r3, #5
   809ca:	79fa      	ldrb	r2, [r7, #7]
   809cc:	f002 021f 	and.w	r2, r2, #31
   809d0:	2001      	movs	r0, #1
   809d2:	fa00 f202 	lsl.w	r2, r0, r2
   809d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   809da:	bf00      	nop
   809dc:	370c      	adds	r7, #12
   809de:	46bd      	mov	sp, r7
   809e0:	bc80      	pop	{r7}
   809e2:	4770      	bx	lr
   809e4:	e000e100 	.word	0xe000e100

000809e8 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   809e8:	b480      	push	{r7}
   809ea:	b083      	sub	sp, #12
   809ec:	af00      	add	r7, sp, #0
   809ee:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   809f0:	687b      	ldr	r3, [r7, #4]
   809f2:	2b07      	cmp	r3, #7
   809f4:	d825      	bhi.n	80a42 <osc_get_rate+0x5a>
   809f6:	a201      	add	r2, pc, #4	; (adr r2, 809fc <osc_get_rate+0x14>)
   809f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   809fc:	00080a1d 	.word	0x00080a1d
   80a00:	00080a23 	.word	0x00080a23
   80a04:	00080a29 	.word	0x00080a29
   80a08:	00080a2f 	.word	0x00080a2f
   80a0c:	00080a33 	.word	0x00080a33
   80a10:	00080a37 	.word	0x00080a37
   80a14:	00080a3b 	.word	0x00080a3b
   80a18:	00080a3f 	.word	0x00080a3f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   80a1c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80a20:	e010      	b.n	80a44 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   80a22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80a26:	e00d      	b.n	80a44 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   80a28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80a2c:	e00a      	b.n	80a44 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   80a2e:	4b08      	ldr	r3, [pc, #32]	; (80a50 <osc_get_rate+0x68>)
   80a30:	e008      	b.n	80a44 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   80a32:	4b08      	ldr	r3, [pc, #32]	; (80a54 <osc_get_rate+0x6c>)
   80a34:	e006      	b.n	80a44 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   80a36:	4b08      	ldr	r3, [pc, #32]	; (80a58 <osc_get_rate+0x70>)
   80a38:	e004      	b.n	80a44 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   80a3a:	4b07      	ldr	r3, [pc, #28]	; (80a58 <osc_get_rate+0x70>)
   80a3c:	e002      	b.n	80a44 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   80a3e:	4b06      	ldr	r3, [pc, #24]	; (80a58 <osc_get_rate+0x70>)
   80a40:	e000      	b.n	80a44 <osc_get_rate+0x5c>
	}

	return 0;
   80a42:	2300      	movs	r3, #0
}
   80a44:	4618      	mov	r0, r3
   80a46:	370c      	adds	r7, #12
   80a48:	46bd      	mov	sp, r7
   80a4a:	bc80      	pop	{r7}
   80a4c:	4770      	bx	lr
   80a4e:	bf00      	nop
   80a50:	003d0900 	.word	0x003d0900
   80a54:	007a1200 	.word	0x007a1200
   80a58:	00b71b00 	.word	0x00b71b00

00080a5c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   80a5c:	b580      	push	{r7, lr}
   80a5e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
   80a60:	2006      	movs	r0, #6
   80a62:	4b04      	ldr	r3, [pc, #16]	; (80a74 <sysclk_get_main_hz+0x18>)
   80a64:	4798      	blx	r3
   80a66:	4602      	mov	r2, r0
   80a68:	4613      	mov	r3, r2
   80a6a:	00db      	lsls	r3, r3, #3
   80a6c:	1a9b      	subs	r3, r3, r2
   80a6e:	005b      	lsls	r3, r3, #1
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   80a70:	4618      	mov	r0, r3
   80a72:	bd80      	pop	{r7, pc}
   80a74:	000809e9 	.word	0x000809e9

00080a78 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
   80a78:	b580      	push	{r7, lr}
   80a7a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
   80a7c:	4b02      	ldr	r3, [pc, #8]	; (80a88 <sysclk_get_peripheral_hz+0x10>)
   80a7e:	4798      	blx	r3
   80a80:	4603      	mov	r3, r0
   80a82:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
   80a84:	4618      	mov	r0, r3
   80a86:	bd80      	pop	{r7, pc}
   80a88:	00080a5d 	.word	0x00080a5d

00080a8c <spi_init>:
sensor_to_motor_t stm;

uint8_t sens_buf[sizeof(stm)];

void spi_init(void)
{
   80a8c:	b580      	push	{r7, lr}
   80a8e:	af00      	add	r7, sp, #0
    configure_dmac();
   80a90:	4b02      	ldr	r3, [pc, #8]	; (80a9c <spi_init+0x10>)
   80a92:	4798      	blx	r3
    spi_master_initialize();
   80a94:	4b02      	ldr	r3, [pc, #8]	; (80aa0 <spi_init+0x14>)
   80a96:	4798      	blx	r3
}
   80a98:	bf00      	nop
   80a9a:	bd80      	pop	{r7, pc}
   80a9c:	00080bb9 	.word	0x00080bb9
   80aa0:	00080aa5 	.word	0x00080aa5

00080aa4 <spi_master_initialize>:

void spi_master_initialize(void)
{
   80aa4:	b590      	push	{r4, r7, lr}
   80aa6:	b085      	sub	sp, #20
   80aa8:	af00      	add	r7, sp, #0
    dmac_channel_disable(DMAC, 1);
   80aaa:	2101      	movs	r1, #1
   80aac:	4810      	ldr	r0, [pc, #64]	; (80af0 <spi_master_initialize+0x4c>)
   80aae:	4b11      	ldr	r3, [pc, #68]	; (80af4 <spi_master_initialize+0x50>)
   80ab0:	4798      	blx	r3
    dmac_channel_disable(DMAC, 0);
   80ab2:	2100      	movs	r1, #0
   80ab4:	480e      	ldr	r0, [pc, #56]	; (80af0 <spi_master_initialize+0x4c>)
   80ab6:	4b0f      	ldr	r3, [pc, #60]	; (80af4 <spi_master_initialize+0x50>)
   80ab8:	4798      	blx	r3
    pmc_enable_periph_clk(ID_USART1);
   80aba:	2012      	movs	r0, #18
   80abc:	4b0e      	ldr	r3, [pc, #56]	; (80af8 <spi_master_initialize+0x54>)
   80abe:	4798      	blx	r3
    usart_spi_disable(USART1);
   80ac0:	480e      	ldr	r0, [pc, #56]	; (80afc <spi_master_initialize+0x58>)
   80ac2:	4b0f      	ldr	r3, [pc, #60]	; (80b00 <spi_master_initialize+0x5c>)
   80ac4:	4798      	blx	r3

    usart_spi_opt_t spi_settings =
   80ac6:	4b0f      	ldr	r3, [pc, #60]	; (80b04 <spi_master_initialize+0x60>)
   80ac8:	463c      	mov	r4, r7
   80aca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   80acc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        .baudrate = 1000000,
        .char_length = US_MR_CHRL_8_BIT,
        .spi_mode = SPI_MODE_0,
        .channel_mode = US_MR_CHMODE_NORMAL
    };
    usart_init_spi_master(USART1, &spi_settings, sysclk_get_peripheral_hz());
   80ad0:	4b0d      	ldr	r3, [pc, #52]	; (80b08 <spi_master_initialize+0x64>)
   80ad2:	4798      	blx	r3
   80ad4:	4602      	mov	r2, r0
   80ad6:	463b      	mov	r3, r7
   80ad8:	4619      	mov	r1, r3
   80ada:	4808      	ldr	r0, [pc, #32]	; (80afc <spi_master_initialize+0x58>)
   80adc:	4b0b      	ldr	r3, [pc, #44]	; (80b0c <spi_master_initialize+0x68>)
   80ade:	4798      	blx	r3
    usart_spi_enable(USART1);
   80ae0:	4806      	ldr	r0, [pc, #24]	; (80afc <spi_master_initialize+0x58>)
   80ae2:	4b0b      	ldr	r3, [pc, #44]	; (80b10 <spi_master_initialize+0x6c>)
   80ae4:	4798      	blx	r3
}
   80ae6:	bf00      	nop
   80ae8:	3714      	adds	r7, #20
   80aea:	46bd      	mov	sp, r7
   80aec:	bd90      	pop	{r4, r7, pc}
   80aee:	bf00      	nop
   80af0:	400c4000 	.word	0x400c4000
   80af4:	0008368b 	.word	0x0008368b
   80af8:	00083a49 	.word	0x00083a49
   80afc:	4009c000 	.word	0x4009c000
   80b00:	00080185 	.word	0x00080185
   80b04:	000896ec 	.word	0x000896ec
   80b08:	00080a79 	.word	0x00080a79
   80b0c:	00080791 	.word	0x00080791
   80b10:	00080161 	.word	0x00080161

00080b14 <spi_master_transfer>:

void spi_master_transfer(void *p_buf, uint32_t ul_size)
{
   80b14:	b580      	push	{r7, lr}
   80b16:	b088      	sub	sp, #32
   80b18:	af00      	add	r7, sp, #0
   80b1a:	6078      	str	r0, [r7, #4]
   80b1c:	6039      	str	r1, [r7, #0]
    dma_transfer_descriptor_t dmac_trans;

    usart_spi_force_chip_select(USART1);
   80b1e:	481c      	ldr	r0, [pc, #112]	; (80b90 <spi_master_transfer+0x7c>)
   80b20:	4b1c      	ldr	r3, [pc, #112]	; (80b94 <spi_master_transfer+0x80>)
   80b22:	4798      	blx	r3

    dmac_channel_disable(DMAC, 1);
   80b24:	2101      	movs	r1, #1
   80b26:	481c      	ldr	r0, [pc, #112]	; (80b98 <spi_master_transfer+0x84>)
   80b28:	4b1c      	ldr	r3, [pc, #112]	; (80b9c <spi_master_transfer+0x88>)
   80b2a:	4798      	blx	r3
    dmac_trans.ul_source_addr = (uint32_t) p_buf;
   80b2c:	687b      	ldr	r3, [r7, #4]
   80b2e:	60fb      	str	r3, [r7, #12]
    dmac_trans.ul_destination_addr = (uint32_t) & USART1->US_THR;
   80b30:	4b1b      	ldr	r3, [pc, #108]	; (80ba0 <spi_master_transfer+0x8c>)
   80b32:	613b      	str	r3, [r7, #16]
    dmac_trans.ul_ctrlA = ul_size | DMAC_CTRLA_SRC_WIDTH_BYTE | DMAC_CTRLA_DST_WIDTH_BYTE;
   80b34:	683b      	ldr	r3, [r7, #0]
   80b36:	617b      	str	r3, [r7, #20]
    dmac_trans.ul_ctrlB = DMAC_CTRLB_SRC_DSCR | DMAC_CTRLB_DST_DSCR | DMAC_CTRLB_FC_MEM2PER_DMA_FC | DMAC_CTRLB_SRC_INCR_INCREMENTING | DMAC_CTRLB_DST_INCR_FIXED;
   80b38:	4b1a      	ldr	r3, [pc, #104]	; (80ba4 <spi_master_transfer+0x90>)
   80b3a:	61bb      	str	r3, [r7, #24]
    dmac_trans.ul_descriptor_addr = 0;
   80b3c:	2300      	movs	r3, #0
   80b3e:	61fb      	str	r3, [r7, #28]
    dmac_channel_single_buf_transfer_init(DMAC, 1, &dmac_trans);
   80b40:	f107 030c 	add.w	r3, r7, #12
   80b44:	461a      	mov	r2, r3
   80b46:	2101      	movs	r1, #1
   80b48:	4813      	ldr	r0, [pc, #76]	; (80b98 <spi_master_transfer+0x84>)
   80b4a:	4b17      	ldr	r3, [pc, #92]	; (80ba8 <spi_master_transfer+0x94>)
   80b4c:	4798      	blx	r3
    dmac_channel_enable(DMAC, 1);
   80b4e:	2101      	movs	r1, #1
   80b50:	4811      	ldr	r0, [pc, #68]	; (80b98 <spi_master_transfer+0x84>)
   80b52:	4b16      	ldr	r3, [pc, #88]	; (80bac <spi_master_transfer+0x98>)
   80b54:	4798      	blx	r3

    dmac_channel_disable(DMAC, 0);
   80b56:	2100      	movs	r1, #0
   80b58:	480f      	ldr	r0, [pc, #60]	; (80b98 <spi_master_transfer+0x84>)
   80b5a:	4b10      	ldr	r3, [pc, #64]	; (80b9c <spi_master_transfer+0x88>)
   80b5c:	4798      	blx	r3
    dmac_trans.ul_source_addr = (uint32_t) & USART1->US_RHR;
   80b5e:	4b14      	ldr	r3, [pc, #80]	; (80bb0 <spi_master_transfer+0x9c>)
   80b60:	60fb      	str	r3, [r7, #12]
    dmac_trans.ul_destination_addr = (uint32_t) p_buf;
   80b62:	687b      	ldr	r3, [r7, #4]
   80b64:	613b      	str	r3, [r7, #16]
    dmac_trans.ul_ctrlA = ul_size | DMAC_CTRLA_SRC_WIDTH_BYTE | DMAC_CTRLA_DST_WIDTH_BYTE;
   80b66:	683b      	ldr	r3, [r7, #0]
   80b68:	617b      	str	r3, [r7, #20]
    dmac_trans.ul_ctrlB = DMAC_CTRLB_SRC_DSCR | DMAC_CTRLB_DST_DSCR | DMAC_CTRLB_FC_PER2MEM_DMA_FC | DMAC_CTRLB_SRC_INCR_FIXED | DMAC_CTRLB_DST_INCR_INCREMENTING;
   80b6a:	4b12      	ldr	r3, [pc, #72]	; (80bb4 <spi_master_transfer+0xa0>)
   80b6c:	61bb      	str	r3, [r7, #24]
    dmac_trans.ul_descriptor_addr = 0;
   80b6e:	2300      	movs	r3, #0
   80b70:	61fb      	str	r3, [r7, #28]
    dmac_channel_single_buf_transfer_init(DMAC, 0, (dma_transfer_descriptor_t *) & dmac_trans);
   80b72:	f107 030c 	add.w	r3, r7, #12
   80b76:	461a      	mov	r2, r3
   80b78:	2100      	movs	r1, #0
   80b7a:	4807      	ldr	r0, [pc, #28]	; (80b98 <spi_master_transfer+0x84>)
   80b7c:	4b0a      	ldr	r3, [pc, #40]	; (80ba8 <spi_master_transfer+0x94>)
   80b7e:	4798      	blx	r3
    dmac_channel_enable(DMAC, 0);
   80b80:	2100      	movs	r1, #0
   80b82:	4805      	ldr	r0, [pc, #20]	; (80b98 <spi_master_transfer+0x84>)
   80b84:	4b09      	ldr	r3, [pc, #36]	; (80bac <spi_master_transfer+0x98>)
   80b86:	4798      	blx	r3
}
   80b88:	bf00      	nop
   80b8a:	3720      	adds	r7, #32
   80b8c:	46bd      	mov	sp, r7
   80b8e:	bd80      	pop	{r7, pc}
   80b90:	4009c000 	.word	0x4009c000
   80b94:	00080965 	.word	0x00080965
   80b98:	400c4000 	.word	0x400c4000
   80b9c:	0008368b 	.word	0x0008368b
   80ba0:	4009c01c 	.word	0x4009c01c
   80ba4:	20310000 	.word	0x20310000
   80ba8:	000837a5 	.word	0x000837a5
   80bac:	0008366d 	.word	0x0008366d
   80bb0:	4009c018 	.word	0x4009c018
   80bb4:	02510000 	.word	0x02510000

00080bb8 <configure_dmac>:

void configure_dmac(void)
{
   80bb8:	b580      	push	{r7, lr}
   80bba:	b082      	sub	sp, #8
   80bbc:	af00      	add	r7, sp, #0
    uint32_t ul_cfg;

    /* Initialize and enable DMA controller. */
    pmc_enable_periph_clk(ID_DMAC);
   80bbe:	2027      	movs	r0, #39	; 0x27
   80bc0:	4b18      	ldr	r3, [pc, #96]	; (80c24 <configure_dmac+0x6c>)
   80bc2:	4798      	blx	r3
    dmac_init(DMAC);
   80bc4:	4818      	ldr	r0, [pc, #96]	; (80c28 <configure_dmac+0x70>)
   80bc6:	4b19      	ldr	r3, [pc, #100]	; (80c2c <configure_dmac+0x74>)
   80bc8:	4798      	blx	r3
    dmac_set_priority_mode(DMAC, DMAC_PRIORITY_ROUND_ROBIN);
   80bca:	2110      	movs	r1, #16
   80bcc:	4816      	ldr	r0, [pc, #88]	; (80c28 <configure_dmac+0x70>)
   80bce:	4b18      	ldr	r3, [pc, #96]	; (80c30 <configure_dmac+0x78>)
   80bd0:	4798      	blx	r3
    dmac_enable(DMAC);
   80bd2:	4815      	ldr	r0, [pc, #84]	; (80c28 <configure_dmac+0x70>)
   80bd4:	4b17      	ldr	r3, [pc, #92]	; (80c34 <configure_dmac+0x7c>)
   80bd6:	4798      	blx	r3

    /* Configure DMA RX channel. */
    ul_cfg = 0;
   80bd8:	2300      	movs	r3, #0
   80bda:	607b      	str	r3, [r7, #4]
    ul_cfg |= DMAC_CFG_SRC_PER(14) | DMAC_CFG_SRC_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
   80bdc:	687b      	ldr	r3, [r7, #4]
   80bde:	f443 3381 	orr.w	r3, r3, #66048	; 0x10200
   80be2:	f043 030e 	orr.w	r3, r3, #14
   80be6:	607b      	str	r3, [r7, #4]
    dmac_channel_set_configuration(DMAC, 0, ul_cfg);
   80be8:	687a      	ldr	r2, [r7, #4]
   80bea:	2100      	movs	r1, #0
   80bec:	480e      	ldr	r0, [pc, #56]	; (80c28 <configure_dmac+0x70>)
   80bee:	4b12      	ldr	r3, [pc, #72]	; (80c38 <configure_dmac+0x80>)
   80bf0:	4798      	blx	r3

    /* Configure DMA TX channel. */
    ul_cfg = 0;
   80bf2:	2300      	movs	r3, #0
   80bf4:	607b      	str	r3, [r7, #4]
    ul_cfg |= DMAC_CFG_DST_PER(13) | DMAC_CFG_DST_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
   80bf6:	687b      	ldr	r3, [r7, #4]
   80bf8:	f443 3390 	orr.w	r3, r3, #73728	; 0x12000
   80bfc:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
   80c00:	607b      	str	r3, [r7, #4]
    dmac_channel_set_configuration(DMAC, 1, ul_cfg);
   80c02:	687a      	ldr	r2, [r7, #4]
   80c04:	2101      	movs	r1, #1
   80c06:	4808      	ldr	r0, [pc, #32]	; (80c28 <configure_dmac+0x70>)
   80c08:	4b0b      	ldr	r3, [pc, #44]	; (80c38 <configure_dmac+0x80>)
   80c0a:	4798      	blx	r3
    ul_cfg = 0;
    ul_cfg |= DMAC_CFG_DST_PER(1) | DMAC_CFG_DST_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
    dmac_channel_set_configuration(DMAC, 4, ul_cfg);
    #endif
    /* Enable receive channel interrupt for DMAC. */
    NVIC_EnableIRQ(DMAC_IRQn);
   80c0c:	2027      	movs	r0, #39	; 0x27
   80c0e:	4b0b      	ldr	r3, [pc, #44]	; (80c3c <configure_dmac+0x84>)
   80c10:	4798      	blx	r3
    dmac_enable_interrupt(DMAC, (1 << 0));
   80c12:	2101      	movs	r1, #1
   80c14:	4804      	ldr	r0, [pc, #16]	; (80c28 <configure_dmac+0x70>)
   80c16:	4b0a      	ldr	r3, [pc, #40]	; (80c40 <configure_dmac+0x88>)
   80c18:	4798      	blx	r3
}
   80c1a:	bf00      	nop
   80c1c:	3708      	adds	r7, #8
   80c1e:	46bd      	mov	sp, r7
   80c20:	bd80      	pop	{r7, pc}
   80c22:	bf00      	nop
   80c24:	00083a49 	.word	0x00083a49
   80c28:	400c4000 	.word	0x400c4000
   80c2c:	000835c5 	.word	0x000835c5
   80c30:	000835e1 	.word	0x000835e1
   80c34:	00083607 	.word	0x00083607
   80c38:	0008377b 	.word	0x0008377b
   80c3c:	000809b9 	.word	0x000809b9
   80c40:	0008363d 	.word	0x0008363d

00080c44 <DMAC_Handler>:

void DMAC_Handler(void)
{
   80c44:	b580      	push	{r7, lr}
   80c46:	af00      	add	r7, sp, #0
    static uint32_t ul_status;

    ul_status = dmac_get_status(DMAC);
   80c48:	480a      	ldr	r0, [pc, #40]	; (80c74 <DMAC_Handler+0x30>)
   80c4a:	4b0b      	ldr	r3, [pc, #44]	; (80c78 <DMAC_Handler+0x34>)
   80c4c:	4798      	blx	r3
   80c4e:	4602      	mov	r2, r0
   80c50:	4b0a      	ldr	r3, [pc, #40]	; (80c7c <DMAC_Handler+0x38>)
   80c52:	601a      	str	r2, [r3, #0]
    
    if (ul_status & (1 << 0))
   80c54:	4b09      	ldr	r3, [pc, #36]	; (80c7c <DMAC_Handler+0x38>)
   80c56:	681b      	ldr	r3, [r3, #0]
   80c58:	f003 0301 	and.w	r3, r3, #1
   80c5c:	2b00      	cmp	r3, #0
   80c5e:	d007      	beq.n	80c70 <DMAC_Handler+0x2c>
    {
        usart_spi_release_chip_select(USART1);
   80c60:	4807      	ldr	r0, [pc, #28]	; (80c80 <DMAC_Handler+0x3c>)
   80c62:	4b08      	ldr	r3, [pc, #32]	; (80c84 <DMAC_Handler+0x40>)
   80c64:	4798      	blx	r3
        memcpy(&stm, &sens_buf, sizeof(stm));
   80c66:	2210      	movs	r2, #16
   80c68:	4907      	ldr	r1, [pc, #28]	; (80c88 <DMAC_Handler+0x44>)
   80c6a:	4808      	ldr	r0, [pc, #32]	; (80c8c <DMAC_Handler+0x48>)
   80c6c:	4b08      	ldr	r3, [pc, #32]	; (80c90 <DMAC_Handler+0x4c>)
   80c6e:	4798      	blx	r3
    }
}
   80c70:	bf00      	nop
   80c72:	bd80      	pop	{r7, pc}
   80c74:	400c4000 	.word	0x400c4000
   80c78:	00083657 	.word	0x00083657
   80c7c:	20070b70 	.word	0x20070b70
   80c80:	4009c000 	.word	0x4009c000
   80c84:	0008097f 	.word	0x0008097f
   80c88:	20070e08 	.word	0x20070e08
   80c8c:	20070e20 	.word	0x20070e20
   80c90:	00085609 	.word	0x00085609

00080c94 <NVIC_EnableIRQ>:
{
   80c94:	b480      	push	{r7}
   80c96:	b083      	sub	sp, #12
   80c98:	af00      	add	r7, sp, #0
   80c9a:	4603      	mov	r3, r0
   80c9c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80c9e:	4908      	ldr	r1, [pc, #32]	; (80cc0 <NVIC_EnableIRQ+0x2c>)
   80ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80ca4:	095b      	lsrs	r3, r3, #5
   80ca6:	79fa      	ldrb	r2, [r7, #7]
   80ca8:	f002 021f 	and.w	r2, r2, #31
   80cac:	2001      	movs	r0, #1
   80cae:	fa00 f202 	lsl.w	r2, r0, r2
   80cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   80cb6:	bf00      	nop
   80cb8:	370c      	adds	r7, #12
   80cba:	46bd      	mov	sp, r7
   80cbc:	bc80      	pop	{r7}
   80cbe:	4770      	bx	lr
   80cc0:	e000e100 	.word	0xe000e100

00080cc4 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
   80cc4:	b480      	push	{r7}
   80cc6:	b083      	sub	sp, #12
   80cc8:	af00      	add	r7, sp, #0
   80cca:	4603      	mov	r3, r0
   80ccc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   80cce:	4909      	ldr	r1, [pc, #36]	; (80cf4 <NVIC_ClearPendingIRQ+0x30>)
   80cd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80cd4:	095b      	lsrs	r3, r3, #5
   80cd6:	79fa      	ldrb	r2, [r7, #7]
   80cd8:	f002 021f 	and.w	r2, r2, #31
   80cdc:	2001      	movs	r0, #1
   80cde:	fa00 f202 	lsl.w	r2, r0, r2
   80ce2:	3360      	adds	r3, #96	; 0x60
   80ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   80ce8:	bf00      	nop
   80cea:	370c      	adds	r7, #12
   80cec:	46bd      	mov	sp, r7
   80cee:	bc80      	pop	{r7}
   80cf0:	4770      	bx	lr
   80cf2:	bf00      	nop
   80cf4:	e000e100 	.word	0xe000e100

00080cf8 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
   80cf8:	b480      	push	{r7}
   80cfa:	b083      	sub	sp, #12
   80cfc:	af00      	add	r7, sp, #0
   80cfe:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   80d00:	687b      	ldr	r3, [r7, #4]
   80d02:	2208      	movs	r2, #8
   80d04:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   80d06:	687b      	ldr	r3, [r7, #4]
   80d08:	2220      	movs	r2, #32
   80d0a:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   80d0c:	687b      	ldr	r3, [r7, #4]
   80d0e:	2204      	movs	r2, #4
   80d10:	601a      	str	r2, [r3, #0]
}
   80d12:	bf00      	nop
   80d14:	370c      	adds	r7, #12
   80d16:	46bd      	mov	sp, r7
   80d18:	bc80      	pop	{r7}
   80d1a:	4770      	bx	lr

00080d1c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   80d1c:	b580      	push	{r7, lr}
   80d1e:	b084      	sub	sp, #16
   80d20:	af00      	add	r7, sp, #0
   80d22:	6078      	str	r0, [r7, #4]
   80d24:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
   80d26:	2300      	movs	r3, #0
   80d28:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   80d2a:	687b      	ldr	r3, [r7, #4]
   80d2c:	f04f 32ff 	mov.w	r2, #4294967295
   80d30:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   80d32:	687b      	ldr	r3, [r7, #4]
   80d34:	6a1b      	ldr	r3, [r3, #32]

	twi_disable_interrupt(p_twi, MASK_ALL_INTERRUPTS);
   80d36:	f04f 31ff 	mov.w	r1, #4294967295
   80d3a:	6878      	ldr	r0, [r7, #4]
   80d3c:	4b14      	ldr	r3, [pc, #80]	; (80d90 <twi_master_init+0x74>)
   80d3e:	4798      	blx	r3

	/* Reset TWI peripheral */
	twi_reset(p_twi);
   80d40:	6878      	ldr	r0, [r7, #4]
   80d42:	4b14      	ldr	r3, [pc, #80]	; (80d94 <twi_master_init+0x78>)
   80d44:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
   80d46:	6878      	ldr	r0, [r7, #4]
   80d48:	4b13      	ldr	r3, [pc, #76]	; (80d98 <twi_master_init+0x7c>)
   80d4a:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   80d4c:	683b      	ldr	r3, [r7, #0]
   80d4e:	6859      	ldr	r1, [r3, #4]
   80d50:	683b      	ldr	r3, [r7, #0]
   80d52:	681b      	ldr	r3, [r3, #0]
   80d54:	461a      	mov	r2, r3
   80d56:	6878      	ldr	r0, [r7, #4]
   80d58:	4b10      	ldr	r3, [pc, #64]	; (80d9c <twi_master_init+0x80>)
   80d5a:	4798      	blx	r3
   80d5c:	4603      	mov	r3, r0
   80d5e:	2b01      	cmp	r3, #1
   80d60:	d101      	bne.n	80d66 <twi_master_init+0x4a>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
   80d62:	2301      	movs	r3, #1
   80d64:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
   80d66:	683b      	ldr	r3, [r7, #0]
   80d68:	7a5b      	ldrb	r3, [r3, #9]
   80d6a:	2b01      	cmp	r3, #1
   80d6c:	d102      	bne.n	80d74 <twi_master_init+0x58>
		p_twi->TWI_CR = TWI_CR_QUICK;
   80d6e:	687b      	ldr	r3, [r7, #4]
   80d70:	2240      	movs	r2, #64	; 0x40
   80d72:	601a      	str	r2, [r3, #0]
	}
    
    /* Error interrupts are always enabled. */
    twi_enable_interrupt(p_twi, IER_ERROR_INTERRUPTS);
   80d74:	f44f 7150 	mov.w	r1, #832	; 0x340
   80d78:	6878      	ldr	r0, [r7, #4]
   80d7a:	4b09      	ldr	r3, [pc, #36]	; (80da0 <twi_master_init+0x84>)
   80d7c:	4798      	blx	r3

    twiBusy = false;
   80d7e:	4b09      	ldr	r3, [pc, #36]	; (80da4 <twi_master_init+0x88>)
   80d80:	2200      	movs	r2, #0
   80d82:	701a      	strb	r2, [r3, #0]
    
	return status;
   80d84:	68fb      	ldr	r3, [r7, #12]
}
   80d86:	4618      	mov	r0, r3
   80d88:	3710      	adds	r7, #16
   80d8a:	46bd      	mov	sp, r7
   80d8c:	bd80      	pop	{r7, pc}
   80d8e:	bf00      	nop
   80d90:	000812ef 	.word	0x000812ef
   80d94:	00081351 	.word	0x00081351
   80d98:	00080cf9 	.word	0x00080cf9
   80d9c:	00080da9 	.word	0x00080da9
   80da0:	000812d5 	.word	0x000812d5
   80da4:	20070d94 	.word	0x20070d94

00080da8 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
   80da8:	b480      	push	{r7}
   80daa:	b089      	sub	sp, #36	; 0x24
   80dac:	af00      	add	r7, sp, #0
   80dae:	60f8      	str	r0, [r7, #12]
   80db0:	60b9      	str	r1, [r7, #8]
   80db2:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
   80db4:	2300      	movs	r3, #0
   80db6:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80db8:	68bb      	ldr	r3, [r7, #8]
   80dba:	4a34      	ldr	r2, [pc, #208]	; (80e8c <twi_set_speed+0xe4>)
   80dbc:	4293      	cmp	r3, r2
   80dbe:	d901      	bls.n	80dc4 <twi_set_speed+0x1c>
		return FAIL;
   80dc0:	2301      	movs	r3, #1
   80dc2:	e05d      	b.n	80e80 <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
   80dc4:	68bb      	ldr	r3, [r7, #8]
   80dc6:	4a32      	ldr	r2, [pc, #200]	; (80e90 <twi_set_speed+0xe8>)
   80dc8:	4293      	cmp	r3, r2
   80dca:	d937      	bls.n	80e3c <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   80dcc:	687b      	ldr	r3, [r7, #4]
   80dce:	4a31      	ldr	r2, [pc, #196]	; (80e94 <twi_set_speed+0xec>)
   80dd0:	fba2 2303 	umull	r2, r3, r2, r3
   80dd4:	0b9b      	lsrs	r3, r3, #14
   80dd6:	3b04      	subs	r3, #4
   80dd8:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   80dda:	68ba      	ldr	r2, [r7, #8]
   80ddc:	4b2e      	ldr	r3, [pc, #184]	; (80e98 <twi_set_speed+0xf0>)
   80dde:	4413      	add	r3, r2
   80de0:	009b      	lsls	r3, r3, #2
   80de2:	687a      	ldr	r2, [r7, #4]
   80de4:	fbb2 f3f3 	udiv	r3, r2, r3
   80de8:	3b04      	subs	r3, #4
   80dea:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80dec:	e005      	b.n	80dfa <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
   80dee:	69fb      	ldr	r3, [r7, #28]
   80df0:	3301      	adds	r3, #1
   80df2:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
   80df4:	697b      	ldr	r3, [r7, #20]
   80df6:	085b      	lsrs	r3, r3, #1
   80df8:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80dfa:	697b      	ldr	r3, [r7, #20]
   80dfc:	2bff      	cmp	r3, #255	; 0xff
   80dfe:	d909      	bls.n	80e14 <twi_set_speed+0x6c>
   80e00:	69fb      	ldr	r3, [r7, #28]
   80e02:	2b06      	cmp	r3, #6
   80e04:	d9f3      	bls.n	80dee <twi_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80e06:	e005      	b.n	80e14 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
   80e08:	69fb      	ldr	r3, [r7, #28]
   80e0a:	3301      	adds	r3, #1
   80e0c:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
   80e0e:	693b      	ldr	r3, [r7, #16]
   80e10:	085b      	lsrs	r3, r3, #1
   80e12:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80e14:	693b      	ldr	r3, [r7, #16]
   80e16:	2bff      	cmp	r3, #255	; 0xff
   80e18:	d902      	bls.n	80e20 <twi_set_speed+0x78>
   80e1a:	69fb      	ldr	r3, [r7, #28]
   80e1c:	2b06      	cmp	r3, #6
   80e1e:	d9f3      	bls.n	80e08 <twi_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   80e20:	697b      	ldr	r3, [r7, #20]
   80e22:	b2da      	uxtb	r2, r3
   80e24:	693b      	ldr	r3, [r7, #16]
   80e26:	021b      	lsls	r3, r3, #8
   80e28:	b29b      	uxth	r3, r3
   80e2a:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
   80e2c:	69fb      	ldr	r3, [r7, #28]
   80e2e:	041b      	lsls	r3, r3, #16
   80e30:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   80e34:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
   80e36:	68fb      	ldr	r3, [r7, #12]
   80e38:	611a      	str	r2, [r3, #16]
   80e3a:	e020      	b.n	80e7e <twi_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   80e3c:	68bb      	ldr	r3, [r7, #8]
   80e3e:	005b      	lsls	r3, r3, #1
   80e40:	687a      	ldr	r2, [r7, #4]
   80e42:	fbb2 f3f3 	udiv	r3, r2, r3
   80e46:	3b04      	subs	r3, #4
   80e48:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80e4a:	e005      	b.n	80e58 <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
   80e4c:	69fb      	ldr	r3, [r7, #28]
   80e4e:	3301      	adds	r3, #1
   80e50:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
   80e52:	69bb      	ldr	r3, [r7, #24]
   80e54:	085b      	lsrs	r3, r3, #1
   80e56:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80e58:	69bb      	ldr	r3, [r7, #24]
   80e5a:	2bff      	cmp	r3, #255	; 0xff
   80e5c:	d902      	bls.n	80e64 <twi_set_speed+0xbc>
   80e5e:	69fb      	ldr	r3, [r7, #28]
   80e60:	2b06      	cmp	r3, #6
   80e62:	d9f3      	bls.n	80e4c <twi_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80e64:	69bb      	ldr	r3, [r7, #24]
   80e66:	b2da      	uxtb	r2, r3
   80e68:	69bb      	ldr	r3, [r7, #24]
   80e6a:	021b      	lsls	r3, r3, #8
   80e6c:	b29b      	uxth	r3, r3
   80e6e:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
   80e70:	69fb      	ldr	r3, [r7, #28]
   80e72:	041b      	lsls	r3, r3, #16
   80e74:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80e78:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
   80e7a:	68fb      	ldr	r3, [r7, #12]
   80e7c:	611a      	str	r2, [r3, #16]
	}

	return PASS;
   80e7e:	2300      	movs	r3, #0
}
   80e80:	4618      	mov	r0, r3
   80e82:	3724      	adds	r7, #36	; 0x24
   80e84:	46bd      	mov	sp, r7
   80e86:	bc80      	pop	{r7}
   80e88:	4770      	bx	lr
   80e8a:	bf00      	nop
   80e8c:	00061a80 	.word	0x00061a80
   80e90:	0005dc00 	.word	0x0005dc00
   80e94:	057619f1 	.word	0x057619f1
   80e98:	3ffd1200 	.word	0x3ffd1200

00080e9c <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
   80e9c:	b480      	push	{r7}
   80e9e:	b085      	sub	sp, #20
   80ea0:	af00      	add	r7, sp, #0
   80ea2:	6078      	str	r0, [r7, #4]
   80ea4:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
   80ea6:	683b      	ldr	r3, [r7, #0]
   80ea8:	2b00      	cmp	r3, #0
   80eaa:	d101      	bne.n	80eb0 <twi_mk_addr+0x14>
		return 0;
   80eac:	2300      	movs	r3, #0
   80eae:	e01d      	b.n	80eec <twi_mk_addr+0x50>

	val = addr[0];
   80eb0:	687b      	ldr	r3, [r7, #4]
   80eb2:	781b      	ldrb	r3, [r3, #0]
   80eb4:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
   80eb6:	683b      	ldr	r3, [r7, #0]
   80eb8:	2b01      	cmp	r3, #1
   80eba:	dd09      	ble.n	80ed0 <twi_mk_addr+0x34>
		val <<= 8;
   80ebc:	68fb      	ldr	r3, [r7, #12]
   80ebe:	021b      	lsls	r3, r3, #8
   80ec0:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
   80ec2:	687b      	ldr	r3, [r7, #4]
   80ec4:	3301      	adds	r3, #1
   80ec6:	781b      	ldrb	r3, [r3, #0]
   80ec8:	461a      	mov	r2, r3
   80eca:	68fb      	ldr	r3, [r7, #12]
   80ecc:	4313      	orrs	r3, r2
   80ece:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
   80ed0:	683b      	ldr	r3, [r7, #0]
   80ed2:	2b02      	cmp	r3, #2
   80ed4:	dd09      	ble.n	80eea <twi_mk_addr+0x4e>
		val <<= 8;
   80ed6:	68fb      	ldr	r3, [r7, #12]
   80ed8:	021b      	lsls	r3, r3, #8
   80eda:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
   80edc:	687b      	ldr	r3, [r7, #4]
   80ede:	3302      	adds	r3, #2
   80ee0:	781b      	ldrb	r3, [r3, #0]
   80ee2:	461a      	mov	r2, r3
   80ee4:	68fb      	ldr	r3, [r7, #12]
   80ee6:	4313      	orrs	r3, r2
   80ee8:	60fb      	str	r3, [r7, #12]
	}
	return val;
   80eea:	68fb      	ldr	r3, [r7, #12]
}
   80eec:	4618      	mov	r0, r3
   80eee:	3714      	adds	r7, #20
   80ef0:	46bd      	mov	sp, r7
   80ef2:	bc80      	pop	{r7}
   80ef4:	4770      	bx	lr
	...

00080ef8 <twi_is_busy>:
	}
}
#endif
#if 1
uint8_t twi_is_busy(void)
{
   80ef8:	b480      	push	{r7}
   80efa:	af00      	add	r7, sp, #0
    return twiBusy;
   80efc:	4b02      	ldr	r3, [pc, #8]	; (80f08 <twi_is_busy+0x10>)
   80efe:	781b      	ldrb	r3, [r3, #0]
}
   80f00:	4618      	mov	r0, r3
   80f02:	46bd      	mov	sp, r7
   80f04:	bc80      	pop	{r7}
   80f06:	4770      	bx	lr
   80f08:	20070d94 	.word	0x20070d94

00080f0c <twi_get_tx_packet>:

twi_packet_t *twi_get_tx_packet(void)
{
   80f0c:	b480      	push	{r7}
   80f0e:	af00      	add	r7, sp, #0
    return &txPacket;
   80f10:	4b02      	ldr	r3, [pc, #8]	; (80f1c <twi_get_tx_packet+0x10>)
}
   80f12:	4618      	mov	r0, r3
   80f14:	46bd      	mov	sp, r7
   80f16:	bc80      	pop	{r7}
   80f18:	4770      	bx	lr
   80f1a:	bf00      	nop
   80f1c:	20070b74 	.word	0x20070b74

00080f20 <twi_get_rx_packet>:

twi_packet_t *twi_get_rx_packet(void)
{
   80f20:	b480      	push	{r7}
   80f22:	af00      	add	r7, sp, #0
    return &rxPacket;
   80f24:	4b02      	ldr	r3, [pc, #8]	; (80f30 <twi_get_rx_packet+0x10>)
}
   80f26:	4618      	mov	r0, r3
   80f28:	46bd      	mov	sp, r7
   80f2a:	bc80      	pop	{r7}
   80f2c:	4770      	bx	lr
   80f2e:	bf00      	nop
   80f30:	20070c84 	.word	0x20070c84

00080f34 <twi_pdc_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_pdc_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   80f34:	b580      	push	{r7, lr}
   80f36:	b084      	sub	sp, #16
   80f38:	af00      	add	r7, sp, #0
   80f3a:	6078      	str	r0, [r7, #4]
   80f3c:	6039      	str	r1, [r7, #0]
    pdc_packet_t rxPdcPacket;

    // Check argument
    if(p_packet->length == 0)
   80f3e:	683b      	ldr	r3, [r7, #0]
   80f40:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
   80f44:	2b00      	cmp	r3, #0
   80f46:	d101      	bne.n	80f4c <twi_pdc_master_read+0x18>
    {
        return TWI_INVALID_ARGUMENT;
   80f48:	2301      	movs	r3, #1
   80f4a:	e047      	b.n	80fdc <twi_pdc_master_read+0xa8>
    }
    
    twiBusy = true;
   80f4c:	4b25      	ldr	r3, [pc, #148]	; (80fe4 <twi_pdc_master_read+0xb0>)
   80f4e:	2201      	movs	r2, #1
   80f50:	701a      	strb	r2, [r3, #0]

    // Ensure Rx is already empty
    twi_read_byte(TWI0);
   80f52:	4825      	ldr	r0, [pc, #148]	; (80fe8 <twi_pdc_master_read+0xb4>)
   80f54:	4b25      	ldr	r3, [pc, #148]	; (80fec <twi_pdc_master_read+0xb8>)
   80f56:	4798      	blx	r3

    // Set read mode, slave address and 3 internal address byte lengths
    p_twi->TWI_MMR = 0;
   80f58:	687b      	ldr	r3, [r7, #4]
   80f5a:	2200      	movs	r2, #0
   80f5c:	605a      	str	r2, [r3, #4]
    p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) | ((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) & TWI_MMR_IADRSZ_Msk);
   80f5e:	683b      	ldr	r3, [r7, #0]
   80f60:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
   80f64:	041b      	lsls	r3, r3, #16
   80f66:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
   80f6a:	683b      	ldr	r3, [r7, #0]
   80f6c:	685b      	ldr	r3, [r3, #4]
   80f6e:	021b      	lsls	r3, r3, #8
   80f70:	f403 7340 	and.w	r3, r3, #768	; 0x300
   80f74:	4313      	orrs	r3, r2
   80f76:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
   80f7a:	687b      	ldr	r3, [r7, #4]
   80f7c:	605a      	str	r2, [r3, #4]

    // Set internal address for remote chip
    p_twi->TWI_IADR = 0;
   80f7e:	687b      	ldr	r3, [r7, #4]
   80f80:	2200      	movs	r2, #0
   80f82:	60da      	str	r2, [r3, #12]
    p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80f84:	683a      	ldr	r2, [r7, #0]
   80f86:	683b      	ldr	r3, [r7, #0]
   80f88:	685b      	ldr	r3, [r3, #4]
   80f8a:	4619      	mov	r1, r3
   80f8c:	4610      	mov	r0, r2
   80f8e:	4b18      	ldr	r3, [pc, #96]	; (80ff0 <twi_pdc_master_read+0xbc>)
   80f90:	4798      	blx	r3
   80f92:	4602      	mov	r2, r0
   80f94:	687b      	ldr	r3, [r7, #4]
   80f96:	60da      	str	r2, [r3, #12]
        twi_enable_interrupt(TWI0, IER_ERROR_INTERRUPTS);
    }
    else
    {
#endif
        rxPdcPacket.ul_addr = (uint32_t)p_packet->buffer;
   80f98:	683b      	ldr	r3, [r7, #0]
   80f9a:	3308      	adds	r3, #8
   80f9c:	60bb      	str	r3, [r7, #8]
        rxPdcPacket.ul_size = p_packet->length - 1;
   80f9e:	683b      	ldr	r3, [r7, #0]
   80fa0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
   80fa4:	3b01      	subs	r3, #1
   80fa6:	60fb      	str	r3, [r7, #12]
        pdc_rx_init(PDC_TWI0, &rxPdcPacket, NULL);
   80fa8:	f107 0308 	add.w	r3, r7, #8
   80fac:	2200      	movs	r2, #0
   80fae:	4619      	mov	r1, r3
   80fb0:	4810      	ldr	r0, [pc, #64]	; (80ff4 <twi_pdc_master_read+0xc0>)
   80fb2:	4b11      	ldr	r3, [pc, #68]	; (80ff8 <twi_pdc_master_read+0xc4>)
   80fb4:	4798      	blx	r3

        pdc_enable_transfer(PDC_TWI0, PERIPH_PTCR_RXTEN);
   80fb6:	2101      	movs	r1, #1
   80fb8:	480e      	ldr	r0, [pc, #56]	; (80ff4 <twi_pdc_master_read+0xc0>)
   80fba:	4b10      	ldr	r3, [pc, #64]	; (80ffc <twi_pdc_master_read+0xc8>)
   80fbc:	4798      	blx	r3
        TWI0->TWI_CR = TWI_CR_START;
   80fbe:	4b0a      	ldr	r3, [pc, #40]	; (80fe8 <twi_pdc_master_read+0xb4>)
   80fc0:	2201      	movs	r2, #1
   80fc2:	601a      	str	r2, [r3, #0]

        twi_enable_interrupt(p_twi, TWI_IER_ENDRX);
   80fc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80fc8:	6878      	ldr	r0, [r7, #4]
   80fca:	4b0d      	ldr	r3, [pc, #52]	; (81000 <twi_pdc_master_read+0xcc>)
   80fcc:	4798      	blx	r3
        NVIC_ClearPendingIRQ(TWI0_IRQn);
   80fce:	2016      	movs	r0, #22
   80fd0:	4b0c      	ldr	r3, [pc, #48]	; (81004 <twi_pdc_master_read+0xd0>)
   80fd2:	4798      	blx	r3
        NVIC_EnableIRQ(TWI0_IRQn);
   80fd4:	2016      	movs	r0, #22
   80fd6:	4b0c      	ldr	r3, [pc, #48]	; (81008 <twi_pdc_master_read+0xd4>)
   80fd8:	4798      	blx	r3
//    }

    return TWI_SUCCESS;
   80fda:	2300      	movs	r3, #0
}
   80fdc:	4618      	mov	r0, r3
   80fde:	3710      	adds	r7, #16
   80fe0:	46bd      	mov	sp, r7
   80fe2:	bd80      	pop	{r7, pc}
   80fe4:	20070d94 	.word	0x20070d94
   80fe8:	4008c000 	.word	0x4008c000
   80fec:	00081339 	.word	0x00081339
   80ff0:	00080e9d 	.word	0x00080e9d
   80ff4:	4008c100 	.word	0x4008c100
   80ff8:	000801eb 	.word	0x000801eb
   80ffc:	0008022d 	.word	0x0008022d
   81000:	000812d5 	.word	0x000812d5
   81004:	00080cc5 	.word	0x00080cc5
   81008:	00080c95 	.word	0x00080c95

0008100c <twi_pdc_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_pdc_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   8100c:	b580      	push	{r7, lr}
   8100e:	b084      	sub	sp, #16
   81010:	af00      	add	r7, sp, #0
   81012:	6078      	str	r0, [r7, #4]
   81014:	6039      	str	r1, [r7, #0]
    pdc_packet_t txPdcPacket;

    // Check argument
    if(p_packet->length == 0)
   81016:	683b      	ldr	r3, [r7, #0]
   81018:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
   8101c:	2b00      	cmp	r3, #0
   8101e:	d101      	bne.n	81024 <twi_pdc_master_write+0x18>
    {
        return TWI_INVALID_ARGUMENT;
   81020:	2301      	movs	r3, #1
   81022:	e040      	b.n	810a6 <twi_pdc_master_write+0x9a>
    }

    twiBusy = true;
   81024:	4b22      	ldr	r3, [pc, #136]	; (810b0 <twi_pdc_master_write+0xa4>)
   81026:	2201      	movs	r2, #1
   81028:	701a      	strb	r2, [r3, #0]

    txPdcPacket.ul_addr = (uint32_t)p_packet->buffer;
   8102a:	683b      	ldr	r3, [r7, #0]
   8102c:	3308      	adds	r3, #8
   8102e:	60bb      	str	r3, [r7, #8]
    txPdcPacket.ul_size = p_packet->length - 1;
   81030:	683b      	ldr	r3, [r7, #0]
   81032:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
   81036:	3b01      	subs	r3, #1
   81038:	60fb      	str	r3, [r7, #12]
    pdc_tx_init(PDC_TWI0, &txPdcPacket, NULL);
   8103a:	f107 0308 	add.w	r3, r7, #8
   8103e:	2200      	movs	r2, #0
   81040:	4619      	mov	r1, r3
   81042:	481c      	ldr	r0, [pc, #112]	; (810b4 <twi_pdc_master_write+0xa8>)
   81044:	4b1c      	ldr	r3, [pc, #112]	; (810b8 <twi_pdc_master_write+0xac>)
   81046:	4798      	blx	r3

    // Set write mode, slave address and 3 internal address byte lengths
    p_twi->TWI_MMR = 0;
   81048:	687b      	ldr	r3, [r7, #4]
   8104a:	2200      	movs	r2, #0
   8104c:	605a      	str	r2, [r3, #4]
    p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) | ((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) & TWI_MMR_IADRSZ_Msk);
   8104e:	683b      	ldr	r3, [r7, #0]
   81050:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
   81054:	041b      	lsls	r3, r3, #16
   81056:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
   8105a:	683b      	ldr	r3, [r7, #0]
   8105c:	685b      	ldr	r3, [r3, #4]
   8105e:	021b      	lsls	r3, r3, #8
   81060:	f403 7340 	and.w	r3, r3, #768	; 0x300
   81064:	431a      	orrs	r2, r3
   81066:	687b      	ldr	r3, [r7, #4]
   81068:	605a      	str	r2, [r3, #4]

    // Set internal address for remote chip
    p_twi->TWI_IADR = 0;
   8106a:	687b      	ldr	r3, [r7, #4]
   8106c:	2200      	movs	r2, #0
   8106e:	60da      	str	r2, [r3, #12]
    p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   81070:	683a      	ldr	r2, [r7, #0]
   81072:	683b      	ldr	r3, [r7, #0]
   81074:	685b      	ldr	r3, [r3, #4]
   81076:	4619      	mov	r1, r3
   81078:	4610      	mov	r0, r2
   8107a:	4b10      	ldr	r3, [pc, #64]	; (810bc <twi_pdc_master_write+0xb0>)
   8107c:	4798      	blx	r3
   8107e:	4602      	mov	r2, r0
   81080:	687b      	ldr	r3, [r7, #4]
   81082:	60da      	str	r2, [r3, #12]

    pdc_enable_transfer(PDC_TWI0, PERIPH_PTCR_TXTEN);
   81084:	f44f 7180 	mov.w	r1, #256	; 0x100
   81088:	480a      	ldr	r0, [pc, #40]	; (810b4 <twi_pdc_master_write+0xa8>)
   8108a:	4b0d      	ldr	r3, [pc, #52]	; (810c0 <twi_pdc_master_write+0xb4>)
   8108c:	4798      	blx	r3

    twi_enable_interrupt(p_twi, TWI_IER_ENDTX);
   8108e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   81092:	6878      	ldr	r0, [r7, #4]
   81094:	4b0b      	ldr	r3, [pc, #44]	; (810c4 <twi_pdc_master_write+0xb8>)
   81096:	4798      	blx	r3
    NVIC_ClearPendingIRQ(TWI0_IRQn);
   81098:	2016      	movs	r0, #22
   8109a:	4b0b      	ldr	r3, [pc, #44]	; (810c8 <twi_pdc_master_write+0xbc>)
   8109c:	4798      	blx	r3
    NVIC_EnableIRQ(TWI0_IRQn);
   8109e:	2016      	movs	r0, #22
   810a0:	4b0a      	ldr	r3, [pc, #40]	; (810cc <twi_pdc_master_write+0xc0>)
   810a2:	4798      	blx	r3

    return TWI_SUCCESS;
   810a4:	2300      	movs	r3, #0
}
   810a6:	4618      	mov	r0, r3
   810a8:	3710      	adds	r7, #16
   810aa:	46bd      	mov	sp, r7
   810ac:	bd80      	pop	{r7, pc}
   810ae:	bf00      	nop
   810b0:	20070d94 	.word	0x20070d94
   810b4:	4008c100 	.word	0x4008c100
   810b8:	000801a9 	.word	0x000801a9
   810bc:	00080e9d 	.word	0x00080e9d
   810c0:	0008022d 	.word	0x0008022d
   810c4:	000812d5 	.word	0x000812d5
   810c8:	00080cc5 	.word	0x00080cc5
   810cc:	00080c95 	.word	0x00080c95

000810d0 <twi_set_compass_rx_callback>:
 * \brief Callback function for TWI receive.
 *
 * \param callback Pointer to callback function.
 */
void twi_set_compass_rx_callback(void (*callback)(void))
{
   810d0:	b480      	push	{r7}
   810d2:	b083      	sub	sp, #12
   810d4:	af00      	add	r7, sp, #0
   810d6:	6078      	str	r0, [r7, #4]
    compassRxCallback = callback;
   810d8:	4a03      	ldr	r2, [pc, #12]	; (810e8 <twi_set_compass_rx_callback+0x18>)
   810da:	687b      	ldr	r3, [r7, #4]
   810dc:	6013      	str	r3, [r2, #0]
}
   810de:	bf00      	nop
   810e0:	370c      	adds	r7, #12
   810e2:	46bd      	mov	sp, r7
   810e4:	bc80      	pop	{r7}
   810e6:	4770      	bx	lr
   810e8:	20070da0 	.word	0x20070da0

000810ec <twi_set_compass_tx_callback>:
 * \brief Callback function for TWI transmit.
 *
 * \param callback Pointer to callback function.
 */
void twi_set_compass_tx_callback(void (*callback)(void))
{
   810ec:	b480      	push	{r7}
   810ee:	b083      	sub	sp, #12
   810f0:	af00      	add	r7, sp, #0
   810f2:	6078      	str	r0, [r7, #4]
    compassTxCallback = callback;
   810f4:	4a03      	ldr	r2, [pc, #12]	; (81104 <twi_set_compass_tx_callback+0x18>)
   810f6:	687b      	ldr	r3, [r7, #4]
   810f8:	6013      	str	r3, [r2, #0]
}
   810fa:	bf00      	nop
   810fc:	370c      	adds	r7, #12
   810fe:	46bd      	mov	sp, r7
   81100:	bc80      	pop	{r7}
   81102:	4770      	bx	lr
   81104:	20070d9c 	.word	0x20070d9c

00081108 <twi_set_lcd_tx_callback>:
 * \brief Callback function for TWI transmit.
 *
 * \param callback Pointer to callback function.
 */
void twi_set_lcd_tx_callback(void (*callback)(void))
{
   81108:	b480      	push	{r7}
   8110a:	b083      	sub	sp, #12
   8110c:	af00      	add	r7, sp, #0
   8110e:	6078      	str	r0, [r7, #4]
    lcdTxCallback = callback;
   81110:	4a03      	ldr	r2, [pc, #12]	; (81120 <twi_set_lcd_tx_callback+0x18>)
   81112:	687b      	ldr	r3, [r7, #4]
   81114:	6013      	str	r3, [r2, #0]
}
   81116:	bf00      	nop
   81118:	370c      	adds	r7, #12
   8111a:	46bd      	mov	sp, r7
   8111c:	bc80      	pop	{r7}
   8111e:	4770      	bx	lr
   81120:	20070d98 	.word	0x20070d98

00081124 <TWI0_Handler>:
/**
 * \brief TWI0 Interrupt handler.
 *
 */
void TWI0_Handler(void)
{
   81124:	b590      	push	{r4, r7, lr}
   81126:	b083      	sub	sp, #12
   81128:	af00      	add	r7, sp, #0
    uint32_t twi_status = twi_get_interrupt_status(TWI0) & twi_get_interrupt_mask(TWI0);
   8112a:	485d      	ldr	r0, [pc, #372]	; (812a0 <TWI0_Handler+0x17c>)
   8112c:	4b5d      	ldr	r3, [pc, #372]	; (812a4 <TWI0_Handler+0x180>)
   8112e:	4798      	blx	r3
   81130:	4604      	mov	r4, r0
   81132:	485b      	ldr	r0, [pc, #364]	; (812a0 <TWI0_Handler+0x17c>)
   81134:	4b5c      	ldr	r3, [pc, #368]	; (812a8 <TWI0_Handler+0x184>)
   81136:	4798      	blx	r3
   81138:	4603      	mov	r3, r0
   8113a:	4023      	ands	r3, r4
   8113c:	607b      	str	r3, [r7, #4]

    // End of PDC transfer -> switch PDC off and wait ready flag
    if(twi_status & TWI_SR_ENDTX)
   8113e:	687b      	ldr	r3, [r7, #4]
   81140:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   81144:	2b00      	cmp	r3, #0
   81146:	d014      	beq.n	81172 <TWI0_Handler+0x4e>
    {
        pdc_disable_transfer(PDC_TWI0, PERIPH_PTCR_TXTDIS);
   81148:	f44f 7100 	mov.w	r1, #512	; 0x200
   8114c:	4857      	ldr	r0, [pc, #348]	; (812ac <TWI0_Handler+0x188>)
   8114e:	4b58      	ldr	r3, [pc, #352]	; (812b0 <TWI0_Handler+0x18c>)
   81150:	4798      	blx	r3
        twi_disable_interrupt(TWI0, TWI_IER_ENDTX);
   81152:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   81156:	4852      	ldr	r0, [pc, #328]	; (812a0 <TWI0_Handler+0x17c>)
   81158:	4b56      	ldr	r3, [pc, #344]	; (812b4 <TWI0_Handler+0x190>)
   8115a:	4798      	blx	r3
        twi_enable_interrupt(TWI0, TWI_IER_TXRDY);
   8115c:	2104      	movs	r1, #4
   8115e:	4850      	ldr	r0, [pc, #320]	; (812a0 <TWI0_Handler+0x17c>)
   81160:	4b55      	ldr	r3, [pc, #340]	; (812b8 <TWI0_Handler+0x194>)
   81162:	4798      	blx	r3
        twi_status |= twi_get_interrupt_status(TWI0);
   81164:	484e      	ldr	r0, [pc, #312]	; (812a0 <TWI0_Handler+0x17c>)
   81166:	4b4f      	ldr	r3, [pc, #316]	; (812a4 <TWI0_Handler+0x180>)
   81168:	4798      	blx	r3
   8116a:	4602      	mov	r2, r0
   8116c:	687b      	ldr	r3, [r7, #4]
   8116e:	4313      	orrs	r3, r2
   81170:	607b      	str	r3, [r7, #4]
    }
    
    // Received ready flag -> send last byte
    if(twi_status & TWI_SR_TXRDY)
   81172:	687b      	ldr	r3, [r7, #4]
   81174:	f003 0304 	and.w	r3, r3, #4
   81178:	2b00      	cmp	r3, #0
   8117a:	d01a      	beq.n	811b2 <TWI0_Handler+0x8e>
    {
        twi_disable_interrupt(TWI0, TWI_IER_TXRDY);
   8117c:	2104      	movs	r1, #4
   8117e:	4848      	ldr	r0, [pc, #288]	; (812a0 <TWI0_Handler+0x17c>)
   81180:	4b4c      	ldr	r3, [pc, #304]	; (812b4 <TWI0_Handler+0x190>)
   81182:	4798      	blx	r3

		// Complete the transfer - stop and last byte 
		TWI0->TWI_CR = TWI_CR_STOP;
   81184:	4b46      	ldr	r3, [pc, #280]	; (812a0 <TWI0_Handler+0x17c>)
   81186:	2202      	movs	r2, #2
   81188:	601a      	str	r2, [r3, #0]
		TWI0->TWI_THR = txPacket.buffer[txPacket.length-1];
   8118a:	4a45      	ldr	r2, [pc, #276]	; (812a0 <TWI0_Handler+0x17c>)
   8118c:	4b4b      	ldr	r3, [pc, #300]	; (812bc <TWI0_Handler+0x198>)
   8118e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
   81192:	3b01      	subs	r3, #1
   81194:	4949      	ldr	r1, [pc, #292]	; (812bc <TWI0_Handler+0x198>)
   81196:	440b      	add	r3, r1
   81198:	7a1b      	ldrb	r3, [r3, #8]
   8119a:	6353      	str	r3, [r2, #52]	; 0x34

        twi_enable_interrupt(TWI0, TWI_IER_TXCOMP);
   8119c:	2101      	movs	r1, #1
   8119e:	4840      	ldr	r0, [pc, #256]	; (812a0 <TWI0_Handler+0x17c>)
   811a0:	4b45      	ldr	r3, [pc, #276]	; (812b8 <TWI0_Handler+0x194>)
   811a2:	4798      	blx	r3
        twi_status |= twi_get_interrupt_status(TWI0);
   811a4:	483e      	ldr	r0, [pc, #248]	; (812a0 <TWI0_Handler+0x17c>)
   811a6:	4b3f      	ldr	r3, [pc, #252]	; (812a4 <TWI0_Handler+0x180>)
   811a8:	4798      	blx	r3
   811aa:	4602      	mov	r2, r0
   811ac:	687b      	ldr	r3, [r7, #4]
   811ae:	4313      	orrs	r3, r2
   811b0:	607b      	str	r3, [r7, #4]
    }

    // End of transfer -> switch TWI off
    if(twi_status & TWI_SR_TXCOMP)
   811b2:	687b      	ldr	r3, [r7, #4]
   811b4:	f003 0301 	and.w	r3, r3, #1
   811b8:	2b00      	cmp	r3, #0
   811ba:	d014      	beq.n	811e6 <TWI0_Handler+0xc2>
    {
        twi_disable_interrupt(TWI0, TWI_IER_TXCOMP);
   811bc:	2101      	movs	r1, #1
   811be:	4838      	ldr	r0, [pc, #224]	; (812a0 <TWI0_Handler+0x17c>)
   811c0:	4b3c      	ldr	r3, [pc, #240]	; (812b4 <TWI0_Handler+0x190>)
   811c2:	4798      	blx	r3

        // If defined, call the connected function.
        if(compassTxCallback != NULL)
   811c4:	4b3e      	ldr	r3, [pc, #248]	; (812c0 <TWI0_Handler+0x19c>)
   811c6:	681b      	ldr	r3, [r3, #0]
   811c8:	2b00      	cmp	r3, #0
   811ca:	d002      	beq.n	811d2 <TWI0_Handler+0xae>
        {
            compassTxCallback();
   811cc:	4b3c      	ldr	r3, [pc, #240]	; (812c0 <TWI0_Handler+0x19c>)
   811ce:	681b      	ldr	r3, [r3, #0]
   811d0:	4798      	blx	r3
        }

        // If defined, call the connected function.
        if(lcdTxCallback != NULL)
   811d2:	4b3c      	ldr	r3, [pc, #240]	; (812c4 <TWI0_Handler+0x1a0>)
   811d4:	681b      	ldr	r3, [r3, #0]
   811d6:	2b00      	cmp	r3, #0
   811d8:	d002      	beq.n	811e0 <TWI0_Handler+0xbc>
        {
          lcdTxCallback();
   811da:	4b3a      	ldr	r3, [pc, #232]	; (812c4 <TWI0_Handler+0x1a0>)
   811dc:	681b      	ldr	r3, [r3, #0]
   811de:	4798      	blx	r3
        }

        twiBusy = false;
   811e0:	4b39      	ldr	r3, [pc, #228]	; (812c8 <TWI0_Handler+0x1a4>)
   811e2:	2200      	movs	r2, #0
   811e4:	701a      	strb	r2, [r3, #0]
    }

    // End of PDC transfer -> switch PDC off
    if(twi_status & TWI_SR_ENDRX)
   811e6:	687b      	ldr	r3, [r7, #4]
   811e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
   811ec:	2b00      	cmp	r3, #0
   811ee:	d016      	beq.n	8121e <TWI0_Handler+0xfa>
    {
        pdc_disable_transfer(PDC_TWI0, PERIPH_PTCR_RXTDIS);
   811f0:	2102      	movs	r1, #2
   811f2:	482e      	ldr	r0, [pc, #184]	; (812ac <TWI0_Handler+0x188>)
   811f4:	4b2e      	ldr	r3, [pc, #184]	; (812b0 <TWI0_Handler+0x18c>)
   811f6:	4798      	blx	r3
        twi_disable_interrupt(TWI0, TWI_IER_ENDRX);
   811f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   811fc:	4828      	ldr	r0, [pc, #160]	; (812a0 <TWI0_Handler+0x17c>)
   811fe:	4b2d      	ldr	r3, [pc, #180]	; (812b4 <TWI0_Handler+0x190>)
   81200:	4798      	blx	r3

        twi_enable_interrupt(TWI0, TWI_IER_RXRDY);
   81202:	2102      	movs	r1, #2
   81204:	4826      	ldr	r0, [pc, #152]	; (812a0 <TWI0_Handler+0x17c>)
   81206:	4b2c      	ldr	r3, [pc, #176]	; (812b8 <TWI0_Handler+0x194>)
   81208:	4798      	blx	r3
        TWI0->TWI_CR = TWI_CR_STOP;
   8120a:	4b25      	ldr	r3, [pc, #148]	; (812a0 <TWI0_Handler+0x17c>)
   8120c:	2202      	movs	r2, #2
   8120e:	601a      	str	r2, [r3, #0]

        twi_status |= twi_get_interrupt_status(TWI0);
   81210:	4823      	ldr	r0, [pc, #140]	; (812a0 <TWI0_Handler+0x17c>)
   81212:	4b24      	ldr	r3, [pc, #144]	; (812a4 <TWI0_Handler+0x180>)
   81214:	4798      	blx	r3
   81216:	4602      	mov	r2, r0
   81218:	687b      	ldr	r3, [r7, #4]
   8121a:	4313      	orrs	r3, r2
   8121c:	607b      	str	r3, [r7, #4]
    }

    // End of transfer -> switch TWI off
    if(twi_status & TWI_SR_RXRDY)
   8121e:	687b      	ldr	r3, [r7, #4]
   81220:	f003 0302 	and.w	r3, r3, #2
   81224:	2b00      	cmp	r3, #0
   81226:	d018      	beq.n	8125a <TWI0_Handler+0x136>
    {
        twi_disable_interrupt(TWI0, TWI_IER_RXRDY);
   81228:	2102      	movs	r1, #2
   8122a:	481d      	ldr	r0, [pc, #116]	; (812a0 <TWI0_Handler+0x17c>)
   8122c:	4b21      	ldr	r3, [pc, #132]	; (812b4 <TWI0_Handler+0x190>)
   8122e:	4798      	blx	r3

        // Read last data
        rxPacket.buffer[rxPacket.length-1] = TWI0->TWI_RHR;
   81230:	4b26      	ldr	r3, [pc, #152]	; (812cc <TWI0_Handler+0x1a8>)
   81232:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
   81236:	3b01      	subs	r3, #1
   81238:	4a19      	ldr	r2, [pc, #100]	; (812a0 <TWI0_Handler+0x17c>)
   8123a:	6b12      	ldr	r2, [r2, #48]	; 0x30
   8123c:	b2d1      	uxtb	r1, r2
   8123e:	4a23      	ldr	r2, [pc, #140]	; (812cc <TWI0_Handler+0x1a8>)
   81240:	4413      	add	r3, r2
   81242:	460a      	mov	r2, r1
   81244:	721a      	strb	r2, [r3, #8]

        // If defined, call the connected function.
        if(compassRxCallback != NULL)
   81246:	4b22      	ldr	r3, [pc, #136]	; (812d0 <TWI0_Handler+0x1ac>)
   81248:	681b      	ldr	r3, [r3, #0]
   8124a:	2b00      	cmp	r3, #0
   8124c:	d002      	beq.n	81254 <TWI0_Handler+0x130>
        {
            compassRxCallback();
   8124e:	4b20      	ldr	r3, [pc, #128]	; (812d0 <TWI0_Handler+0x1ac>)
   81250:	681b      	ldr	r3, [r3, #0]
   81252:	4798      	blx	r3
        }

        twiBusy = false;
   81254:	4b1c      	ldr	r3, [pc, #112]	; (812c8 <TWI0_Handler+0x1a4>)
   81256:	2200      	movs	r2, #0
   81258:	701a      	strb	r2, [r3, #0]
    }

	// An error occurred in either a transmission or reception.
    // Abort, stop the transmission and disable interrupts.
	if(twi_status & SR_ERROR_INTERRUPTS)
   8125a:	687b      	ldr	r3, [r7, #4]
   8125c:	f403 7350 	and.w	r3, r3, #832	; 0x340
   81260:	2b00      	cmp	r3, #0
   81262:	d019      	beq.n	81298 <TWI0_Handler+0x174>
    {
		// Stop the PDC
		pdc_disable_transfer(PDC_TWI0, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
   81264:	f240 2102 	movw	r1, #514	; 0x202
   81268:	4810      	ldr	r0, [pc, #64]	; (812ac <TWI0_Handler+0x188>)
   8126a:	4b11      	ldr	r3, [pc, #68]	; (812b0 <TWI0_Handler+0x18c>)
   8126c:	4798      	blx	r3

		if(!(twi_status & TWI_SR_NACK))
   8126e:	687b      	ldr	r3, [r7, #4]
   81270:	f403 7380 	and.w	r3, r3, #256	; 0x100
   81274:	2b00      	cmp	r3, #0
   81276:	d102      	bne.n	8127e <TWI0_Handler+0x15a>
        {
			// Do not send stop if NACK received. Handled by hardware
			TWI0->TWI_CR = TWI_CR_STOP;
   81278:	4b09      	ldr	r3, [pc, #36]	; (812a0 <TWI0_Handler+0x17c>)
   8127a:	2202      	movs	r2, #2
   8127c:	601a      	str	r2, [r3, #0]
		}
		twi_disable_interrupt(TWI0, TWI_IDR_ENDTX);
   8127e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   81282:	4807      	ldr	r0, [pc, #28]	; (812a0 <TWI0_Handler+0x17c>)
   81284:	4b0b      	ldr	r3, [pc, #44]	; (812b4 <TWI0_Handler+0x190>)
   81286:	4798      	blx	r3
		twi_disable_interrupt(TWI0, TWI_IDR_ENDRX);
   81288:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   8128c:	4804      	ldr	r0, [pc, #16]	; (812a0 <TWI0_Handler+0x17c>)
   8128e:	4b09      	ldr	r3, [pc, #36]	; (812b4 <TWI0_Handler+0x190>)
   81290:	4798      	blx	r3

        twiBusy = false;
   81292:	4b0d      	ldr	r3, [pc, #52]	; (812c8 <TWI0_Handler+0x1a4>)
   81294:	2200      	movs	r2, #0
   81296:	701a      	strb	r2, [r3, #0]
	}
}
   81298:	bf00      	nop
   8129a:	370c      	adds	r7, #12
   8129c:	46bd      	mov	sp, r7
   8129e:	bd90      	pop	{r4, r7, pc}
   812a0:	4008c000 	.word	0x4008c000
   812a4:	0008130d 	.word	0x0008130d
   812a8:	00081323 	.word	0x00081323
   812ac:	4008c100 	.word	0x4008c100
   812b0:	0008024d 	.word	0x0008024d
   812b4:	000812ef 	.word	0x000812ef
   812b8:	000812d5 	.word	0x000812d5
   812bc:	20070b74 	.word	0x20070b74
   812c0:	20070d9c 	.word	0x20070d9c
   812c4:	20070d98 	.word	0x20070d98
   812c8:	20070d94 	.word	0x20070d94
   812cc:	20070c84 	.word	0x20070c84
   812d0:	20070da0 	.word	0x20070da0

000812d4 <twi_enable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
   812d4:	b480      	push	{r7}
   812d6:	b083      	sub	sp, #12
   812d8:	af00      	add	r7, sp, #0
   812da:	6078      	str	r0, [r7, #4]
   812dc:	6039      	str	r1, [r7, #0]
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
   812de:	687b      	ldr	r3, [r7, #4]
   812e0:	683a      	ldr	r2, [r7, #0]
   812e2:	625a      	str	r2, [r3, #36]	; 0x24
}
   812e4:	bf00      	nop
   812e6:	370c      	adds	r7, #12
   812e8:	46bd      	mov	sp, r7
   812ea:	bc80      	pop	{r7}
   812ec:	4770      	bx	lr

000812ee <twi_disable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
   812ee:	b480      	push	{r7}
   812f0:	b083      	sub	sp, #12
   812f2:	af00      	add	r7, sp, #0
   812f4:	6078      	str	r0, [r7, #4]
   812f6:	6039      	str	r1, [r7, #0]
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
   812f8:	687b      	ldr	r3, [r7, #4]
   812fa:	683a      	ldr	r2, [r7, #0]
   812fc:	629a      	str	r2, [r3, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
   812fe:	687b      	ldr	r3, [r7, #4]
   81300:	6a1b      	ldr	r3, [r3, #32]
}
   81302:	bf00      	nop
   81304:	370c      	adds	r7, #12
   81306:	46bd      	mov	sp, r7
   81308:	bc80      	pop	{r7}
   8130a:	4770      	bx	lr

0008130c <twi_get_interrupt_status>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
   8130c:	b480      	push	{r7}
   8130e:	b083      	sub	sp, #12
   81310:	af00      	add	r7, sp, #0
   81312:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_SR;
   81314:	687b      	ldr	r3, [r7, #4]
   81316:	6a1b      	ldr	r3, [r3, #32]
}
   81318:	4618      	mov	r0, r3
   8131a:	370c      	adds	r7, #12
   8131c:	46bd      	mov	sp, r7
   8131e:	bc80      	pop	{r7}
   81320:	4770      	bx	lr

00081322 <twi_get_interrupt_mask>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
   81322:	b480      	push	{r7}
   81324:	b083      	sub	sp, #12
   81326:	af00      	add	r7, sp, #0
   81328:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_IMR;
   8132a:	687b      	ldr	r3, [r7, #4]
   8132c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
   8132e:	4618      	mov	r0, r3
   81330:	370c      	adds	r7, #12
   81332:	46bd      	mov	sp, r7
   81334:	bc80      	pop	{r7}
   81336:	4770      	bx	lr

00081338 <twi_read_byte>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The byte read.
 */
uint8_t twi_read_byte(Twi *p_twi)
{
   81338:	b480      	push	{r7}
   8133a:	b083      	sub	sp, #12
   8133c:	af00      	add	r7, sp, #0
   8133e:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_RHR;
   81340:	687b      	ldr	r3, [r7, #4]
   81342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81344:	b2db      	uxtb	r3, r3
}
   81346:	4618      	mov	r0, r3
   81348:	370c      	adds	r7, #12
   8134a:	46bd      	mov	sp, r7
   8134c:	bc80      	pop	{r7}
   8134e:	4770      	bx	lr

00081350 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
   81350:	b480      	push	{r7}
   81352:	b083      	sub	sp, #12
   81354:	af00      	add	r7, sp, #0
   81356:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   81358:	687b      	ldr	r3, [r7, #4]
   8135a:	2280      	movs	r2, #128	; 0x80
   8135c:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
   8135e:	687b      	ldr	r3, [r7, #4]
   81360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
   81362:	bf00      	nop
   81364:	370c      	adds	r7, #12
   81366:	46bd      	mov	sp, r7
   81368:	bc80      	pop	{r7}
   8136a:	4770      	bx	lr

0008136c <compass_init>:

//local function
static void compass_callback(void);

void compass_init(void)
{
   8136c:	b580      	push	{r7, lr}
   8136e:	b082      	sub	sp, #8
   81370:	af00      	add	r7, sp, #0
    twi_packet_t *rx_packet = twi_get_rx_packet();
   81372:	4b0d      	ldr	r3, [pc, #52]	; (813a8 <compass_init+0x3c>)
   81374:	4798      	blx	r3
   81376:	6078      	str	r0, [r7, #4]

    rx_packet->chip = 0x60;
   81378:	687b      	ldr	r3, [r7, #4]
   8137a:	2260      	movs	r2, #96	; 0x60
   8137c:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    rx_packet->addr[0] = 0x02;
   81380:	687b      	ldr	r3, [r7, #4]
   81382:	2202      	movs	r2, #2
   81384:	701a      	strb	r2, [r3, #0]
    rx_packet->addr_length = 1;
   81386:	687b      	ldr	r3, [r7, #4]
   81388:	2201      	movs	r2, #1
   8138a:	605a      	str	r2, [r3, #4]
    rx_packet->length = sizeof(direction);
   8138c:	687b      	ldr	r3, [r7, #4]
   8138e:	2202      	movs	r2, #2
   81390:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

    twi_set_compass_tx_callback(compass_callback);
   81394:	4805      	ldr	r0, [pc, #20]	; (813ac <compass_init+0x40>)
   81396:	4b06      	ldr	r3, [pc, #24]	; (813b0 <compass_init+0x44>)
   81398:	4798      	blx	r3
    twi_set_compass_rx_callback(compass_callback);
   8139a:	4804      	ldr	r0, [pc, #16]	; (813ac <compass_init+0x40>)
   8139c:	4b05      	ldr	r3, [pc, #20]	; (813b4 <compass_init+0x48>)
   8139e:	4798      	blx	r3
}
   813a0:	bf00      	nop
   813a2:	3708      	adds	r7, #8
   813a4:	46bd      	mov	sp, r7
   813a6:	bd80      	pop	{r7, pc}
   813a8:	00080f21 	.word	0x00080f21
   813ac:	00081475 	.word	0x00081475
   813b0:	000810ed 	.word	0x000810ed
   813b4:	000810d1 	.word	0x000810d1

000813b8 <update_compass>:

void update_compass(void)
{
   813b8:	b580      	push	{r7, lr}
   813ba:	b082      	sub	sp, #8
   813bc:	af00      	add	r7, sp, #0
    twi_packet_t *rx_packet = twi_get_rx_packet();
   813be:	4b1a      	ldr	r3, [pc, #104]	; (81428 <update_compass+0x70>)
   813c0:	4798      	blx	r3
   813c2:	6078      	str	r0, [r7, #4]

    if ((getTicks() - ul_ticks_compass) > 100)
   813c4:	4b19      	ldr	r3, [pc, #100]	; (8142c <update_compass+0x74>)
   813c6:	4798      	blx	r3
   813c8:	4602      	mov	r2, r0
   813ca:	4b19      	ldr	r3, [pc, #100]	; (81430 <update_compass+0x78>)
   813cc:	681b      	ldr	r3, [r3, #0]
   813ce:	1ad3      	subs	r3, r2, r3
   813d0:	2b64      	cmp	r3, #100	; 0x64
   813d2:	d926      	bls.n	81422 <update_compass+0x6a>
    {
        if(lcd_is_busy())
   813d4:	4b17      	ldr	r3, [pc, #92]	; (81434 <update_compass+0x7c>)
   813d6:	4798      	blx	r3
   813d8:	4603      	mov	r3, r0
   813da:	2b00      	cmp	r3, #0
   813dc:	d120      	bne.n	81420 <update_compass+0x68>
        {
            return;
        }

        ul_ticks_compass = getTicks();
   813de:	4b13      	ldr	r3, [pc, #76]	; (8142c <update_compass+0x74>)
   813e0:	4798      	blx	r3
   813e2:	4602      	mov	r2, r0
   813e4:	4b12      	ldr	r3, [pc, #72]	; (81430 <update_compass+0x78>)
   813e6:	601a      	str	r2, [r3, #0]
        
        compassIsBusy = true;
   813e8:	4b13      	ldr	r3, [pc, #76]	; (81438 <update_compass+0x80>)
   813ea:	2201      	movs	r2, #1
   813ec:	701a      	strb	r2, [r3, #0]
        if(twi_pdc_master_read(TWI0, rx_packet) == TWI_SUCCESS)
   813ee:	6879      	ldr	r1, [r7, #4]
   813f0:	4812      	ldr	r0, [pc, #72]	; (8143c <update_compass+0x84>)
   813f2:	4b13      	ldr	r3, [pc, #76]	; (81440 <update_compass+0x88>)
   813f4:	4798      	blx	r3
   813f6:	4603      	mov	r3, r0
   813f8:	2b00      	cmp	r3, #0
   813fa:	d104      	bne.n	81406 <update_compass+0x4e>
        {
            while(compassIsBusy);
   813fc:	bf00      	nop
   813fe:	4b0e      	ldr	r3, [pc, #56]	; (81438 <update_compass+0x80>)
   81400:	781b      	ldrb	r3, [r3, #0]
   81402:	2b00      	cmp	r3, #0
   81404:	d1fb      	bne.n	813fe <update_compass+0x46>
        }
        direction = (rx_packet->buffer[0] << 8) | rx_packet->buffer[1];
   81406:	687b      	ldr	r3, [r7, #4]
   81408:	7a1b      	ldrb	r3, [r3, #8]
   8140a:	021b      	lsls	r3, r3, #8
   8140c:	b21a      	sxth	r2, r3
   8140e:	687b      	ldr	r3, [r7, #4]
   81410:	7a5b      	ldrb	r3, [r3, #9]
   81412:	b21b      	sxth	r3, r3
   81414:	4313      	orrs	r3, r2
   81416:	b21b      	sxth	r3, r3
   81418:	b29a      	uxth	r2, r3
   8141a:	4b0a      	ldr	r3, [pc, #40]	; (81444 <update_compass+0x8c>)
   8141c:	801a      	strh	r2, [r3, #0]
   8141e:	e000      	b.n	81422 <update_compass+0x6a>
            return;
   81420:	bf00      	nop
    }
}
   81422:	3708      	adds	r7, #8
   81424:	46bd      	mov	sp, r7
   81426:	bd80      	pop	{r7, pc}
   81428:	00080f21 	.word	0x00080f21
   8142c:	00083085 	.word	0x00083085
   81430:	20070fd8 	.word	0x20070fd8
   81434:	000818bd 	.word	0x000818bd
   81438:	20070da4 	.word	0x20070da4
   8143c:	4008c000 	.word	0x4008c000
   81440:	00080f35 	.word	0x00080f35
   81444:	20070e38 	.word	0x20070e38

00081448 <set_compass_is_busy>:

void set_compass_is_busy(void)
{
   81448:	b480      	push	{r7}
   8144a:	af00      	add	r7, sp, #0
    compassIsBusy = true;
   8144c:	4b03      	ldr	r3, [pc, #12]	; (8145c <set_compass_is_busy+0x14>)
   8144e:	2201      	movs	r2, #1
   81450:	701a      	strb	r2, [r3, #0]
}
   81452:	bf00      	nop
   81454:	46bd      	mov	sp, r7
   81456:	bc80      	pop	{r7}
   81458:	4770      	bx	lr
   8145a:	bf00      	nop
   8145c:	20070da4 	.word	0x20070da4

00081460 <compass_is_busy>:

uint8_t compass_is_busy(void)
{
   81460:	b480      	push	{r7}
   81462:	af00      	add	r7, sp, #0
    return compassIsBusy;
   81464:	4b02      	ldr	r3, [pc, #8]	; (81470 <compass_is_busy+0x10>)
   81466:	781b      	ldrb	r3, [r3, #0]
}
   81468:	4618      	mov	r0, r3
   8146a:	46bd      	mov	sp, r7
   8146c:	bc80      	pop	{r7}
   8146e:	4770      	bx	lr
   81470:	20070da4 	.word	0x20070da4

00081474 <compass_callback>:
    return tmp_corr;
}*/

//local function
static void compass_callback(void)
{
   81474:	b480      	push	{r7}
   81476:	af00      	add	r7, sp, #0
    compassIsBusy = false;
   81478:	4b03      	ldr	r3, [pc, #12]	; (81488 <compass_callback+0x14>)
   8147a:	2200      	movs	r2, #0
   8147c:	701a      	strb	r2, [r3, #0]
}
   8147e:	bf00      	nop
   81480:	46bd      	mov	sp, r7
   81482:	bc80      	pop	{r7}
   81484:	4770      	bx	lr
   81486:	bf00      	nop
   81488:	20070da4 	.word	0x20070da4

0008148c <osc_get_rate>:
{
   8148c:	b480      	push	{r7}
   8148e:	b083      	sub	sp, #12
   81490:	af00      	add	r7, sp, #0
   81492:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   81494:	687b      	ldr	r3, [r7, #4]
   81496:	2b07      	cmp	r3, #7
   81498:	d825      	bhi.n	814e6 <osc_get_rate+0x5a>
   8149a:	a201      	add	r2, pc, #4	; (adr r2, 814a0 <osc_get_rate+0x14>)
   8149c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   814a0:	000814c1 	.word	0x000814c1
   814a4:	000814c7 	.word	0x000814c7
   814a8:	000814cd 	.word	0x000814cd
   814ac:	000814d3 	.word	0x000814d3
   814b0:	000814d7 	.word	0x000814d7
   814b4:	000814db 	.word	0x000814db
   814b8:	000814df 	.word	0x000814df
   814bc:	000814e3 	.word	0x000814e3
		return OSC_SLCK_32K_RC_HZ;
   814c0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   814c4:	e010      	b.n	814e8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   814c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   814ca:	e00d      	b.n	814e8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   814cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   814d0:	e00a      	b.n	814e8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   814d2:	4b08      	ldr	r3, [pc, #32]	; (814f4 <osc_get_rate+0x68>)
   814d4:	e008      	b.n	814e8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   814d6:	4b08      	ldr	r3, [pc, #32]	; (814f8 <osc_get_rate+0x6c>)
   814d8:	e006      	b.n	814e8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   814da:	4b08      	ldr	r3, [pc, #32]	; (814fc <osc_get_rate+0x70>)
   814dc:	e004      	b.n	814e8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   814de:	4b07      	ldr	r3, [pc, #28]	; (814fc <osc_get_rate+0x70>)
   814e0:	e002      	b.n	814e8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   814e2:	4b06      	ldr	r3, [pc, #24]	; (814fc <osc_get_rate+0x70>)
   814e4:	e000      	b.n	814e8 <osc_get_rate+0x5c>
	return 0;
   814e6:	2300      	movs	r3, #0
}
   814e8:	4618      	mov	r0, r3
   814ea:	370c      	adds	r7, #12
   814ec:	46bd      	mov	sp, r7
   814ee:	bc80      	pop	{r7}
   814f0:	4770      	bx	lr
   814f2:	bf00      	nop
   814f4:	003d0900 	.word	0x003d0900
   814f8:	007a1200 	.word	0x007a1200
   814fc:	00b71b00 	.word	0x00b71b00

00081500 <sysclk_get_main_hz>:
{
   81500:	b580      	push	{r7, lr}
   81502:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   81504:	2006      	movs	r0, #6
   81506:	4b04      	ldr	r3, [pc, #16]	; (81518 <sysclk_get_main_hz+0x18>)
   81508:	4798      	blx	r3
   8150a:	4602      	mov	r2, r0
   8150c:	4613      	mov	r3, r2
   8150e:	00db      	lsls	r3, r3, #3
   81510:	1a9b      	subs	r3, r3, r2
   81512:	005b      	lsls	r3, r3, #1
}
   81514:	4618      	mov	r0, r3
   81516:	bd80      	pop	{r7, pc}
   81518:	0008148d 	.word	0x0008148d

0008151c <sysclk_get_peripheral_hz>:
{
   8151c:	b580      	push	{r7, lr}
   8151e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   81520:	4b02      	ldr	r3, [pc, #8]	; (8152c <sysclk_get_peripheral_hz+0x10>)
   81522:	4798      	blx	r3
   81524:	4603      	mov	r3, r0
   81526:	085b      	lsrs	r3, r3, #1
}
   81528:	4618      	mov	r0, r3
   8152a:	bd80      	pop	{r7, pc}
   8152c:	00081501 	.word	0x00081501

00081530 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   81530:	b580      	push	{r7, lr}
   81532:	b082      	sub	sp, #8
   81534:	af00      	add	r7, sp, #0
   81536:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   81538:	6878      	ldr	r0, [r7, #4]
   8153a:	4b03      	ldr	r3, [pc, #12]	; (81548 <sysclk_enable_peripheral_clock+0x18>)
   8153c:	4798      	blx	r3
}
   8153e:	bf00      	nop
   81540:	3708      	adds	r7, #8
   81542:	46bd      	mov	sp, r7
   81544:	bd80      	pop	{r7, pc}
   81546:	bf00      	nop
   81548:	00083a49 	.word	0x00083a49

0008154c <twi_master_setup>:
typedef twi_options_t twi_master_options_t;
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
   8154c:	b580      	push	{r7, lr}
   8154e:	b082      	sub	sp, #8
   81550:	af00      	add	r7, sp, #0
   81552:	6078      	str	r0, [r7, #4]
   81554:	6039      	str	r1, [r7, #0]
	p_opt->master_clk = sysclk_get_peripheral_hz();
   81556:	4b10      	ldr	r3, [pc, #64]	; (81598 <twi_master_setup+0x4c>)
   81558:	4798      	blx	r3
   8155a:	4602      	mov	r2, r0
   8155c:	683b      	ldr	r3, [r7, #0]
   8155e:	601a      	str	r2, [r3, #0]
	p_opt->smbus      = 0;
   81560:	683b      	ldr	r3, [r7, #0]
   81562:	2200      	movs	r2, #0
   81564:	725a      	strb	r2, [r3, #9]
	} else {
		// Do Nothing
	}
#else
#if (!(SAMG51 || SAMG53 || SAMG54))
	if (p_twi == TWI0) {
   81566:	687b      	ldr	r3, [r7, #4]
   81568:	4a0c      	ldr	r2, [pc, #48]	; (8159c <twi_master_setup+0x50>)
   8156a:	4293      	cmp	r3, r2
   8156c:	d103      	bne.n	81576 <twi_master_setup+0x2a>
		sysclk_enable_peripheral_clock(ID_TWI0);
   8156e:	2016      	movs	r0, #22
   81570:	4b0b      	ldr	r3, [pc, #44]	; (815a0 <twi_master_setup+0x54>)
   81572:	4798      	blx	r3
   81574:	e006      	b.n	81584 <twi_master_setup+0x38>
	} else
#endif
	if (p_twi == TWI1) {
   81576:	687b      	ldr	r3, [r7, #4]
   81578:	4a0a      	ldr	r2, [pc, #40]	; (815a4 <twi_master_setup+0x58>)
   8157a:	4293      	cmp	r3, r2
   8157c:	d102      	bne.n	81584 <twi_master_setup+0x38>
		sysclk_enable_peripheral_clock(ID_TWI1);
   8157e:	2017      	movs	r0, #23
   81580:	4b07      	ldr	r3, [pc, #28]	; (815a0 <twi_master_setup+0x54>)
   81582:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   81584:	6839      	ldr	r1, [r7, #0]
   81586:	6878      	ldr	r0, [r7, #4]
   81588:	4b07      	ldr	r3, [pc, #28]	; (815a8 <twi_master_setup+0x5c>)
   8158a:	4798      	blx	r3
   8158c:	4603      	mov	r3, r0
}
   8158e:	4618      	mov	r0, r3
   81590:	3708      	adds	r7, #8
   81592:	46bd      	mov	sp, r7
   81594:	bd80      	pop	{r7, pc}
   81596:	bf00      	nop
   81598:	0008151d 	.word	0x0008151d
   8159c:	4008c000 	.word	0x4008c000
   815a0:	00081531 	.word	0x00081531
   815a4:	40090000 	.word	0x40090000
   815a8:	00080d1d 	.word	0x00080d1d

000815ac <lcd_init>:

/************************************************************
* Functions                                                 *
************************************************************/
void lcd_init(void)
{
   815ac:	b580      	push	{r7, lr}
   815ae:	af00      	add	r7, sp, #0
    twi_set_lcd_tx_callback(lcd_callback);
   815b0:	4821      	ldr	r0, [pc, #132]	; (81638 <lcd_init+0x8c>)
   815b2:	4b22      	ldr	r3, [pc, #136]	; (8163c <lcd_init+0x90>)
   815b4:	4798      	blx	r3

    memset((void *)&twiConfig, 0, sizeof(twiConfig));
   815b6:	220c      	movs	r2, #12
   815b8:	2100      	movs	r1, #0
   815ba:	4821      	ldr	r0, [pc, #132]	; (81640 <lcd_init+0x94>)
   815bc:	4b21      	ldr	r3, [pc, #132]	; (81644 <lcd_init+0x98>)
   815be:	4798      	blx	r3
    twiConfig.speed = 100000;
   815c0:	4b1f      	ldr	r3, [pc, #124]	; (81640 <lcd_init+0x94>)
   815c2:	4a21      	ldr	r2, [pc, #132]	; (81648 <lcd_init+0x9c>)
   815c4:	605a      	str	r2, [r3, #4]

    backlight = LCD_LIGHT_OFF;
   815c6:	4b21      	ldr	r3, [pc, #132]	; (8164c <lcd_init+0xa0>)
   815c8:	2200      	movs	r2, #0
   815ca:	701a      	strb	r2, [r3, #0]

    send_nibble(LCD_FUNTION_WRITE, 0x03);
   815cc:	2103      	movs	r1, #3
   815ce:	2000      	movs	r0, #0
   815d0:	4b1f      	ldr	r3, [pc, #124]	; (81650 <lcd_init+0xa4>)
   815d2:	4798      	blx	r3
    mdelay(LCD_INIT_WAIT_TIME);
   815d4:	2006      	movs	r0, #6
   815d6:	4b1f      	ldr	r3, [pc, #124]	; (81654 <lcd_init+0xa8>)
   815d8:	4798      	blx	r3
    send_nibble(LCD_FUNTION_WRITE, 0x03);
   815da:	2103      	movs	r1, #3
   815dc:	2000      	movs	r0, #0
   815de:	4b1c      	ldr	r3, [pc, #112]	; (81650 <lcd_init+0xa4>)
   815e0:	4798      	blx	r3
    mdelay(LCD_INIT_WAIT_TIME);
   815e2:	2006      	movs	r0, #6
   815e4:	4b1b      	ldr	r3, [pc, #108]	; (81654 <lcd_init+0xa8>)
   815e6:	4798      	blx	r3
    send_nibble(LCD_FUNTION_WRITE, 0x03);
   815e8:	2103      	movs	r1, #3
   815ea:	2000      	movs	r0, #0
   815ec:	4b18      	ldr	r3, [pc, #96]	; (81650 <lcd_init+0xa4>)
   815ee:	4798      	blx	r3
    mdelay(LCD_INIT_WAIT_TIME);
   815f0:	2006      	movs	r0, #6
   815f2:	4b18      	ldr	r3, [pc, #96]	; (81654 <lcd_init+0xa8>)
   815f4:	4798      	blx	r3
    send_nibble(LCD_FUNTION_WRITE, 0x02);     // Interface: 4-Bit
   815f6:	2102      	movs	r1, #2
   815f8:	2000      	movs	r0, #0
   815fa:	4b15      	ldr	r3, [pc, #84]	; (81650 <lcd_init+0xa4>)
   815fc:	4798      	blx	r3
    send_byte(LCD_FUNTION_WRITE, 0x28);       // Interface: 4-Bit, 2-lines, 5x8-dots
   815fe:	2128      	movs	r1, #40	; 0x28
   81600:	2000      	movs	r0, #0
   81602:	4b15      	ldr	r3, [pc, #84]	; (81658 <lcd_init+0xac>)
   81604:	4798      	blx	r3
    send_byte(LCD_FUNTION_WRITE, 0x08);       // Display off, cursor off, cursor is underline
   81606:	2108      	movs	r1, #8
   81608:	2000      	movs	r0, #0
   8160a:	4b13      	ldr	r3, [pc, #76]	; (81658 <lcd_init+0xac>)
   8160c:	4798      	blx	r3
    send_byte(LCD_FUNTION_WRITE, 0x01);       // Clear display
   8160e:	2101      	movs	r1, #1
   81610:	2000      	movs	r0, #0
   81612:	4b11      	ldr	r3, [pc, #68]	; (81658 <lcd_init+0xac>)
   81614:	4798      	blx	r3
    mdelay(LCD_CLEAR_WAIT_TIME);
   81616:	2003      	movs	r0, #3
   81618:	4b0e      	ldr	r3, [pc, #56]	; (81654 <lcd_init+0xa8>)
   8161a:	4798      	blx	r3
    send_byte(LCD_FUNTION_WRITE, 0x06);       // Cursor moves right, no display shift
   8161c:	2106      	movs	r1, #6
   8161e:	2000      	movs	r0, #0
   81620:	4b0d      	ldr	r3, [pc, #52]	; (81658 <lcd_init+0xac>)
   81622:	4798      	blx	r3
    send_byte(LCD_FUNTION_WRITE, 0x0C);       // Display on, cursor off, cursor is underline
   81624:	210c      	movs	r1, #12
   81626:	2000      	movs	r0, #0
   81628:	4b0b      	ldr	r3, [pc, #44]	; (81658 <lcd_init+0xac>)
   8162a:	4798      	blx	r3

    backlight = LCD_LIGHT_ON;
   8162c:	4b07      	ldr	r3, [pc, #28]	; (8164c <lcd_init+0xa0>)
   8162e:	2208      	movs	r2, #8
   81630:	701a      	strb	r2, [r3, #0]
}
   81632:	bf00      	nop
   81634:	bd80      	pop	{r7, pc}
   81636:	bf00      	nop
   81638:	00081b21 	.word	0x00081b21
   8163c:	00081109 	.word	0x00081109
   81640:	20070db0 	.word	0x20070db0
   81644:	000856f5 	.word	0x000856f5
   81648:	000186a0 	.word	0x000186a0
   8164c:	20070da5 	.word	0x20070da5
   81650:	000818d1 	.word	0x000818d1
   81654:	00083099 	.word	0x00083099
   81658:	000819e1 	.word	0x000819e1

0008165c <lcd_set_backlight>:

void lcd_set_backlight(backlight_t state)
{
   8165c:	b480      	push	{r7}
   8165e:	b083      	sub	sp, #12
   81660:	af00      	add	r7, sp, #0
   81662:	4603      	mov	r3, r0
   81664:	71fb      	strb	r3, [r7, #7]
    backlight = state;
   81666:	4a04      	ldr	r2, [pc, #16]	; (81678 <lcd_set_backlight+0x1c>)
   81668:	79fb      	ldrb	r3, [r7, #7]
   8166a:	7013      	strb	r3, [r2, #0]
//    send_byte(LCD_FUNTION_WRITE, 0x01);   // clear display
//    mdelay(LCD_CLEAR_WAIT_TIME);
}
   8166c:	bf00      	nop
   8166e:	370c      	adds	r7, #12
   81670:	46bd      	mov	sp, r7
   81672:	bc80      	pop	{r7}
   81674:	4770      	bx	lr
   81676:	bf00      	nop
   81678:	20070da5 	.word	0x20070da5

0008167c <lcd_clear>:

void lcd_clear(void)
{
   8167c:	b580      	push	{r7, lr}
   8167e:	af00      	add	r7, sp, #0
    send_byte(LCD_FUNTION_WRITE, 0x01);   // clear display
   81680:	2101      	movs	r1, #1
   81682:	2000      	movs	r0, #0
   81684:	4b03      	ldr	r3, [pc, #12]	; (81694 <lcd_clear+0x18>)
   81686:	4798      	blx	r3
    mdelay(LCD_CLEAR_WAIT_TIME);
   81688:	2003      	movs	r0, #3
   8168a:	4b03      	ldr	r3, [pc, #12]	; (81698 <lcd_clear+0x1c>)
   8168c:	4798      	blx	r3
}
   8168e:	bf00      	nop
   81690:	bd80      	pop	{r7, pc}
   81692:	bf00      	nop
   81694:	000819e1 	.word	0x000819e1
   81698:	00083099 	.word	0x00083099

0008169c <lcd_print_s>:
    sprintf(str, "%10lu", data);
    lcd_print_s(line, col, str);
}

void lcd_print_s(uint8_t line, uint8_t col, const char* str)
{
   8169c:	b590      	push	{r4, r7, lr}
   8169e:	b087      	sub	sp, #28
   816a0:	af00      	add	r7, sp, #0
   816a2:	4603      	mov	r3, r0
   816a4:	603a      	str	r2, [r7, #0]
   816a6:	71fb      	strb	r3, [r7, #7]
   816a8:	460b      	mov	r3, r1
   816aa:	71bb      	strb	r3, [r7, #6]
    twi_packet_t *tx_packet = twi_get_tx_packet();
   816ac:	4b75      	ldr	r3, [pc, #468]	; (81884 <lcd_print_s+0x1e8>)
   816ae:	4798      	blx	r3
   816b0:	6138      	str	r0, [r7, #16]
    uint8_t addr;
    uint8_t cmd;
    uint8_t byte;
    uint8_t count;
    
    while(lcdIsBusy | twi_is_busy())
   816b2:	e019      	b.n	816e8 <lcd_print_s+0x4c>
    {
        if((getTicks() - lcdStartTicks) > LCD_TIMEOUT_DELAY)
   816b4:	4b74      	ldr	r3, [pc, #464]	; (81888 <lcd_print_s+0x1ec>)
   816b6:	4798      	blx	r3
   816b8:	4602      	mov	r2, r0
   816ba:	4b74      	ldr	r3, [pc, #464]	; (8188c <lcd_print_s+0x1f0>)
   816bc:	681b      	ldr	r3, [r3, #0]
   816be:	1ad3      	subs	r3, r2, r3
   816c0:	2b0a      	cmp	r3, #10
   816c2:	d911      	bls.n	816e8 <lcd_print_s+0x4c>
        {
            lcdIsBusy = false;
   816c4:	4b72      	ldr	r3, [pc, #456]	; (81890 <lcd_print_s+0x1f4>)
   816c6:	2200      	movs	r2, #0
   816c8:	701a      	strb	r2, [r3, #0]
            lcdTimeoutErrorCntr++;
   816ca:	4b72      	ldr	r3, [pc, #456]	; (81894 <lcd_print_s+0x1f8>)
   816cc:	681b      	ldr	r3, [r3, #0]
   816ce:	3301      	adds	r3, #1
   816d0:	4a70      	ldr	r2, [pc, #448]	; (81894 <lcd_print_s+0x1f8>)
   816d2:	6013      	str	r3, [r2, #0]
            pdc_disable_transfer(PDC_TWI0, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
   816d4:	f240 2102 	movw	r1, #514	; 0x202
   816d8:	486f      	ldr	r0, [pc, #444]	; (81898 <lcd_print_s+0x1fc>)
   816da:	4b70      	ldr	r3, [pc, #448]	; (8189c <lcd_print_s+0x200>)
   816dc:	4798      	blx	r3
            twi_master_setup(TWI0, &twiConfig);
   816de:	4970      	ldr	r1, [pc, #448]	; (818a0 <lcd_print_s+0x204>)
   816e0:	4870      	ldr	r0, [pc, #448]	; (818a4 <lcd_print_s+0x208>)
   816e2:	4b71      	ldr	r3, [pc, #452]	; (818a8 <lcd_print_s+0x20c>)
   816e4:	4798      	blx	r3
            break;
   816e6:	e009      	b.n	816fc <lcd_print_s+0x60>
    while(lcdIsBusy | twi_is_busy())
   816e8:	4b70      	ldr	r3, [pc, #448]	; (818ac <lcd_print_s+0x210>)
   816ea:	4798      	blx	r3
   816ec:	4603      	mov	r3, r0
   816ee:	461a      	mov	r2, r3
   816f0:	4b67      	ldr	r3, [pc, #412]	; (81890 <lcd_print_s+0x1f4>)
   816f2:	781b      	ldrb	r3, [r3, #0]
   816f4:	4313      	orrs	r3, r2
   816f6:	b2db      	uxtb	r3, r3
   816f8:	2b00      	cmp	r3, #0
   816fa:	d1db      	bne.n	816b4 <lcd_print_s+0x18>
        }
    }

    tx_packet->chip = 0x27;
   816fc:	693b      	ldr	r3, [r7, #16]
   816fe:	2227      	movs	r2, #39	; 0x27
   81700:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    tx_packet->addr[0] = 0x00;
   81704:	693b      	ldr	r3, [r7, #16]
   81706:	2200      	movs	r2, #0
   81708:	701a      	strb	r2, [r3, #0]
    tx_packet->addr_length = 0;
   8170a:	693b      	ldr	r3, [r7, #16]
   8170c:	2200      	movs	r2, #0
   8170e:	605a      	str	r2, [r3, #4]
    
    // Calculate display address
    switch(line)
   81710:	79fb      	ldrb	r3, [r7, #7]
   81712:	2b03      	cmp	r3, #3
   81714:	d006      	beq.n	81724 <lcd_print_s+0x88>
   81716:	2b04      	cmp	r3, #4
   81718:	d007      	beq.n	8172a <lcd_print_s+0x8e>
   8171a:	2b02      	cmp	r3, #2
   8171c:	d108      	bne.n	81730 <lcd_print_s+0x94>
    {
        case 2:
        addr = 0x80 | 0x40;   // set address to start of line 2
   8171e:	23c0      	movs	r3, #192	; 0xc0
   81720:	75fb      	strb	r3, [r7, #23]
        break;
   81722:	e008      	b.n	81736 <lcd_print_s+0x9a>
        case 3:
        addr = 0x80 | 0x14;   // set address to start of line 3
   81724:	2394      	movs	r3, #148	; 0x94
   81726:	75fb      	strb	r3, [r7, #23]
        break;
   81728:	e005      	b.n	81736 <lcd_print_s+0x9a>
        case 4:
        addr = 0x80 | 0x54;   // set address to start of line 4
   8172a:	23d4      	movs	r3, #212	; 0xd4
   8172c:	75fb      	strb	r3, [r7, #23]
        break;
   8172e:	e002      	b.n	81736 <lcd_print_s+0x9a>
        case 1:
        default:
        addr = 0x80;          // set address to start of line 1
   81730:	2380      	movs	r3, #128	; 0x80
   81732:	75fb      	strb	r3, [r7, #23]
        break;
   81734:	bf00      	nop
    }
    addr += col;  // set column in the selected line
   81736:	7dfa      	ldrb	r2, [r7, #23]
   81738:	79bb      	ldrb	r3, [r7, #6]
   8173a:	4413      	add	r3, r2
   8173c:	75fb      	strb	r3, [r7, #23]

    // Set cursor
    cmd = LCD_FUNTION_WRITE | backlight;
   8173e:	4b5c      	ldr	r3, [pc, #368]	; (818b0 <lcd_print_s+0x214>)
   81740:	781b      	ldrb	r3, [r3, #0]
   81742:	73fb      	strb	r3, [r7, #15]
    tx_packet->buffer[0] = cmd | LCD_ENABLE_HIGH | (addr & 0xF0);
   81744:	7dfb      	ldrb	r3, [r7, #23]
   81746:	f023 030f 	bic.w	r3, r3, #15
   8174a:	b2da      	uxtb	r2, r3
   8174c:	7bfb      	ldrb	r3, [r7, #15]
   8174e:	4313      	orrs	r3, r2
   81750:	b2db      	uxtb	r3, r3
   81752:	f043 0304 	orr.w	r3, r3, #4
   81756:	b2da      	uxtb	r2, r3
   81758:	693b      	ldr	r3, [r7, #16]
   8175a:	721a      	strb	r2, [r3, #8]
    tx_packet->buffer[1] = cmd | LCD_ENABLE_LOW  | (addr & 0xF0);
   8175c:	f997 3017 	ldrsb.w	r3, [r7, #23]
   81760:	f023 030f 	bic.w	r3, r3, #15
   81764:	b25a      	sxtb	r2, r3
   81766:	f997 300f 	ldrsb.w	r3, [r7, #15]
   8176a:	4313      	orrs	r3, r2
   8176c:	b25b      	sxtb	r3, r3
   8176e:	b2da      	uxtb	r2, r3
   81770:	693b      	ldr	r3, [r7, #16]
   81772:	725a      	strb	r2, [r3, #9]
    tx_packet->buffer[2] = cmd | LCD_ENABLE_HIGH | ((addr & 0x0F) << 4);
   81774:	7dfb      	ldrb	r3, [r7, #23]
   81776:	011b      	lsls	r3, r3, #4
   81778:	b2da      	uxtb	r2, r3
   8177a:	7bfb      	ldrb	r3, [r7, #15]
   8177c:	4313      	orrs	r3, r2
   8177e:	b2db      	uxtb	r3, r3
   81780:	f043 0304 	orr.w	r3, r3, #4
   81784:	b2da      	uxtb	r2, r3
   81786:	693b      	ldr	r3, [r7, #16]
   81788:	729a      	strb	r2, [r3, #10]
    tx_packet->buffer[3] = cmd | LCD_ENABLE_LOW  | ((addr & 0x0F) << 4);
   8178a:	7dfb      	ldrb	r3, [r7, #23]
   8178c:	011b      	lsls	r3, r3, #4
   8178e:	b25a      	sxtb	r2, r3
   81790:	f997 300f 	ldrsb.w	r3, [r7, #15]
   81794:	4313      	orrs	r3, r2
   81796:	b25b      	sxtb	r3, r3
   81798:	b2da      	uxtb	r2, r3
   8179a:	693b      	ldr	r3, [r7, #16]
   8179c:	72da      	strb	r2, [r3, #11]
    
    // write string ...
    cmd = LCD_WRITE_DDR | backlight;
   8179e:	4b44      	ldr	r3, [pc, #272]	; (818b0 <lcd_print_s+0x214>)
   817a0:	781b      	ldrb	r3, [r3, #0]
   817a2:	f043 0301 	orr.w	r3, r3, #1
   817a6:	73fb      	strb	r3, [r7, #15]
    for(count = 0; count < strlen(str); count++)
   817a8:	2300      	movs	r3, #0
   817aa:	75bb      	strb	r3, [r7, #22]
   817ac:	e04b      	b.n	81846 <lcd_print_s+0x1aa>
    {
        byte = str[count];
   817ae:	7dbb      	ldrb	r3, [r7, #22]
   817b0:	683a      	ldr	r2, [r7, #0]
   817b2:	4413      	add	r3, r2
   817b4:	781b      	ldrb	r3, [r3, #0]
   817b6:	73bb      	strb	r3, [r7, #14]
        tx_packet->buffer[4 + count * 4 + 0] = cmd | LCD_ENABLE_HIGH | (byte & 0xF0);
   817b8:	7dbb      	ldrb	r3, [r7, #22]
   817ba:	3301      	adds	r3, #1
   817bc:	009b      	lsls	r3, r3, #2
   817be:	7bba      	ldrb	r2, [r7, #14]
   817c0:	f022 020f 	bic.w	r2, r2, #15
   817c4:	b2d1      	uxtb	r1, r2
   817c6:	7bfa      	ldrb	r2, [r7, #15]
   817c8:	430a      	orrs	r2, r1
   817ca:	b2d2      	uxtb	r2, r2
   817cc:	f042 0204 	orr.w	r2, r2, #4
   817d0:	b2d1      	uxtb	r1, r2
   817d2:	693a      	ldr	r2, [r7, #16]
   817d4:	4413      	add	r3, r2
   817d6:	460a      	mov	r2, r1
   817d8:	721a      	strb	r2, [r3, #8]
        tx_packet->buffer[4 + count * 4 + 1] = cmd | LCD_ENABLE_LOW  | (byte & 0xF0);
   817da:	7dbb      	ldrb	r3, [r7, #22]
   817dc:	3301      	adds	r3, #1
   817de:	009b      	lsls	r3, r3, #2
   817e0:	3301      	adds	r3, #1
   817e2:	f997 200e 	ldrsb.w	r2, [r7, #14]
   817e6:	f022 020f 	bic.w	r2, r2, #15
   817ea:	b251      	sxtb	r1, r2
   817ec:	f997 200f 	ldrsb.w	r2, [r7, #15]
   817f0:	430a      	orrs	r2, r1
   817f2:	b252      	sxtb	r2, r2
   817f4:	b2d1      	uxtb	r1, r2
   817f6:	693a      	ldr	r2, [r7, #16]
   817f8:	4413      	add	r3, r2
   817fa:	460a      	mov	r2, r1
   817fc:	721a      	strb	r2, [r3, #8]
        tx_packet->buffer[4 + count * 4 + 2] = cmd | LCD_ENABLE_HIGH | ((byte & 0x0F) << 4);
   817fe:	7dbb      	ldrb	r3, [r7, #22]
   81800:	3301      	adds	r3, #1
   81802:	009b      	lsls	r3, r3, #2
   81804:	3302      	adds	r3, #2
   81806:	7bba      	ldrb	r2, [r7, #14]
   81808:	0112      	lsls	r2, r2, #4
   8180a:	b2d1      	uxtb	r1, r2
   8180c:	7bfa      	ldrb	r2, [r7, #15]
   8180e:	430a      	orrs	r2, r1
   81810:	b2d2      	uxtb	r2, r2
   81812:	f042 0204 	orr.w	r2, r2, #4
   81816:	b2d1      	uxtb	r1, r2
   81818:	693a      	ldr	r2, [r7, #16]
   8181a:	4413      	add	r3, r2
   8181c:	460a      	mov	r2, r1
   8181e:	721a      	strb	r2, [r3, #8]
        tx_packet->buffer[4 + count * 4 + 3] = cmd | LCD_ENABLE_LOW  | ((byte & 0x0F) << 4);
   81820:	7dbb      	ldrb	r3, [r7, #22]
   81822:	3301      	adds	r3, #1
   81824:	009b      	lsls	r3, r3, #2
   81826:	3303      	adds	r3, #3
   81828:	7bba      	ldrb	r2, [r7, #14]
   8182a:	0112      	lsls	r2, r2, #4
   8182c:	b251      	sxtb	r1, r2
   8182e:	f997 200f 	ldrsb.w	r2, [r7, #15]
   81832:	430a      	orrs	r2, r1
   81834:	b252      	sxtb	r2, r2
   81836:	b2d1      	uxtb	r1, r2
   81838:	693a      	ldr	r2, [r7, #16]
   8183a:	4413      	add	r3, r2
   8183c:	460a      	mov	r2, r1
   8183e:	721a      	strb	r2, [r3, #8]
    for(count = 0; count < strlen(str); count++)
   81840:	7dbb      	ldrb	r3, [r7, #22]
   81842:	3301      	adds	r3, #1
   81844:	75bb      	strb	r3, [r7, #22]
   81846:	7dbc      	ldrb	r4, [r7, #22]
   81848:	6838      	ldr	r0, [r7, #0]
   8184a:	4b1a      	ldr	r3, [pc, #104]	; (818b4 <lcd_print_s+0x218>)
   8184c:	4798      	blx	r3
   8184e:	4603      	mov	r3, r0
   81850:	429c      	cmp	r4, r3
   81852:	d3ac      	bcc.n	817ae <lcd_print_s+0x112>
    }
    tx_packet->length = 4 + count * 4;
   81854:	7dbb      	ldrb	r3, [r7, #22]
   81856:	3301      	adds	r3, #1
   81858:	009b      	lsls	r3, r3, #2
   8185a:	461a      	mov	r2, r3
   8185c:	693b      	ldr	r3, [r7, #16]
   8185e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

    lcdIsBusy = true;
   81862:	4b0b      	ldr	r3, [pc, #44]	; (81890 <lcd_print_s+0x1f4>)
   81864:	2201      	movs	r2, #1
   81866:	701a      	strb	r2, [r3, #0]
    twi_pdc_master_write(TWI0, tx_packet);
   81868:	6939      	ldr	r1, [r7, #16]
   8186a:	480e      	ldr	r0, [pc, #56]	; (818a4 <lcd_print_s+0x208>)
   8186c:	4b12      	ldr	r3, [pc, #72]	; (818b8 <lcd_print_s+0x21c>)
   8186e:	4798      	blx	r3
    lcdStartTicks = getTicks();
   81870:	4b05      	ldr	r3, [pc, #20]	; (81888 <lcd_print_s+0x1ec>)
   81872:	4798      	blx	r3
   81874:	4602      	mov	r2, r0
   81876:	4b05      	ldr	r3, [pc, #20]	; (8188c <lcd_print_s+0x1f0>)
   81878:	601a      	str	r2, [r3, #0]
}
   8187a:	bf00      	nop
   8187c:	371c      	adds	r7, #28
   8187e:	46bd      	mov	sp, r7
   81880:	bd90      	pop	{r4, r7, pc}
   81882:	bf00      	nop
   81884:	00080f0d 	.word	0x00080f0d
   81888:	00083085 	.word	0x00083085
   8188c:	20070da8 	.word	0x20070da8
   81890:	20070da6 	.word	0x20070da6
   81894:	20070dac 	.word	0x20070dac
   81898:	4008c100 	.word	0x4008c100
   8189c:	0008024d 	.word	0x0008024d
   818a0:	20070db0 	.word	0x20070db0
   818a4:	4008c000 	.word	0x4008c000
   818a8:	0008154d 	.word	0x0008154d
   818ac:	00080ef9 	.word	0x00080ef9
   818b0:	20070da5 	.word	0x20070da5
   818b4:	000857dd 	.word	0x000857dd
   818b8:	0008100d 	.word	0x0008100d

000818bc <lcd_is_busy>:
    twi_pdc_master_write(TWI0, tx_packet);
    lcdStartTicks = getTicks();
}

uint8_t lcd_is_busy(void)
{
   818bc:	b480      	push	{r7}
   818be:	af00      	add	r7, sp, #0
    return lcdIsBusy;
   818c0:	4b02      	ldr	r3, [pc, #8]	; (818cc <lcd_is_busy+0x10>)
   818c2:	781b      	ldrb	r3, [r3, #0]
}
   818c4:	4618      	mov	r0, r3
   818c6:	46bd      	mov	sp, r7
   818c8:	bc80      	pop	{r7}
   818ca:	4770      	bx	lr
   818cc:	20070da6 	.word	0x20070da6

000818d0 <send_nibble>:

/************************************************************
* Local Functions                                           *
************************************************************/
static void send_nibble(uint8_t cmd, uint8_t byte)
{
   818d0:	b580      	push	{r7, lr}
   818d2:	b084      	sub	sp, #16
   818d4:	af00      	add	r7, sp, #0
   818d6:	4603      	mov	r3, r0
   818d8:	460a      	mov	r2, r1
   818da:	71fb      	strb	r3, [r7, #7]
   818dc:	4613      	mov	r3, r2
   818de:	71bb      	strb	r3, [r7, #6]
    twi_packet_t *tx_packet = twi_get_tx_packet();
   818e0:	4b32      	ldr	r3, [pc, #200]	; (819ac <send_nibble+0xdc>)
   818e2:	4798      	blx	r3
   818e4:	60f8      	str	r0, [r7, #12]

    while(lcdIsBusy | twi_is_busy())
   818e6:	e019      	b.n	8191c <send_nibble+0x4c>
    {
        if((getTicks() - lcdStartTicks) > LCD_TIMEOUT_DELAY)
   818e8:	4b31      	ldr	r3, [pc, #196]	; (819b0 <send_nibble+0xe0>)
   818ea:	4798      	blx	r3
   818ec:	4602      	mov	r2, r0
   818ee:	4b31      	ldr	r3, [pc, #196]	; (819b4 <send_nibble+0xe4>)
   818f0:	681b      	ldr	r3, [r3, #0]
   818f2:	1ad3      	subs	r3, r2, r3
   818f4:	2b0a      	cmp	r3, #10
   818f6:	d911      	bls.n	8191c <send_nibble+0x4c>
        {
            lcdIsBusy = false;
   818f8:	4b2f      	ldr	r3, [pc, #188]	; (819b8 <send_nibble+0xe8>)
   818fa:	2200      	movs	r2, #0
   818fc:	701a      	strb	r2, [r3, #0]
            lcdTimeoutErrorCntr++;
   818fe:	4b2f      	ldr	r3, [pc, #188]	; (819bc <send_nibble+0xec>)
   81900:	681b      	ldr	r3, [r3, #0]
   81902:	3301      	adds	r3, #1
   81904:	4a2d      	ldr	r2, [pc, #180]	; (819bc <send_nibble+0xec>)
   81906:	6013      	str	r3, [r2, #0]
            pdc_disable_transfer(PDC_TWI0, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
   81908:	f240 2102 	movw	r1, #514	; 0x202
   8190c:	482c      	ldr	r0, [pc, #176]	; (819c0 <send_nibble+0xf0>)
   8190e:	4b2d      	ldr	r3, [pc, #180]	; (819c4 <send_nibble+0xf4>)
   81910:	4798      	blx	r3
            twi_master_setup(TWI0, &twiConfig);
   81912:	492d      	ldr	r1, [pc, #180]	; (819c8 <send_nibble+0xf8>)
   81914:	482d      	ldr	r0, [pc, #180]	; (819cc <send_nibble+0xfc>)
   81916:	4b2e      	ldr	r3, [pc, #184]	; (819d0 <send_nibble+0x100>)
   81918:	4798      	blx	r3
            break;
   8191a:	e009      	b.n	81930 <send_nibble+0x60>
    while(lcdIsBusy | twi_is_busy())
   8191c:	4b2d      	ldr	r3, [pc, #180]	; (819d4 <send_nibble+0x104>)
   8191e:	4798      	blx	r3
   81920:	4603      	mov	r3, r0
   81922:	461a      	mov	r2, r3
   81924:	4b24      	ldr	r3, [pc, #144]	; (819b8 <send_nibble+0xe8>)
   81926:	781b      	ldrb	r3, [r3, #0]
   81928:	4313      	orrs	r3, r2
   8192a:	b2db      	uxtb	r3, r3
   8192c:	2b00      	cmp	r3, #0
   8192e:	d1db      	bne.n	818e8 <send_nibble+0x18>
        }
    }

    tx_packet->chip = 0x27;
   81930:	68fb      	ldr	r3, [r7, #12]
   81932:	2227      	movs	r2, #39	; 0x27
   81934:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    tx_packet->addr[0] = 0x00;
   81938:	68fb      	ldr	r3, [r7, #12]
   8193a:	2200      	movs	r2, #0
   8193c:	701a      	strb	r2, [r3, #0]
    tx_packet->addr_length = 0;
   8193e:	68fb      	ldr	r3, [r7, #12]
   81940:	2200      	movs	r2, #0
   81942:	605a      	str	r2, [r3, #4]
    
    cmd = (cmd & 0x0F) | backlight;                  /* mask command bits */
   81944:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81948:	f003 030f 	and.w	r3, r3, #15
   8194c:	b25a      	sxtb	r2, r3
   8194e:	4b22      	ldr	r3, [pc, #136]	; (819d8 <send_nibble+0x108>)
   81950:	781b      	ldrb	r3, [r3, #0]
   81952:	b25b      	sxtb	r3, r3
   81954:	4313      	orrs	r3, r2
   81956:	b25b      	sxtb	r3, r3
   81958:	71fb      	strb	r3, [r7, #7]
    tx_packet->buffer[0] = cmd | LCD_ENABLE_HIGH | ((byte & 0x0F) << 4);
   8195a:	79bb      	ldrb	r3, [r7, #6]
   8195c:	011b      	lsls	r3, r3, #4
   8195e:	b2da      	uxtb	r2, r3
   81960:	79fb      	ldrb	r3, [r7, #7]
   81962:	4313      	orrs	r3, r2
   81964:	b2db      	uxtb	r3, r3
   81966:	f043 0304 	orr.w	r3, r3, #4
   8196a:	b2da      	uxtb	r2, r3
   8196c:	68fb      	ldr	r3, [r7, #12]
   8196e:	721a      	strb	r2, [r3, #8]
    tx_packet->buffer[1] = cmd | LCD_ENABLE_LOW  | ((byte & 0x0F) << 4);
   81970:	79bb      	ldrb	r3, [r7, #6]
   81972:	011b      	lsls	r3, r3, #4
   81974:	b25a      	sxtb	r2, r3
   81976:	f997 3007 	ldrsb.w	r3, [r7, #7]
   8197a:	4313      	orrs	r3, r2
   8197c:	b25b      	sxtb	r3, r3
   8197e:	b2da      	uxtb	r2, r3
   81980:	68fb      	ldr	r3, [r7, #12]
   81982:	725a      	strb	r2, [r3, #9]
    tx_packet->length = 2;
   81984:	68fb      	ldr	r3, [r7, #12]
   81986:	2202      	movs	r2, #2
   81988:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    
    lcdIsBusy = true;
   8198c:	4b0a      	ldr	r3, [pc, #40]	; (819b8 <send_nibble+0xe8>)
   8198e:	2201      	movs	r2, #1
   81990:	701a      	strb	r2, [r3, #0]
    twi_pdc_master_write(TWI0, tx_packet);
   81992:	68f9      	ldr	r1, [r7, #12]
   81994:	480d      	ldr	r0, [pc, #52]	; (819cc <send_nibble+0xfc>)
   81996:	4b11      	ldr	r3, [pc, #68]	; (819dc <send_nibble+0x10c>)
   81998:	4798      	blx	r3
    lcdStartTicks = getTicks();
   8199a:	4b05      	ldr	r3, [pc, #20]	; (819b0 <send_nibble+0xe0>)
   8199c:	4798      	blx	r3
   8199e:	4602      	mov	r2, r0
   819a0:	4b04      	ldr	r3, [pc, #16]	; (819b4 <send_nibble+0xe4>)
   819a2:	601a      	str	r2, [r3, #0]
}
   819a4:	bf00      	nop
   819a6:	3710      	adds	r7, #16
   819a8:	46bd      	mov	sp, r7
   819aa:	bd80      	pop	{r7, pc}
   819ac:	00080f0d 	.word	0x00080f0d
   819b0:	00083085 	.word	0x00083085
   819b4:	20070da8 	.word	0x20070da8
   819b8:	20070da6 	.word	0x20070da6
   819bc:	20070dac 	.word	0x20070dac
   819c0:	4008c100 	.word	0x4008c100
   819c4:	0008024d 	.word	0x0008024d
   819c8:	20070db0 	.word	0x20070db0
   819cc:	4008c000 	.word	0x4008c000
   819d0:	0008154d 	.word	0x0008154d
   819d4:	00080ef9 	.word	0x00080ef9
   819d8:	20070da5 	.word	0x20070da5
   819dc:	0008100d 	.word	0x0008100d

000819e0 <send_byte>:

static void send_byte(uint8_t cmd, uint8_t byte)
{
   819e0:	b580      	push	{r7, lr}
   819e2:	b084      	sub	sp, #16
   819e4:	af00      	add	r7, sp, #0
   819e6:	4603      	mov	r3, r0
   819e8:	460a      	mov	r2, r1
   819ea:	71fb      	strb	r3, [r7, #7]
   819ec:	4613      	mov	r3, r2
   819ee:	71bb      	strb	r3, [r7, #6]
    twi_packet_t *tx_packet = twi_get_tx_packet();
   819f0:	4b3e      	ldr	r3, [pc, #248]	; (81aec <send_byte+0x10c>)
   819f2:	4798      	blx	r3
   819f4:	60f8      	str	r0, [r7, #12]

    while(lcdIsBusy | twi_is_busy())
   819f6:	e019      	b.n	81a2c <send_byte+0x4c>
    {
        if((getTicks() - lcdStartTicks) > LCD_TIMEOUT_DELAY)
   819f8:	4b3d      	ldr	r3, [pc, #244]	; (81af0 <send_byte+0x110>)
   819fa:	4798      	blx	r3
   819fc:	4602      	mov	r2, r0
   819fe:	4b3d      	ldr	r3, [pc, #244]	; (81af4 <send_byte+0x114>)
   81a00:	681b      	ldr	r3, [r3, #0]
   81a02:	1ad3      	subs	r3, r2, r3
   81a04:	2b0a      	cmp	r3, #10
   81a06:	d911      	bls.n	81a2c <send_byte+0x4c>
        {
            lcdIsBusy = false;
   81a08:	4b3b      	ldr	r3, [pc, #236]	; (81af8 <send_byte+0x118>)
   81a0a:	2200      	movs	r2, #0
   81a0c:	701a      	strb	r2, [r3, #0]
            lcdTimeoutErrorCntr++;
   81a0e:	4b3b      	ldr	r3, [pc, #236]	; (81afc <send_byte+0x11c>)
   81a10:	681b      	ldr	r3, [r3, #0]
   81a12:	3301      	adds	r3, #1
   81a14:	4a39      	ldr	r2, [pc, #228]	; (81afc <send_byte+0x11c>)
   81a16:	6013      	str	r3, [r2, #0]
            pdc_disable_transfer(PDC_TWI0, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
   81a18:	f240 2102 	movw	r1, #514	; 0x202
   81a1c:	4838      	ldr	r0, [pc, #224]	; (81b00 <send_byte+0x120>)
   81a1e:	4b39      	ldr	r3, [pc, #228]	; (81b04 <send_byte+0x124>)
   81a20:	4798      	blx	r3
            twi_master_setup(TWI0, &twiConfig);
   81a22:	4939      	ldr	r1, [pc, #228]	; (81b08 <send_byte+0x128>)
   81a24:	4839      	ldr	r0, [pc, #228]	; (81b0c <send_byte+0x12c>)
   81a26:	4b3a      	ldr	r3, [pc, #232]	; (81b10 <send_byte+0x130>)
   81a28:	4798      	blx	r3
            break;
   81a2a:	e009      	b.n	81a40 <send_byte+0x60>
    while(lcdIsBusy | twi_is_busy())
   81a2c:	4b39      	ldr	r3, [pc, #228]	; (81b14 <send_byte+0x134>)
   81a2e:	4798      	blx	r3
   81a30:	4603      	mov	r3, r0
   81a32:	461a      	mov	r2, r3
   81a34:	4b30      	ldr	r3, [pc, #192]	; (81af8 <send_byte+0x118>)
   81a36:	781b      	ldrb	r3, [r3, #0]
   81a38:	4313      	orrs	r3, r2
   81a3a:	b2db      	uxtb	r3, r3
   81a3c:	2b00      	cmp	r3, #0
   81a3e:	d1db      	bne.n	819f8 <send_byte+0x18>
        }
    }

    tx_packet->chip = 0x27;
   81a40:	68fb      	ldr	r3, [r7, #12]
   81a42:	2227      	movs	r2, #39	; 0x27
   81a44:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    tx_packet->addr[0] = 0x00;
   81a48:	68fb      	ldr	r3, [r7, #12]
   81a4a:	2200      	movs	r2, #0
   81a4c:	701a      	strb	r2, [r3, #0]
    tx_packet->addr_length = 0;
   81a4e:	68fb      	ldr	r3, [r7, #12]
   81a50:	2200      	movs	r2, #0
   81a52:	605a      	str	r2, [r3, #4]
    
    cmd = (cmd & 0x0F) | backlight;                  /* mask command bits */
   81a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81a58:	f003 030f 	and.w	r3, r3, #15
   81a5c:	b25a      	sxtb	r2, r3
   81a5e:	4b2e      	ldr	r3, [pc, #184]	; (81b18 <send_byte+0x138>)
   81a60:	781b      	ldrb	r3, [r3, #0]
   81a62:	b25b      	sxtb	r3, r3
   81a64:	4313      	orrs	r3, r2
   81a66:	b25b      	sxtb	r3, r3
   81a68:	71fb      	strb	r3, [r7, #7]
    tx_packet->buffer[0] = cmd | LCD_ENABLE_HIGH | (byte & 0xF0) ;
   81a6a:	79bb      	ldrb	r3, [r7, #6]
   81a6c:	f023 030f 	bic.w	r3, r3, #15
   81a70:	b2da      	uxtb	r2, r3
   81a72:	79fb      	ldrb	r3, [r7, #7]
   81a74:	4313      	orrs	r3, r2
   81a76:	b2db      	uxtb	r3, r3
   81a78:	f043 0304 	orr.w	r3, r3, #4
   81a7c:	b2da      	uxtb	r2, r3
   81a7e:	68fb      	ldr	r3, [r7, #12]
   81a80:	721a      	strb	r2, [r3, #8]
    tx_packet->buffer[1] = cmd | LCD_ENABLE_LOW  | (byte & 0xF0) ;
   81a82:	f997 3006 	ldrsb.w	r3, [r7, #6]
   81a86:	f023 030f 	bic.w	r3, r3, #15
   81a8a:	b25a      	sxtb	r2, r3
   81a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81a90:	4313      	orrs	r3, r2
   81a92:	b25b      	sxtb	r3, r3
   81a94:	b2da      	uxtb	r2, r3
   81a96:	68fb      	ldr	r3, [r7, #12]
   81a98:	725a      	strb	r2, [r3, #9]
    tx_packet->buffer[2] = cmd | LCD_ENABLE_HIGH | ((byte & 0x0F) << 4);
   81a9a:	79bb      	ldrb	r3, [r7, #6]
   81a9c:	011b      	lsls	r3, r3, #4
   81a9e:	b2da      	uxtb	r2, r3
   81aa0:	79fb      	ldrb	r3, [r7, #7]
   81aa2:	4313      	orrs	r3, r2
   81aa4:	b2db      	uxtb	r3, r3
   81aa6:	f043 0304 	orr.w	r3, r3, #4
   81aaa:	b2da      	uxtb	r2, r3
   81aac:	68fb      	ldr	r3, [r7, #12]
   81aae:	729a      	strb	r2, [r3, #10]
    tx_packet->buffer[3] = cmd | LCD_ENABLE_LOW  | ((byte & 0x0F) << 4);
   81ab0:	79bb      	ldrb	r3, [r7, #6]
   81ab2:	011b      	lsls	r3, r3, #4
   81ab4:	b25a      	sxtb	r2, r3
   81ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81aba:	4313      	orrs	r3, r2
   81abc:	b25b      	sxtb	r3, r3
   81abe:	b2da      	uxtb	r2, r3
   81ac0:	68fb      	ldr	r3, [r7, #12]
   81ac2:	72da      	strb	r2, [r3, #11]
    tx_packet->length = 4;
   81ac4:	68fb      	ldr	r3, [r7, #12]
   81ac6:	2204      	movs	r2, #4
   81ac8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    
    lcdIsBusy = true;
   81acc:	4b0a      	ldr	r3, [pc, #40]	; (81af8 <send_byte+0x118>)
   81ace:	2201      	movs	r2, #1
   81ad0:	701a      	strb	r2, [r3, #0]
    twi_pdc_master_write(TWI0, tx_packet);
   81ad2:	68f9      	ldr	r1, [r7, #12]
   81ad4:	480d      	ldr	r0, [pc, #52]	; (81b0c <send_byte+0x12c>)
   81ad6:	4b11      	ldr	r3, [pc, #68]	; (81b1c <send_byte+0x13c>)
   81ad8:	4798      	blx	r3
    lcdStartTicks = getTicks();
   81ada:	4b05      	ldr	r3, [pc, #20]	; (81af0 <send_byte+0x110>)
   81adc:	4798      	blx	r3
   81ade:	4602      	mov	r2, r0
   81ae0:	4b04      	ldr	r3, [pc, #16]	; (81af4 <send_byte+0x114>)
   81ae2:	601a      	str	r2, [r3, #0]
}
   81ae4:	bf00      	nop
   81ae6:	3710      	adds	r7, #16
   81ae8:	46bd      	mov	sp, r7
   81aea:	bd80      	pop	{r7, pc}
   81aec:	00080f0d 	.word	0x00080f0d
   81af0:	00083085 	.word	0x00083085
   81af4:	20070da8 	.word	0x20070da8
   81af8:	20070da6 	.word	0x20070da6
   81afc:	20070dac 	.word	0x20070dac
   81b00:	4008c100 	.word	0x4008c100
   81b04:	0008024d 	.word	0x0008024d
   81b08:	20070db0 	.word	0x20070db0
   81b0c:	4008c000 	.word	0x4008c000
   81b10:	0008154d 	.word	0x0008154d
   81b14:	00080ef9 	.word	0x00080ef9
   81b18:	20070da5 	.word	0x20070da5
   81b1c:	0008100d 	.word	0x0008100d

00081b20 <lcd_callback>:

static void lcd_callback(void)
{
   81b20:	b480      	push	{r7}
   81b22:	af00      	add	r7, sp, #0
    lcdIsBusy = false;
   81b24:	4b03      	ldr	r3, [pc, #12]	; (81b34 <lcd_callback+0x14>)
   81b26:	2200      	movs	r2, #0
   81b28:	701a      	strb	r2, [r3, #0]
}
   81b2a:	bf00      	nop
   81b2c:	46bd      	mov	sp, r7
   81b2e:	bc80      	pop	{r7}
   81b30:	4770      	bx	lr
   81b32:	bf00      	nop
   81b34:	20070da6 	.word	0x20070da6

00081b38 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
   81b38:	b480      	push	{r7}
   81b3a:	b08b      	sub	sp, #44	; 0x2c
   81b3c:	af00      	add	r7, sp, #0
   81b3e:	6078      	str	r0, [r7, #4]
   81b40:	460b      	mov	r3, r1
   81b42:	70fb      	strb	r3, [r7, #3]
   81b44:	687b      	ldr	r3, [r7, #4]
   81b46:	627b      	str	r3, [r7, #36]	; 0x24
   81b48:	78fb      	ldrb	r3, [r7, #3]
   81b4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   81b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81b50:	61fb      	str	r3, [r7, #28]
   81b52:	69fb      	ldr	r3, [r7, #28]
   81b54:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   81b56:	69bb      	ldr	r3, [r7, #24]
   81b58:	095b      	lsrs	r3, r3, #5
   81b5a:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   81b5c:	697b      	ldr	r3, [r7, #20]
   81b5e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81b62:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81b66:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
   81b68:	613b      	str	r3, [r7, #16]

	if (level) {
   81b6a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   81b6e:	2b00      	cmp	r3, #0
   81b70:	d009      	beq.n	81b86 <ioport_set_pin_level+0x4e>
   81b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81b74:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   81b76:	68fb      	ldr	r3, [r7, #12]
   81b78:	f003 031f 	and.w	r3, r3, #31
   81b7c:	2201      	movs	r2, #1
   81b7e:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81b80:	693b      	ldr	r3, [r7, #16]
   81b82:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
   81b84:	e008      	b.n	81b98 <ioport_set_pin_level+0x60>
   81b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81b88:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   81b8a:	68bb      	ldr	r3, [r7, #8]
   81b8c:	f003 031f 	and.w	r3, r3, #31
   81b90:	2201      	movs	r2, #1
   81b92:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81b94:	693b      	ldr	r3, [r7, #16]
   81b96:	635a      	str	r2, [r3, #52]	; 0x34
   81b98:	bf00      	nop
   81b9a:	372c      	adds	r7, #44	; 0x2c
   81b9c:	46bd      	mov	sp, r7
   81b9e:	bc80      	pop	{r7}
   81ba0:	4770      	bx	lr

00081ba2 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
   81ba2:	b480      	push	{r7}
   81ba4:	b089      	sub	sp, #36	; 0x24
   81ba6:	af00      	add	r7, sp, #0
   81ba8:	6078      	str	r0, [r7, #4]
   81baa:	687b      	ldr	r3, [r7, #4]
   81bac:	61fb      	str	r3, [r7, #28]
   81bae:	69fb      	ldr	r3, [r7, #28]
   81bb0:	61bb      	str	r3, [r7, #24]
   81bb2:	69bb      	ldr	r3, [r7, #24]
   81bb4:	617b      	str	r3, [r7, #20]
	return pin >> 5;
   81bb6:	697b      	ldr	r3, [r7, #20]
   81bb8:	095b      	lsrs	r3, r3, #5
   81bba:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   81bbc:	693b      	ldr	r3, [r7, #16]
   81bbe:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81bc2:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81bc6:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   81bc8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   81bca:	69fb      	ldr	r3, [r7, #28]
   81bcc:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   81bce:	68fb      	ldr	r3, [r7, #12]
   81bd0:	f003 031f 	and.w	r3, r3, #31
   81bd4:	2101      	movs	r1, #1
   81bd6:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   81bda:	4013      	ands	r3, r2
   81bdc:	2b00      	cmp	r3, #0
   81bde:	bf14      	ite	ne
   81be0:	2301      	movne	r3, #1
   81be2:	2300      	moveq	r3, #0
   81be4:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
   81be6:	4618      	mov	r0, r3
   81be8:	3724      	adds	r7, #36	; 0x24
   81bea:	46bd      	mov	sp, r7
   81bec:	bc80      	pop	{r7}
   81bee:	4770      	bx	lr

00081bf0 <menu>:
static void print_menu_sensors(void);
static void print_menu_settings(void);
static void print_cursor(menu_info_t *info);

void menu(event_t event1)
{
   81bf0:	b580      	push	{r7, lr}
   81bf2:	b082      	sub	sp, #8
   81bf4:	af00      	add	r7, sp, #0
   81bf6:	4603      	mov	r3, r0
   81bf8:	71fb      	strb	r3, [r7, #7]
    switch (act_menu)
   81bfa:	4b28      	ldr	r3, [pc, #160]	; (81c9c <menu+0xac>)
   81bfc:	781b      	ldrb	r3, [r3, #0]
   81bfe:	2b09      	cmp	r3, #9
   81c00:	d847      	bhi.n	81c92 <menu+0xa2>
   81c02:	a201      	add	r2, pc, #4	; (adr r2, 81c08 <menu+0x18>)
   81c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81c08:	00081c31 	.word	0x00081c31
   81c0c:	00081c3b 	.word	0x00081c3b
   81c10:	00081c45 	.word	0x00081c45
   81c14:	00081c4f 	.word	0x00081c4f
   81c18:	00081c59 	.word	0x00081c59
   81c1c:	00081c77 	.word	0x00081c77
   81c20:	00081c81 	.word	0x00081c81
   81c24:	00081c63 	.word	0x00081c63
   81c28:	00081c6d 	.word	0x00081c6d
   81c2c:	00081c8b 	.word	0x00081c8b
    {
        case MENU_MAIN:
            menu_main(event1);
   81c30:	79fb      	ldrb	r3, [r7, #7]
   81c32:	4618      	mov	r0, r3
   81c34:	4b1a      	ldr	r3, [pc, #104]	; (81ca0 <menu+0xb0>)
   81c36:	4798      	blx	r3
            break;
   81c38:	e02c      	b.n	81c94 <menu+0xa4>
        case MENU_MATCH:
            menu_match(event1);
   81c3a:	79fb      	ldrb	r3, [r7, #7]
   81c3c:	4618      	mov	r0, r3
   81c3e:	4b19      	ldr	r3, [pc, #100]	; (81ca4 <menu+0xb4>)
   81c40:	4798      	blx	r3
            break;
   81c42:	e027      	b.n	81c94 <menu+0xa4>
        case MENU_SENSORS:
            menu_sensors(event1);
   81c44:	79fb      	ldrb	r3, [r7, #7]
   81c46:	4618      	mov	r0, r3
   81c48:	4b17      	ldr	r3, [pc, #92]	; (81ca8 <menu+0xb8>)
   81c4a:	4798      	blx	r3
            break;
   81c4c:	e022      	b.n	81c94 <menu+0xa4>
        case MENU_SETTINGS:
            menu_settings(event1);
   81c4e:	79fb      	ldrb	r3, [r7, #7]
   81c50:	4618      	mov	r0, r3
   81c52:	4b16      	ldr	r3, [pc, #88]	; (81cac <menu+0xbc>)
   81c54:	4798      	blx	r3
            break;
   81c56:	e01d      	b.n	81c94 <menu+0xa4>
        case MENU_BALL:
            menu_ball(event1);
   81c58:	79fb      	ldrb	r3, [r7, #7]
   81c5a:	4618      	mov	r0, r3
   81c5c:	4b14      	ldr	r3, [pc, #80]	; (81cb0 <menu+0xc0>)
   81c5e:	4798      	blx	r3
            break;
   81c60:	e018      	b.n	81c94 <menu+0xa4>
        case MENU_COMPASS:
            menu_compass(event1);
   81c62:	79fb      	ldrb	r3, [r7, #7]
   81c64:	4618      	mov	r0, r3
   81c66:	4b13      	ldr	r3, [pc, #76]	; (81cb4 <menu+0xc4>)
   81c68:	4798      	blx	r3
            break;
   81c6a:	e013      	b.n	81c94 <menu+0xa4>
        case MENU_COMPASS_CALIBRATION:
            menu_compass_calibration(event1);
   81c6c:	79fb      	ldrb	r3, [r7, #7]
   81c6e:	4618      	mov	r0, r3
   81c70:	4b11      	ldr	r3, [pc, #68]	; (81cb8 <menu+0xc8>)
   81c72:	4798      	blx	r3
            break;
   81c74:	e00e      	b.n	81c94 <menu+0xa4>
        case MENU_LINE:
            menu_line(event1);
   81c76:	79fb      	ldrb	r3, [r7, #7]
   81c78:	4618      	mov	r0, r3
   81c7a:	4b10      	ldr	r3, [pc, #64]	; (81cbc <menu+0xcc>)
   81c7c:	4798      	blx	r3
            break;
   81c7e:	e009      	b.n	81c94 <menu+0xa4>
        case MENU_LINE_CALIBRATION:
            menu_line_calibration(event1);
   81c80:	79fb      	ldrb	r3, [r7, #7]
   81c82:	4618      	mov	r0, r3
   81c84:	4b0e      	ldr	r3, [pc, #56]	; (81cc0 <menu+0xd0>)
   81c86:	4798      	blx	r3
            break;
   81c88:	e004      	b.n	81c94 <menu+0xa4>
        case MENU_SHUTDOWN:
            menu_shutdown(event1);
   81c8a:	79fb      	ldrb	r3, [r7, #7]
   81c8c:	4618      	mov	r0, r3
   81c8e:	4b0d      	ldr	r3, [pc, #52]	; (81cc4 <menu+0xd4>)
   81c90:	4798      	blx	r3
        default:
            break;
   81c92:	bf00      	nop
    }
}
   81c94:	bf00      	nop
   81c96:	3708      	adds	r7, #8
   81c98:	46bd      	mov	sp, r7
   81c9a:	bd80      	pop	{r7, pc}
   81c9c:	20070dbc 	.word	0x20070dbc
   81ca0:	00081cc9 	.word	0x00081cc9
   81ca4:	00081df1 	.word	0x00081df1
   81ca8:	00081e21 	.word	0x00081e21
   81cac:	00082301 	.word	0x00082301
   81cb0:	00081f45 	.word	0x00081f45
   81cb4:	00081f99 	.word	0x00081f99
   81cb8:	0008206d 	.word	0x0008206d
   81cbc:	0008216d 	.word	0x0008216d
   81cc0:	000822d1 	.word	0x000822d1
   81cc4:	00082425 	.word	0x00082425

00081cc8 <menu_main>:

static void menu_main(event_t event1)
{
   81cc8:	b580      	push	{r7, lr}
   81cca:	b082      	sub	sp, #8
   81ccc:	af00      	add	r7, sp, #0
   81cce:	4603      	mov	r3, r0
   81cd0:	71fb      	strb	r3, [r7, #7]
    if (print_menu)
   81cd2:	4b41      	ldr	r3, [pc, #260]	; (81dd8 <menu_main+0x110>)
   81cd4:	781b      	ldrb	r3, [r3, #0]
   81cd6:	2b00      	cmp	r3, #0
   81cd8:	d004      	beq.n	81ce4 <menu_main+0x1c>
    {
        print_menu = 0;
   81cda:	4b3f      	ldr	r3, [pc, #252]	; (81dd8 <menu_main+0x110>)
   81cdc:	2200      	movs	r2, #0
   81cde:	701a      	strb	r2, [r3, #0]
        print_menu_main();
   81ce0:	4b3e      	ldr	r3, [pc, #248]	; (81ddc <menu_main+0x114>)
   81ce2:	4798      	blx	r3
    }
    
    update_battery(0);
   81ce4:	2000      	movs	r0, #0
   81ce6:	4b3e      	ldr	r3, [pc, #248]	; (81de0 <menu_main+0x118>)
   81ce8:	4798      	blx	r3
    
    switch (event1)
   81cea:	79fb      	ldrb	r3, [r7, #7]
   81cec:	3b01      	subs	r3, #1
   81cee:	2b0f      	cmp	r3, #15
   81cf0:	d868      	bhi.n	81dc4 <menu_main+0xfc>
   81cf2:	a201      	add	r2, pc, #4	; (adr r2, 81cf8 <menu_main+0x30>)
   81cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81cf8:	00081d39 	.word	0x00081d39
   81cfc:	00081dc5 	.word	0x00081dc5
   81d00:	00081dc5 	.word	0x00081dc5
   81d04:	00081dc5 	.word	0x00081dc5
   81d08:	00081dc5 	.word	0x00081dc5
   81d0c:	00081dc5 	.word	0x00081dc5
   81d10:	00081d79 	.word	0x00081d79
   81d14:	00081dc5 	.word	0x00081dc5
   81d18:	00081dc5 	.word	0x00081dc5
   81d1c:	00081dc5 	.word	0x00081dc5
   81d20:	00081dc5 	.word	0x00081dc5
   81d24:	00081dc5 	.word	0x00081dc5
   81d28:	00081d59 	.word	0x00081d59
   81d2c:	00081dc5 	.word	0x00081dc5
   81d30:	00081dc5 	.word	0x00081dc5
   81d34:	00081db7 	.word	0x00081db7
    {
        case EVENT_BUTTON_UP_P:
            if (menu_info.main.act_cursor_line > menu_info.main.min_cursor_line)
   81d38:	4b2a      	ldr	r3, [pc, #168]	; (81de4 <menu_main+0x11c>)
   81d3a:	781a      	ldrb	r2, [r3, #0]
   81d3c:	4b29      	ldr	r3, [pc, #164]	; (81de4 <menu_main+0x11c>)
   81d3e:	789b      	ldrb	r3, [r3, #2]
   81d40:	429a      	cmp	r2, r3
   81d42:	d941      	bls.n	81dc8 <menu_main+0x100>
            {
                menu_info.main.act_cursor_line--;
   81d44:	4b27      	ldr	r3, [pc, #156]	; (81de4 <menu_main+0x11c>)
   81d46:	781b      	ldrb	r3, [r3, #0]
   81d48:	3b01      	subs	r3, #1
   81d4a:	b2da      	uxtb	r2, r3
   81d4c:	4b25      	ldr	r3, [pc, #148]	; (81de4 <menu_main+0x11c>)
   81d4e:	701a      	strb	r2, [r3, #0]
                print_cursor(&menu_info.main);
   81d50:	4824      	ldr	r0, [pc, #144]	; (81de4 <menu_main+0x11c>)
   81d52:	4b25      	ldr	r3, [pc, #148]	; (81de8 <menu_main+0x120>)
   81d54:	4798      	blx	r3
            }
            break;
   81d56:	e037      	b.n	81dc8 <menu_main+0x100>
        case EVENT_BUTTON_DOWN_P:
            if (menu_info.main.act_cursor_line < menu_info.main.max_cursor_line)
   81d58:	4b22      	ldr	r3, [pc, #136]	; (81de4 <menu_main+0x11c>)
   81d5a:	781a      	ldrb	r2, [r3, #0]
   81d5c:	4b21      	ldr	r3, [pc, #132]	; (81de4 <menu_main+0x11c>)
   81d5e:	78db      	ldrb	r3, [r3, #3]
   81d60:	429a      	cmp	r2, r3
   81d62:	d233      	bcs.n	81dcc <menu_main+0x104>
            {
                menu_info.main.act_cursor_line++;
   81d64:	4b1f      	ldr	r3, [pc, #124]	; (81de4 <menu_main+0x11c>)
   81d66:	781b      	ldrb	r3, [r3, #0]
   81d68:	3301      	adds	r3, #1
   81d6a:	b2da      	uxtb	r2, r3
   81d6c:	4b1d      	ldr	r3, [pc, #116]	; (81de4 <menu_main+0x11c>)
   81d6e:	701a      	strb	r2, [r3, #0]
                print_cursor(&menu_info.main);
   81d70:	481c      	ldr	r0, [pc, #112]	; (81de4 <menu_main+0x11c>)
   81d72:	4b1d      	ldr	r3, [pc, #116]	; (81de8 <menu_main+0x120>)
   81d74:	4798      	blx	r3
            }
            break;
   81d76:	e029      	b.n	81dcc <menu_main+0x104>
        case EVENT_BUTTON_MID_P:
            {
                switch (menu_info.main.act_cursor_line)
   81d78:	4b1a      	ldr	r3, [pc, #104]	; (81de4 <menu_main+0x11c>)
   81d7a:	781b      	ldrb	r3, [r3, #0]
   81d7c:	2b03      	cmp	r3, #3
   81d7e:	d00b      	beq.n	81d98 <menu_main+0xd0>
   81d80:	2b04      	cmp	r3, #4
   81d82:	d010      	beq.n	81da6 <menu_main+0xde>
   81d84:	2b02      	cmp	r3, #2
   81d86:	d000      	beq.n	81d8a <menu_main+0xc2>
                    case 4:
                        act_menu = MENU_SETTINGS;
                        print_menu = 1;
                        break;
                    default:
                        break;
   81d88:	e014      	b.n	81db4 <menu_main+0xec>
                        act_menu = MENU_MATCH;
   81d8a:	4b18      	ldr	r3, [pc, #96]	; (81dec <menu_main+0x124>)
   81d8c:	2201      	movs	r2, #1
   81d8e:	701a      	strb	r2, [r3, #0]
                        print_menu = 1;
   81d90:	4b11      	ldr	r3, [pc, #68]	; (81dd8 <menu_main+0x110>)
   81d92:	2201      	movs	r2, #1
   81d94:	701a      	strb	r2, [r3, #0]
                        break;
   81d96:	e00d      	b.n	81db4 <menu_main+0xec>
                        act_menu = MENU_SENSORS;
   81d98:	4b14      	ldr	r3, [pc, #80]	; (81dec <menu_main+0x124>)
   81d9a:	2202      	movs	r2, #2
   81d9c:	701a      	strb	r2, [r3, #0]
                        print_menu = 1;
   81d9e:	4b0e      	ldr	r3, [pc, #56]	; (81dd8 <menu_main+0x110>)
   81da0:	2201      	movs	r2, #1
   81da2:	701a      	strb	r2, [r3, #0]
                        break;
   81da4:	e006      	b.n	81db4 <menu_main+0xec>
                        act_menu = MENU_SETTINGS;
   81da6:	4b11      	ldr	r3, [pc, #68]	; (81dec <menu_main+0x124>)
   81da8:	2203      	movs	r2, #3
   81daa:	701a      	strb	r2, [r3, #0]
                        print_menu = 1;
   81dac:	4b0a      	ldr	r3, [pc, #40]	; (81dd8 <menu_main+0x110>)
   81dae:	2201      	movs	r2, #1
   81db0:	701a      	strb	r2, [r3, #0]
                        break;
   81db2:	bf00      	nop
                }
            }
            break;
   81db4:	e00b      	b.n	81dce <menu_main+0x106>
        case EVENT_BUTTON_RETURN_P:
            act_menu = MENU_SHUTDOWN;
   81db6:	4b0d      	ldr	r3, [pc, #52]	; (81dec <menu_main+0x124>)
   81db8:	2209      	movs	r2, #9
   81dba:	701a      	strb	r2, [r3, #0]
            print_menu = 1;
   81dbc:	4b06      	ldr	r3, [pc, #24]	; (81dd8 <menu_main+0x110>)
   81dbe:	2201      	movs	r2, #1
   81dc0:	701a      	strb	r2, [r3, #0]
            break;
   81dc2:	e004      	b.n	81dce <menu_main+0x106>
        default:
            break;
   81dc4:	bf00      	nop
   81dc6:	e002      	b.n	81dce <menu_main+0x106>
            break;
   81dc8:	bf00      	nop
   81dca:	e000      	b.n	81dce <menu_main+0x106>
            break;
   81dcc:	bf00      	nop
    }
}
   81dce:	bf00      	nop
   81dd0:	3708      	adds	r7, #8
   81dd2:	46bd      	mov	sp, r7
   81dd4:	bd80      	pop	{r7, pc}
   81dd6:	bf00      	nop
   81dd8:	2007018c 	.word	0x2007018c
   81ddc:	00082535 	.word	0x00082535
   81de0:	00083111 	.word	0x00083111
   81de4:	20070190 	.word	0x20070190
   81de8:	00082675 	.word	0x00082675
   81dec:	20070dbc 	.word	0x20070dbc

00081df0 <menu_match>:

static void menu_match(event_t event1)
{
   81df0:	b480      	push	{r7}
   81df2:	b083      	sub	sp, #12
   81df4:	af00      	add	r7, sp, #0
   81df6:	4603      	mov	r3, r0
   81df8:	71fb      	strb	r3, [r7, #7]
    
    
    if(event1 == EVENT_BUTTON_RETURN_P)
   81dfa:	79fb      	ldrb	r3, [r7, #7]
   81dfc:	2b10      	cmp	r3, #16
   81dfe:	d105      	bne.n	81e0c <menu_match+0x1c>
    {
        act_menu = MENU_MAIN;
   81e00:	4b05      	ldr	r3, [pc, #20]	; (81e18 <menu_match+0x28>)
   81e02:	2200      	movs	r2, #0
   81e04:	701a      	strb	r2, [r3, #0]
        print_menu = 1;
   81e06:	4b05      	ldr	r3, [pc, #20]	; (81e1c <menu_match+0x2c>)
   81e08:	2201      	movs	r2, #1
   81e0a:	701a      	strb	r2, [r3, #0]
    }
}
   81e0c:	bf00      	nop
   81e0e:	370c      	adds	r7, #12
   81e10:	46bd      	mov	sp, r7
   81e12:	bc80      	pop	{r7}
   81e14:	4770      	bx	lr
   81e16:	bf00      	nop
   81e18:	20070dbc 	.word	0x20070dbc
   81e1c:	2007018c 	.word	0x2007018c

00081e20 <menu_sensors>:

static void menu_sensors(event_t event1)
{
   81e20:	b580      	push	{r7, lr}
   81e22:	b082      	sub	sp, #8
   81e24:	af00      	add	r7, sp, #0
   81e26:	4603      	mov	r3, r0
   81e28:	71fb      	strb	r3, [r7, #7]
    if (print_menu)
   81e2a:	4b40      	ldr	r3, [pc, #256]	; (81f2c <menu_sensors+0x10c>)
   81e2c:	781b      	ldrb	r3, [r3, #0]
   81e2e:	2b00      	cmp	r3, #0
   81e30:	d004      	beq.n	81e3c <menu_sensors+0x1c>
    {
        print_menu = 0;
   81e32:	4b3e      	ldr	r3, [pc, #248]	; (81f2c <menu_sensors+0x10c>)
   81e34:	2200      	movs	r2, #0
   81e36:	701a      	strb	r2, [r3, #0]
        print_menu_sensors();
   81e38:	4b3d      	ldr	r3, [pc, #244]	; (81f30 <menu_sensors+0x110>)
   81e3a:	4798      	blx	r3
    }
    
    switch(event1)
   81e3c:	79fb      	ldrb	r3, [r7, #7]
   81e3e:	3b01      	subs	r3, #1
   81e40:	2b0f      	cmp	r3, #15
   81e42:	d869      	bhi.n	81f18 <menu_sensors+0xf8>
   81e44:	a201      	add	r2, pc, #4	; (adr r2, 81e4c <menu_sensors+0x2c>)
   81e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81e4a:	bf00      	nop
   81e4c:	00081e8d 	.word	0x00081e8d
   81e50:	00081f19 	.word	0x00081f19
   81e54:	00081f19 	.word	0x00081f19
   81e58:	00081f19 	.word	0x00081f19
   81e5c:	00081f19 	.word	0x00081f19
   81e60:	00081f19 	.word	0x00081f19
   81e64:	00081ecd 	.word	0x00081ecd
   81e68:	00081f19 	.word	0x00081f19
   81e6c:	00081f19 	.word	0x00081f19
   81e70:	00081f19 	.word	0x00081f19
   81e74:	00081f19 	.word	0x00081f19
   81e78:	00081f19 	.word	0x00081f19
   81e7c:	00081ead 	.word	0x00081ead
   81e80:	00081f19 	.word	0x00081f19
   81e84:	00081f19 	.word	0x00081f19
   81e88:	00081f0b 	.word	0x00081f0b
    {
        case EVENT_BUTTON_UP_P:
            if (menu_info.sensors.act_cursor_line > menu_info.sensors.min_cursor_line)
   81e8c:	4b29      	ldr	r3, [pc, #164]	; (81f34 <menu_sensors+0x114>)
   81e8e:	791a      	ldrb	r2, [r3, #4]
   81e90:	4b28      	ldr	r3, [pc, #160]	; (81f34 <menu_sensors+0x114>)
   81e92:	799b      	ldrb	r3, [r3, #6]
   81e94:	429a      	cmp	r2, r3
   81e96:	d941      	bls.n	81f1c <menu_sensors+0xfc>
            {
                menu_info.sensors.act_cursor_line--;
   81e98:	4b26      	ldr	r3, [pc, #152]	; (81f34 <menu_sensors+0x114>)
   81e9a:	791b      	ldrb	r3, [r3, #4]
   81e9c:	3b01      	subs	r3, #1
   81e9e:	b2da      	uxtb	r2, r3
   81ea0:	4b24      	ldr	r3, [pc, #144]	; (81f34 <menu_sensors+0x114>)
   81ea2:	711a      	strb	r2, [r3, #4]
                print_cursor(&menu_info.sensors);
   81ea4:	4824      	ldr	r0, [pc, #144]	; (81f38 <menu_sensors+0x118>)
   81ea6:	4b25      	ldr	r3, [pc, #148]	; (81f3c <menu_sensors+0x11c>)
   81ea8:	4798      	blx	r3
            }
            break;
   81eaa:	e037      	b.n	81f1c <menu_sensors+0xfc>
        case EVENT_BUTTON_DOWN_P:
            if (menu_info.sensors.act_cursor_line < menu_info.sensors.max_cursor_line)
   81eac:	4b21      	ldr	r3, [pc, #132]	; (81f34 <menu_sensors+0x114>)
   81eae:	791a      	ldrb	r2, [r3, #4]
   81eb0:	4b20      	ldr	r3, [pc, #128]	; (81f34 <menu_sensors+0x114>)
   81eb2:	79db      	ldrb	r3, [r3, #7]
   81eb4:	429a      	cmp	r2, r3
   81eb6:	d233      	bcs.n	81f20 <menu_sensors+0x100>
            {
                menu_info.sensors.act_cursor_line++;
   81eb8:	4b1e      	ldr	r3, [pc, #120]	; (81f34 <menu_sensors+0x114>)
   81eba:	791b      	ldrb	r3, [r3, #4]
   81ebc:	3301      	adds	r3, #1
   81ebe:	b2da      	uxtb	r2, r3
   81ec0:	4b1c      	ldr	r3, [pc, #112]	; (81f34 <menu_sensors+0x114>)
   81ec2:	711a      	strb	r2, [r3, #4]
                print_cursor(&menu_info.sensors);
   81ec4:	481c      	ldr	r0, [pc, #112]	; (81f38 <menu_sensors+0x118>)
   81ec6:	4b1d      	ldr	r3, [pc, #116]	; (81f3c <menu_sensors+0x11c>)
   81ec8:	4798      	blx	r3
            }
            break;
   81eca:	e029      	b.n	81f20 <menu_sensors+0x100>
        case EVENT_BUTTON_MID_P:
            switch (menu_info.sensors.act_cursor_line)
   81ecc:	4b19      	ldr	r3, [pc, #100]	; (81f34 <menu_sensors+0x114>)
   81ece:	791b      	ldrb	r3, [r3, #4]
   81ed0:	2b02      	cmp	r3, #2
   81ed2:	d00b      	beq.n	81eec <menu_sensors+0xcc>
   81ed4:	2b03      	cmp	r3, #3
   81ed6:	d010      	beq.n	81efa <menu_sensors+0xda>
   81ed8:	2b01      	cmp	r3, #1
   81eda:	d000      	beq.n	81ede <menu_sensors+0xbe>
                case 3:
                    act_menu = MENU_LINE;
                    print_menu = 1;
                    break;
                default:
                    break;
   81edc:	e014      	b.n	81f08 <menu_sensors+0xe8>
                    act_menu = MENU_BALL;
   81ede:	4b18      	ldr	r3, [pc, #96]	; (81f40 <menu_sensors+0x120>)
   81ee0:	2204      	movs	r2, #4
   81ee2:	701a      	strb	r2, [r3, #0]
                    print_menu = 1;
   81ee4:	4b11      	ldr	r3, [pc, #68]	; (81f2c <menu_sensors+0x10c>)
   81ee6:	2201      	movs	r2, #1
   81ee8:	701a      	strb	r2, [r3, #0]
                    break;
   81eea:	e00d      	b.n	81f08 <menu_sensors+0xe8>
                    act_menu = MENU_COMPASS;
   81eec:	4b14      	ldr	r3, [pc, #80]	; (81f40 <menu_sensors+0x120>)
   81eee:	2207      	movs	r2, #7
   81ef0:	701a      	strb	r2, [r3, #0]
                    print_menu = 1;
   81ef2:	4b0e      	ldr	r3, [pc, #56]	; (81f2c <menu_sensors+0x10c>)
   81ef4:	2201      	movs	r2, #1
   81ef6:	701a      	strb	r2, [r3, #0]
                    break;
   81ef8:	e006      	b.n	81f08 <menu_sensors+0xe8>
                    act_menu = MENU_LINE;
   81efa:	4b11      	ldr	r3, [pc, #68]	; (81f40 <menu_sensors+0x120>)
   81efc:	2205      	movs	r2, #5
   81efe:	701a      	strb	r2, [r3, #0]
                    print_menu = 1;
   81f00:	4b0a      	ldr	r3, [pc, #40]	; (81f2c <menu_sensors+0x10c>)
   81f02:	2201      	movs	r2, #1
   81f04:	701a      	strb	r2, [r3, #0]
                    break;
   81f06:	bf00      	nop
            }
            break;
   81f08:	e00b      	b.n	81f22 <menu_sensors+0x102>
        case EVENT_BUTTON_RETURN_P:
            act_menu = MENU_MAIN;
   81f0a:	4b0d      	ldr	r3, [pc, #52]	; (81f40 <menu_sensors+0x120>)
   81f0c:	2200      	movs	r2, #0
   81f0e:	701a      	strb	r2, [r3, #0]
            print_menu = 1;
   81f10:	4b06      	ldr	r3, [pc, #24]	; (81f2c <menu_sensors+0x10c>)
   81f12:	2201      	movs	r2, #1
   81f14:	701a      	strb	r2, [r3, #0]
            break;
   81f16:	e004      	b.n	81f22 <menu_sensors+0x102>
        default:
            break;
   81f18:	bf00      	nop
   81f1a:	e002      	b.n	81f22 <menu_sensors+0x102>
            break;
   81f1c:	bf00      	nop
   81f1e:	e000      	b.n	81f22 <menu_sensors+0x102>
            break;
   81f20:	bf00      	nop
    }
}
   81f22:	bf00      	nop
   81f24:	3708      	adds	r7, #8
   81f26:	46bd      	mov	sp, r7
   81f28:	bd80      	pop	{r7, pc}
   81f2a:	bf00      	nop
   81f2c:	2007018c 	.word	0x2007018c
   81f30:	000825a5 	.word	0x000825a5
   81f34:	20070190 	.word	0x20070190
   81f38:	20070194 	.word	0x20070194
   81f3c:	00082675 	.word	0x00082675
   81f40:	20070dbc 	.word	0x20070dbc

00081f44 <menu_ball>:

static void menu_ball(event_t event1)
{
   81f44:	b580      	push	{r7, lr}
   81f46:	b082      	sub	sp, #8
   81f48:	af00      	add	r7, sp, #0
   81f4a:	4603      	mov	r3, r0
   81f4c:	71fb      	strb	r3, [r7, #7]
    if(print_menu)
   81f4e:	4b0d      	ldr	r3, [pc, #52]	; (81f84 <menu_ball+0x40>)
   81f50:	781b      	ldrb	r3, [r3, #0]
   81f52:	2b00      	cmp	r3, #0
   81f54:	d004      	beq.n	81f60 <menu_ball+0x1c>
    {
        print_menu = 0;
   81f56:	4b0b      	ldr	r3, [pc, #44]	; (81f84 <menu_ball+0x40>)
   81f58:	2200      	movs	r2, #0
   81f5a:	701a      	strb	r2, [r3, #0]
        lcd_clear();
   81f5c:	4b0a      	ldr	r3, [pc, #40]	; (81f88 <menu_ball+0x44>)
   81f5e:	4798      	blx	r3
    {
        lcd_print_s(2, 0, "Direction: no ball");
    }
    
    sprintf(sprintf_buf, "Having ball: %1d", rpi_rx.ibit.have_ball);*/
    lcd_print_s(3, 0, sprintf_buf);
   81f60:	4a0a      	ldr	r2, [pc, #40]	; (81f8c <menu_ball+0x48>)
   81f62:	2100      	movs	r1, #0
   81f64:	2003      	movs	r0, #3
   81f66:	4b0a      	ldr	r3, [pc, #40]	; (81f90 <menu_ball+0x4c>)
   81f68:	4798      	blx	r3
    
    if(event1 == EVENT_BUTTON_RETURN_P)
   81f6a:	79fb      	ldrb	r3, [r7, #7]
   81f6c:	2b10      	cmp	r3, #16
   81f6e:	d105      	bne.n	81f7c <menu_ball+0x38>
    {
        act_menu = MENU_SENSORS;
   81f70:	4b08      	ldr	r3, [pc, #32]	; (81f94 <menu_ball+0x50>)
   81f72:	2202      	movs	r2, #2
   81f74:	701a      	strb	r2, [r3, #0]
        print_menu = 1;
   81f76:	4b03      	ldr	r3, [pc, #12]	; (81f84 <menu_ball+0x40>)
   81f78:	2201      	movs	r2, #1
   81f7a:	701a      	strb	r2, [r3, #0]
    }
}
   81f7c:	bf00      	nop
   81f7e:	3708      	adds	r7, #8
   81f80:	46bd      	mov	sp, r7
   81f82:	bd80      	pop	{r7, pc}
   81f84:	2007018c 	.word	0x2007018c
   81f88:	0008167d 	.word	0x0008167d
   81f8c:	20070e68 	.word	0x20070e68
   81f90:	0008169d 	.word	0x0008169d
   81f94:	20070dbc 	.word	0x20070dbc

00081f98 <menu_compass>:

static void menu_compass(event_t event1)
{
   81f98:	b590      	push	{r4, r7, lr}
   81f9a:	b083      	sub	sp, #12
   81f9c:	af00      	add	r7, sp, #0
   81f9e:	4603      	mov	r3, r0
   81fa0:	71fb      	strb	r3, [r7, #7]
    static uint16_t prev_direction = 0;
    
    if(print_menu)
   81fa2:	4b24      	ldr	r3, [pc, #144]	; (82034 <menu_compass+0x9c>)
   81fa4:	781b      	ldrb	r3, [r3, #0]
   81fa6:	2b00      	cmp	r3, #0
   81fa8:	d004      	beq.n	81fb4 <menu_compass+0x1c>
    {
        print_menu = 0;
   81faa:	4b22      	ldr	r3, [pc, #136]	; (82034 <menu_compass+0x9c>)
   81fac:	2200      	movs	r2, #0
   81fae:	701a      	strb	r2, [r3, #0]
        lcd_clear();
   81fb0:	4b21      	ldr	r3, [pc, #132]	; (82038 <menu_compass+0xa0>)
   81fb2:	4798      	blx	r3
    }
    
    update_compass();
   81fb4:	4b21      	ldr	r3, [pc, #132]	; (8203c <menu_compass+0xa4>)
   81fb6:	4798      	blx	r3
    if(direction != prev_direction)
   81fb8:	4b21      	ldr	r3, [pc, #132]	; (82040 <menu_compass+0xa8>)
   81fba:	881a      	ldrh	r2, [r3, #0]
   81fbc:	4b21      	ldr	r3, [pc, #132]	; (82044 <menu_compass+0xac>)
   81fbe:	881b      	ldrh	r3, [r3, #0]
   81fc0:	429a      	cmp	r2, r3
   81fc2:	d01e      	beq.n	82002 <menu_compass+0x6a>
    {
        prev_direction = direction;
   81fc4:	4b1e      	ldr	r3, [pc, #120]	; (82040 <menu_compass+0xa8>)
   81fc6:	881a      	ldrh	r2, [r3, #0]
   81fc8:	4b1e      	ldr	r3, [pc, #120]	; (82044 <menu_compass+0xac>)
   81fca:	801a      	strh	r2, [r3, #0]
        sprintf(sprintf_buf, "  Direction: %3.1f  ", (float)direction / 10.0);
   81fcc:	4b1c      	ldr	r3, [pc, #112]	; (82040 <menu_compass+0xa8>)
   81fce:	881a      	ldrh	r2, [r3, #0]
   81fd0:	4b1d      	ldr	r3, [pc, #116]	; (82048 <menu_compass+0xb0>)
   81fd2:	4610      	mov	r0, r2
   81fd4:	4798      	blx	r3
   81fd6:	4602      	mov	r2, r0
   81fd8:	4b1c      	ldr	r3, [pc, #112]	; (8204c <menu_compass+0xb4>)
   81fda:	4610      	mov	r0, r2
   81fdc:	4798      	blx	r3
   81fde:	4c1c      	ldr	r4, [pc, #112]	; (82050 <menu_compass+0xb8>)
   81fe0:	f04f 0200 	mov.w	r2, #0
   81fe4:	4b1b      	ldr	r3, [pc, #108]	; (82054 <menu_compass+0xbc>)
   81fe6:	47a0      	blx	r4
   81fe8:	4603      	mov	r3, r0
   81fea:	460c      	mov	r4, r1
   81fec:	461a      	mov	r2, r3
   81fee:	4623      	mov	r3, r4
   81ff0:	4919      	ldr	r1, [pc, #100]	; (82058 <menu_compass+0xc0>)
   81ff2:	481a      	ldr	r0, [pc, #104]	; (8205c <menu_compass+0xc4>)
   81ff4:	4c1a      	ldr	r4, [pc, #104]	; (82060 <menu_compass+0xc8>)
   81ff6:	47a0      	blx	r4
        lcd_print_s(2, 0, sprintf_buf);
   81ff8:	4a18      	ldr	r2, [pc, #96]	; (8205c <menu_compass+0xc4>)
   81ffa:	2100      	movs	r1, #0
   81ffc:	2002      	movs	r0, #2
   81ffe:	4b19      	ldr	r3, [pc, #100]	; (82064 <menu_compass+0xcc>)
   82000:	4798      	blx	r3
    }
    
    switch(event1)
   82002:	79fb      	ldrb	r3, [r7, #7]
   82004:	2b07      	cmp	r3, #7
   82006:	d002      	beq.n	8200e <menu_compass+0x76>
   82008:	2b10      	cmp	r3, #16
   8200a:	d007      	beq.n	8201c <menu_compass+0x84>
        case EVENT_BUTTON_RETURN_P:
            act_menu = MENU_SENSORS;
            print_menu = 1;
            break;
        default:
            break;
   8200c:	e00d      	b.n	8202a <menu_compass+0x92>
            act_menu = MENU_COMPASS_CALIBRATION;
   8200e:	4b16      	ldr	r3, [pc, #88]	; (82068 <menu_compass+0xd0>)
   82010:	2208      	movs	r2, #8
   82012:	701a      	strb	r2, [r3, #0]
            print_menu = 1;
   82014:	4b07      	ldr	r3, [pc, #28]	; (82034 <menu_compass+0x9c>)
   82016:	2201      	movs	r2, #1
   82018:	701a      	strb	r2, [r3, #0]
            break;
   8201a:	e006      	b.n	8202a <menu_compass+0x92>
            act_menu = MENU_SENSORS;
   8201c:	4b12      	ldr	r3, [pc, #72]	; (82068 <menu_compass+0xd0>)
   8201e:	2202      	movs	r2, #2
   82020:	701a      	strb	r2, [r3, #0]
            print_menu = 1;
   82022:	4b04      	ldr	r3, [pc, #16]	; (82034 <menu_compass+0x9c>)
   82024:	2201      	movs	r2, #1
   82026:	701a      	strb	r2, [r3, #0]
            break;
   82028:	bf00      	nop
    }
}
   8202a:	bf00      	nop
   8202c:	370c      	adds	r7, #12
   8202e:	46bd      	mov	sp, r7
   82030:	bd90      	pop	{r4, r7, pc}
   82032:	bf00      	nop
   82034:	2007018c 	.word	0x2007018c
   82038:	0008167d 	.word	0x0008167d
   8203c:	000813b9 	.word	0x000813b9
   82040:	20070e38 	.word	0x20070e38
   82044:	20070dc0 	.word	0x20070dc0
   82048:	00085131 	.word	0x00085131
   8204c:	00084af9 	.word	0x00084af9
   82050:	00084df5 	.word	0x00084df5
   82054:	40240000 	.word	0x40240000
   82058:	000896fc 	.word	0x000896fc
   8205c:	20070e68 	.word	0x20070e68
   82060:	00085791 	.word	0x00085791
   82064:	0008169d 	.word	0x0008169d
   82068:	20070dbc 	.word	0x20070dbc

0008206c <menu_compass_calibration>:

static void menu_compass_calibration(event_t event1)
{
   8206c:	b580      	push	{r7, lr}
   8206e:	b084      	sub	sp, #16
   82070:	af00      	add	r7, sp, #0
   82072:	4603      	mov	r3, r0
   82074:	71fb      	strb	r3, [r7, #7]
    if(print_menu)
   82076:	4b2e      	ldr	r3, [pc, #184]	; (82130 <menu_compass_calibration+0xc4>)
   82078:	781b      	ldrb	r3, [r3, #0]
   8207a:	2b00      	cmp	r3, #0
   8207c:	d016      	beq.n	820ac <menu_compass_calibration+0x40>
    {
        print_menu = 0;
   8207e:	4b2c      	ldr	r3, [pc, #176]	; (82130 <menu_compass_calibration+0xc4>)
   82080:	2200      	movs	r2, #0
   82082:	701a      	strb	r2, [r3, #0]
        lcd_clear();
   82084:	4b2b      	ldr	r3, [pc, #172]	; (82134 <menu_compass_calibration+0xc8>)
   82086:	4798      	blx	r3
        lcd_print_s(2, 1, "calibrate compass");
   82088:	4a2b      	ldr	r2, [pc, #172]	; (82138 <menu_compass_calibration+0xcc>)
   8208a:	2101      	movs	r1, #1
   8208c:	2002      	movs	r0, #2
   8208e:	4b2b      	ldr	r3, [pc, #172]	; (8213c <menu_compass_calibration+0xd0>)
   82090:	4798      	blx	r3
        sprintf(sprintf_buf, "  Direction: %1d  ", compass_cal_step + 1);
   82092:	4b2b      	ldr	r3, [pc, #172]	; (82140 <menu_compass_calibration+0xd4>)
   82094:	781b      	ldrb	r3, [r3, #0]
   82096:	3301      	adds	r3, #1
   82098:	461a      	mov	r2, r3
   8209a:	492a      	ldr	r1, [pc, #168]	; (82144 <menu_compass_calibration+0xd8>)
   8209c:	482a      	ldr	r0, [pc, #168]	; (82148 <menu_compass_calibration+0xdc>)
   8209e:	4b2b      	ldr	r3, [pc, #172]	; (8214c <menu_compass_calibration+0xe0>)
   820a0:	4798      	blx	r3
        lcd_print_s(3, 1, sprintf_buf);
   820a2:	4a29      	ldr	r2, [pc, #164]	; (82148 <menu_compass_calibration+0xdc>)
   820a4:	2101      	movs	r1, #1
   820a6:	2003      	movs	r0, #3
   820a8:	4b24      	ldr	r3, [pc, #144]	; (8213c <menu_compass_calibration+0xd0>)
   820aa:	4798      	blx	r3
    }
    
    if(event1 == EVENT_BUTTON_MID_P)
   820ac:	79fb      	ldrb	r3, [r7, #7]
   820ae:	2b07      	cmp	r3, #7
   820b0:	d139      	bne.n	82126 <menu_compass_calibration+0xba>
    {
        twi_packet_t *tx_packet = twi_get_tx_packet();
   820b2:	4b27      	ldr	r3, [pc, #156]	; (82150 <menu_compass_calibration+0xe4>)
   820b4:	4798      	blx	r3
   820b6:	60f8      	str	r0, [r7, #12]
        
        tx_packet->chip = 0x60;
   820b8:	68fb      	ldr	r3, [r7, #12]
   820ba:	2260      	movs	r2, #96	; 0x60
   820bc:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
        tx_packet->addr[0] = 0x0f;
   820c0:	68fb      	ldr	r3, [r7, #12]
   820c2:	220f      	movs	r2, #15
   820c4:	701a      	strb	r2, [r3, #0]
        tx_packet->addr_length = 1;
   820c6:	68fb      	ldr	r3, [r7, #12]
   820c8:	2201      	movs	r2, #1
   820ca:	605a      	str	r2, [r3, #4]
        
        tx_packet->buffer[0] = 0xff;
   820cc:	68fb      	ldr	r3, [r7, #12]
   820ce:	22ff      	movs	r2, #255	; 0xff
   820d0:	721a      	strb	r2, [r3, #8]
        tx_packet->length = 1;
   820d2:	68fb      	ldr	r3, [r7, #12]
   820d4:	2201      	movs	r2, #1
   820d6:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
        
        set_compass_is_busy();
   820da:	4b1e      	ldr	r3, [pc, #120]	; (82154 <menu_compass_calibration+0xe8>)
   820dc:	4798      	blx	r3
        twi_pdc_master_write(TWI0, tx_packet);
   820de:	68f9      	ldr	r1, [r7, #12]
   820e0:	481d      	ldr	r0, [pc, #116]	; (82158 <menu_compass_calibration+0xec>)
   820e2:	4b1e      	ldr	r3, [pc, #120]	; (8215c <menu_compass_calibration+0xf0>)
   820e4:	4798      	blx	r3
        while(compass_is_busy());
   820e6:	bf00      	nop
   820e8:	4b1d      	ldr	r3, [pc, #116]	; (82160 <menu_compass_calibration+0xf4>)
   820ea:	4798      	blx	r3
   820ec:	4603      	mov	r3, r0
   820ee:	2b00      	cmp	r3, #0
   820f0:	d1fa      	bne.n	820e8 <menu_compass_calibration+0x7c>
        mdelay(500);
   820f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
   820f6:	4b1b      	ldr	r3, [pc, #108]	; (82164 <menu_compass_calibration+0xf8>)
   820f8:	4798      	blx	r3
        
        compass_cal_step++;
   820fa:	4b11      	ldr	r3, [pc, #68]	; (82140 <menu_compass_calibration+0xd4>)
   820fc:	781b      	ldrb	r3, [r3, #0]
   820fe:	3301      	adds	r3, #1
   82100:	b2da      	uxtb	r2, r3
   82102:	4b0f      	ldr	r3, [pc, #60]	; (82140 <menu_compass_calibration+0xd4>)
   82104:	701a      	strb	r2, [r3, #0]
        
        if(compass_cal_step == 4)
   82106:	4b0e      	ldr	r3, [pc, #56]	; (82140 <menu_compass_calibration+0xd4>)
   82108:	781b      	ldrb	r3, [r3, #0]
   8210a:	2b04      	cmp	r3, #4
   8210c:	d108      	bne.n	82120 <menu_compass_calibration+0xb4>
        {
            compass_cal_step = 0;
   8210e:	4b0c      	ldr	r3, [pc, #48]	; (82140 <menu_compass_calibration+0xd4>)
   82110:	2200      	movs	r2, #0
   82112:	701a      	strb	r2, [r3, #0]
            act_menu = MENU_COMPASS;
   82114:	4b14      	ldr	r3, [pc, #80]	; (82168 <menu_compass_calibration+0xfc>)
   82116:	2207      	movs	r2, #7
   82118:	701a      	strb	r2, [r3, #0]
            print_menu = 1;
   8211a:	4b05      	ldr	r3, [pc, #20]	; (82130 <menu_compass_calibration+0xc4>)
   8211c:	2201      	movs	r2, #1
   8211e:	701a      	strb	r2, [r3, #0]
        }
        print_menu = 1;
   82120:	4b03      	ldr	r3, [pc, #12]	; (82130 <menu_compass_calibration+0xc4>)
   82122:	2201      	movs	r2, #1
   82124:	701a      	strb	r2, [r3, #0]
    }
}
   82126:	bf00      	nop
   82128:	3710      	adds	r7, #16
   8212a:	46bd      	mov	sp, r7
   8212c:	bd80      	pop	{r7, pc}
   8212e:	bf00      	nop
   82130:	2007018c 	.word	0x2007018c
   82134:	0008167d 	.word	0x0008167d
   82138:	00089714 	.word	0x00089714
   8213c:	0008169d 	.word	0x0008169d
   82140:	20070dbd 	.word	0x20070dbd
   82144:	00089728 	.word	0x00089728
   82148:	20070e68 	.word	0x20070e68
   8214c:	00085791 	.word	0x00085791
   82150:	00080f0d 	.word	0x00080f0d
   82154:	00081449 	.word	0x00081449
   82158:	4008c000 	.word	0x4008c000
   8215c:	0008100d 	.word	0x0008100d
   82160:	00081461 	.word	0x00081461
   82164:	00083099 	.word	0x00083099
   82168:	20070dbc 	.word	0x20070dbc

0008216c <menu_line>:

static void menu_line(event_t event1)
{
   8216c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8216e:	b08f      	sub	sp, #60	; 0x3c
   82170:	af0a      	add	r7, sp, #40	; 0x28
   82172:	4603      	mov	r3, r0
   82174:	73fb      	strb	r3, [r7, #15]
    static uint16_t prev_line_values;

    if(stm.line.all != prev_line_values || print_menu)
   82176:	4b4c      	ldr	r3, [pc, #304]	; (822a8 <menu_line+0x13c>)
   82178:	889a      	ldrh	r2, [r3, #4]
   8217a:	4b4c      	ldr	r3, [pc, #304]	; (822ac <menu_line+0x140>)
   8217c:	881b      	ldrh	r3, [r3, #0]
   8217e:	429a      	cmp	r2, r3
   82180:	d104      	bne.n	8218c <menu_line+0x20>
   82182:	4b4b      	ldr	r3, [pc, #300]	; (822b0 <menu_line+0x144>)
   82184:	781b      	ldrb	r3, [r3, #0]
   82186:	2b00      	cmp	r3, #0
   82188:	f000 8081 	beq.w	8228e <menu_line+0x122>
    {
        sprintf(sprintf_buf, "See: %1d", stm.line.see);
   8218c:	4b46      	ldr	r3, [pc, #280]	; (822a8 <menu_line+0x13c>)
   8218e:	799b      	ldrb	r3, [r3, #6]
   82190:	f3c3 0300 	ubfx	r3, r3, #0, #1
   82194:	b2db      	uxtb	r3, r3
   82196:	461a      	mov	r2, r3
   82198:	4946      	ldr	r1, [pc, #280]	; (822b4 <menu_line+0x148>)
   8219a:	4847      	ldr	r0, [pc, #284]	; (822b8 <menu_line+0x14c>)
   8219c:	4b47      	ldr	r3, [pc, #284]	; (822bc <menu_line+0x150>)
   8219e:	4798      	blx	r3
        lcd_print_s(1, 0, sprintf_buf);
   821a0:	4a45      	ldr	r2, [pc, #276]	; (822b8 <menu_line+0x14c>)
   821a2:	2100      	movs	r1, #0
   821a4:	2001      	movs	r0, #1
   821a6:	4b46      	ldr	r3, [pc, #280]	; (822c0 <menu_line+0x154>)
   821a8:	4798      	blx	r3
        sprintf(sprintf_buf, "Esc: %4d", stm.line.esc);
   821aa:	4b3f      	ldr	r3, [pc, #252]	; (822a8 <menu_line+0x13c>)
   821ac:	88db      	ldrh	r3, [r3, #6]
   821ae:	f3c3 0348 	ubfx	r3, r3, #1, #9
   821b2:	b29b      	uxth	r3, r3
   821b4:	461a      	mov	r2, r3
   821b6:	4943      	ldr	r1, [pc, #268]	; (822c4 <menu_line+0x158>)
   821b8:	483f      	ldr	r0, [pc, #252]	; (822b8 <menu_line+0x14c>)
   821ba:	4b40      	ldr	r3, [pc, #256]	; (822bc <menu_line+0x150>)
   821bc:	4798      	blx	r3
        lcd_print_s(2, 0, sprintf_buf);
   821be:	4a3e      	ldr	r2, [pc, #248]	; (822b8 <menu_line+0x14c>)
   821c0:	2100      	movs	r1, #0
   821c2:	2002      	movs	r0, #2
   821c4:	4b3e      	ldr	r3, [pc, #248]	; (822c0 <menu_line+0x154>)
   821c6:	4798      	blx	r3
        sprintf(sprintf_buf, "Line: %1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d", stm.line.single.segment_1, stm.line.single.segment_2,
   821c8:	4b37      	ldr	r3, [pc, #220]	; (822a8 <menu_line+0x13c>)
   821ca:	791b      	ldrb	r3, [r3, #4]
   821cc:	f3c3 0300 	ubfx	r3, r3, #0, #1
   821d0:	b2db      	uxtb	r3, r3
   821d2:	469e      	mov	lr, r3
   821d4:	4b34      	ldr	r3, [pc, #208]	; (822a8 <menu_line+0x13c>)
   821d6:	791b      	ldrb	r3, [r3, #4]
   821d8:	f3c3 0340 	ubfx	r3, r3, #1, #1
   821dc:	b2db      	uxtb	r3, r3
   821de:	469c      	mov	ip, r3
        stm.line.single.segment_3, stm.line.single.segment_4, stm.line.single.segment_5, stm.line.single.segment_6, stm.line.single.segment_7,
   821e0:	4b31      	ldr	r3, [pc, #196]	; (822a8 <menu_line+0x13c>)
   821e2:	791b      	ldrb	r3, [r3, #4]
   821e4:	f3c3 0380 	ubfx	r3, r3, #2, #1
   821e8:	b2db      	uxtb	r3, r3
        sprintf(sprintf_buf, "Line: %1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d", stm.line.single.segment_1, stm.line.single.segment_2,
   821ea:	461a      	mov	r2, r3
        stm.line.single.segment_3, stm.line.single.segment_4, stm.line.single.segment_5, stm.line.single.segment_6, stm.line.single.segment_7,
   821ec:	4b2e      	ldr	r3, [pc, #184]	; (822a8 <menu_line+0x13c>)
   821ee:	791b      	ldrb	r3, [r3, #4]
   821f0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
   821f4:	b2db      	uxtb	r3, r3
        sprintf(sprintf_buf, "Line: %1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d", stm.line.single.segment_1, stm.line.single.segment_2,
   821f6:	4619      	mov	r1, r3
        stm.line.single.segment_3, stm.line.single.segment_4, stm.line.single.segment_5, stm.line.single.segment_6, stm.line.single.segment_7,
   821f8:	4b2b      	ldr	r3, [pc, #172]	; (822a8 <menu_line+0x13c>)
   821fa:	791b      	ldrb	r3, [r3, #4]
   821fc:	f3c3 1300 	ubfx	r3, r3, #4, #1
   82200:	b2db      	uxtb	r3, r3
        sprintf(sprintf_buf, "Line: %1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d", stm.line.single.segment_1, stm.line.single.segment_2,
   82202:	4618      	mov	r0, r3
        stm.line.single.segment_3, stm.line.single.segment_4, stm.line.single.segment_5, stm.line.single.segment_6, stm.line.single.segment_7,
   82204:	4b28      	ldr	r3, [pc, #160]	; (822a8 <menu_line+0x13c>)
   82206:	791b      	ldrb	r3, [r3, #4]
   82208:	f3c3 1340 	ubfx	r3, r3, #5, #1
   8220c:	b2db      	uxtb	r3, r3
        sprintf(sprintf_buf, "Line: %1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d", stm.line.single.segment_1, stm.line.single.segment_2,
   8220e:	461c      	mov	r4, r3
        stm.line.single.segment_3, stm.line.single.segment_4, stm.line.single.segment_5, stm.line.single.segment_6, stm.line.single.segment_7,
   82210:	4b25      	ldr	r3, [pc, #148]	; (822a8 <menu_line+0x13c>)
   82212:	791b      	ldrb	r3, [r3, #4]
   82214:	f3c3 1380 	ubfx	r3, r3, #6, #1
   82218:	b2db      	uxtb	r3, r3
        sprintf(sprintf_buf, "Line: %1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d", stm.line.single.segment_1, stm.line.single.segment_2,
   8221a:	461d      	mov	r5, r3
        stm.line.single.segment_8, stm.line.single.segment_9, stm.line.single.segment_10, stm.line.single.segment_11, stm.line.single.segment_12);
   8221c:	4b22      	ldr	r3, [pc, #136]	; (822a8 <menu_line+0x13c>)
   8221e:	791b      	ldrb	r3, [r3, #4]
   82220:	f3c3 13c0 	ubfx	r3, r3, #7, #1
   82224:	b2db      	uxtb	r3, r3
        sprintf(sprintf_buf, "Line: %1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d", stm.line.single.segment_1, stm.line.single.segment_2,
   82226:	461e      	mov	r6, r3
        stm.line.single.segment_8, stm.line.single.segment_9, stm.line.single.segment_10, stm.line.single.segment_11, stm.line.single.segment_12);
   82228:	4b1f      	ldr	r3, [pc, #124]	; (822a8 <menu_line+0x13c>)
   8222a:	795b      	ldrb	r3, [r3, #5]
   8222c:	f3c3 0300 	ubfx	r3, r3, #0, #1
   82230:	b2db      	uxtb	r3, r3
        sprintf(sprintf_buf, "Line: %1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d", stm.line.single.segment_1, stm.line.single.segment_2,
   82232:	60bb      	str	r3, [r7, #8]
        stm.line.single.segment_8, stm.line.single.segment_9, stm.line.single.segment_10, stm.line.single.segment_11, stm.line.single.segment_12);
   82234:	4b1c      	ldr	r3, [pc, #112]	; (822a8 <menu_line+0x13c>)
   82236:	795b      	ldrb	r3, [r3, #5]
   82238:	f3c3 0340 	ubfx	r3, r3, #1, #1
   8223c:	b2db      	uxtb	r3, r3
        sprintf(sprintf_buf, "Line: %1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d", stm.line.single.segment_1, stm.line.single.segment_2,
   8223e:	607b      	str	r3, [r7, #4]
        stm.line.single.segment_8, stm.line.single.segment_9, stm.line.single.segment_10, stm.line.single.segment_11, stm.line.single.segment_12);
   82240:	4b19      	ldr	r3, [pc, #100]	; (822a8 <menu_line+0x13c>)
   82242:	795b      	ldrb	r3, [r3, #5]
   82244:	f3c3 0380 	ubfx	r3, r3, #2, #1
   82248:	b2db      	uxtb	r3, r3
        sprintf(sprintf_buf, "Line: %1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d", stm.line.single.segment_1, stm.line.single.segment_2,
   8224a:	603b      	str	r3, [r7, #0]
        stm.line.single.segment_8, stm.line.single.segment_9, stm.line.single.segment_10, stm.line.single.segment_11, stm.line.single.segment_12);
   8224c:	4b16      	ldr	r3, [pc, #88]	; (822a8 <menu_line+0x13c>)
   8224e:	795b      	ldrb	r3, [r3, #5]
   82250:	f3c3 03c0 	ubfx	r3, r3, #3, #1
   82254:	b2db      	uxtb	r3, r3
        sprintf(sprintf_buf, "Line: %1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d%1d", stm.line.single.segment_1, stm.line.single.segment_2,
   82256:	9309      	str	r3, [sp, #36]	; 0x24
   82258:	683b      	ldr	r3, [r7, #0]
   8225a:	9308      	str	r3, [sp, #32]
   8225c:	687b      	ldr	r3, [r7, #4]
   8225e:	9307      	str	r3, [sp, #28]
   82260:	68bb      	ldr	r3, [r7, #8]
   82262:	9306      	str	r3, [sp, #24]
   82264:	9605      	str	r6, [sp, #20]
   82266:	9504      	str	r5, [sp, #16]
   82268:	9403      	str	r4, [sp, #12]
   8226a:	9002      	str	r0, [sp, #8]
   8226c:	9101      	str	r1, [sp, #4]
   8226e:	9200      	str	r2, [sp, #0]
   82270:	4663      	mov	r3, ip
   82272:	4672      	mov	r2, lr
   82274:	4914      	ldr	r1, [pc, #80]	; (822c8 <menu_line+0x15c>)
   82276:	4810      	ldr	r0, [pc, #64]	; (822b8 <menu_line+0x14c>)
   82278:	4c10      	ldr	r4, [pc, #64]	; (822bc <menu_line+0x150>)
   8227a:	47a0      	blx	r4
        lcd_print_s(3, 0, sprintf_buf);
   8227c:	4a0e      	ldr	r2, [pc, #56]	; (822b8 <menu_line+0x14c>)
   8227e:	2100      	movs	r1, #0
   82280:	2003      	movs	r0, #3
   82282:	4b0f      	ldr	r3, [pc, #60]	; (822c0 <menu_line+0x154>)
   82284:	4798      	blx	r3
        prev_line_values = stm.line.all;
   82286:	4b08      	ldr	r3, [pc, #32]	; (822a8 <menu_line+0x13c>)
   82288:	889a      	ldrh	r2, [r3, #4]
   8228a:	4b08      	ldr	r3, [pc, #32]	; (822ac <menu_line+0x140>)
   8228c:	801a      	strh	r2, [r3, #0]
    }
    
    if(event1 == EVENT_BUTTON_RETURN_P)
   8228e:	7bfb      	ldrb	r3, [r7, #15]
   82290:	2b10      	cmp	r3, #16
   82292:	d105      	bne.n	822a0 <menu_line+0x134>
    {
        act_menu = MENU_SENSORS;
   82294:	4b0d      	ldr	r3, [pc, #52]	; (822cc <menu_line+0x160>)
   82296:	2202      	movs	r2, #2
   82298:	701a      	strb	r2, [r3, #0]
        print_menu = 1;
   8229a:	4b05      	ldr	r3, [pc, #20]	; (822b0 <menu_line+0x144>)
   8229c:	2201      	movs	r2, #1
   8229e:	701a      	strb	r2, [r3, #0]
    }
}
   822a0:	bf00      	nop
   822a2:	3714      	adds	r7, #20
   822a4:	46bd      	mov	sp, r7
   822a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   822a8:	20070e20 	.word	0x20070e20
   822ac:	20070dc2 	.word	0x20070dc2
   822b0:	2007018c 	.word	0x2007018c
   822b4:	0008973c 	.word	0x0008973c
   822b8:	20070e68 	.word	0x20070e68
   822bc:	00085791 	.word	0x00085791
   822c0:	0008169d 	.word	0x0008169d
   822c4:	00089748 	.word	0x00089748
   822c8:	00089754 	.word	0x00089754
   822cc:	20070dbc 	.word	0x20070dbc

000822d0 <menu_line_calibration>:

static void menu_line_calibration(event_t event1)
{
   822d0:	b480      	push	{r7}
   822d2:	b083      	sub	sp, #12
   822d4:	af00      	add	r7, sp, #0
   822d6:	4603      	mov	r3, r0
   822d8:	71fb      	strb	r3, [r7, #7]
    
    
    if(event1 == EVENT_BUTTON_RETURN_P)
   822da:	79fb      	ldrb	r3, [r7, #7]
   822dc:	2b10      	cmp	r3, #16
   822de:	d105      	bne.n	822ec <menu_line_calibration+0x1c>
    {
        act_menu = MENU_LINE;
   822e0:	4b05      	ldr	r3, [pc, #20]	; (822f8 <menu_line_calibration+0x28>)
   822e2:	2205      	movs	r2, #5
   822e4:	701a      	strb	r2, [r3, #0]
        print_menu = 1;
   822e6:	4b05      	ldr	r3, [pc, #20]	; (822fc <menu_line_calibration+0x2c>)
   822e8:	2201      	movs	r2, #1
   822ea:	701a      	strb	r2, [r3, #0]
    }
}
   822ec:	bf00      	nop
   822ee:	370c      	adds	r7, #12
   822f0:	46bd      	mov	sp, r7
   822f2:	bc80      	pop	{r7}
   822f4:	4770      	bx	lr
   822f6:	bf00      	nop
   822f8:	20070dbc 	.word	0x20070dbc
   822fc:	2007018c 	.word	0x2007018c

00082300 <menu_settings>:

static void menu_settings(event_t event1)
{
   82300:	b580      	push	{r7, lr}
   82302:	b082      	sub	sp, #8
   82304:	af00      	add	r7, sp, #0
   82306:	4603      	mov	r3, r0
   82308:	71fb      	strb	r3, [r7, #7]
    if (print_menu)
   8230a:	4b40      	ldr	r3, [pc, #256]	; (8240c <menu_settings+0x10c>)
   8230c:	781b      	ldrb	r3, [r3, #0]
   8230e:	2b00      	cmp	r3, #0
   82310:	d004      	beq.n	8231c <menu_settings+0x1c>
    {
        print_menu = 0;
   82312:	4b3e      	ldr	r3, [pc, #248]	; (8240c <menu_settings+0x10c>)
   82314:	2200      	movs	r2, #0
   82316:	701a      	strb	r2, [r3, #0]
        print_menu_settings();
   82318:	4b3d      	ldr	r3, [pc, #244]	; (82410 <menu_settings+0x110>)
   8231a:	4798      	blx	r3
    }
    
    switch(event1)
   8231c:	79fb      	ldrb	r3, [r7, #7]
   8231e:	3b01      	subs	r3, #1
   82320:	2b0f      	cmp	r3, #15
   82322:	d869      	bhi.n	823f8 <menu_settings+0xf8>
   82324:	a201      	add	r2, pc, #4	; (adr r2, 8232c <menu_settings+0x2c>)
   82326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8232a:	bf00      	nop
   8232c:	0008236d 	.word	0x0008236d
   82330:	000823f9 	.word	0x000823f9
   82334:	000823f9 	.word	0x000823f9
   82338:	000823f9 	.word	0x000823f9
   8233c:	000823f9 	.word	0x000823f9
   82340:	000823f9 	.word	0x000823f9
   82344:	000823ad 	.word	0x000823ad
   82348:	000823f9 	.word	0x000823f9
   8234c:	000823f9 	.word	0x000823f9
   82350:	000823f9 	.word	0x000823f9
   82354:	000823f9 	.word	0x000823f9
   82358:	000823f9 	.word	0x000823f9
   8235c:	0008238d 	.word	0x0008238d
   82360:	000823f9 	.word	0x000823f9
   82364:	000823f9 	.word	0x000823f9
   82368:	000823eb 	.word	0x000823eb
    {
        case EVENT_BUTTON_UP_P:
            if (menu_info.settings.act_cursor_line > menu_info.settings.min_cursor_line)
   8236c:	4b29      	ldr	r3, [pc, #164]	; (82414 <menu_settings+0x114>)
   8236e:	7a1a      	ldrb	r2, [r3, #8]
   82370:	4b28      	ldr	r3, [pc, #160]	; (82414 <menu_settings+0x114>)
   82372:	7a9b      	ldrb	r3, [r3, #10]
   82374:	429a      	cmp	r2, r3
   82376:	d941      	bls.n	823fc <menu_settings+0xfc>
            {
                menu_info.settings.act_cursor_line--;
   82378:	4b26      	ldr	r3, [pc, #152]	; (82414 <menu_settings+0x114>)
   8237a:	7a1b      	ldrb	r3, [r3, #8]
   8237c:	3b01      	subs	r3, #1
   8237e:	b2da      	uxtb	r2, r3
   82380:	4b24      	ldr	r3, [pc, #144]	; (82414 <menu_settings+0x114>)
   82382:	721a      	strb	r2, [r3, #8]
                print_cursor(&menu_info.settings);
   82384:	4824      	ldr	r0, [pc, #144]	; (82418 <menu_settings+0x118>)
   82386:	4b25      	ldr	r3, [pc, #148]	; (8241c <menu_settings+0x11c>)
   82388:	4798      	blx	r3
            }
            break;
   8238a:	e037      	b.n	823fc <menu_settings+0xfc>
        case EVENT_BUTTON_DOWN_P:
            if (menu_info.settings.act_cursor_line < menu_info.settings.max_cursor_line)
   8238c:	4b21      	ldr	r3, [pc, #132]	; (82414 <menu_settings+0x114>)
   8238e:	7a1a      	ldrb	r2, [r3, #8]
   82390:	4b20      	ldr	r3, [pc, #128]	; (82414 <menu_settings+0x114>)
   82392:	7adb      	ldrb	r3, [r3, #11]
   82394:	429a      	cmp	r2, r3
   82396:	d233      	bcs.n	82400 <menu_settings+0x100>
            {
                menu_info.settings.act_cursor_line++;
   82398:	4b1e      	ldr	r3, [pc, #120]	; (82414 <menu_settings+0x114>)
   8239a:	7a1b      	ldrb	r3, [r3, #8]
   8239c:	3301      	adds	r3, #1
   8239e:	b2da      	uxtb	r2, r3
   823a0:	4b1c      	ldr	r3, [pc, #112]	; (82414 <menu_settings+0x114>)
   823a2:	721a      	strb	r2, [r3, #8]
                print_cursor(&menu_info.settings);
   823a4:	481c      	ldr	r0, [pc, #112]	; (82418 <menu_settings+0x118>)
   823a6:	4b1d      	ldr	r3, [pc, #116]	; (8241c <menu_settings+0x11c>)
   823a8:	4798      	blx	r3
            }
            break;
   823aa:	e029      	b.n	82400 <menu_settings+0x100>
        case EVENT_BUTTON_MID_P:
            switch (menu_info.settings.act_cursor_line)
   823ac:	4b19      	ldr	r3, [pc, #100]	; (82414 <menu_settings+0x114>)
   823ae:	7a1b      	ldrb	r3, [r3, #8]
   823b0:	2b02      	cmp	r3, #2
   823b2:	d00b      	beq.n	823cc <menu_settings+0xcc>
   823b4:	2b03      	cmp	r3, #3
   823b6:	d010      	beq.n	823da <menu_settings+0xda>
   823b8:	2b01      	cmp	r3, #1
   823ba:	d000      	beq.n	823be <menu_settings+0xbe>
                case 3:
                    act_menu = MENU_LINE;
                    print_menu = 1;
                    break;
                default:
                    break;
   823bc:	e014      	b.n	823e8 <menu_settings+0xe8>
                    act_menu = MENU_BALL;
   823be:	4b18      	ldr	r3, [pc, #96]	; (82420 <menu_settings+0x120>)
   823c0:	2204      	movs	r2, #4
   823c2:	701a      	strb	r2, [r3, #0]
                    print_menu = 1;
   823c4:	4b11      	ldr	r3, [pc, #68]	; (8240c <menu_settings+0x10c>)
   823c6:	2201      	movs	r2, #1
   823c8:	701a      	strb	r2, [r3, #0]
                    break;
   823ca:	e00d      	b.n	823e8 <menu_settings+0xe8>
                    act_menu = MENU_COMPASS;
   823cc:	4b14      	ldr	r3, [pc, #80]	; (82420 <menu_settings+0x120>)
   823ce:	2207      	movs	r2, #7
   823d0:	701a      	strb	r2, [r3, #0]
                    print_menu = 1;
   823d2:	4b0e      	ldr	r3, [pc, #56]	; (8240c <menu_settings+0x10c>)
   823d4:	2201      	movs	r2, #1
   823d6:	701a      	strb	r2, [r3, #0]
                    break;
   823d8:	e006      	b.n	823e8 <menu_settings+0xe8>
                    act_menu = MENU_LINE;
   823da:	4b11      	ldr	r3, [pc, #68]	; (82420 <menu_settings+0x120>)
   823dc:	2205      	movs	r2, #5
   823de:	701a      	strb	r2, [r3, #0]
                    print_menu = 1;
   823e0:	4b0a      	ldr	r3, [pc, #40]	; (8240c <menu_settings+0x10c>)
   823e2:	2201      	movs	r2, #1
   823e4:	701a      	strb	r2, [r3, #0]
                    break;
   823e6:	bf00      	nop
            }
            break;
   823e8:	e00b      	b.n	82402 <menu_settings+0x102>
        case EVENT_BUTTON_RETURN_P:
            act_menu = MENU_MAIN;
   823ea:	4b0d      	ldr	r3, [pc, #52]	; (82420 <menu_settings+0x120>)
   823ec:	2200      	movs	r2, #0
   823ee:	701a      	strb	r2, [r3, #0]
            print_menu = 1;
   823f0:	4b06      	ldr	r3, [pc, #24]	; (8240c <menu_settings+0x10c>)
   823f2:	2201      	movs	r2, #1
   823f4:	701a      	strb	r2, [r3, #0]
            break;
   823f6:	e004      	b.n	82402 <menu_settings+0x102>
        default:
            break;
   823f8:	bf00      	nop
   823fa:	e002      	b.n	82402 <menu_settings+0x102>
            break;
   823fc:	bf00      	nop
   823fe:	e000      	b.n	82402 <menu_settings+0x102>
            break;
   82400:	bf00      	nop
    }
}
   82402:	bf00      	nop
   82404:	3708      	adds	r7, #8
   82406:	46bd      	mov	sp, r7
   82408:	bd80      	pop	{r7, pc}
   8240a:	bf00      	nop
   8240c:	2007018c 	.word	0x2007018c
   82410:	0008260d 	.word	0x0008260d
   82414:	20070190 	.word	0x20070190
   82418:	20070198 	.word	0x20070198
   8241c:	00082675 	.word	0x00082675
   82420:	20070dbc 	.word	0x20070dbc

00082424 <menu_shutdown>:

static void menu_shutdown(event_t event1)
{
   82424:	b580      	push	{r7, lr}
   82426:	b082      	sub	sp, #8
   82428:	af00      	add	r7, sp, #0
   8242a:	4603      	mov	r3, r0
   8242c:	71fb      	strb	r3, [r7, #7]
    if(shutdown_confirmed)
   8242e:	4b35      	ldr	r3, [pc, #212]	; (82504 <menu_shutdown+0xe0>)
   82430:	781b      	ldrb	r3, [r3, #0]
   82432:	2b00      	cmp	r3, #0
   82434:	d043      	beq.n	824be <menu_shutdown+0x9a>
    {
        lcd_clear();
   82436:	4b34      	ldr	r3, [pc, #208]	; (82508 <menu_shutdown+0xe4>)
   82438:	4798      	blx	r3
        lcd_print_s(2, 2, "shutting down...");
   8243a:	4a34      	ldr	r2, [pc, #208]	; (8250c <menu_shutdown+0xe8>)
   8243c:	2102      	movs	r1, #2
   8243e:	2002      	movs	r0, #2
   82440:	4b33      	ldr	r3, [pc, #204]	; (82510 <menu_shutdown+0xec>)
   82442:	4798      	blx	r3
        
        ioport_set_pin_level(LED_ONBOARD, 0);
   82444:	2100      	movs	r1, #0
   82446:	206a      	movs	r0, #106	; 0x6a
   82448:	4b32      	ldr	r3, [pc, #200]	; (82514 <menu_shutdown+0xf0>)
   8244a:	4798      	blx	r3
        ioport_set_pin_level(LED_BAT, 0);
   8244c:	2100      	movs	r1, #0
   8244e:	2066      	movs	r0, #102	; 0x66
   82450:	4b30      	ldr	r3, [pc, #192]	; (82514 <menu_shutdown+0xf0>)
   82452:	4798      	blx	r3
        ioport_set_pin_level(LED_M1, 0);
   82454:	2100      	movs	r1, #0
   82456:	2067      	movs	r0, #103	; 0x67
   82458:	4b2e      	ldr	r3, [pc, #184]	; (82514 <menu_shutdown+0xf0>)
   8245a:	4798      	blx	r3
        ioport_set_pin_level(LED_M2, 0);
   8245c:	2100      	movs	r1, #0
   8245e:	2068      	movs	r0, #104	; 0x68
   82460:	4b2c      	ldr	r3, [pc, #176]	; (82514 <menu_shutdown+0xf0>)
   82462:	4798      	blx	r3
        ioport_set_pin_level(LED_M3, 0);
   82464:	2100      	movs	r1, #0
   82466:	2069      	movs	r0, #105	; 0x69
   82468:	4b2a      	ldr	r3, [pc, #168]	; (82514 <menu_shutdown+0xf0>)
   8246a:	4798      	blx	r3
        pwm_channel_disable(PWM, MREAR);
        
        pwm_channel_disable(PWM, ENC_CLK);
        
        sensor_parameters.ibit.sleep_mode = 1;*/
        update_comm();
   8246c:	4b2a      	ldr	r3, [pc, #168]	; (82518 <menu_shutdown+0xf4>)
   8246e:	4798      	blx	r3
        
        ioport_set_pin_level(RPI1, 0);
   82470:	2100      	movs	r1, #0
   82472:	2001      	movs	r0, #1
   82474:	4b27      	ldr	r3, [pc, #156]	; (82514 <menu_shutdown+0xf0>)
   82476:	4798      	blx	r3
        while (ioport_get_pin_level(RPI2) == 1);
   82478:	bf00      	nop
   8247a:	2008      	movs	r0, #8
   8247c:	4b27      	ldr	r3, [pc, #156]	; (8251c <menu_shutdown+0xf8>)
   8247e:	4798      	blx	r3
   82480:	4603      	mov	r3, r0
   82482:	2b00      	cmp	r3, #0
   82484:	d1f9      	bne.n	8247a <menu_shutdown+0x56>
        mdelay(7500);
   82486:	f641 504c 	movw	r0, #7500	; 0x1d4c
   8248a:	4b25      	ldr	r3, [pc, #148]	; (82520 <menu_shutdown+0xfc>)
   8248c:	4798      	blx	r3
        
        lcd_set_backlight(LCD_LIGHT_OFF);
   8248e:	2000      	movs	r0, #0
   82490:	4b24      	ldr	r3, [pc, #144]	; (82524 <menu_shutdown+0x100>)
   82492:	4798      	blx	r3
        lcd_clear();    // required to turn backlight on/off
   82494:	4b1c      	ldr	r3, [pc, #112]	; (82508 <menu_shutdown+0xe4>)
   82496:	4798      	blx	r3
        mdelay(100);
   82498:	2064      	movs	r0, #100	; 0x64
   8249a:	4b21      	ldr	r3, [pc, #132]	; (82520 <menu_shutdown+0xfc>)
   8249c:	4798      	blx	r3
        lcd_set_backlight(LCD_LIGHT_ON);
   8249e:	2008      	movs	r0, #8
   824a0:	4b20      	ldr	r3, [pc, #128]	; (82524 <menu_shutdown+0x100>)
   824a2:	4798      	blx	r3
        lcd_clear();    // required to turn backlight on/off
   824a4:	4b18      	ldr	r3, [pc, #96]	; (82508 <menu_shutdown+0xe4>)
   824a6:	4798      	blx	r3
        mdelay(100);
   824a8:	2064      	movs	r0, #100	; 0x64
   824aa:	4b1d      	ldr	r3, [pc, #116]	; (82520 <menu_shutdown+0xfc>)
   824ac:	4798      	blx	r3
        lcd_set_backlight(LCD_LIGHT_OFF);
   824ae:	2000      	movs	r0, #0
   824b0:	4b1c      	ldr	r3, [pc, #112]	; (82524 <menu_shutdown+0x100>)
   824b2:	4798      	blx	r3
        lcd_clear();    // required to turn backlight on/off
   824b4:	4b14      	ldr	r3, [pc, #80]	; (82508 <menu_shutdown+0xe4>)
   824b6:	4798      	blx	r3
        
        while(1)
        {
            update_comm();
   824b8:	4b17      	ldr	r3, [pc, #92]	; (82518 <menu_shutdown+0xf4>)
   824ba:	4798      	blx	r3
   824bc:	e7fc      	b.n	824b8 <menu_shutdown+0x94>
            //check_bat();
        }
    }
    else
    {
        if(print_menu)
   824be:	4b1a      	ldr	r3, [pc, #104]	; (82528 <menu_shutdown+0x104>)
   824c0:	781b      	ldrb	r3, [r3, #0]
   824c2:	2b00      	cmp	r3, #0
   824c4:	d009      	beq.n	824da <menu_shutdown+0xb6>
        {
            print_menu = 0;
   824c6:	4b18      	ldr	r3, [pc, #96]	; (82528 <menu_shutdown+0x104>)
   824c8:	2200      	movs	r2, #0
   824ca:	701a      	strb	r2, [r3, #0]
            lcd_clear();
   824cc:	4b0e      	ldr	r3, [pc, #56]	; (82508 <menu_shutdown+0xe4>)
   824ce:	4798      	blx	r3
            lcd_print_s(2, 1, "confirm shutdown?");
   824d0:	4a16      	ldr	r2, [pc, #88]	; (8252c <menu_shutdown+0x108>)
   824d2:	2101      	movs	r1, #1
   824d4:	2002      	movs	r0, #2
   824d6:	4b0e      	ldr	r3, [pc, #56]	; (82510 <menu_shutdown+0xec>)
   824d8:	4798      	blx	r3
        }
    }
    
    switch (event1)
   824da:	79fb      	ldrb	r3, [r7, #7]
   824dc:	2b07      	cmp	r3, #7
   824de:	d002      	beq.n	824e6 <menu_shutdown+0xc2>
   824e0:	2b10      	cmp	r3, #16
   824e2:	d004      	beq.n	824ee <menu_shutdown+0xca>
        case EVENT_BUTTON_RETURN_P:
            act_menu = MENU_MAIN;
            print_menu = 1;
            break;
        default:
            break;
   824e4:	e00a      	b.n	824fc <menu_shutdown+0xd8>
            shutdown_confirmed = 1;
   824e6:	4b07      	ldr	r3, [pc, #28]	; (82504 <menu_shutdown+0xe0>)
   824e8:	2201      	movs	r2, #1
   824ea:	701a      	strb	r2, [r3, #0]
            break;
   824ec:	e006      	b.n	824fc <menu_shutdown+0xd8>
            act_menu = MENU_MAIN;
   824ee:	4b10      	ldr	r3, [pc, #64]	; (82530 <menu_shutdown+0x10c>)
   824f0:	2200      	movs	r2, #0
   824f2:	701a      	strb	r2, [r3, #0]
            print_menu = 1;
   824f4:	4b0c      	ldr	r3, [pc, #48]	; (82528 <menu_shutdown+0x104>)
   824f6:	2201      	movs	r2, #1
   824f8:	701a      	strb	r2, [r3, #0]
            break;
   824fa:	bf00      	nop
    }
}
   824fc:	bf00      	nop
   824fe:	3708      	adds	r7, #8
   82500:	46bd      	mov	sp, r7
   82502:	bd80      	pop	{r7, pc}
   82504:	20070dbe 	.word	0x20070dbe
   82508:	0008167d 	.word	0x0008167d
   8250c:	00089780 	.word	0x00089780
   82510:	0008169d 	.word	0x0008169d
   82514:	00081b39 	.word	0x00081b39
   82518:	000830c5 	.word	0x000830c5
   8251c:	00081ba3 	.word	0x00081ba3
   82520:	00083099 	.word	0x00083099
   82524:	0008165d 	.word	0x0008165d
   82528:	2007018c 	.word	0x2007018c
   8252c:	00089794 	.word	0x00089794
   82530:	20070dbc 	.word	0x20070dbc

00082534 <print_menu_main>:

static void print_menu_main(void)
{
   82534:	b590      	push	{r4, r7, lr}
   82536:	b085      	sub	sp, #20
   82538:	af00      	add	r7, sp, #0
    const char *text[4] = {"    noOS ONE", " Match", " Sensors", " Settings"};
   8253a:	4b14      	ldr	r3, [pc, #80]	; (8258c <print_menu_main+0x58>)
   8253c:	463c      	mov	r4, r7
   8253e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   82540:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
//    lcd_print_m(text);
    lcd_clear();
   82544:	4b12      	ldr	r3, [pc, #72]	; (82590 <print_menu_main+0x5c>)
   82546:	4798      	blx	r3
    lcd_print_s(1, 0, text[0]);
   82548:	683b      	ldr	r3, [r7, #0]
   8254a:	461a      	mov	r2, r3
   8254c:	2100      	movs	r1, #0
   8254e:	2001      	movs	r0, #1
   82550:	4b10      	ldr	r3, [pc, #64]	; (82594 <print_menu_main+0x60>)
   82552:	4798      	blx	r3
    lcd_print_s(2, 0, text[1]);
   82554:	687b      	ldr	r3, [r7, #4]
   82556:	461a      	mov	r2, r3
   82558:	2100      	movs	r1, #0
   8255a:	2002      	movs	r0, #2
   8255c:	4b0d      	ldr	r3, [pc, #52]	; (82594 <print_menu_main+0x60>)
   8255e:	4798      	blx	r3
    lcd_print_s(3, 0, text[2]);
   82560:	68bb      	ldr	r3, [r7, #8]
   82562:	461a      	mov	r2, r3
   82564:	2100      	movs	r1, #0
   82566:	2003      	movs	r0, #3
   82568:	4b0a      	ldr	r3, [pc, #40]	; (82594 <print_menu_main+0x60>)
   8256a:	4798      	blx	r3
    lcd_print_s(4, 0, text[3]);
   8256c:	68fb      	ldr	r3, [r7, #12]
   8256e:	461a      	mov	r2, r3
   82570:	2100      	movs	r1, #0
   82572:	2004      	movs	r0, #4
   82574:	4b07      	ldr	r3, [pc, #28]	; (82594 <print_menu_main+0x60>)
   82576:	4798      	blx	r3
    print_cursor(&menu_info.main);
   82578:	4807      	ldr	r0, [pc, #28]	; (82598 <print_menu_main+0x64>)
   8257a:	4b08      	ldr	r3, [pc, #32]	; (8259c <print_menu_main+0x68>)
   8257c:	4798      	blx	r3
    update_battery(1);
   8257e:	2001      	movs	r0, #1
   82580:	4b07      	ldr	r3, [pc, #28]	; (825a0 <print_menu_main+0x6c>)
   82582:	4798      	blx	r3
}
   82584:	bf00      	nop
   82586:	3714      	adds	r7, #20
   82588:	46bd      	mov	sp, r7
   8258a:	bd90      	pop	{r4, r7, pc}
   8258c:	000897d8 	.word	0x000897d8
   82590:	0008167d 	.word	0x0008167d
   82594:	0008169d 	.word	0x0008169d
   82598:	20070190 	.word	0x20070190
   8259c:	00082675 	.word	0x00082675
   825a0:	00083111 	.word	0x00083111

000825a4 <print_menu_sensors>:

static void print_menu_sensors(void)
{
   825a4:	b590      	push	{r4, r7, lr}
   825a6:	b085      	sub	sp, #20
   825a8:	af00      	add	r7, sp, #0
    const char *text[4] = {" Ball", " Compass", " Line", " "};
   825aa:	4b13      	ldr	r3, [pc, #76]	; (825f8 <print_menu_sensors+0x54>)
   825ac:	463c      	mov	r4, r7
   825ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   825b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
//    lcd_print_m(text);
    lcd_clear();
   825b4:	4b11      	ldr	r3, [pc, #68]	; (825fc <print_menu_sensors+0x58>)
   825b6:	4798      	blx	r3
    lcd_print_s(1, 0, text[0]);
   825b8:	683b      	ldr	r3, [r7, #0]
   825ba:	461a      	mov	r2, r3
   825bc:	2100      	movs	r1, #0
   825be:	2001      	movs	r0, #1
   825c0:	4b0f      	ldr	r3, [pc, #60]	; (82600 <print_menu_sensors+0x5c>)
   825c2:	4798      	blx	r3
    lcd_print_s(2, 0, text[1]);
   825c4:	687b      	ldr	r3, [r7, #4]
   825c6:	461a      	mov	r2, r3
   825c8:	2100      	movs	r1, #0
   825ca:	2002      	movs	r0, #2
   825cc:	4b0c      	ldr	r3, [pc, #48]	; (82600 <print_menu_sensors+0x5c>)
   825ce:	4798      	blx	r3
    lcd_print_s(3, 0, text[2]);
   825d0:	68bb      	ldr	r3, [r7, #8]
   825d2:	461a      	mov	r2, r3
   825d4:	2100      	movs	r1, #0
   825d6:	2003      	movs	r0, #3
   825d8:	4b09      	ldr	r3, [pc, #36]	; (82600 <print_menu_sensors+0x5c>)
   825da:	4798      	blx	r3
    lcd_print_s(4, 0, text[3]);
   825dc:	68fb      	ldr	r3, [r7, #12]
   825de:	461a      	mov	r2, r3
   825e0:	2100      	movs	r1, #0
   825e2:	2004      	movs	r0, #4
   825e4:	4b06      	ldr	r3, [pc, #24]	; (82600 <print_menu_sensors+0x5c>)
   825e6:	4798      	blx	r3
    print_cursor(&menu_info.sensors);
   825e8:	4806      	ldr	r0, [pc, #24]	; (82604 <print_menu_sensors+0x60>)
   825ea:	4b07      	ldr	r3, [pc, #28]	; (82608 <print_menu_sensors+0x64>)
   825ec:	4798      	blx	r3
}
   825ee:	bf00      	nop
   825f0:	3714      	adds	r7, #20
   825f2:	46bd      	mov	sp, r7
   825f4:	bd90      	pop	{r4, r7, pc}
   825f6:	bf00      	nop
   825f8:	00089808 	.word	0x00089808
   825fc:	0008167d 	.word	0x0008167d
   82600:	0008169d 	.word	0x0008169d
   82604:	20070194 	.word	0x20070194
   82608:	00082675 	.word	0x00082675

0008260c <print_menu_settings>:

static void print_menu_settings(void)
{
   8260c:	b590      	push	{r4, r7, lr}
   8260e:	b085      	sub	sp, #20
   82610:	af00      	add	r7, sp, #0
    const char *text[4] = {" ", " ", " ", " "};
   82612:	4b13      	ldr	r3, [pc, #76]	; (82660 <print_menu_settings+0x54>)
   82614:	463c      	mov	r4, r7
   82616:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   82618:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
//    lcd_print_m(text);
    lcd_clear();
   8261c:	4b11      	ldr	r3, [pc, #68]	; (82664 <print_menu_settings+0x58>)
   8261e:	4798      	blx	r3
    lcd_print_s(1, 0, text[0]);
   82620:	683b      	ldr	r3, [r7, #0]
   82622:	461a      	mov	r2, r3
   82624:	2100      	movs	r1, #0
   82626:	2001      	movs	r0, #1
   82628:	4b0f      	ldr	r3, [pc, #60]	; (82668 <print_menu_settings+0x5c>)
   8262a:	4798      	blx	r3
    lcd_print_s(2, 0, text[1]);
   8262c:	687b      	ldr	r3, [r7, #4]
   8262e:	461a      	mov	r2, r3
   82630:	2100      	movs	r1, #0
   82632:	2002      	movs	r0, #2
   82634:	4b0c      	ldr	r3, [pc, #48]	; (82668 <print_menu_settings+0x5c>)
   82636:	4798      	blx	r3
    lcd_print_s(3, 0, text[2]);
   82638:	68bb      	ldr	r3, [r7, #8]
   8263a:	461a      	mov	r2, r3
   8263c:	2100      	movs	r1, #0
   8263e:	2003      	movs	r0, #3
   82640:	4b09      	ldr	r3, [pc, #36]	; (82668 <print_menu_settings+0x5c>)
   82642:	4798      	blx	r3
    lcd_print_s(4, 0, text[3]);
   82644:	68fb      	ldr	r3, [r7, #12]
   82646:	461a      	mov	r2, r3
   82648:	2100      	movs	r1, #0
   8264a:	2004      	movs	r0, #4
   8264c:	4b06      	ldr	r3, [pc, #24]	; (82668 <print_menu_settings+0x5c>)
   8264e:	4798      	blx	r3
    print_cursor(&menu_info.settings);
   82650:	4806      	ldr	r0, [pc, #24]	; (8266c <print_menu_settings+0x60>)
   82652:	4b07      	ldr	r3, [pc, #28]	; (82670 <print_menu_settings+0x64>)
   82654:	4798      	blx	r3
}
   82656:	bf00      	nop
   82658:	3714      	adds	r7, #20
   8265a:	46bd      	mov	sp, r7
   8265c:	bd90      	pop	{r4, r7, pc}
   8265e:	bf00      	nop
   82660:	00089818 	.word	0x00089818
   82664:	0008167d 	.word	0x0008167d
   82668:	0008169d 	.word	0x0008169d
   8266c:	20070198 	.word	0x20070198
   82670:	00082675 	.word	0x00082675

00082674 <print_cursor>:

static void print_cursor(menu_info_t *info)
{
   82674:	b580      	push	{r7, lr}
   82676:	b082      	sub	sp, #8
   82678:	af00      	add	r7, sp, #0
   8267a:	6078      	str	r0, [r7, #4]
    lcd_print_s(info->prev_cursor_line, 0, " ");
   8267c:	687b      	ldr	r3, [r7, #4]
   8267e:	785b      	ldrb	r3, [r3, #1]
   82680:	4a09      	ldr	r2, [pc, #36]	; (826a8 <print_cursor+0x34>)
   82682:	2100      	movs	r1, #0
   82684:	4618      	mov	r0, r3
   82686:	4b09      	ldr	r3, [pc, #36]	; (826ac <print_cursor+0x38>)
   82688:	4798      	blx	r3
    lcd_print_s(info->act_cursor_line, 0, ">");
   8268a:	687b      	ldr	r3, [r7, #4]
   8268c:	781b      	ldrb	r3, [r3, #0]
   8268e:	4a08      	ldr	r2, [pc, #32]	; (826b0 <print_cursor+0x3c>)
   82690:	2100      	movs	r1, #0
   82692:	4618      	mov	r0, r3
   82694:	4b05      	ldr	r3, [pc, #20]	; (826ac <print_cursor+0x38>)
   82696:	4798      	blx	r3
    
    info->prev_cursor_line = info->act_cursor_line;
   82698:	687b      	ldr	r3, [r7, #4]
   8269a:	781a      	ldrb	r2, [r3, #0]
   8269c:	687b      	ldr	r3, [r7, #4]
   8269e:	705a      	strb	r2, [r3, #1]
}
   826a0:	bf00      	nop
   826a2:	3708      	adds	r7, #8
   826a4:	46bd      	mov	sp, r7
   826a6:	bd80      	pop	{r7, pc}
   826a8:	00089804 	.word	0x00089804
   826ac:	0008169d 	.word	0x0008169d
   826b0:	00089828 	.word	0x00089828

000826b4 <button_events>:

event_t button_events(void)
{
   826b4:	b580      	push	{r7, lr}
   826b6:	b082      	sub	sp, #8
   826b8:	af00      	add	r7, sp, #0
    event_t nextEvent = EVENT_NO_EVENT;
   826ba:	2300      	movs	r3, #0
   826bc:	71fb      	strb	r3, [r7, #7]

    if (getTicks() >= (ticks_button_update + 30))
   826be:	4b75      	ldr	r3, [pc, #468]	; (82894 <button_events+0x1e0>)
   826c0:	4798      	blx	r3
   826c2:	4602      	mov	r2, r0
   826c4:	4b74      	ldr	r3, [pc, #464]	; (82898 <button_events+0x1e4>)
   826c6:	681b      	ldr	r3, [r3, #0]
   826c8:	331e      	adds	r3, #30
   826ca:	429a      	cmp	r2, r3
   826cc:	f0c0 80dd 	bcc.w	8288a <button_events+0x1d6>
    {
        ticks_button_update = getTicks();
   826d0:	4b70      	ldr	r3, [pc, #448]	; (82894 <button_events+0x1e0>)
   826d2:	4798      	blx	r3
   826d4:	4602      	mov	r2, r0
   826d6:	4b70      	ldr	r3, [pc, #448]	; (82898 <button_events+0x1e4>)
   826d8:	601a      	str	r2, [r3, #0]
        
        pb_up_act = ioport_get_pin_level(PB_UP);
   826da:	2060      	movs	r0, #96	; 0x60
   826dc:	4b6f      	ldr	r3, [pc, #444]	; (8289c <button_events+0x1e8>)
   826de:	4798      	blx	r3
   826e0:	4603      	mov	r3, r0
   826e2:	461a      	mov	r2, r3
   826e4:	4b6e      	ldr	r3, [pc, #440]	; (828a0 <button_events+0x1ec>)
   826e6:	701a      	strb	r2, [r3, #0]
        pb_left_act = ioport_get_pin_level(PB_LEFT);
   826e8:	2061      	movs	r0, #97	; 0x61
   826ea:	4b6c      	ldr	r3, [pc, #432]	; (8289c <button_events+0x1e8>)
   826ec:	4798      	blx	r3
   826ee:	4603      	mov	r3, r0
   826f0:	461a      	mov	r2, r3
   826f2:	4b6c      	ldr	r3, [pc, #432]	; (828a4 <button_events+0x1f0>)
   826f4:	701a      	strb	r2, [r3, #0]
        pb_mid_act = ioport_get_pin_level(PB_MID);
   826f6:	2062      	movs	r0, #98	; 0x62
   826f8:	4b68      	ldr	r3, [pc, #416]	; (8289c <button_events+0x1e8>)
   826fa:	4798      	blx	r3
   826fc:	4603      	mov	r3, r0
   826fe:	461a      	mov	r2, r3
   82700:	4b69      	ldr	r3, [pc, #420]	; (828a8 <button_events+0x1f4>)
   82702:	701a      	strb	r2, [r3, #0]
        pb_right_act = ioport_get_pin_level(PB_RIGHT);
   82704:	2063      	movs	r0, #99	; 0x63
   82706:	4b65      	ldr	r3, [pc, #404]	; (8289c <button_events+0x1e8>)
   82708:	4798      	blx	r3
   8270a:	4603      	mov	r3, r0
   8270c:	461a      	mov	r2, r3
   8270e:	4b67      	ldr	r3, [pc, #412]	; (828ac <button_events+0x1f8>)
   82710:	701a      	strb	r2, [r3, #0]
        pb_down_act = ioport_get_pin_level(PB_DOWN);
   82712:	2064      	movs	r0, #100	; 0x64
   82714:	4b61      	ldr	r3, [pc, #388]	; (8289c <button_events+0x1e8>)
   82716:	4798      	blx	r3
   82718:	4603      	mov	r3, r0
   8271a:	461a      	mov	r2, r3
   8271c:	4b64      	ldr	r3, [pc, #400]	; (828b0 <button_events+0x1fc>)
   8271e:	701a      	strb	r2, [r3, #0]
        pb_return_act = ioport_get_pin_level(PB_RETURN);
   82720:	2065      	movs	r0, #101	; 0x65
   82722:	4b5e      	ldr	r3, [pc, #376]	; (8289c <button_events+0x1e8>)
   82724:	4798      	blx	r3
   82726:	4603      	mov	r3, r0
   82728:	461a      	mov	r2, r3
   8272a:	4b62      	ldr	r3, [pc, #392]	; (828b4 <button_events+0x200>)
   8272c:	701a      	strb	r2, [r3, #0]
        
        if (pb_up_act != pb_up_prev && pb_up_act == 0)
   8272e:	4b5c      	ldr	r3, [pc, #368]	; (828a0 <button_events+0x1ec>)
   82730:	781a      	ldrb	r2, [r3, #0]
   82732:	4b61      	ldr	r3, [pc, #388]	; (828b8 <button_events+0x204>)
   82734:	781b      	ldrb	r3, [r3, #0]
   82736:	429a      	cmp	r2, r3
   82738:	d006      	beq.n	82748 <button_events+0x94>
   8273a:	4b59      	ldr	r3, [pc, #356]	; (828a0 <button_events+0x1ec>)
   8273c:	781b      	ldrb	r3, [r3, #0]
   8273e:	2b00      	cmp	r3, #0
   82740:	d102      	bne.n	82748 <button_events+0x94>
        {
            nextEvent = EVENT_BUTTON_UP_P;
   82742:	2301      	movs	r3, #1
   82744:	71fb      	strb	r3, [r7, #7]
   82746:	e00b      	b.n	82760 <button_events+0xac>
        }
        else if (pb_up_act != pb_up_prev && pb_up_act == 1)
   82748:	4b55      	ldr	r3, [pc, #340]	; (828a0 <button_events+0x1ec>)
   8274a:	781a      	ldrb	r2, [r3, #0]
   8274c:	4b5a      	ldr	r3, [pc, #360]	; (828b8 <button_events+0x204>)
   8274e:	781b      	ldrb	r3, [r3, #0]
   82750:	429a      	cmp	r2, r3
   82752:	d005      	beq.n	82760 <button_events+0xac>
   82754:	4b52      	ldr	r3, [pc, #328]	; (828a0 <button_events+0x1ec>)
   82756:	781b      	ldrb	r3, [r3, #0]
   82758:	2b01      	cmp	r3, #1
   8275a:	d101      	bne.n	82760 <button_events+0xac>
        {
            nextEvent = EVENT_BUTTON_UP_R;
   8275c:	2303      	movs	r3, #3
   8275e:	71fb      	strb	r3, [r7, #7]
        /*else if (pb_up_act == pb_up_prev && pb_up_act == 0)
        {
            nextEvent = EVENT_BUTTON_UP_H;
        }*/
        
        if (pb_left_act != pb_left_prev && pb_left_act == 0)
   82760:	4b50      	ldr	r3, [pc, #320]	; (828a4 <button_events+0x1f0>)
   82762:	781a      	ldrb	r2, [r3, #0]
   82764:	4b55      	ldr	r3, [pc, #340]	; (828bc <button_events+0x208>)
   82766:	781b      	ldrb	r3, [r3, #0]
   82768:	429a      	cmp	r2, r3
   8276a:	d006      	beq.n	8277a <button_events+0xc6>
   8276c:	4b4d      	ldr	r3, [pc, #308]	; (828a4 <button_events+0x1f0>)
   8276e:	781b      	ldrb	r3, [r3, #0]
   82770:	2b00      	cmp	r3, #0
   82772:	d102      	bne.n	8277a <button_events+0xc6>
        {
            nextEvent = EVENT_BUTTON_LEFT_P;
   82774:	2304      	movs	r3, #4
   82776:	71fb      	strb	r3, [r7, #7]
   82778:	e00b      	b.n	82792 <button_events+0xde>
        }
        else if (pb_left_act != pb_left_prev && pb_left_act == 1)
   8277a:	4b4a      	ldr	r3, [pc, #296]	; (828a4 <button_events+0x1f0>)
   8277c:	781a      	ldrb	r2, [r3, #0]
   8277e:	4b4f      	ldr	r3, [pc, #316]	; (828bc <button_events+0x208>)
   82780:	781b      	ldrb	r3, [r3, #0]
   82782:	429a      	cmp	r2, r3
   82784:	d005      	beq.n	82792 <button_events+0xde>
   82786:	4b47      	ldr	r3, [pc, #284]	; (828a4 <button_events+0x1f0>)
   82788:	781b      	ldrb	r3, [r3, #0]
   8278a:	2b01      	cmp	r3, #1
   8278c:	d101      	bne.n	82792 <button_events+0xde>
        {
            nextEvent = EVENT_BUTTON_LEFT_R;
   8278e:	2306      	movs	r3, #6
   82790:	71fb      	strb	r3, [r7, #7]
        /*else if (pb_left_act == pb_left_prev && pb_left_act == 0)
        {
            nextEvent = EVENT_BUTTON_LEFT_H;
        }*/
        
        if (pb_mid_act != pb_mid_prev && pb_mid_act == 0)
   82792:	4b45      	ldr	r3, [pc, #276]	; (828a8 <button_events+0x1f4>)
   82794:	781a      	ldrb	r2, [r3, #0]
   82796:	4b4a      	ldr	r3, [pc, #296]	; (828c0 <button_events+0x20c>)
   82798:	781b      	ldrb	r3, [r3, #0]
   8279a:	429a      	cmp	r2, r3
   8279c:	d006      	beq.n	827ac <button_events+0xf8>
   8279e:	4b42      	ldr	r3, [pc, #264]	; (828a8 <button_events+0x1f4>)
   827a0:	781b      	ldrb	r3, [r3, #0]
   827a2:	2b00      	cmp	r3, #0
   827a4:	d102      	bne.n	827ac <button_events+0xf8>
        {
            nextEvent = EVENT_BUTTON_MID_P;
   827a6:	2307      	movs	r3, #7
   827a8:	71fb      	strb	r3, [r7, #7]
   827aa:	e00b      	b.n	827c4 <button_events+0x110>
        }
        else if (pb_mid_act != pb_mid_prev && pb_mid_act == 1)
   827ac:	4b3e      	ldr	r3, [pc, #248]	; (828a8 <button_events+0x1f4>)
   827ae:	781a      	ldrb	r2, [r3, #0]
   827b0:	4b43      	ldr	r3, [pc, #268]	; (828c0 <button_events+0x20c>)
   827b2:	781b      	ldrb	r3, [r3, #0]
   827b4:	429a      	cmp	r2, r3
   827b6:	d005      	beq.n	827c4 <button_events+0x110>
   827b8:	4b3b      	ldr	r3, [pc, #236]	; (828a8 <button_events+0x1f4>)
   827ba:	781b      	ldrb	r3, [r3, #0]
   827bc:	2b01      	cmp	r3, #1
   827be:	d101      	bne.n	827c4 <button_events+0x110>
        {
            nextEvent = EVENT_BUTTON_MID_R;
   827c0:	2309      	movs	r3, #9
   827c2:	71fb      	strb	r3, [r7, #7]
        /*else if (pb_mid_act == pb_mid_prev && pb_mid_act == 0)
        {
            nextEvent = EVENT_BUTTON_MID_H;
        }*/
        
        if (pb_right_act != pb_right_prev && pb_right_act == 0)
   827c4:	4b39      	ldr	r3, [pc, #228]	; (828ac <button_events+0x1f8>)
   827c6:	781a      	ldrb	r2, [r3, #0]
   827c8:	4b3e      	ldr	r3, [pc, #248]	; (828c4 <button_events+0x210>)
   827ca:	781b      	ldrb	r3, [r3, #0]
   827cc:	429a      	cmp	r2, r3
   827ce:	d006      	beq.n	827de <button_events+0x12a>
   827d0:	4b36      	ldr	r3, [pc, #216]	; (828ac <button_events+0x1f8>)
   827d2:	781b      	ldrb	r3, [r3, #0]
   827d4:	2b00      	cmp	r3, #0
   827d6:	d102      	bne.n	827de <button_events+0x12a>
        {
            nextEvent = EVENT_BUTTON_RIGHT_P;
   827d8:	230a      	movs	r3, #10
   827da:	71fb      	strb	r3, [r7, #7]
   827dc:	e00b      	b.n	827f6 <button_events+0x142>
        }
        else if (pb_right_act != pb_right_prev && pb_right_act == 1)
   827de:	4b33      	ldr	r3, [pc, #204]	; (828ac <button_events+0x1f8>)
   827e0:	781a      	ldrb	r2, [r3, #0]
   827e2:	4b38      	ldr	r3, [pc, #224]	; (828c4 <button_events+0x210>)
   827e4:	781b      	ldrb	r3, [r3, #0]
   827e6:	429a      	cmp	r2, r3
   827e8:	d005      	beq.n	827f6 <button_events+0x142>
   827ea:	4b30      	ldr	r3, [pc, #192]	; (828ac <button_events+0x1f8>)
   827ec:	781b      	ldrb	r3, [r3, #0]
   827ee:	2b01      	cmp	r3, #1
   827f0:	d101      	bne.n	827f6 <button_events+0x142>
        {
            nextEvent = EVENT_BUTTON_RIGHT_R;
   827f2:	230c      	movs	r3, #12
   827f4:	71fb      	strb	r3, [r7, #7]
        /*else if (pb_right_act == pb_right_prev && pb_right_act == 0)
        {
            nextEvent = EVENT_BUTTON_RIGHT_H;
        }*/
        
        if (pb_down_act != pb_down_prev && pb_down_act == 0)
   827f6:	4b2e      	ldr	r3, [pc, #184]	; (828b0 <button_events+0x1fc>)
   827f8:	781a      	ldrb	r2, [r3, #0]
   827fa:	4b33      	ldr	r3, [pc, #204]	; (828c8 <button_events+0x214>)
   827fc:	781b      	ldrb	r3, [r3, #0]
   827fe:	429a      	cmp	r2, r3
   82800:	d006      	beq.n	82810 <button_events+0x15c>
   82802:	4b2b      	ldr	r3, [pc, #172]	; (828b0 <button_events+0x1fc>)
   82804:	781b      	ldrb	r3, [r3, #0]
   82806:	2b00      	cmp	r3, #0
   82808:	d102      	bne.n	82810 <button_events+0x15c>
        {
            nextEvent = EVENT_BUTTON_DOWN_P;
   8280a:	230d      	movs	r3, #13
   8280c:	71fb      	strb	r3, [r7, #7]
   8280e:	e00b      	b.n	82828 <button_events+0x174>
        }
        else if (pb_down_act != pb_down_prev && pb_down_act == 1)
   82810:	4b27      	ldr	r3, [pc, #156]	; (828b0 <button_events+0x1fc>)
   82812:	781a      	ldrb	r2, [r3, #0]
   82814:	4b2c      	ldr	r3, [pc, #176]	; (828c8 <button_events+0x214>)
   82816:	781b      	ldrb	r3, [r3, #0]
   82818:	429a      	cmp	r2, r3
   8281a:	d005      	beq.n	82828 <button_events+0x174>
   8281c:	4b24      	ldr	r3, [pc, #144]	; (828b0 <button_events+0x1fc>)
   8281e:	781b      	ldrb	r3, [r3, #0]
   82820:	2b01      	cmp	r3, #1
   82822:	d101      	bne.n	82828 <button_events+0x174>
        {
            nextEvent = EVENT_BUTTON_DOWN_R;
   82824:	230f      	movs	r3, #15
   82826:	71fb      	strb	r3, [r7, #7]
        /*else if (pb_down_act == pb_down_prev && pb_down_act == 0)
        {
            nextEvent = EVENT_BUTTON_DOWN_H;
        }*/
        
        if (pb_return_act != pb_return_prev && pb_return_act == 0)
   82828:	4b22      	ldr	r3, [pc, #136]	; (828b4 <button_events+0x200>)
   8282a:	781a      	ldrb	r2, [r3, #0]
   8282c:	4b27      	ldr	r3, [pc, #156]	; (828cc <button_events+0x218>)
   8282e:	781b      	ldrb	r3, [r3, #0]
   82830:	429a      	cmp	r2, r3
   82832:	d006      	beq.n	82842 <button_events+0x18e>
   82834:	4b1f      	ldr	r3, [pc, #124]	; (828b4 <button_events+0x200>)
   82836:	781b      	ldrb	r3, [r3, #0]
   82838:	2b00      	cmp	r3, #0
   8283a:	d102      	bne.n	82842 <button_events+0x18e>
        {
            nextEvent = EVENT_BUTTON_RETURN_P;
   8283c:	2310      	movs	r3, #16
   8283e:	71fb      	strb	r3, [r7, #7]
   82840:	e00b      	b.n	8285a <button_events+0x1a6>
        }
        else if (pb_return_act != pb_return_prev && pb_return_act == 1)
   82842:	4b1c      	ldr	r3, [pc, #112]	; (828b4 <button_events+0x200>)
   82844:	781a      	ldrb	r2, [r3, #0]
   82846:	4b21      	ldr	r3, [pc, #132]	; (828cc <button_events+0x218>)
   82848:	781b      	ldrb	r3, [r3, #0]
   8284a:	429a      	cmp	r2, r3
   8284c:	d005      	beq.n	8285a <button_events+0x1a6>
   8284e:	4b19      	ldr	r3, [pc, #100]	; (828b4 <button_events+0x200>)
   82850:	781b      	ldrb	r3, [r3, #0]
   82852:	2b01      	cmp	r3, #1
   82854:	d101      	bne.n	8285a <button_events+0x1a6>
        {
            nextEvent = EVENT_BUTTON_RETURN_R;
   82856:	2312      	movs	r3, #18
   82858:	71fb      	strb	r3, [r7, #7]
        /*else if (pb_return_act == pb_up_prev && pb_return_act == 0)
        {
            nextEvent = EVENT_BUTTON_RETURN_H;
        }*/
        
        pb_up_prev = pb_up_act;
   8285a:	4b11      	ldr	r3, [pc, #68]	; (828a0 <button_events+0x1ec>)
   8285c:	781a      	ldrb	r2, [r3, #0]
   8285e:	4b16      	ldr	r3, [pc, #88]	; (828b8 <button_events+0x204>)
   82860:	701a      	strb	r2, [r3, #0]
        pb_left_prev = pb_left_act;
   82862:	4b10      	ldr	r3, [pc, #64]	; (828a4 <button_events+0x1f0>)
   82864:	781a      	ldrb	r2, [r3, #0]
   82866:	4b15      	ldr	r3, [pc, #84]	; (828bc <button_events+0x208>)
   82868:	701a      	strb	r2, [r3, #0]
        pb_mid_prev = pb_mid_act;
   8286a:	4b0f      	ldr	r3, [pc, #60]	; (828a8 <button_events+0x1f4>)
   8286c:	781a      	ldrb	r2, [r3, #0]
   8286e:	4b14      	ldr	r3, [pc, #80]	; (828c0 <button_events+0x20c>)
   82870:	701a      	strb	r2, [r3, #0]
        pb_right_prev = pb_right_act;
   82872:	4b0e      	ldr	r3, [pc, #56]	; (828ac <button_events+0x1f8>)
   82874:	781a      	ldrb	r2, [r3, #0]
   82876:	4b13      	ldr	r3, [pc, #76]	; (828c4 <button_events+0x210>)
   82878:	701a      	strb	r2, [r3, #0]
        pb_down_prev = pb_down_act;
   8287a:	4b0d      	ldr	r3, [pc, #52]	; (828b0 <button_events+0x1fc>)
   8287c:	781a      	ldrb	r2, [r3, #0]
   8287e:	4b12      	ldr	r3, [pc, #72]	; (828c8 <button_events+0x214>)
   82880:	701a      	strb	r2, [r3, #0]
        pb_return_prev = pb_return_act;
   82882:	4b0c      	ldr	r3, [pc, #48]	; (828b4 <button_events+0x200>)
   82884:	781a      	ldrb	r2, [r3, #0]
   82886:	4b11      	ldr	r3, [pc, #68]	; (828cc <button_events+0x218>)
   82888:	701a      	strb	r2, [r3, #0]
    }

    return nextEvent;
   8288a:	79fb      	ldrb	r3, [r7, #7]
}
   8288c:	4618      	mov	r0, r3
   8288e:	3708      	adds	r7, #8
   82890:	46bd      	mov	sp, r7
   82892:	bd80      	pop	{r7, pc}
   82894:	00083085 	.word	0x00083085
   82898:	20070e3c 	.word	0x20070e3c
   8289c:	00081ba3 	.word	0x00081ba3
   828a0:	20070e65 	.word	0x20070e65
   828a4:	20070e4c 	.word	0x20070e4c
   828a8:	20070e64 	.word	0x20070e64
   828ac:	20070e66 	.word	0x20070e66
   828b0:	20070e48 	.word	0x20070e48
   828b4:	20070e44 	.word	0x20070e44
   828b8:	20070e49 	.word	0x20070e49
   828bc:	20070e47 	.word	0x20070e47
   828c0:	20070e45 	.word	0x20070e45
   828c4:	20070e4a 	.word	0x20070e4a
   828c8:	20070e46 	.word	0x20070e46
   828cc:	20070e4b 	.word	0x20070e4b

000828d0 <NVIC_EnableIRQ>:
{
   828d0:	b480      	push	{r7}
   828d2:	b083      	sub	sp, #12
   828d4:	af00      	add	r7, sp, #0
   828d6:	4603      	mov	r3, r0
   828d8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   828da:	4908      	ldr	r1, [pc, #32]	; (828fc <NVIC_EnableIRQ+0x2c>)
   828dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
   828e0:	095b      	lsrs	r3, r3, #5
   828e2:	79fa      	ldrb	r2, [r7, #7]
   828e4:	f002 021f 	and.w	r2, r2, #31
   828e8:	2001      	movs	r0, #1
   828ea:	fa00 f202 	lsl.w	r2, r0, r2
   828ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   828f2:	bf00      	nop
   828f4:	370c      	adds	r7, #12
   828f6:	46bd      	mov	sp, r7
   828f8:	bc80      	pop	{r7}
   828fa:	4770      	bx	lr
   828fc:	e000e100 	.word	0xe000e100

00082900 <NVIC_DisableIRQ>:
{
   82900:	b480      	push	{r7}
   82902:	b083      	sub	sp, #12
   82904:	af00      	add	r7, sp, #0
   82906:	4603      	mov	r3, r0
   82908:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   8290a:	4909      	ldr	r1, [pc, #36]	; (82930 <NVIC_DisableIRQ+0x30>)
   8290c:	f997 3007 	ldrsb.w	r3, [r7, #7]
   82910:	095b      	lsrs	r3, r3, #5
   82912:	79fa      	ldrb	r2, [r7, #7]
   82914:	f002 021f 	and.w	r2, r2, #31
   82918:	2001      	movs	r0, #1
   8291a:	fa00 f202 	lsl.w	r2, r0, r2
   8291e:	3320      	adds	r3, #32
   82920:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   82924:	bf00      	nop
   82926:	370c      	adds	r7, #12
   82928:	46bd      	mov	sp, r7
   8292a:	bc80      	pop	{r7}
   8292c:	4770      	bx	lr
   8292e:	bf00      	nop
   82930:	e000e100 	.word	0xe000e100

00082934 <NVIC_ClearPendingIRQ>:
{
   82934:	b480      	push	{r7}
   82936:	b083      	sub	sp, #12
   82938:	af00      	add	r7, sp, #0
   8293a:	4603      	mov	r3, r0
   8293c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   8293e:	4909      	ldr	r1, [pc, #36]	; (82964 <NVIC_ClearPendingIRQ+0x30>)
   82940:	f997 3007 	ldrsb.w	r3, [r7, #7]
   82944:	095b      	lsrs	r3, r3, #5
   82946:	79fa      	ldrb	r2, [r7, #7]
   82948:	f002 021f 	and.w	r2, r2, #31
   8294c:	2001      	movs	r0, #1
   8294e:	fa00 f202 	lsl.w	r2, r0, r2
   82952:	3360      	adds	r3, #96	; 0x60
   82954:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   82958:	bf00      	nop
   8295a:	370c      	adds	r7, #12
   8295c:	46bd      	mov	sp, r7
   8295e:	bc80      	pop	{r7}
   82960:	4770      	bx	lr
   82962:	bf00      	nop
   82964:	e000e100 	.word	0xe000e100

00082968 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
   82968:	b480      	push	{r7}
   8296a:	b083      	sub	sp, #12
   8296c:	af00      	add	r7, sp, #0
   8296e:	4603      	mov	r3, r0
   82970:	6039      	str	r1, [r7, #0]
   82972:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
   82974:	f997 3007 	ldrsb.w	r3, [r7, #7]
   82978:	2b00      	cmp	r3, #0
   8297a:	da0b      	bge.n	82994 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   8297c:	490d      	ldr	r1, [pc, #52]	; (829b4 <NVIC_SetPriority+0x4c>)
   8297e:	79fb      	ldrb	r3, [r7, #7]
   82980:	f003 030f 	and.w	r3, r3, #15
   82984:	3b04      	subs	r3, #4
   82986:	683a      	ldr	r2, [r7, #0]
   82988:	b2d2      	uxtb	r2, r2
   8298a:	0112      	lsls	r2, r2, #4
   8298c:	b2d2      	uxtb	r2, r2
   8298e:	440b      	add	r3, r1
   82990:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
   82992:	e009      	b.n	829a8 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   82994:	4908      	ldr	r1, [pc, #32]	; (829b8 <NVIC_SetPriority+0x50>)
   82996:	f997 3007 	ldrsb.w	r3, [r7, #7]
   8299a:	683a      	ldr	r2, [r7, #0]
   8299c:	b2d2      	uxtb	r2, r2
   8299e:	0112      	lsls	r2, r2, #4
   829a0:	b2d2      	uxtb	r2, r2
   829a2:	440b      	add	r3, r1
   829a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
   829a8:	bf00      	nop
   829aa:	370c      	adds	r7, #12
   829ac:	46bd      	mov	sp, r7
   829ae:	bc80      	pop	{r7}
   829b0:	4770      	bx	lr
   829b2:	bf00      	nop
   829b4:	e000ed00 	.word	0xe000ed00
   829b8:	e000e100 	.word	0xe000e100

000829bc <sysclk_enable_peripheral_clock>:
{
   829bc:	b580      	push	{r7, lr}
   829be:	b082      	sub	sp, #8
   829c0:	af00      	add	r7, sp, #0
   829c2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   829c4:	6878      	ldr	r0, [r7, #4]
   829c6:	4b03      	ldr	r3, [pc, #12]	; (829d4 <sysclk_enable_peripheral_clock+0x18>)
   829c8:	4798      	blx	r3
}
   829ca:	bf00      	nop
   829cc:	3708      	adds	r7, #8
   829ce:	46bd      	mov	sp, r7
   829d0:	bd80      	pop	{r7, pc}
   829d2:	bf00      	nop
   829d4:	00083a49 	.word	0x00083a49

000829d8 <ioport_set_pin_level>:
{
   829d8:	b480      	push	{r7}
   829da:	b08b      	sub	sp, #44	; 0x2c
   829dc:	af00      	add	r7, sp, #0
   829de:	6078      	str	r0, [r7, #4]
   829e0:	460b      	mov	r3, r1
   829e2:	70fb      	strb	r3, [r7, #3]
   829e4:	687b      	ldr	r3, [r7, #4]
   829e6:	627b      	str	r3, [r7, #36]	; 0x24
   829e8:	78fb      	ldrb	r3, [r7, #3]
   829ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   829ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   829f0:	61fb      	str	r3, [r7, #28]
   829f2:	69fb      	ldr	r3, [r7, #28]
   829f4:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   829f6:	69bb      	ldr	r3, [r7, #24]
   829f8:	095b      	lsrs	r3, r3, #5
   829fa:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   829fc:	697b      	ldr	r3, [r7, #20]
   829fe:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82a02:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82a06:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   82a08:	613b      	str	r3, [r7, #16]
	if (level) {
   82a0a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   82a0e:	2b00      	cmp	r3, #0
   82a10:	d009      	beq.n	82a26 <ioport_set_pin_level+0x4e>
   82a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82a14:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   82a16:	68fb      	ldr	r3, [r7, #12]
   82a18:	f003 031f 	and.w	r3, r3, #31
   82a1c:	2201      	movs	r2, #1
   82a1e:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   82a20:	693b      	ldr	r3, [r7, #16]
   82a22:	631a      	str	r2, [r3, #48]	; 0x30
}
   82a24:	e008      	b.n	82a38 <ioport_set_pin_level+0x60>
   82a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82a28:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   82a2a:	68bb      	ldr	r3, [r7, #8]
   82a2c:	f003 031f 	and.w	r3, r3, #31
   82a30:	2201      	movs	r2, #1
   82a32:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   82a34:	693b      	ldr	r3, [r7, #16]
   82a36:	635a      	str	r2, [r3, #52]	; 0x34
   82a38:	bf00      	nop
   82a3a:	372c      	adds	r7, #44	; 0x2c
   82a3c:	46bd      	mov	sp, r7
   82a3e:	bc80      	pop	{r7}
   82a40:	4770      	bx	lr

00082a42 <ioport_get_port_level>:
 * \return Logical levels of the specified pins from the read port, returned as
 * a mask.
 */
static inline ioport_port_mask_t ioport_get_port_level(ioport_pin_t port,
		ioport_port_mask_t mask)
{
   82a42:	b480      	push	{r7}
   82a44:	b087      	sub	sp, #28
   82a46:	af00      	add	r7, sp, #0
   82a48:	6078      	str	r0, [r7, #4]
   82a4a:	6039      	str	r1, [r7, #0]
   82a4c:	687b      	ldr	r3, [r7, #4]
   82a4e:	617b      	str	r3, [r7, #20]
   82a50:	683b      	ldr	r3, [r7, #0]
   82a52:	613b      	str	r3, [r7, #16]
   82a54:	697b      	ldr	r3, [r7, #20]
   82a56:	60fb      	str	r3, [r7, #12]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   82a58:	68fb      	ldr	r3, [r7, #12]
   82a5a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82a5e:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82a62:	025b      	lsls	r3, r3, #9
}

__always_inline static ioport_port_mask_t arch_ioport_get_port_level(
		ioport_port_t port, ioport_port_mask_t mask)
{
	return arch_ioport_port_to_base(port)->PIO_PDSR & mask;
   82a64:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   82a66:	693b      	ldr	r3, [r7, #16]
   82a68:	4013      	ands	r3, r2
	return arch_ioport_get_port_level(port, mask);
   82a6a:	bf00      	nop
}
   82a6c:	4618      	mov	r0, r3
   82a6e:	371c      	adds	r7, #28
   82a70:	46bd      	mov	sp, r7
   82a72:	bc80      	pop	{r7}
   82a74:	4770      	bx	lr
	...

00082a78 <motor_init>:
float CosinMA1 = -0.866025404f;
float CosinMA2 = 0.866025404f;
float CosinMA3 = 0.0f;

void motor_init(void)
{
   82a78:	b5b0      	push	{r4, r5, r7, lr}
   82a7a:	af00      	add	r7, sp, #0
    /* Initialize PWM channel for MLeft */
    /* Period is left-aligned */
    g_pwm_channel_MLeft.alignment = PWM_ALIGN_LEFT;
   82a7c:	4b5e      	ldr	r3, [pc, #376]	; (82bf8 <motor_init+0x180>)
   82a7e:	2200      	movs	r2, #0
   82a80:	811a      	strh	r2, [r3, #8]
    /* Output waveform starts at a low level */
    g_pwm_channel_MLeft.polarity = PWM_LOW;
   82a82:	4b5d      	ldr	r3, [pc, #372]	; (82bf8 <motor_init+0x180>)
   82a84:	2200      	movs	r2, #0
   82a86:	729a      	strb	r2, [r3, #10]
    /* Use PWM clock A as source clock */
    g_pwm_channel_MLeft.ul_prescaler = PWM_CMR_CPRE_CLKA;
   82a88:	4b5b      	ldr	r3, [pc, #364]	; (82bf8 <motor_init+0x180>)
   82a8a:	220b      	movs	r2, #11
   82a8c:	605a      	str	r2, [r3, #4]
    /* Period value of output waveform */
    g_pwm_channel_MLeft.ul_period = PERIOD_VALUE;
   82a8e:	4b5a      	ldr	r3, [pc, #360]	; (82bf8 <motor_init+0x180>)
   82a90:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   82a94:	611a      	str	r2, [r3, #16]
    /* Duty cycle value of output waveform */
    g_pwm_channel_MLeft.ul_duty = INIT_DUTY_VALUE;
   82a96:	4b58      	ldr	r3, [pc, #352]	; (82bf8 <motor_init+0x180>)
   82a98:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
   82a9c:	60da      	str	r2, [r3, #12]
    g_pwm_channel_MLeft.channel = MOTOR_LEFT;
   82a9e:	4b56      	ldr	r3, [pc, #344]	; (82bf8 <motor_init+0x180>)
   82aa0:	2200      	movs	r2, #0
   82aa2:	601a      	str	r2, [r3, #0]
    pwm_channel_init(PWM, &g_pwm_channel_MLeft);
   82aa4:	4954      	ldr	r1, [pc, #336]	; (82bf8 <motor_init+0x180>)
   82aa6:	4855      	ldr	r0, [pc, #340]	; (82bfc <motor_init+0x184>)
   82aa8:	4b55      	ldr	r3, [pc, #340]	; (82c00 <motor_init+0x188>)
   82aaa:	4798      	blx	r3


    /* Initialize PWM channel for MRight */
    /* Period is left-aligned */
    g_pwm_channel_MRight.alignment = PWM_ALIGN_LEFT;
   82aac:	4b55      	ldr	r3, [pc, #340]	; (82c04 <motor_init+0x18c>)
   82aae:	2200      	movs	r2, #0
   82ab0:	811a      	strh	r2, [r3, #8]
    /* Output waveform starts at a low level */
    g_pwm_channel_MRight.polarity = PWM_LOW;
   82ab2:	4b54      	ldr	r3, [pc, #336]	; (82c04 <motor_init+0x18c>)
   82ab4:	2200      	movs	r2, #0
   82ab6:	729a      	strb	r2, [r3, #10]
    /* Use PWM clock A as source clock */
    g_pwm_channel_MRight.ul_prescaler = PWM_CMR_CPRE_CLKA;
   82ab8:	4b52      	ldr	r3, [pc, #328]	; (82c04 <motor_init+0x18c>)
   82aba:	220b      	movs	r2, #11
   82abc:	605a      	str	r2, [r3, #4]
    /* Period value of output waveform */
    g_pwm_channel_MRight.ul_period = PERIOD_VALUE;
   82abe:	4b51      	ldr	r3, [pc, #324]	; (82c04 <motor_init+0x18c>)
   82ac0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   82ac4:	611a      	str	r2, [r3, #16]
    /* Duty cycle value of output waveform */
    g_pwm_channel_MRight.ul_duty = INIT_DUTY_VALUE;
   82ac6:	4b4f      	ldr	r3, [pc, #316]	; (82c04 <motor_init+0x18c>)
   82ac8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
   82acc:	60da      	str	r2, [r3, #12]
    g_pwm_channel_MRight.channel = MOTOR_RIGHT;
   82ace:	4b4d      	ldr	r3, [pc, #308]	; (82c04 <motor_init+0x18c>)
   82ad0:	2201      	movs	r2, #1
   82ad2:	601a      	str	r2, [r3, #0]
    pwm_channel_init(PWM, &g_pwm_channel_MRight);
   82ad4:	494b      	ldr	r1, [pc, #300]	; (82c04 <motor_init+0x18c>)
   82ad6:	4849      	ldr	r0, [pc, #292]	; (82bfc <motor_init+0x184>)
   82ad8:	4b49      	ldr	r3, [pc, #292]	; (82c00 <motor_init+0x188>)
   82ada:	4798      	blx	r3


    /* Initialize PWM channel for MBack */
    /* Period is left-aligned */
    g_pwm_channel_MRear.alignment = PWM_ALIGN_LEFT;
   82adc:	4b4a      	ldr	r3, [pc, #296]	; (82c08 <motor_init+0x190>)
   82ade:	2200      	movs	r2, #0
   82ae0:	811a      	strh	r2, [r3, #8]
    /* Output waveform starts at a low level */
    g_pwm_channel_MRear.polarity = PWM_LOW;
   82ae2:	4b49      	ldr	r3, [pc, #292]	; (82c08 <motor_init+0x190>)
   82ae4:	2200      	movs	r2, #0
   82ae6:	729a      	strb	r2, [r3, #10]
    /* Use PWM clock A as source clock */
    g_pwm_channel_MRear.ul_prescaler = PWM_CMR_CPRE_CLKA;
   82ae8:	4b47      	ldr	r3, [pc, #284]	; (82c08 <motor_init+0x190>)
   82aea:	220b      	movs	r2, #11
   82aec:	605a      	str	r2, [r3, #4]
    /* Period value of output waveform */
    g_pwm_channel_MRear.ul_period = PERIOD_VALUE;
   82aee:	4b46      	ldr	r3, [pc, #280]	; (82c08 <motor_init+0x190>)
   82af0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   82af4:	611a      	str	r2, [r3, #16]
    /* Duty cycle value of output waveform */
    g_pwm_channel_MRear.ul_duty = INIT_DUTY_VALUE;
   82af6:	4b44      	ldr	r3, [pc, #272]	; (82c08 <motor_init+0x190>)
   82af8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
   82afc:	60da      	str	r2, [r3, #12]
    g_pwm_channel_MRear.channel = MOTOR_REAR;
   82afe:	4b42      	ldr	r3, [pc, #264]	; (82c08 <motor_init+0x190>)
   82b00:	2202      	movs	r2, #2
   82b02:	601a      	str	r2, [r3, #0]
    pwm_channel_init(PWM, &g_pwm_channel_MRear);
   82b04:	4940      	ldr	r1, [pc, #256]	; (82c08 <motor_init+0x190>)
   82b06:	483d      	ldr	r0, [pc, #244]	; (82bfc <motor_init+0x184>)
   82b08:	4b3d      	ldr	r3, [pc, #244]	; (82c00 <motor_init+0x188>)
   82b0a:	4798      	blx	r3

    pwm_channel_disable(PWM, MOTOR_LEFT);
   82b0c:	2100      	movs	r1, #0
   82b0e:	483b      	ldr	r0, [pc, #236]	; (82bfc <motor_init+0x184>)
   82b10:	4b3e      	ldr	r3, [pc, #248]	; (82c0c <motor_init+0x194>)
   82b12:	4798      	blx	r3
    pwm_channel_disable(PWM, MOTOR_RIGHT);
   82b14:	2101      	movs	r1, #1
   82b16:	4839      	ldr	r0, [pc, #228]	; (82bfc <motor_init+0x184>)
   82b18:	4b3c      	ldr	r3, [pc, #240]	; (82c0c <motor_init+0x194>)
   82b1a:	4798      	blx	r3
    pwm_channel_disable(PWM, MOTOR_REAR);
   82b1c:	2102      	movs	r1, #2
   82b1e:	4837      	ldr	r0, [pc, #220]	; (82bfc <motor_init+0x184>)
   82b20:	4b3a      	ldr	r3, [pc, #232]	; (82c0c <motor_init+0x194>)
   82b22:	4798      	blx	r3

    g_pwm_channel_ENC.alignment = PWM_ALIGN_LEFT;
   82b24:	4b3a      	ldr	r3, [pc, #232]	; (82c10 <motor_init+0x198>)
   82b26:	2200      	movs	r2, #0
   82b28:	811a      	strh	r2, [r3, #8]
    g_pwm_channel_ENC.polarity = PWM_LOW;
   82b2a:	4b39      	ldr	r3, [pc, #228]	; (82c10 <motor_init+0x198>)
   82b2c:	2200      	movs	r2, #0
   82b2e:	729a      	strb	r2, [r3, #10]
    g_pwm_channel_ENC.ul_prescaler = PWM_CMR_CPRE_CLKA;
   82b30:	4b37      	ldr	r3, [pc, #220]	; (82c10 <motor_init+0x198>)
   82b32:	220b      	movs	r2, #11
   82b34:	605a      	str	r2, [r3, #4]
    g_pwm_channel_ENC.ul_period = 330;
   82b36:	4b36      	ldr	r3, [pc, #216]	; (82c10 <motor_init+0x198>)
   82b38:	f44f 72a5 	mov.w	r2, #330	; 0x14a
   82b3c:	611a      	str	r2, [r3, #16]
    g_pwm_channel_ENC.ul_duty = 165;
   82b3e:	4b34      	ldr	r3, [pc, #208]	; (82c10 <motor_init+0x198>)
   82b40:	22a5      	movs	r2, #165	; 0xa5
   82b42:	60da      	str	r2, [r3, #12]
    g_pwm_channel_ENC.channel = ENC_CLK;
   82b44:	4b32      	ldr	r3, [pc, #200]	; (82c10 <motor_init+0x198>)
   82b46:	2204      	movs	r2, #4
   82b48:	601a      	str	r2, [r3, #0]
    pwm_channel_init(PWM, &g_pwm_channel_ENC);
   82b4a:	4931      	ldr	r1, [pc, #196]	; (82c10 <motor_init+0x198>)
   82b4c:	482b      	ldr	r0, [pc, #172]	; (82bfc <motor_init+0x184>)
   82b4e:	4b2c      	ldr	r3, [pc, #176]	; (82c00 <motor_init+0x188>)
   82b50:	4798      	blx	r3
    pwm_channel_enable(PWM, ENC_CLK);
   82b52:	2104      	movs	r1, #4
   82b54:	4829      	ldr	r0, [pc, #164]	; (82bfc <motor_init+0x184>)
   82b56:	4b2f      	ldr	r3, [pc, #188]	; (82c14 <motor_init+0x19c>)
   82b58:	4798      	blx	r3

    sysclk_enable_peripheral_clock(ID_TC1);
   82b5a:	201c      	movs	r0, #28
   82b5c:	4b2e      	ldr	r3, [pc, #184]	; (82c18 <motor_init+0x1a0>)
   82b5e:	4798      	blx	r3
    tc_init(TC0, 1, TC_CMR_TCCLKS_TIMER_CLOCK4 | TC_CMR_CPCTRG);
   82b60:	f244 0203 	movw	r2, #16387	; 0x4003
   82b64:	2101      	movs	r1, #1
   82b66:	482d      	ldr	r0, [pc, #180]	; (82c1c <motor_init+0x1a4>)
   82b68:	4b2d      	ldr	r3, [pc, #180]	; (82c20 <motor_init+0x1a8>)
   82b6a:	4798      	blx	r3
    tc_write_rc(TC0, 1, 5249);  //MCLK / 128 * 0,008
   82b6c:	f241 4281 	movw	r2, #5249	; 0x1481
   82b70:	2101      	movs	r1, #1
   82b72:	482a      	ldr	r0, [pc, #168]	; (82c1c <motor_init+0x1a4>)
   82b74:	4b2b      	ldr	r3, [pc, #172]	; (82c24 <motor_init+0x1ac>)
   82b76:	4798      	blx	r3
    NVIC_DisableIRQ(TC1_IRQn);
   82b78:	201c      	movs	r0, #28
   82b7a:	4b2b      	ldr	r3, [pc, #172]	; (82c28 <motor_init+0x1b0>)
   82b7c:	4798      	blx	r3
    NVIC_ClearPendingIRQ(TC1_IRQn);
   82b7e:	201c      	movs	r0, #28
   82b80:	4b2a      	ldr	r3, [pc, #168]	; (82c2c <motor_init+0x1b4>)
   82b82:	4798      	blx	r3
    NVIC_SetPriority(TC1_IRQn, 0);
   82b84:	2100      	movs	r1, #0
   82b86:	201c      	movs	r0, #28
   82b88:	4b29      	ldr	r3, [pc, #164]	; (82c30 <motor_init+0x1b8>)
   82b8a:	4798      	blx	r3
    NVIC_EnableIRQ(TC1_IRQn);
   82b8c:	201c      	movs	r0, #28
   82b8e:	4b29      	ldr	r3, [pc, #164]	; (82c34 <motor_init+0x1bc>)
   82b90:	4798      	blx	r3
    tc_enable_interrupt(TC0, 1, TC_IER_CPCS);
   82b92:	2210      	movs	r2, #16
   82b94:	2101      	movs	r1, #1
   82b96:	4821      	ldr	r0, [pc, #132]	; (82c1c <motor_init+0x1a4>)
   82b98:	4b27      	ldr	r3, [pc, #156]	; (82c38 <motor_init+0x1c0>)
   82b9a:	4798      	blx	r3
    tc_start(TC0, 1);
   82b9c:	2101      	movs	r1, #1
   82b9e:	481f      	ldr	r0, [pc, #124]	; (82c1c <motor_init+0x1a4>)
   82ba0:	4b26      	ldr	r3, [pc, #152]	; (82c3c <motor_init+0x1c4>)
   82ba2:	4798      	blx	r3

    mleft_pid_reg.kp = 15.0f;
   82ba4:	4b26      	ldr	r3, [pc, #152]	; (82c40 <motor_init+0x1c8>)
   82ba6:	4a27      	ldr	r2, [pc, #156]	; (82c44 <motor_init+0x1cc>)
   82ba8:	601a      	str	r2, [r3, #0]
    mleft_pid_reg.ki = 10.0f;
   82baa:	4b25      	ldr	r3, [pc, #148]	; (82c40 <motor_init+0x1c8>)
   82bac:	4a26      	ldr	r2, [pc, #152]	; (82c48 <motor_init+0x1d0>)
   82bae:	605a      	str	r2, [r3, #4]
    mleft_pid_reg.kc = 1.0f;
   82bb0:	4b23      	ldr	r3, [pc, #140]	; (82c40 <motor_init+0x1c8>)
   82bb2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
   82bb6:	609a      	str	r2, [r3, #8]
    mleft_pid_reg.kd = 5.0f;
   82bb8:	4b21      	ldr	r3, [pc, #132]	; (82c40 <motor_init+0x1c8>)
   82bba:	4a24      	ldr	r2, [pc, #144]	; (82c4c <motor_init+0x1d4>)
   82bbc:	60da      	str	r2, [r3, #12]
    mleft_pid_reg.outMin = -500.0f;
   82bbe:	4b20      	ldr	r3, [pc, #128]	; (82c40 <motor_init+0x1c8>)
   82bc0:	4a23      	ldr	r2, [pc, #140]	; (82c50 <motor_init+0x1d8>)
   82bc2:	619a      	str	r2, [r3, #24]
    mleft_pid_reg.outMax = 500.0f;
   82bc4:	4b1e      	ldr	r3, [pc, #120]	; (82c40 <motor_init+0x1c8>)
   82bc6:	4a23      	ldr	r2, [pc, #140]	; (82c54 <motor_init+0x1dc>)
   82bc8:	615a      	str	r2, [r3, #20]

    mright_pid_reg = mleft_pid_reg;
   82bca:	4a23      	ldr	r2, [pc, #140]	; (82c58 <motor_init+0x1e0>)
   82bcc:	4b1c      	ldr	r3, [pc, #112]	; (82c40 <motor_init+0x1c8>)
   82bce:	4614      	mov	r4, r2
   82bd0:	461d      	mov	r5, r3
   82bd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   82bd4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   82bd6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   82bd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   82bda:	682b      	ldr	r3, [r5, #0]
   82bdc:	6023      	str	r3, [r4, #0]
    mrear_pid_reg = mleft_pid_reg;
   82bde:	4a1f      	ldr	r2, [pc, #124]	; (82c5c <motor_init+0x1e4>)
   82be0:	4b17      	ldr	r3, [pc, #92]	; (82c40 <motor_init+0x1c8>)
   82be2:	4614      	mov	r4, r2
   82be4:	461d      	mov	r5, r3
   82be6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   82be8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   82bea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   82bec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   82bee:	682b      	ldr	r3, [r5, #0]
   82bf0:	6023      	str	r3, [r4, #0]
}
   82bf2:	bf00      	nop
   82bf4:	bdb0      	pop	{r4, r5, r7, pc}
   82bf6:	bf00      	nop
   82bf8:	20070e80 	.word	0x20070e80
   82bfc:	40094000 	.word	0x40094000
   82c00:	00080369 	.word	0x00080369
   82c04:	20070f50 	.word	0x20070f50
   82c08:	20070ef8 	.word	0x20070ef8
   82c0c:	00080615 	.word	0x00080615
   82c10:	20070ea8 	.word	0x20070ea8
   82c14:	000805f3 	.word	0x000805f3
   82c18:	000829bd 	.word	0x000829bd
   82c1c:	40080000 	.word	0x40080000
   82c20:	00080637 	.word	0x00080637
   82c24:	0008068f 	.word	0x0008068f
   82c28:	00082901 	.word	0x00082901
   82c2c:	00082935 	.word	0x00082935
   82c30:	00082969 	.word	0x00082969
   82c34:	000828d1 	.word	0x000828d1
   82c38:	000806b3 	.word	0x000806b3
   82c3c:	0008066f 	.word	0x0008066f
   82c40:	20070f78 	.word	0x20070f78
   82c44:	41700000 	.word	0x41700000
   82c48:	41200000 	.word	0x41200000
   82c4c:	40a00000 	.word	0x40a00000
   82c50:	c3fa0000 	.word	0xc3fa0000
   82c54:	43fa0000 	.word	0x43fa0000
   82c58:	20070ed0 	.word	0x20070ed0
   82c5c:	20070f20 	.word	0x20070f20

00082c60 <enable_motor>:

void enable_motor(void)
{
   82c60:	b580      	push	{r7, lr}
   82c62:	af00      	add	r7, sp, #0
    pwm_channel_enable(PWM, MOTOR_LEFT);
   82c64:	2100      	movs	r1, #0
   82c66:	480d      	ldr	r0, [pc, #52]	; (82c9c <enable_motor+0x3c>)
   82c68:	4b0d      	ldr	r3, [pc, #52]	; (82ca0 <enable_motor+0x40>)
   82c6a:	4798      	blx	r3
    pwm_channel_enable(PWM, MOTOR_RIGHT);
   82c6c:	2101      	movs	r1, #1
   82c6e:	480b      	ldr	r0, [pc, #44]	; (82c9c <enable_motor+0x3c>)
   82c70:	4b0b      	ldr	r3, [pc, #44]	; (82ca0 <enable_motor+0x40>)
   82c72:	4798      	blx	r3
    pwm_channel_enable(PWM, MOTOR_REAR);
   82c74:	2102      	movs	r1, #2
   82c76:	4809      	ldr	r0, [pc, #36]	; (82c9c <enable_motor+0x3c>)
   82c78:	4b09      	ldr	r3, [pc, #36]	; (82ca0 <enable_motor+0x40>)
   82c7a:	4798      	blx	r3

    ioport_set_pin_level(ENC_LOAD, 0);
   82c7c:	2100      	movs	r1, #0
   82c7e:	2020      	movs	r0, #32
   82c80:	4b08      	ldr	r3, [pc, #32]	; (82ca4 <enable_motor+0x44>)
   82c82:	4798      	blx	r3
    ioport_set_pin_level(ENC_LOAD, 1);
   82c84:	2101      	movs	r1, #1
   82c86:	2020      	movs	r0, #32
   82c88:	4b06      	ldr	r3, [pc, #24]	; (82ca4 <enable_motor+0x44>)
   82c8a:	4798      	blx	r3

    tc_enable_interrupt(TC0, 1, TC_IER_CPCS);
   82c8c:	2210      	movs	r2, #16
   82c8e:	2101      	movs	r1, #1
   82c90:	4805      	ldr	r0, [pc, #20]	; (82ca8 <enable_motor+0x48>)
   82c92:	4b06      	ldr	r3, [pc, #24]	; (82cac <enable_motor+0x4c>)
   82c94:	4798      	blx	r3
}
   82c96:	bf00      	nop
   82c98:	bd80      	pop	{r7, pc}
   82c9a:	bf00      	nop
   82c9c:	40094000 	.word	0x40094000
   82ca0:	000805f3 	.word	0x000805f3
   82ca4:	000829d9 	.word	0x000829d9
   82ca8:	40080000 	.word	0x40080000
   82cac:	000806b3 	.word	0x000806b3

00082cb0 <motor_speed>:
        pwm_channel_enable(PWM, ENC_CLK);
    }*/ 
}

void motor_speed(uint8_t motor, int16_t ispeed)
{
   82cb0:	b580      	push	{r7, lr}
   82cb2:	b084      	sub	sp, #16
   82cb4:	af00      	add	r7, sp, #0
   82cb6:	4603      	mov	r3, r0
   82cb8:	460a      	mov	r2, r1
   82cba:	71fb      	strb	r3, [r7, #7]
   82cbc:	4613      	mov	r3, r2
   82cbe:	80bb      	strh	r3, [r7, #4]
    if (ispeed > 500)
   82cc0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
   82cc4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
   82cc8:	dd02      	ble.n	82cd0 <motor_speed+0x20>
    {
        ispeed = 500;
   82cca:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
   82cce:	80bb      	strh	r3, [r7, #4]
    }

    if (ispeed < -500)
   82cd0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
   82cd4:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
   82cd8:	da02      	bge.n	82ce0 <motor_speed+0x30>
    {
        ispeed = -500;
   82cda:	f64f 630c 	movw	r3, #65036	; 0xfe0c
   82cde:	80bb      	strh	r3, [r7, #4]
    }

    uint16_t duty_cycle = (uint16_t)(ispeed + (int16_t)INIT_DUTY_VALUE);
   82ce0:	88bb      	ldrh	r3, [r7, #4]
   82ce2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
   82ce6:	81fb      	strh	r3, [r7, #14]

    if (duty_cycle < 10)
   82ce8:	89fb      	ldrh	r3, [r7, #14]
   82cea:	2b09      	cmp	r3, #9
   82cec:	d801      	bhi.n	82cf2 <motor_speed+0x42>
    {
        duty_cycle = 10;
   82cee:	230a      	movs	r3, #10
   82cf0:	81fb      	strh	r3, [r7, #14]
    }

    if (duty_cycle > 990)
   82cf2:	89fb      	ldrh	r3, [r7, #14]
   82cf4:	f240 32de 	movw	r2, #990	; 0x3de
   82cf8:	4293      	cmp	r3, r2
   82cfa:	d902      	bls.n	82d02 <motor_speed+0x52>
    {
        duty_cycle = 990;
   82cfc:	f240 33de 	movw	r3, #990	; 0x3de
   82d00:	81fb      	strh	r3, [r7, #14]
    }

    switch(motor)
   82d02:	79fb      	ldrb	r3, [r7, #7]
   82d04:	2b01      	cmp	r3, #1
   82d06:	d00b      	beq.n	82d20 <motor_speed+0x70>
   82d08:	2b02      	cmp	r3, #2
   82d0a:	d010      	beq.n	82d2e <motor_speed+0x7e>
   82d0c:	2b00      	cmp	r3, #0
   82d0e:	d000      	beq.n	82d12 <motor_speed+0x62>
            break;
        case MOTOR_REAR:
            pwm_channel_update_duty(PWM, &g_pwm_channel_MRear, duty_cycle);
            break;
        default:
            break;
   82d10:	e014      	b.n	82d3c <motor_speed+0x8c>
            pwm_channel_update_duty(PWM, &g_pwm_channel_MLeft, duty_cycle);
   82d12:	89fb      	ldrh	r3, [r7, #14]
   82d14:	461a      	mov	r2, r3
   82d16:	490b      	ldr	r1, [pc, #44]	; (82d44 <motor_speed+0x94>)
   82d18:	480b      	ldr	r0, [pc, #44]	; (82d48 <motor_speed+0x98>)
   82d1a:	4b0c      	ldr	r3, [pc, #48]	; (82d4c <motor_speed+0x9c>)
   82d1c:	4798      	blx	r3
            break;
   82d1e:	e00d      	b.n	82d3c <motor_speed+0x8c>
            pwm_channel_update_duty(PWM, &g_pwm_channel_MRight, duty_cycle);
   82d20:	89fb      	ldrh	r3, [r7, #14]
   82d22:	461a      	mov	r2, r3
   82d24:	490a      	ldr	r1, [pc, #40]	; (82d50 <motor_speed+0xa0>)
   82d26:	4808      	ldr	r0, [pc, #32]	; (82d48 <motor_speed+0x98>)
   82d28:	4b08      	ldr	r3, [pc, #32]	; (82d4c <motor_speed+0x9c>)
   82d2a:	4798      	blx	r3
            break;
   82d2c:	e006      	b.n	82d3c <motor_speed+0x8c>
            pwm_channel_update_duty(PWM, &g_pwm_channel_MRear, duty_cycle);
   82d2e:	89fb      	ldrh	r3, [r7, #14]
   82d30:	461a      	mov	r2, r3
   82d32:	4908      	ldr	r1, [pc, #32]	; (82d54 <motor_speed+0xa4>)
   82d34:	4804      	ldr	r0, [pc, #16]	; (82d48 <motor_speed+0x98>)
   82d36:	4b05      	ldr	r3, [pc, #20]	; (82d4c <motor_speed+0x9c>)
   82d38:	4798      	blx	r3
            break;
   82d3a:	bf00      	nop
    }
}
   82d3c:	bf00      	nop
   82d3e:	3710      	adds	r7, #16
   82d40:	46bd      	mov	sp, r7
   82d42:	bd80      	pop	{r7, pc}
   82d44:	20070e80 	.word	0x20070e80
   82d48:	40094000 	.word	0x40094000
   82d4c:	000805af 	.word	0x000805af
   82d50:	20070f50 	.word	0x20070f50
   82d54:	20070ef8 	.word	0x20070ef8

00082d58 <TC1_Handler>:

void TC1_Handler(void)
{
   82d58:	b590      	push	{r4, r7, lr}
   82d5a:	b085      	sub	sp, #20
   82d5c:	af00      	add	r7, sp, #0
    uint32_t PIOC_value;
    int32_t eleft_counts;
    int32_t eright_counts;
    int32_t erear_counts;

    ioport_set_pin_level(LED_M3, 1);
   82d5e:	2101      	movs	r1, #1
   82d60:	2069      	movs	r0, #105	; 0x69
   82d62:	4b50      	ldr	r3, [pc, #320]	; (82ea4 <TC1_Handler+0x14c>)
   82d64:	4798      	blx	r3

    if ((tc_get_status(TC0, 1) & TC_SR_CPCS) == TC_SR_CPCS)
   82d66:	2101      	movs	r1, #1
   82d68:	484f      	ldr	r0, [pc, #316]	; (82ea8 <TC1_Handler+0x150>)
   82d6a:	4b50      	ldr	r3, [pc, #320]	; (82eac <TC1_Handler+0x154>)
   82d6c:	4798      	blx	r3
   82d6e:	4603      	mov	r3, r0
   82d70:	f003 0310 	and.w	r3, r3, #16
   82d74:	2b10      	cmp	r3, #16
   82d76:	f040 808c 	bne.w	82e92 <TC1_Handler+0x13a>
    {
        pwm_channel_disable(PWM, ENC_CLK);
   82d7a:	2104      	movs	r1, #4
   82d7c:	484c      	ldr	r0, [pc, #304]	; (82eb0 <TC1_Handler+0x158>)
   82d7e:	4b4d      	ldr	r3, [pc, #308]	; (82eb4 <TC1_Handler+0x15c>)
   82d80:	4798      	blx	r3
        PIOC_value = ioport_get_port_level(IOPORT_PIOC, 0xFFFFFFFF);
   82d82:	f04f 31ff 	mov.w	r1, #4294967295
   82d86:	2002      	movs	r0, #2
   82d88:	4b4b      	ldr	r3, [pc, #300]	; (82eb8 <TC1_Handler+0x160>)
   82d8a:	4798      	blx	r3
   82d8c:	60f8      	str	r0, [r7, #12]
        ioport_set_pin_level(ENC_LOAD, 0);
   82d8e:	2100      	movs	r1, #0
   82d90:	2020      	movs	r0, #32
   82d92:	4b44      	ldr	r3, [pc, #272]	; (82ea4 <TC1_Handler+0x14c>)
   82d94:	4798      	blx	r3
        ioport_set_pin_level(ENC_LOAD, 1);
   82d96:	2101      	movs	r1, #1
   82d98:	2020      	movs	r0, #32
   82d9a:	4b42      	ldr	r3, [pc, #264]	; (82ea4 <TC1_Handler+0x14c>)
   82d9c:	4798      	blx	r3
        pwm_channel_enable(PWM, ENC_CLK);
   82d9e:	2104      	movs	r1, #4
   82da0:	4843      	ldr	r0, [pc, #268]	; (82eb0 <TC1_Handler+0x158>)
   82da2:	4b46      	ldr	r3, [pc, #280]	; (82ebc <TC1_Handler+0x164>)
   82da4:	4798      	blx	r3

        eleft_counts = (PIOC_value & 0x7F000000) >> 24;
   82da6:	68fb      	ldr	r3, [r7, #12]
   82da8:	0e1b      	lsrs	r3, r3, #24
   82daa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   82dae:	60bb      	str	r3, [r7, #8]
        eleft_counts = (eleft_counts & 0x00000040) ? eleft_counts - 128 : eleft_counts;
   82db0:	68bb      	ldr	r3, [r7, #8]
   82db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
   82db6:	2b00      	cmp	r3, #0
   82db8:	d002      	beq.n	82dc0 <TC1_Handler+0x68>
   82dba:	68bb      	ldr	r3, [r7, #8]
   82dbc:	3b80      	subs	r3, #128	; 0x80
   82dbe:	e000      	b.n	82dc2 <TC1_Handler+0x6a>
   82dc0:	68bb      	ldr	r3, [r7, #8]
   82dc2:	60bb      	str	r3, [r7, #8]
        eright_counts = ((PIOC_value & 0x00C00000) >> 17) | ((PIOC_value & 0x001F0000) >> 16);
   82dc4:	68fb      	ldr	r3, [r7, #12]
   82dc6:	0c5b      	lsrs	r3, r3, #17
   82dc8:	f003 0260 	and.w	r2, r3, #96	; 0x60
   82dcc:	68fb      	ldr	r3, [r7, #12]
   82dce:	0c1b      	lsrs	r3, r3, #16
   82dd0:	f003 031f 	and.w	r3, r3, #31
   82dd4:	4313      	orrs	r3, r2
   82dd6:	607b      	str	r3, [r7, #4]
        eright_counts = (eright_counts & 0x00000040) ? eright_counts - 128 : eright_counts;
   82dd8:	687b      	ldr	r3, [r7, #4]
   82dda:	f003 0340 	and.w	r3, r3, #64	; 0x40
   82dde:	2b00      	cmp	r3, #0
   82de0:	d002      	beq.n	82de8 <TC1_Handler+0x90>
   82de2:	687b      	ldr	r3, [r7, #4]
   82de4:	3b80      	subs	r3, #128	; 0x80
   82de6:	e000      	b.n	82dea <TC1_Handler+0x92>
   82de8:	687b      	ldr	r3, [r7, #4]
   82dea:	607b      	str	r3, [r7, #4]
        erear_counts = ((PIOC_value & 0x0000FC00) >> 9) | ((PIOC_value & 0x00000002) >> 1);
   82dec:	68fb      	ldr	r3, [r7, #12]
   82dee:	0a5b      	lsrs	r3, r3, #9
   82df0:	f003 027e 	and.w	r2, r3, #126	; 0x7e
   82df4:	68fb      	ldr	r3, [r7, #12]
   82df6:	085b      	lsrs	r3, r3, #1
   82df8:	f003 0301 	and.w	r3, r3, #1
   82dfc:	4313      	orrs	r3, r2
   82dfe:	603b      	str	r3, [r7, #0]
        erear_counts = (erear_counts & 0x00000040) ? erear_counts - 128 : erear_counts;
   82e00:	683b      	ldr	r3, [r7, #0]
   82e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
   82e06:	2b00      	cmp	r3, #0
   82e08:	d002      	beq.n	82e10 <TC1_Handler+0xb8>
   82e0a:	683b      	ldr	r3, [r7, #0]
   82e0c:	3b80      	subs	r3, #128	; 0x80
   82e0e:	e000      	b.n	82e12 <TC1_Handler+0xba>
   82e10:	683b      	ldr	r3, [r7, #0]
   82e12:	603b      	str	r3, [r7, #0]

        motor_speed(MOTOR_LEFT, pidReg(&mleft_pid_reg, speed_mleft, (float)eleft_counts));
   82e14:	4b2a      	ldr	r3, [pc, #168]	; (82ec0 <TC1_Handler+0x168>)
   82e16:	681c      	ldr	r4, [r3, #0]
   82e18:	4b2a      	ldr	r3, [pc, #168]	; (82ec4 <TC1_Handler+0x16c>)
   82e1a:	68b8      	ldr	r0, [r7, #8]
   82e1c:	4798      	blx	r3
   82e1e:	4603      	mov	r3, r0
   82e20:	461a      	mov	r2, r3
   82e22:	4621      	mov	r1, r4
   82e24:	4828      	ldr	r0, [pc, #160]	; (82ec8 <TC1_Handler+0x170>)
   82e26:	4b29      	ldr	r3, [pc, #164]	; (82ecc <TC1_Handler+0x174>)
   82e28:	4798      	blx	r3
   82e2a:	4602      	mov	r2, r0
   82e2c:	4b28      	ldr	r3, [pc, #160]	; (82ed0 <TC1_Handler+0x178>)
   82e2e:	4610      	mov	r0, r2
   82e30:	4798      	blx	r3
   82e32:	4603      	mov	r3, r0
   82e34:	b21b      	sxth	r3, r3
   82e36:	4619      	mov	r1, r3
   82e38:	2000      	movs	r0, #0
   82e3a:	4b26      	ldr	r3, [pc, #152]	; (82ed4 <TC1_Handler+0x17c>)
   82e3c:	4798      	blx	r3
        motor_speed(MOTOR_RIGHT, pidReg(&mright_pid_reg, speed_mright, (float)eright_counts));
   82e3e:	4b26      	ldr	r3, [pc, #152]	; (82ed8 <TC1_Handler+0x180>)
   82e40:	681c      	ldr	r4, [r3, #0]
   82e42:	4b20      	ldr	r3, [pc, #128]	; (82ec4 <TC1_Handler+0x16c>)
   82e44:	6878      	ldr	r0, [r7, #4]
   82e46:	4798      	blx	r3
   82e48:	4603      	mov	r3, r0
   82e4a:	461a      	mov	r2, r3
   82e4c:	4621      	mov	r1, r4
   82e4e:	4823      	ldr	r0, [pc, #140]	; (82edc <TC1_Handler+0x184>)
   82e50:	4b1e      	ldr	r3, [pc, #120]	; (82ecc <TC1_Handler+0x174>)
   82e52:	4798      	blx	r3
   82e54:	4602      	mov	r2, r0
   82e56:	4b1e      	ldr	r3, [pc, #120]	; (82ed0 <TC1_Handler+0x178>)
   82e58:	4610      	mov	r0, r2
   82e5a:	4798      	blx	r3
   82e5c:	4603      	mov	r3, r0
   82e5e:	b21b      	sxth	r3, r3
   82e60:	4619      	mov	r1, r3
   82e62:	2001      	movs	r0, #1
   82e64:	4b1b      	ldr	r3, [pc, #108]	; (82ed4 <TC1_Handler+0x17c>)
   82e66:	4798      	blx	r3
        motor_speed(MOTOR_REAR, pidReg(&mrear_pid_reg, speed_mrear, (float)erear_counts));
   82e68:	4b1d      	ldr	r3, [pc, #116]	; (82ee0 <TC1_Handler+0x188>)
   82e6a:	681c      	ldr	r4, [r3, #0]
   82e6c:	4b15      	ldr	r3, [pc, #84]	; (82ec4 <TC1_Handler+0x16c>)
   82e6e:	6838      	ldr	r0, [r7, #0]
   82e70:	4798      	blx	r3
   82e72:	4603      	mov	r3, r0
   82e74:	461a      	mov	r2, r3
   82e76:	4621      	mov	r1, r4
   82e78:	481a      	ldr	r0, [pc, #104]	; (82ee4 <TC1_Handler+0x18c>)
   82e7a:	4b14      	ldr	r3, [pc, #80]	; (82ecc <TC1_Handler+0x174>)
   82e7c:	4798      	blx	r3
   82e7e:	4602      	mov	r2, r0
   82e80:	4b13      	ldr	r3, [pc, #76]	; (82ed0 <TC1_Handler+0x178>)
   82e82:	4610      	mov	r0, r2
   82e84:	4798      	blx	r3
   82e86:	4603      	mov	r3, r0
   82e88:	b21b      	sxth	r3, r3
   82e8a:	4619      	mov	r1, r3
   82e8c:	2002      	movs	r0, #2
   82e8e:	4b11      	ldr	r3, [pc, #68]	; (82ed4 <TC1_Handler+0x17c>)
   82e90:	4798      	blx	r3

        //pwm_channel_enable(PWM, ENC_CLK);
    }

    ioport_set_pin_level(LED_M3, 0);
   82e92:	2100      	movs	r1, #0
   82e94:	2069      	movs	r0, #105	; 0x69
   82e96:	4b03      	ldr	r3, [pc, #12]	; (82ea4 <TC1_Handler+0x14c>)
   82e98:	4798      	blx	r3
}
   82e9a:	bf00      	nop
   82e9c:	3714      	adds	r7, #20
   82e9e:	46bd      	mov	sp, r7
   82ea0:	bd90      	pop	{r4, r7, pc}
   82ea2:	bf00      	nop
   82ea4:	000829d9 	.word	0x000829d9
   82ea8:	40080000 	.word	0x40080000
   82eac:	000806d9 	.word	0x000806d9
   82eb0:	40094000 	.word	0x40094000
   82eb4:	00080615 	.word	0x00080615
   82eb8:	00082a43 	.word	0x00082a43
   82ebc:	000805f3 	.word	0x000805f3
   82ec0:	20070f48 	.word	0x20070f48
   82ec4:	00085139 	.word	0x00085139
   82ec8:	20070f78 	.word	0x20070f78
   82ecc:	00082ee9 	.word	0x00082ee9
   82ed0:	0008556d 	.word	0x0008556d
   82ed4:	00082cb1 	.word	0x00082cb1
   82ed8:	20070ef4 	.word	0x20070ef4
   82edc:	20070ed0 	.word	0x20070ed0
   82ee0:	20070fd0 	.word	0x20070fd0
   82ee4:	20070f20 	.word	0x20070f20

00082ee8 <pidReg>:
/************************************************************************/

#include "pid.h"

float pidReg(pidReg_t* reg, float refer, float act)
{
   82ee8:	b590      	push	{r4, r7, lr}
   82eea:	b08b      	sub	sp, #44	; 0x2c
   82eec:	af00      	add	r7, sp, #0
   82eee:	60f8      	str	r0, [r7, #12]
   82ef0:	60b9      	str	r1, [r7, #8]
   82ef2:	607a      	str	r2, [r7, #4]
    float diff;
    float outPreSat;
    float out;

    // Compute the error
    err = refer - act;
   82ef4:	4b3c      	ldr	r3, [pc, #240]	; (82fe8 <pidReg+0x100>)
   82ef6:	6879      	ldr	r1, [r7, #4]
   82ef8:	68b8      	ldr	r0, [r7, #8]
   82efa:	4798      	blx	r3
   82efc:	4603      	mov	r3, r0
   82efe:	623b      	str	r3, [r7, #32]

    // Compute the proportional output
    prop = reg->kp * err;
   82f00:	68fb      	ldr	r3, [r7, #12]
   82f02:	681a      	ldr	r2, [r3, #0]
   82f04:	4b39      	ldr	r3, [pc, #228]	; (82fec <pidReg+0x104>)
   82f06:	6a39      	ldr	r1, [r7, #32]
   82f08:	4610      	mov	r0, r2
   82f0a:	4798      	blx	r3
   82f0c:	4603      	mov	r3, r0
   82f0e:	61fb      	str	r3, [r7, #28]

    // Compute the integral output
    reg->intg = reg->intg + reg->ki * err + reg->kc * reg->satErr;
   82f10:	68fb      	ldr	r3, [r7, #12]
   82f12:	691c      	ldr	r4, [r3, #16]
   82f14:	68fb      	ldr	r3, [r7, #12]
   82f16:	685a      	ldr	r2, [r3, #4]
   82f18:	4b34      	ldr	r3, [pc, #208]	; (82fec <pidReg+0x104>)
   82f1a:	6a39      	ldr	r1, [r7, #32]
   82f1c:	4610      	mov	r0, r2
   82f1e:	4798      	blx	r3
   82f20:	4603      	mov	r3, r0
   82f22:	461a      	mov	r2, r3
   82f24:	4b32      	ldr	r3, [pc, #200]	; (82ff0 <pidReg+0x108>)
   82f26:	4611      	mov	r1, r2
   82f28:	4620      	mov	r0, r4
   82f2a:	4798      	blx	r3
   82f2c:	4603      	mov	r3, r0
   82f2e:	461c      	mov	r4, r3
   82f30:	68fb      	ldr	r3, [r7, #12]
   82f32:	689a      	ldr	r2, [r3, #8]
   82f34:	68fb      	ldr	r3, [r7, #12]
   82f36:	69d9      	ldr	r1, [r3, #28]
   82f38:	4b2c      	ldr	r3, [pc, #176]	; (82fec <pidReg+0x104>)
   82f3a:	4610      	mov	r0, r2
   82f3c:	4798      	blx	r3
   82f3e:	4603      	mov	r3, r0
   82f40:	461a      	mov	r2, r3
   82f42:	4b2b      	ldr	r3, [pc, #172]	; (82ff0 <pidReg+0x108>)
   82f44:	4611      	mov	r1, r2
   82f46:	4620      	mov	r0, r4
   82f48:	4798      	blx	r3
   82f4a:	4603      	mov	r3, r0
   82f4c:	461a      	mov	r2, r3
   82f4e:	68fb      	ldr	r3, [r7, #12]
   82f50:	611a      	str	r2, [r3, #16]

    // Compute the derivative output
    diff = reg->kd * (err - reg->prevErr);
   82f52:	68fb      	ldr	r3, [r7, #12]
   82f54:	68dc      	ldr	r4, [r3, #12]
   82f56:	68fb      	ldr	r3, [r7, #12]
   82f58:	6a1a      	ldr	r2, [r3, #32]
   82f5a:	4b23      	ldr	r3, [pc, #140]	; (82fe8 <pidReg+0x100>)
   82f5c:	4611      	mov	r1, r2
   82f5e:	6a38      	ldr	r0, [r7, #32]
   82f60:	4798      	blx	r3
   82f62:	4603      	mov	r3, r0
   82f64:	461a      	mov	r2, r3
   82f66:	4b21      	ldr	r3, [pc, #132]	; (82fec <pidReg+0x104>)
   82f68:	4611      	mov	r1, r2
   82f6a:	4620      	mov	r0, r4
   82f6c:	4798      	blx	r3
   82f6e:	4603      	mov	r3, r0
   82f70:	61bb      	str	r3, [r7, #24]

    // Compute the pre-saturated output
    outPreSat = prop + reg->intg + diff;
   82f72:	68fb      	ldr	r3, [r7, #12]
   82f74:	691a      	ldr	r2, [r3, #16]
   82f76:	4b1e      	ldr	r3, [pc, #120]	; (82ff0 <pidReg+0x108>)
   82f78:	69f9      	ldr	r1, [r7, #28]
   82f7a:	4610      	mov	r0, r2
   82f7c:	4798      	blx	r3
   82f7e:	4603      	mov	r3, r0
   82f80:	461a      	mov	r2, r3
   82f82:	4b1b      	ldr	r3, [pc, #108]	; (82ff0 <pidReg+0x108>)
   82f84:	69b9      	ldr	r1, [r7, #24]
   82f86:	4610      	mov	r0, r2
   82f88:	4798      	blx	r3
   82f8a:	4603      	mov	r3, r0
   82f8c:	617b      	str	r3, [r7, #20]

    // Saturate the output
    if (outPreSat > reg->outMax)
   82f8e:	68fb      	ldr	r3, [r7, #12]
   82f90:	695a      	ldr	r2, [r3, #20]
   82f92:	4b18      	ldr	r3, [pc, #96]	; (82ff4 <pidReg+0x10c>)
   82f94:	6979      	ldr	r1, [r7, #20]
   82f96:	4610      	mov	r0, r2
   82f98:	4798      	blx	r3
   82f9a:	4603      	mov	r3, r0
   82f9c:	2b00      	cmp	r3, #0
   82f9e:	d003      	beq.n	82fa8 <pidReg+0xc0>
    {
        out = reg->outMax;
   82fa0:	68fb      	ldr	r3, [r7, #12]
   82fa2:	695b      	ldr	r3, [r3, #20]
   82fa4:	627b      	str	r3, [r7, #36]	; 0x24
   82fa6:	e00e      	b.n	82fc6 <pidReg+0xde>
    }
    else if (outPreSat < reg->outMin)
   82fa8:	68fb      	ldr	r3, [r7, #12]
   82faa:	699a      	ldr	r2, [r3, #24]
   82fac:	4b12      	ldr	r3, [pc, #72]	; (82ff8 <pidReg+0x110>)
   82fae:	6979      	ldr	r1, [r7, #20]
   82fb0:	4610      	mov	r0, r2
   82fb2:	4798      	blx	r3
   82fb4:	4603      	mov	r3, r0
   82fb6:	2b00      	cmp	r3, #0
   82fb8:	d003      	beq.n	82fc2 <pidReg+0xda>
    {
        out = reg->outMin;
   82fba:	68fb      	ldr	r3, [r7, #12]
   82fbc:	699b      	ldr	r3, [r3, #24]
   82fbe:	627b      	str	r3, [r7, #36]	; 0x24
   82fc0:	e001      	b.n	82fc6 <pidReg+0xde>
    }
    else
    {
        out = outPreSat;
   82fc2:	697b      	ldr	r3, [r7, #20]
   82fc4:	627b      	str	r3, [r7, #36]	; 0x24
    }

    // Compute the saturate difference
    reg->satErr = out - outPreSat;
   82fc6:	4b08      	ldr	r3, [pc, #32]	; (82fe8 <pidReg+0x100>)
   82fc8:	6979      	ldr	r1, [r7, #20]
   82fca:	6a78      	ldr	r0, [r7, #36]	; 0x24
   82fcc:	4798      	blx	r3
   82fce:	4603      	mov	r3, r0
   82fd0:	461a      	mov	r2, r3
   82fd2:	68fb      	ldr	r3, [r7, #12]
   82fd4:	61da      	str	r2, [r3, #28]

    // Keep error for next iteration
    reg->prevErr = err;
   82fd6:	68fb      	ldr	r3, [r7, #12]
   82fd8:	6a3a      	ldr	r2, [r7, #32]
   82fda:	621a      	str	r2, [r3, #32]

    return out;
   82fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
   82fde:	4618      	mov	r0, r3
   82fe0:	372c      	adds	r7, #44	; 0x2c
   82fe2:	46bd      	mov	sp, r7
   82fe4:	bd90      	pop	{r4, r7, pc}
   82fe6:	bf00      	nop
   82fe8:	00084fcd 	.word	0x00084fcd
   82fec:	000851e1 	.word	0x000851e1
   82ff0:	00084fd1 	.word	0x00084fd1
   82ff4:	0008551d 	.word	0x0008551d
   82ff8:	00085559 	.word	0x00085559

00082ffc <ioport_set_pin_level>:
{
   82ffc:	b480      	push	{r7}
   82ffe:	b08b      	sub	sp, #44	; 0x2c
   83000:	af00      	add	r7, sp, #0
   83002:	6078      	str	r0, [r7, #4]
   83004:	460b      	mov	r3, r1
   83006:	70fb      	strb	r3, [r7, #3]
   83008:	687b      	ldr	r3, [r7, #4]
   8300a:	627b      	str	r3, [r7, #36]	; 0x24
   8300c:	78fb      	ldrb	r3, [r7, #3]
   8300e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   83012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83014:	61fb      	str	r3, [r7, #28]
   83016:	69fb      	ldr	r3, [r7, #28]
   83018:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   8301a:	69bb      	ldr	r3, [r7, #24]
   8301c:	095b      	lsrs	r3, r3, #5
   8301e:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   83020:	697b      	ldr	r3, [r7, #20]
   83022:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   83026:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8302a:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   8302c:	613b      	str	r3, [r7, #16]
	if (level) {
   8302e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   83032:	2b00      	cmp	r3, #0
   83034:	d009      	beq.n	8304a <ioport_set_pin_level+0x4e>
   83036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83038:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   8303a:	68fb      	ldr	r3, [r7, #12]
   8303c:	f003 031f 	and.w	r3, r3, #31
   83040:	2201      	movs	r2, #1
   83042:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   83044:	693b      	ldr	r3, [r7, #16]
   83046:	631a      	str	r2, [r3, #48]	; 0x30
}
   83048:	e008      	b.n	8305c <ioport_set_pin_level+0x60>
   8304a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8304c:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   8304e:	68bb      	ldr	r3, [r7, #8]
   83050:	f003 031f 	and.w	r3, r3, #31
   83054:	2201      	movs	r2, #1
   83056:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   83058:	693b      	ldr	r3, [r7, #16]
   8305a:	635a      	str	r2, [r3, #52]	; 0x34
   8305c:	bf00      	nop
   8305e:	372c      	adds	r7, #44	; 0x2c
   83060:	46bd      	mov	sp, r7
   83062:	bc80      	pop	{r7}
   83064:	4770      	bx	lr
	...

00083068 <SysTick_Handler>:
//float battery_voltage = 0;
uint8_t battery_percentage;
uint8_t prev_battery_percentage = 0;

void SysTick_Handler(void)
{
   83068:	b480      	push	{r7}
   8306a:	af00      	add	r7, sp, #0
    g_ul_ms_ticks++;
   8306c:	4b04      	ldr	r3, [pc, #16]	; (83080 <SysTick_Handler+0x18>)
   8306e:	681b      	ldr	r3, [r3, #0]
   83070:	3301      	adds	r3, #1
   83072:	4a03      	ldr	r2, [pc, #12]	; (83080 <SysTick_Handler+0x18>)
   83074:	6013      	str	r3, [r2, #0]
}
   83076:	bf00      	nop
   83078:	46bd      	mov	sp, r7
   8307a:	bc80      	pop	{r7}
   8307c:	4770      	bx	lr
   8307e:	bf00      	nop
   83080:	20070dc4 	.word	0x20070dc4

00083084 <getTicks>:

uint32_t getTicks(void)
{
   83084:	b480      	push	{r7}
   83086:	af00      	add	r7, sp, #0
    return g_ul_ms_ticks;
   83088:	4b02      	ldr	r3, [pc, #8]	; (83094 <getTicks+0x10>)
   8308a:	681b      	ldr	r3, [r3, #0]
}
   8308c:	4618      	mov	r0, r3
   8308e:	46bd      	mov	sp, r7
   83090:	bc80      	pop	{r7}
   83092:	4770      	bx	lr
   83094:	20070dc4 	.word	0x20070dc4

00083098 <mdelay>:

void mdelay(uint32_t ul_dly_ticks)
{
   83098:	b480      	push	{r7}
   8309a:	b085      	sub	sp, #20
   8309c:	af00      	add	r7, sp, #0
   8309e:	6078      	str	r0, [r7, #4]
    uint32_t ul_cur_ticks;

    ul_cur_ticks = g_ul_ms_ticks;
   830a0:	4b07      	ldr	r3, [pc, #28]	; (830c0 <mdelay+0x28>)
   830a2:	681b      	ldr	r3, [r3, #0]
   830a4:	60fb      	str	r3, [r7, #12]
    while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
   830a6:	bf00      	nop
   830a8:	4b05      	ldr	r3, [pc, #20]	; (830c0 <mdelay+0x28>)
   830aa:	681a      	ldr	r2, [r3, #0]
   830ac:	68fb      	ldr	r3, [r7, #12]
   830ae:	1ad2      	subs	r2, r2, r3
   830b0:	687b      	ldr	r3, [r7, #4]
   830b2:	429a      	cmp	r2, r3
   830b4:	d3f8      	bcc.n	830a8 <mdelay+0x10>
}
   830b6:	bf00      	nop
   830b8:	3714      	adds	r7, #20
   830ba:	46bd      	mov	sp, r7
   830bc:	bc80      	pop	{r7}
   830be:	4770      	bx	lr
   830c0:	20070dc4 	.word	0x20070dc4

000830c4 <update_comm>:

void update_comm(void)
{
   830c4:	b580      	push	{r7, lr}
   830c6:	af00      	add	r7, sp, #0
    if ((getTicks() - ticks_comm) > 5)
   830c8:	4b0b      	ldr	r3, [pc, #44]	; (830f8 <update_comm+0x34>)
   830ca:	4798      	blx	r3
   830cc:	4602      	mov	r2, r0
   830ce:	4b0b      	ldr	r3, [pc, #44]	; (830fc <update_comm+0x38>)
   830d0:	681b      	ldr	r3, [r3, #0]
   830d2:	1ad3      	subs	r3, r2, r3
   830d4:	2b05      	cmp	r3, #5
   830d6:	d90d      	bls.n	830f4 <update_comm+0x30>
    {
        ticks_comm = getTicks();
   830d8:	4b07      	ldr	r3, [pc, #28]	; (830f8 <update_comm+0x34>)
   830da:	4798      	blx	r3
   830dc:	4602      	mov	r2, r0
   830de:	4b07      	ldr	r3, [pc, #28]	; (830fc <update_comm+0x38>)
   830e0:	601a      	str	r2, [r3, #0]
        
        memcpy(&sens_buf, &mts, sizeof(mts));
   830e2:	2208      	movs	r2, #8
   830e4:	4906      	ldr	r1, [pc, #24]	; (83100 <update_comm+0x3c>)
   830e6:	4807      	ldr	r0, [pc, #28]	; (83104 <update_comm+0x40>)
   830e8:	4b07      	ldr	r3, [pc, #28]	; (83108 <update_comm+0x44>)
   830ea:	4798      	blx	r3
        spi_master_transfer(&sens_buf, sizeof(sens_buf));
   830ec:	2110      	movs	r1, #16
   830ee:	4805      	ldr	r0, [pc, #20]	; (83104 <update_comm+0x40>)
   830f0:	4b06      	ldr	r3, [pc, #24]	; (8310c <update_comm+0x48>)
   830f2:	4798      	blx	r3
    }
}
   830f4:	bf00      	nop
   830f6:	bd80      	pop	{r7, pc}
   830f8:	00083085 	.word	0x00083085
   830fc:	20070e34 	.word	0x20070e34
   83100:	20070e18 	.word	0x20070e18
   83104:	20070e08 	.word	0x20070e08
   83108:	00085609 	.word	0x00085609
   8310c:	00080b15 	.word	0x00080b15

00083110 <update_battery>:

void update_battery(Bool update_forced)
{
   83110:	b580      	push	{r7, lr}
   83112:	b084      	sub	sp, #16
   83114:	af00      	add	r7, sp, #0
   83116:	4603      	mov	r3, r0
   83118:	71fb      	strb	r3, [r7, #7]
    char tmp[6];
    battery_percentage = stm.battery.percentage;
   8311a:	4b20      	ldr	r3, [pc, #128]	; (8319c <update_battery+0x8c>)
   8311c:	7b5a      	ldrb	r2, [r3, #13]
   8311e:	4b20      	ldr	r3, [pc, #128]	; (831a0 <update_battery+0x90>)
   83120:	701a      	strb	r2, [r3, #0]
    
    if (update_forced || prev_battery_percentage != battery_percentage)
   83122:	79fb      	ldrb	r3, [r7, #7]
   83124:	2b00      	cmp	r3, #0
   83126:	d105      	bne.n	83134 <update_battery+0x24>
   83128:	4b1e      	ldr	r3, [pc, #120]	; (831a4 <update_battery+0x94>)
   8312a:	781a      	ldrb	r2, [r3, #0]
   8312c:	4b1c      	ldr	r3, [pc, #112]	; (831a0 <update_battery+0x90>)
   8312e:	781b      	ldrb	r3, [r3, #0]
   83130:	429a      	cmp	r2, r3
   83132:	d02f      	beq.n	83194 <update_battery+0x84>
    {
        if (battery_percentage >= 100)
   83134:	4b1a      	ldr	r3, [pc, #104]	; (831a0 <update_battery+0x90>)
   83136:	781b      	ldrb	r3, [r3, #0]
   83138:	2b63      	cmp	r3, #99	; 0x63
   8313a:	d909      	bls.n	83150 <update_battery+0x40>
        {
            sprintf(tmp, "%3u%%", battery_percentage);
   8313c:	4b18      	ldr	r3, [pc, #96]	; (831a0 <update_battery+0x90>)
   8313e:	781b      	ldrb	r3, [r3, #0]
   83140:	461a      	mov	r2, r3
   83142:	f107 0308 	add.w	r3, r7, #8
   83146:	4918      	ldr	r1, [pc, #96]	; (831a8 <update_battery+0x98>)
   83148:	4618      	mov	r0, r3
   8314a:	4b18      	ldr	r3, [pc, #96]	; (831ac <update_battery+0x9c>)
   8314c:	4798      	blx	r3
   8314e:	e016      	b.n	8317e <update_battery+0x6e>
        }
        else if (battery_percentage >= 10)
   83150:	4b13      	ldr	r3, [pc, #76]	; (831a0 <update_battery+0x90>)
   83152:	781b      	ldrb	r3, [r3, #0]
   83154:	2b09      	cmp	r3, #9
   83156:	d909      	bls.n	8316c <update_battery+0x5c>
        {
            sprintf(tmp, " %2u%%", battery_percentage);
   83158:	4b11      	ldr	r3, [pc, #68]	; (831a0 <update_battery+0x90>)
   8315a:	781b      	ldrb	r3, [r3, #0]
   8315c:	461a      	mov	r2, r3
   8315e:	f107 0308 	add.w	r3, r7, #8
   83162:	4913      	ldr	r1, [pc, #76]	; (831b0 <update_battery+0xa0>)
   83164:	4618      	mov	r0, r3
   83166:	4b11      	ldr	r3, [pc, #68]	; (831ac <update_battery+0x9c>)
   83168:	4798      	blx	r3
   8316a:	e008      	b.n	8317e <update_battery+0x6e>
        }
        else
        {
            sprintf(tmp, "  %1u%%", battery_percentage);
   8316c:	4b0c      	ldr	r3, [pc, #48]	; (831a0 <update_battery+0x90>)
   8316e:	781b      	ldrb	r3, [r3, #0]
   83170:	461a      	mov	r2, r3
   83172:	f107 0308 	add.w	r3, r7, #8
   83176:	490f      	ldr	r1, [pc, #60]	; (831b4 <update_battery+0xa4>)
   83178:	4618      	mov	r0, r3
   8317a:	4b0c      	ldr	r3, [pc, #48]	; (831ac <update_battery+0x9c>)
   8317c:	4798      	blx	r3
        }
            
        lcd_print_s(1, 16, tmp);
   8317e:	f107 0308 	add.w	r3, r7, #8
   83182:	461a      	mov	r2, r3
   83184:	2110      	movs	r1, #16
   83186:	2001      	movs	r0, #1
   83188:	4b0b      	ldr	r3, [pc, #44]	; (831b8 <update_battery+0xa8>)
   8318a:	4798      	blx	r3
        prev_battery_percentage = battery_percentage;
   8318c:	4b04      	ldr	r3, [pc, #16]	; (831a0 <update_battery+0x90>)
   8318e:	781a      	ldrb	r2, [r3, #0]
   83190:	4b04      	ldr	r3, [pc, #16]	; (831a4 <update_battery+0x94>)
   83192:	701a      	strb	r2, [r3, #0]
    }
}
   83194:	bf00      	nop
   83196:	3710      	adds	r7, #16
   83198:	46bd      	mov	sp, r7
   8319a:	bd80      	pop	{r7, pc}
   8319c:	20070e20 	.word	0x20070e20
   831a0:	20070fd4 	.word	0x20070fd4
   831a4:	20070dc8 	.word	0x20070dc8
   831a8:	0008982c 	.word	0x0008982c
   831ac:	00085791 	.word	0x00085791
   831b0:	00089834 	.word	0x00089834
   831b4:	0008983c 	.word	0x0008983c
   831b8:	0008169d 	.word	0x0008169d

000831bc <update_heartbeat>:

void update_heartbeat(void)
{
   831bc:	b580      	push	{r7, lr}
   831be:	af00      	add	r7, sp, #0
    if (heart_state)
   831c0:	4b20      	ldr	r3, [pc, #128]	; (83244 <update_heartbeat+0x88>)
   831c2:	781b      	ldrb	r3, [r3, #0]
   831c4:	2b00      	cmp	r3, #0
   831c6:	d01d      	beq.n	83204 <update_heartbeat+0x48>
    {
        if (getTicks() >= (ticks_heartbeat + 100))
   831c8:	4b1f      	ldr	r3, [pc, #124]	; (83248 <update_heartbeat+0x8c>)
   831ca:	4798      	blx	r3
   831cc:	4602      	mov	r2, r0
   831ce:	4b1f      	ldr	r3, [pc, #124]	; (8324c <update_heartbeat+0x90>)
   831d0:	681b      	ldr	r3, [r3, #0]
   831d2:	3364      	adds	r3, #100	; 0x64
   831d4:	429a      	cmp	r2, r3
   831d6:	d333      	bcc.n	83240 <update_heartbeat+0x84>
        {
            ticks_heartbeat = getTicks();
   831d8:	4b1b      	ldr	r3, [pc, #108]	; (83248 <update_heartbeat+0x8c>)
   831da:	4798      	blx	r3
   831dc:	4602      	mov	r2, r0
   831de:	4b1b      	ldr	r3, [pc, #108]	; (8324c <update_heartbeat+0x90>)
   831e0:	601a      	str	r2, [r3, #0]
            ioport_set_pin_level(LED_ONBOARD, 0);
   831e2:	2100      	movs	r1, #0
   831e4:	206a      	movs	r0, #106	; 0x6a
   831e6:	4b1a      	ldr	r3, [pc, #104]	; (83250 <update_heartbeat+0x94>)
   831e8:	4798      	blx	r3
            ioport_set_pin_level(LED_M1, 0);
   831ea:	2100      	movs	r1, #0
   831ec:	2067      	movs	r0, #103	; 0x67
   831ee:	4b18      	ldr	r3, [pc, #96]	; (83250 <update_heartbeat+0x94>)
   831f0:	4798      	blx	r3
            mts.ibit.heartbeat = 0;
   831f2:	4a18      	ldr	r2, [pc, #96]	; (83254 <update_heartbeat+0x98>)
   831f4:	7813      	ldrb	r3, [r2, #0]
   831f6:	f36f 0300 	bfc	r3, #0, #1
   831fa:	7013      	strb	r3, [r2, #0]
            heart_state = 0;
   831fc:	4b11      	ldr	r3, [pc, #68]	; (83244 <update_heartbeat+0x88>)
   831fe:	2200      	movs	r2, #0
   83200:	701a      	strb	r2, [r3, #0]
            ioport_set_pin_level(LED_M1, 1);
            mts.ibit.heartbeat = 1;
            heart_state = 1;
        }
    }
}
   83202:	e01d      	b.n	83240 <update_heartbeat+0x84>
        if (getTicks() >= (ticks_heartbeat + 900))
   83204:	4b10      	ldr	r3, [pc, #64]	; (83248 <update_heartbeat+0x8c>)
   83206:	4798      	blx	r3
   83208:	4602      	mov	r2, r0
   8320a:	4b10      	ldr	r3, [pc, #64]	; (8324c <update_heartbeat+0x90>)
   8320c:	681b      	ldr	r3, [r3, #0]
   8320e:	f503 7361 	add.w	r3, r3, #900	; 0x384
   83212:	429a      	cmp	r2, r3
   83214:	d314      	bcc.n	83240 <update_heartbeat+0x84>
            ticks_heartbeat = getTicks();
   83216:	4b0c      	ldr	r3, [pc, #48]	; (83248 <update_heartbeat+0x8c>)
   83218:	4798      	blx	r3
   8321a:	4602      	mov	r2, r0
   8321c:	4b0b      	ldr	r3, [pc, #44]	; (8324c <update_heartbeat+0x90>)
   8321e:	601a      	str	r2, [r3, #0]
            ioport_set_pin_level(LED_ONBOARD, 1);
   83220:	2101      	movs	r1, #1
   83222:	206a      	movs	r0, #106	; 0x6a
   83224:	4b0a      	ldr	r3, [pc, #40]	; (83250 <update_heartbeat+0x94>)
   83226:	4798      	blx	r3
            ioport_set_pin_level(LED_M1, 1);
   83228:	2101      	movs	r1, #1
   8322a:	2067      	movs	r0, #103	; 0x67
   8322c:	4b08      	ldr	r3, [pc, #32]	; (83250 <update_heartbeat+0x94>)
   8322e:	4798      	blx	r3
            mts.ibit.heartbeat = 1;
   83230:	4a08      	ldr	r2, [pc, #32]	; (83254 <update_heartbeat+0x98>)
   83232:	7813      	ldrb	r3, [r2, #0]
   83234:	f043 0301 	orr.w	r3, r3, #1
   83238:	7013      	strb	r3, [r2, #0]
            heart_state = 1;
   8323a:	4b02      	ldr	r3, [pc, #8]	; (83244 <update_heartbeat+0x88>)
   8323c:	2201      	movs	r2, #1
   8323e:	701a      	strb	r2, [r3, #0]
}
   83240:	bf00      	nop
   83242:	bd80      	pop	{r7, pc}
   83244:	20070e30 	.word	0x20070e30
   83248:	00083085 	.word	0x00083085
   8324c:	20070e40 	.word	0x20070e40
   83250:	00082ffd 	.word	0x00082ffd
   83254:	20070e18 	.word	0x20070e18

00083258 <osc_enable>:
{
   83258:	b580      	push	{r7, lr}
   8325a:	b082      	sub	sp, #8
   8325c:	af00      	add	r7, sp, #0
   8325e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   83260:	687b      	ldr	r3, [r7, #4]
   83262:	2b07      	cmp	r3, #7
   83264:	d831      	bhi.n	832ca <osc_enable+0x72>
   83266:	a201      	add	r2, pc, #4	; (adr r2, 8326c <osc_enable+0x14>)
   83268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8326c:	000832c9 	.word	0x000832c9
   83270:	0008328d 	.word	0x0008328d
   83274:	00083295 	.word	0x00083295
   83278:	0008329d 	.word	0x0008329d
   8327c:	000832a5 	.word	0x000832a5
   83280:	000832ad 	.word	0x000832ad
   83284:	000832b5 	.word	0x000832b5
   83288:	000832bf 	.word	0x000832bf
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   8328c:	2000      	movs	r0, #0
   8328e:	4b11      	ldr	r3, [pc, #68]	; (832d4 <osc_enable+0x7c>)
   83290:	4798      	blx	r3
		break;
   83292:	e01a      	b.n	832ca <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   83294:	2001      	movs	r0, #1
   83296:	4b0f      	ldr	r3, [pc, #60]	; (832d4 <osc_enable+0x7c>)
   83298:	4798      	blx	r3
		break;
   8329a:	e016      	b.n	832ca <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   8329c:	2000      	movs	r0, #0
   8329e:	4b0e      	ldr	r3, [pc, #56]	; (832d8 <osc_enable+0x80>)
   832a0:	4798      	blx	r3
		break;
   832a2:	e012      	b.n	832ca <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   832a4:	2010      	movs	r0, #16
   832a6:	4b0c      	ldr	r3, [pc, #48]	; (832d8 <osc_enable+0x80>)
   832a8:	4798      	blx	r3
		break;
   832aa:	e00e      	b.n	832ca <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   832ac:	2020      	movs	r0, #32
   832ae:	4b0a      	ldr	r3, [pc, #40]	; (832d8 <osc_enable+0x80>)
   832b0:	4798      	blx	r3
		break;
   832b2:	e00a      	b.n	832ca <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   832b4:	213e      	movs	r1, #62	; 0x3e
   832b6:	2000      	movs	r0, #0
   832b8:	4b08      	ldr	r3, [pc, #32]	; (832dc <osc_enable+0x84>)
   832ba:	4798      	blx	r3
		break;
   832bc:	e005      	b.n	832ca <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
   832be:	213e      	movs	r1, #62	; 0x3e
   832c0:	2001      	movs	r0, #1
   832c2:	4b06      	ldr	r3, [pc, #24]	; (832dc <osc_enable+0x84>)
   832c4:	4798      	blx	r3
		break;
   832c6:	e000      	b.n	832ca <osc_enable+0x72>
		break;
   832c8:	bf00      	nop
}
   832ca:	bf00      	nop
   832cc:	3708      	adds	r7, #8
   832ce:	46bd      	mov	sp, r7
   832d0:	bd80      	pop	{r7, pc}
   832d2:	bf00      	nop
   832d4:	00083895 	.word	0x00083895
   832d8:	00083901 	.word	0x00083901
   832dc:	00083971 	.word	0x00083971

000832e0 <osc_is_ready>:
{
   832e0:	b580      	push	{r7, lr}
   832e2:	b082      	sub	sp, #8
   832e4:	af00      	add	r7, sp, #0
   832e6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   832e8:	687b      	ldr	r3, [r7, #4]
   832ea:	2b07      	cmp	r3, #7
   832ec:	d826      	bhi.n	8333c <osc_is_ready+0x5c>
   832ee:	a201      	add	r2, pc, #4	; (adr r2, 832f4 <osc_is_ready+0x14>)
   832f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   832f4:	00083315 	.word	0x00083315
   832f8:	00083319 	.word	0x00083319
   832fc:	00083319 	.word	0x00083319
   83300:	0008332b 	.word	0x0008332b
   83304:	0008332b 	.word	0x0008332b
   83308:	0008332b 	.word	0x0008332b
   8330c:	0008332b 	.word	0x0008332b
   83310:	0008332b 	.word	0x0008332b
		return 1;
   83314:	2301      	movs	r3, #1
   83316:	e012      	b.n	8333e <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
   83318:	4b0b      	ldr	r3, [pc, #44]	; (83348 <osc_is_ready+0x68>)
   8331a:	4798      	blx	r3
   8331c:	4603      	mov	r3, r0
   8331e:	2b00      	cmp	r3, #0
   83320:	bf14      	ite	ne
   83322:	2301      	movne	r3, #1
   83324:	2300      	moveq	r3, #0
   83326:	b2db      	uxtb	r3, r3
   83328:	e009      	b.n	8333e <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
   8332a:	4b08      	ldr	r3, [pc, #32]	; (8334c <osc_is_ready+0x6c>)
   8332c:	4798      	blx	r3
   8332e:	4603      	mov	r3, r0
   83330:	2b00      	cmp	r3, #0
   83332:	bf14      	ite	ne
   83334:	2301      	movne	r3, #1
   83336:	2300      	moveq	r3, #0
   83338:	b2db      	uxtb	r3, r3
   8333a:	e000      	b.n	8333e <osc_is_ready+0x5e>
	return 0;
   8333c:	2300      	movs	r3, #0
}
   8333e:	4618      	mov	r0, r3
   83340:	3708      	adds	r7, #8
   83342:	46bd      	mov	sp, r7
   83344:	bd80      	pop	{r7, pc}
   83346:	bf00      	nop
   83348:	000838cd 	.word	0x000838cd
   8334c:	000839e9 	.word	0x000839e9

00083350 <osc_get_rate>:
{
   83350:	b480      	push	{r7}
   83352:	b083      	sub	sp, #12
   83354:	af00      	add	r7, sp, #0
   83356:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   83358:	687b      	ldr	r3, [r7, #4]
   8335a:	2b07      	cmp	r3, #7
   8335c:	d825      	bhi.n	833aa <osc_get_rate+0x5a>
   8335e:	a201      	add	r2, pc, #4	; (adr r2, 83364 <osc_get_rate+0x14>)
   83360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   83364:	00083385 	.word	0x00083385
   83368:	0008338b 	.word	0x0008338b
   8336c:	00083391 	.word	0x00083391
   83370:	00083397 	.word	0x00083397
   83374:	0008339b 	.word	0x0008339b
   83378:	0008339f 	.word	0x0008339f
   8337c:	000833a3 	.word	0x000833a3
   83380:	000833a7 	.word	0x000833a7
		return OSC_SLCK_32K_RC_HZ;
   83384:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   83388:	e010      	b.n	833ac <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   8338a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8338e:	e00d      	b.n	833ac <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   83390:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   83394:	e00a      	b.n	833ac <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   83396:	4b08      	ldr	r3, [pc, #32]	; (833b8 <osc_get_rate+0x68>)
   83398:	e008      	b.n	833ac <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   8339a:	4b08      	ldr	r3, [pc, #32]	; (833bc <osc_get_rate+0x6c>)
   8339c:	e006      	b.n	833ac <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   8339e:	4b08      	ldr	r3, [pc, #32]	; (833c0 <osc_get_rate+0x70>)
   833a0:	e004      	b.n	833ac <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   833a2:	4b07      	ldr	r3, [pc, #28]	; (833c0 <osc_get_rate+0x70>)
   833a4:	e002      	b.n	833ac <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   833a6:	4b06      	ldr	r3, [pc, #24]	; (833c0 <osc_get_rate+0x70>)
   833a8:	e000      	b.n	833ac <osc_get_rate+0x5c>
	return 0;
   833aa:	2300      	movs	r3, #0
}
   833ac:	4618      	mov	r0, r3
   833ae:	370c      	adds	r7, #12
   833b0:	46bd      	mov	sp, r7
   833b2:	bc80      	pop	{r7}
   833b4:	4770      	bx	lr
   833b6:	bf00      	nop
   833b8:	003d0900 	.word	0x003d0900
   833bc:	007a1200 	.word	0x007a1200
   833c0:	00b71b00 	.word	0x00b71b00

000833c4 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   833c4:	b580      	push	{r7, lr}
   833c6:	b082      	sub	sp, #8
   833c8:	af00      	add	r7, sp, #0
   833ca:	4603      	mov	r3, r0
   833cc:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   833ce:	bf00      	nop
   833d0:	79fb      	ldrb	r3, [r7, #7]
   833d2:	4618      	mov	r0, r3
   833d4:	4b05      	ldr	r3, [pc, #20]	; (833ec <osc_wait_ready+0x28>)
   833d6:	4798      	blx	r3
   833d8:	4603      	mov	r3, r0
   833da:	f083 0301 	eor.w	r3, r3, #1
   833de:	b2db      	uxtb	r3, r3
   833e0:	2b00      	cmp	r3, #0
   833e2:	d1f5      	bne.n	833d0 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   833e4:	bf00      	nop
   833e6:	3708      	adds	r7, #8
   833e8:	46bd      	mov	sp, r7
   833ea:	bd80      	pop	{r7, pc}
   833ec:	000832e1 	.word	0x000832e1

000833f0 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   833f0:	b580      	push	{r7, lr}
   833f2:	b086      	sub	sp, #24
   833f4:	af00      	add	r7, sp, #0
   833f6:	60f8      	str	r0, [r7, #12]
   833f8:	607a      	str	r2, [r7, #4]
   833fa:	603b      	str	r3, [r7, #0]
   833fc:	460b      	mov	r3, r1
   833fe:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   83400:	687b      	ldr	r3, [r7, #4]
   83402:	2b00      	cmp	r3, #0
   83404:	d107      	bne.n	83416 <pll_config_init+0x26>
   83406:	683b      	ldr	r3, [r7, #0]
   83408:	2b00      	cmp	r3, #0
   8340a:	d104      	bne.n	83416 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   8340c:	68fb      	ldr	r3, [r7, #12]
   8340e:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   83412:	601a      	str	r2, [r3, #0]
   83414:	e019      	b.n	8344a <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   83416:	7afb      	ldrb	r3, [r7, #11]
   83418:	4618      	mov	r0, r3
   8341a:	4b0e      	ldr	r3, [pc, #56]	; (83454 <pll_config_init+0x64>)
   8341c:	4798      	blx	r3
   8341e:	4602      	mov	r2, r0
   83420:	687b      	ldr	r3, [r7, #4]
   83422:	fbb2 f3f3 	udiv	r3, r2, r3
   83426:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);

		vco_hz *= ul_mul;
   83428:	697b      	ldr	r3, [r7, #20]
   8342a:	683a      	ldr	r2, [r7, #0]
   8342c:	fb02 f303 	mul.w	r3, r2, r3
   83430:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   83432:	683b      	ldr	r3, [r7, #0]
   83434:	3b01      	subs	r3, #1
   83436:	041a      	lsls	r2, r3, #16
   83438:	4b07      	ldr	r3, [pc, #28]	; (83458 <pll_config_init+0x68>)
   8343a:	4013      	ands	r3, r2
   8343c:	687a      	ldr	r2, [r7, #4]
   8343e:	b2d2      	uxtb	r2, r2
   83440:	4313      	orrs	r3, r2
   83442:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   83446:	68fb      	ldr	r3, [r7, #12]
   83448:	601a      	str	r2, [r3, #0]
	}
}
   8344a:	bf00      	nop
   8344c:	3718      	adds	r7, #24
   8344e:	46bd      	mov	sp, r7
   83450:	bd80      	pop	{r7, pc}
   83452:	bf00      	nop
   83454:	00083351 	.word	0x00083351
   83458:	07ff0000 	.word	0x07ff0000

0008345c <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   8345c:	b580      	push	{r7, lr}
   8345e:	b082      	sub	sp, #8
   83460:	af00      	add	r7, sp, #0
   83462:	6078      	str	r0, [r7, #4]
   83464:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   83466:	683b      	ldr	r3, [r7, #0]
   83468:	2b00      	cmp	r3, #0
   8346a:	d108      	bne.n	8347e <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   8346c:	4b09      	ldr	r3, [pc, #36]	; (83494 <pll_enable+0x38>)
   8346e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   83470:	4a09      	ldr	r2, [pc, #36]	; (83498 <pll_enable+0x3c>)
   83472:	687b      	ldr	r3, [r7, #4]
   83474:	681b      	ldr	r3, [r3, #0]
   83476:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   8347a:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
   8347c:	e005      	b.n	8348a <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   8347e:	4a06      	ldr	r2, [pc, #24]	; (83498 <pll_enable+0x3c>)
   83480:	687b      	ldr	r3, [r7, #4]
   83482:	681b      	ldr	r3, [r3, #0]
   83484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   83488:	61d3      	str	r3, [r2, #28]
}
   8348a:	bf00      	nop
   8348c:	3708      	adds	r7, #8
   8348e:	46bd      	mov	sp, r7
   83490:	bd80      	pop	{r7, pc}
   83492:	bf00      	nop
   83494:	00083a01 	.word	0x00083a01
   83498:	400e0600 	.word	0x400e0600

0008349c <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   8349c:	b580      	push	{r7, lr}
   8349e:	b082      	sub	sp, #8
   834a0:	af00      	add	r7, sp, #0
   834a2:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   834a4:	687b      	ldr	r3, [r7, #4]
   834a6:	2b00      	cmp	r3, #0
   834a8:	d103      	bne.n	834b2 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   834aa:	4b05      	ldr	r3, [pc, #20]	; (834c0 <pll_is_locked+0x24>)
   834ac:	4798      	blx	r3
   834ae:	4603      	mov	r3, r0
   834b0:	e002      	b.n	834b8 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
   834b2:	4b04      	ldr	r3, [pc, #16]	; (834c4 <pll_is_locked+0x28>)
   834b4:	4798      	blx	r3
   834b6:	4603      	mov	r3, r0
	}
}
   834b8:	4618      	mov	r0, r3
   834ba:	3708      	adds	r7, #8
   834bc:	46bd      	mov	sp, r7
   834be:	bd80      	pop	{r7, pc}
   834c0:	00083a19 	.word	0x00083a19
   834c4:	00083a31 	.word	0x00083a31

000834c8 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   834c8:	b580      	push	{r7, lr}
   834ca:	b082      	sub	sp, #8
   834cc:	af00      	add	r7, sp, #0
   834ce:	4603      	mov	r3, r0
   834d0:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   834d2:	79fb      	ldrb	r3, [r7, #7]
   834d4:	3b03      	subs	r3, #3
   834d6:	2b04      	cmp	r3, #4
   834d8:	d808      	bhi.n	834ec <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   834da:	79fb      	ldrb	r3, [r7, #7]
   834dc:	4618      	mov	r0, r3
   834de:	4b06      	ldr	r3, [pc, #24]	; (834f8 <pll_enable_source+0x30>)
   834e0:	4798      	blx	r3
		osc_wait_ready(e_src);
   834e2:	79fb      	ldrb	r3, [r7, #7]
   834e4:	4618      	mov	r0, r3
   834e6:	4b05      	ldr	r3, [pc, #20]	; (834fc <pll_enable_source+0x34>)
   834e8:	4798      	blx	r3
		break;
   834ea:	e000      	b.n	834ee <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   834ec:	bf00      	nop
	}
}
   834ee:	bf00      	nop
   834f0:	3708      	adds	r7, #8
   834f2:	46bd      	mov	sp, r7
   834f4:	bd80      	pop	{r7, pc}
   834f6:	bf00      	nop
   834f8:	00083259 	.word	0x00083259
   834fc:	000833c5 	.word	0x000833c5

00083500 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   83500:	b580      	push	{r7, lr}
   83502:	b082      	sub	sp, #8
   83504:	af00      	add	r7, sp, #0
   83506:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   83508:	bf00      	nop
   8350a:	6878      	ldr	r0, [r7, #4]
   8350c:	4b04      	ldr	r3, [pc, #16]	; (83520 <pll_wait_for_lock+0x20>)
   8350e:	4798      	blx	r3
   83510:	4603      	mov	r3, r0
   83512:	2b00      	cmp	r3, #0
   83514:	d0f9      	beq.n	8350a <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   83516:	2300      	movs	r3, #0
}
   83518:	4618      	mov	r0, r3
   8351a:	3708      	adds	r7, #8
   8351c:	46bd      	mov	sp, r7
   8351e:	bd80      	pop	{r7, pc}
   83520:	0008349d 	.word	0x0008349d

00083524 <sysclk_get_main_hz>:
{
   83524:	b580      	push	{r7, lr}
   83526:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   83528:	2006      	movs	r0, #6
   8352a:	4b04      	ldr	r3, [pc, #16]	; (8353c <sysclk_get_main_hz+0x18>)
   8352c:	4798      	blx	r3
   8352e:	4602      	mov	r2, r0
   83530:	4613      	mov	r3, r2
   83532:	00db      	lsls	r3, r3, #3
   83534:	1a9b      	subs	r3, r3, r2
   83536:	005b      	lsls	r3, r3, #1
}
   83538:	4618      	mov	r0, r3
   8353a:	bd80      	pop	{r7, pc}
   8353c:	00083351 	.word	0x00083351

00083540 <sysclk_get_cpu_hz>:
{
   83540:	b580      	push	{r7, lr}
   83542:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   83544:	4b02      	ldr	r3, [pc, #8]	; (83550 <sysclk_get_cpu_hz+0x10>)
   83546:	4798      	blx	r3
   83548:	4603      	mov	r3, r0
   8354a:	085b      	lsrs	r3, r3, #1
}
   8354c:	4618      	mov	r0, r3
   8354e:	bd80      	pop	{r7, pc}
   83550:	00083525 	.word	0x00083525

00083554 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   83554:	b590      	push	{r4, r7, lr}
   83556:	b083      	sub	sp, #12
   83558:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8355a:	4811      	ldr	r0, [pc, #68]	; (835a0 <sysclk_init+0x4c>)
   8355c:	4b11      	ldr	r3, [pc, #68]	; (835a4 <sysclk_init+0x50>)
   8355e:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
   83560:	2006      	movs	r0, #6
   83562:	4b11      	ldr	r3, [pc, #68]	; (835a8 <sysclk_init+0x54>)
   83564:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   83566:	1d38      	adds	r0, r7, #4
   83568:	230e      	movs	r3, #14
   8356a:	2201      	movs	r2, #1
   8356c:	2106      	movs	r1, #6
   8356e:	4c0f      	ldr	r4, [pc, #60]	; (835ac <sysclk_init+0x58>)
   83570:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   83572:	1d3b      	adds	r3, r7, #4
   83574:	2100      	movs	r1, #0
   83576:	4618      	mov	r0, r3
   83578:	4b0d      	ldr	r3, [pc, #52]	; (835b0 <sysclk_init+0x5c>)
   8357a:	4798      	blx	r3
		pll_wait_for_lock(0);
   8357c:	2000      	movs	r0, #0
   8357e:	4b0d      	ldr	r3, [pc, #52]	; (835b4 <sysclk_init+0x60>)
   83580:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   83582:	2010      	movs	r0, #16
   83584:	4b0c      	ldr	r3, [pc, #48]	; (835b8 <sysclk_init+0x64>)
   83586:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   83588:	4b0c      	ldr	r3, [pc, #48]	; (835bc <sysclk_init+0x68>)
   8358a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8358c:	4b0c      	ldr	r3, [pc, #48]	; (835c0 <sysclk_init+0x6c>)
   8358e:	4798      	blx	r3
   83590:	4603      	mov	r3, r0
   83592:	4618      	mov	r0, r3
   83594:	4b03      	ldr	r3, [pc, #12]	; (835a4 <sysclk_init+0x50>)
   83596:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   83598:	bf00      	nop
   8359a:	370c      	adds	r7, #12
   8359c:	46bd      	mov	sp, r7
   8359e:	bd90      	pop	{r4, r7, pc}
   835a0:	0501bd00 	.word	0x0501bd00
   835a4:	200700d1 	.word	0x200700d1
   835a8:	000834c9 	.word	0x000834c9
   835ac:	000833f1 	.word	0x000833f1
   835b0:	0008345d 	.word	0x0008345d
   835b4:	00083501 	.word	0x00083501
   835b8:	00083815 	.word	0x00083815
   835bc:	000841a5 	.word	0x000841a5
   835c0:	00083541 	.word	0x00083541

000835c4 <dmac_init>:
 *
 * \param[in,out] p_dmac Module hardware register base address pointer
 */
void dmac_init(
		Dmac *p_dmac)
{
   835c4:	b580      	push	{r7, lr}
   835c6:	b082      	sub	sp, #8
   835c8:	af00      	add	r7, sp, #0
   835ca:	6078      	str	r0, [r7, #4]
	dmac_disable(p_dmac);
   835cc:	6878      	ldr	r0, [r7, #4]
   835ce:	4b03      	ldr	r3, [pc, #12]	; (835dc <dmac_init+0x18>)
   835d0:	4798      	blx	r3
}
   835d2:	bf00      	nop
   835d4:	3708      	adds	r7, #8
   835d6:	46bd      	mov	sp, r7
   835d8:	bd80      	pop	{r7, pc}
   835da:	bf00      	nop
   835dc:	0008361f 	.word	0x0008361f

000835e0 <dmac_set_priority_mode>:
 * \param[in] mode       \ref dmac_priority_mode_t "Priority mode"
 */
void dmac_set_priority_mode(
		Dmac *p_dmac,
		dmac_priority_mode_t mode)
{
   835e0:	b480      	push	{r7}
   835e2:	b083      	sub	sp, #12
   835e4:	af00      	add	r7, sp, #0
   835e6:	6078      	str	r0, [r7, #4]
   835e8:	460b      	mov	r3, r1
   835ea:	70fb      	strb	r3, [r7, #3]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_GCFG = (p_dmac->DMAC_GCFG & (~DMAC_GCFG_ARB_CFG)) | mode;
   835ec:	687b      	ldr	r3, [r7, #4]
   835ee:	681b      	ldr	r3, [r3, #0]
   835f0:	f023 0210 	bic.w	r2, r3, #16
   835f4:	78fb      	ldrb	r3, [r7, #3]
   835f6:	431a      	orrs	r2, r3
   835f8:	687b      	ldr	r3, [r7, #4]
   835fa:	601a      	str	r2, [r3, #0]
}
   835fc:	bf00      	nop
   835fe:	370c      	adds	r7, #12
   83600:	46bd      	mov	sp, r7
   83602:	bc80      	pop	{r7}
   83604:	4770      	bx	lr

00083606 <dmac_enable>:
 *
 * \param[out] p_dmac Module hardware register base address pointer
 */
void dmac_enable(
		Dmac *p_dmac)
{
   83606:	b480      	push	{r7}
   83608:	b083      	sub	sp, #12
   8360a:	af00      	add	r7, sp, #0
   8360c:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EN = DMAC_EN_ENABLE;
   8360e:	687b      	ldr	r3, [r7, #4]
   83610:	2201      	movs	r2, #1
   83612:	605a      	str	r2, [r3, #4]
}
   83614:	bf00      	nop
   83616:	370c      	adds	r7, #12
   83618:	46bd      	mov	sp, r7
   8361a:	bc80      	pop	{r7}
   8361c:	4770      	bx	lr

0008361e <dmac_disable>:
 *
 * \param[in,out] p_dmac Module hardware register base address pointer
 */
void dmac_disable(
		Dmac *p_dmac)
{
   8361e:	b480      	push	{r7}
   83620:	b083      	sub	sp, #12
   83622:	af00      	add	r7, sp, #0
   83624:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EN &= (~DMAC_EN_ENABLE);
   83626:	687b      	ldr	r3, [r7, #4]
   83628:	685b      	ldr	r3, [r3, #4]
   8362a:	f023 0201 	bic.w	r2, r3, #1
   8362e:	687b      	ldr	r3, [r7, #4]
   83630:	605a      	str	r2, [r3, #4]
}
   83632:	bf00      	nop
   83634:	370c      	adds	r7, #12
   83636:	46bd      	mov	sp, r7
   83638:	bc80      	pop	{r7}
   8363a:	4770      	bx	lr

0008363c <dmac_enable_interrupt>:
 * </table>
 */
void dmac_enable_interrupt(
		Dmac *p_dmac,
		uint32_t ul_mask)
{
   8363c:	b480      	push	{r7}
   8363e:	b083      	sub	sp, #12
   83640:	af00      	add	r7, sp, #0
   83642:	6078      	str	r0, [r7, #4]
   83644:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EBCIER = ul_mask;
   83646:	687b      	ldr	r3, [r7, #4]
   83648:	683a      	ldr	r2, [r7, #0]
   8364a:	619a      	str	r2, [r3, #24]
}
   8364c:	bf00      	nop
   8364e:	370c      	adds	r7, #12
   83650:	46bd      	mov	sp, r7
   83652:	bc80      	pop	{r7}
   83654:	4770      	bx	lr

00083656 <dmac_get_status>:
 * Buffer Transfer and Chained Buffer Transfer Status Register" in the
 * device-specific datasheet for more information.
 */
uint32_t dmac_get_status(
		Dmac *p_dmac)
{
   83656:	b480      	push	{r7}
   83658:	b083      	sub	sp, #12
   8365a:	af00      	add	r7, sp, #0
   8365c:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	return p_dmac->DMAC_EBCISR;
   8365e:	687b      	ldr	r3, [r7, #4]
   83660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
   83662:	4618      	mov	r0, r3
   83664:	370c      	adds	r7, #12
   83666:	46bd      	mov	sp, r7
   83668:	bc80      	pop	{r7}
   8366a:	4770      	bx	lr

0008366c <dmac_channel_enable>:
 * \param[in] ul_num  DMA Channel number (range 0 to 3)
 */
void dmac_channel_enable(
		Dmac *p_dmac,
		uint32_t ul_num)
{
   8366c:	b480      	push	{r7}
   8366e:	b083      	sub	sp, #12
   83670:	af00      	add	r7, sp, #0
   83672:	6078      	str	r0, [r7, #4]
   83674:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CHER = DMAC_CHER_ENA0 << ul_num;
   83676:	2201      	movs	r2, #1
   83678:	683b      	ldr	r3, [r7, #0]
   8367a:	409a      	lsls	r2, r3
   8367c:	687b      	ldr	r3, [r7, #4]
   8367e:	629a      	str	r2, [r3, #40]	; 0x28
}
   83680:	bf00      	nop
   83682:	370c      	adds	r7, #12
   83684:	46bd      	mov	sp, r7
   83686:	bc80      	pop	{r7}
   83688:	4770      	bx	lr

0008368a <dmac_channel_disable>:
 * \param[in] ul_num  DMA Channel number (range 0 to 3)
 */
void dmac_channel_disable(
		Dmac *p_dmac,
		uint32_t ul_num)
{
   8368a:	b480      	push	{r7}
   8368c:	b083      	sub	sp, #12
   8368e:	af00      	add	r7, sp, #0
   83690:	6078      	str	r0, [r7, #4]
   83692:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CHDR = DMAC_CHDR_DIS0 << ul_num;
   83694:	2201      	movs	r2, #1
   83696:	683b      	ldr	r3, [r7, #0]
   83698:	409a      	lsls	r2, r3
   8369a:	687b      	ldr	r3, [r7, #4]
   8369c:	62da      	str	r2, [r3, #44]	; 0x2c
}
   8369e:	bf00      	nop
   836a0:	370c      	adds	r7, #12
   836a2:	46bd      	mov	sp, r7
   836a4:	bc80      	pop	{r7}
   836a6:	4770      	bx	lr

000836a8 <dmac_channel_set_source_addr>:
 */
void dmac_channel_set_source_addr(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_addr)
{
   836a8:	b480      	push	{r7}
   836aa:	b085      	sub	sp, #20
   836ac:	af00      	add	r7, sp, #0
   836ae:	60f8      	str	r0, [r7, #12]
   836b0:	60b9      	str	r1, [r7, #8]
   836b2:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_SADDR = ul_addr;
   836b4:	68f9      	ldr	r1, [r7, #12]
   836b6:	68ba      	ldr	r2, [r7, #8]
   836b8:	4613      	mov	r3, r2
   836ba:	009b      	lsls	r3, r3, #2
   836bc:	4413      	add	r3, r2
   836be:	00db      	lsls	r3, r3, #3
   836c0:	440b      	add	r3, r1
   836c2:	333c      	adds	r3, #60	; 0x3c
   836c4:	687a      	ldr	r2, [r7, #4]
   836c6:	601a      	str	r2, [r3, #0]
}
   836c8:	bf00      	nop
   836ca:	3714      	adds	r7, #20
   836cc:	46bd      	mov	sp, r7
   836ce:	bc80      	pop	{r7}
   836d0:	4770      	bx	lr

000836d2 <dmac_channel_set_destination_addr>:
 */
void dmac_channel_set_destination_addr(
		Dmac *p_dmac, 
		uint32_t ul_num,
		uint32_t ul_addr)
{
   836d2:	b480      	push	{r7}
   836d4:	b085      	sub	sp, #20
   836d6:	af00      	add	r7, sp, #0
   836d8:	60f8      	str	r0, [r7, #12]
   836da:	60b9      	str	r1, [r7, #8]
   836dc:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DADDR = ul_addr;
   836de:	68f9      	ldr	r1, [r7, #12]
   836e0:	68ba      	ldr	r2, [r7, #8]
   836e2:	4613      	mov	r3, r2
   836e4:	009b      	lsls	r3, r3, #2
   836e6:	4413      	add	r3, r2
   836e8:	00db      	lsls	r3, r3, #3
   836ea:	440b      	add	r3, r1
   836ec:	3340      	adds	r3, #64	; 0x40
   836ee:	687a      	ldr	r2, [r7, #4]
   836f0:	601a      	str	r2, [r3, #0]
}
   836f2:	bf00      	nop
   836f4:	3714      	adds	r7, #20
   836f6:	46bd      	mov	sp, r7
   836f8:	bc80      	pop	{r7}
   836fa:	4770      	bx	lr

000836fc <dmac_channel_set_descriptor_addr>:
 */
void dmac_channel_set_descriptor_addr(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_desc)
{
   836fc:	b480      	push	{r7}
   836fe:	b085      	sub	sp, #20
   83700:	af00      	add	r7, sp, #0
   83702:	60f8      	str	r0, [r7, #12]
   83704:	60b9      	str	r1, [r7, #8]
   83706:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DSCR = ul_desc;
   83708:	68f9      	ldr	r1, [r7, #12]
   8370a:	68ba      	ldr	r2, [r7, #8]
   8370c:	4613      	mov	r3, r2
   8370e:	009b      	lsls	r3, r3, #2
   83710:	4413      	add	r3, r2
   83712:	00db      	lsls	r3, r3, #3
   83714:	440b      	add	r3, r1
   83716:	3344      	adds	r3, #68	; 0x44
   83718:	687a      	ldr	r2, [r7, #4]
   8371a:	601a      	str	r2, [r3, #0]
}
   8371c:	bf00      	nop
   8371e:	3714      	adds	r7, #20
   83720:	46bd      	mov	sp, r7
   83722:	bc80      	pop	{r7}
   83724:	4770      	bx	lr

00083726 <dmac_channel_set_ctrlA>:
 */
void dmac_channel_set_ctrlA(
		Dmac *p_dmac, 
		uint32_t ul_num, 
		uint32_t ul_ctrlA)
{
   83726:	b480      	push	{r7}
   83728:	b085      	sub	sp, #20
   8372a:	af00      	add	r7, sp, #0
   8372c:	60f8      	str	r0, [r7, #12]
   8372e:	60b9      	str	r1, [r7, #8]
   83730:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLA = ul_ctrlA;
   83732:	68f9      	ldr	r1, [r7, #12]
   83734:	68ba      	ldr	r2, [r7, #8]
   83736:	4613      	mov	r3, r2
   83738:	009b      	lsls	r3, r3, #2
   8373a:	4413      	add	r3, r2
   8373c:	00db      	lsls	r3, r3, #3
   8373e:	440b      	add	r3, r1
   83740:	3348      	adds	r3, #72	; 0x48
   83742:	687a      	ldr	r2, [r7, #4]
   83744:	601a      	str	r2, [r3, #0]
}
   83746:	bf00      	nop
   83748:	3714      	adds	r7, #20
   8374a:	46bd      	mov	sp, r7
   8374c:	bc80      	pop	{r7}
   8374e:	4770      	bx	lr

00083750 <dmac_channel_set_ctrlB>:
 */
void dmac_channel_set_ctrlB(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_ctrlB)
{
   83750:	b480      	push	{r7}
   83752:	b085      	sub	sp, #20
   83754:	af00      	add	r7, sp, #0
   83756:	60f8      	str	r0, [r7, #12]
   83758:	60b9      	str	r1, [r7, #8]
   8375a:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLB = ul_ctrlB;
   8375c:	68f9      	ldr	r1, [r7, #12]
   8375e:	68ba      	ldr	r2, [r7, #8]
   83760:	4613      	mov	r3, r2
   83762:	009b      	lsls	r3, r3, #2
   83764:	4413      	add	r3, r2
   83766:	00db      	lsls	r3, r3, #3
   83768:	440b      	add	r3, r1
   8376a:	334c      	adds	r3, #76	; 0x4c
   8376c:	687a      	ldr	r2, [r7, #4]
   8376e:	601a      	str	r2, [r3, #0]
}
   83770:	bf00      	nop
   83772:	3714      	adds	r7, #20
   83774:	46bd      	mov	sp, r7
   83776:	bc80      	pop	{r7}
   83778:	4770      	bx	lr

0008377a <dmac_channel_set_configuration>:
 */
void dmac_channel_set_configuration(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_cfg)
{
   8377a:	b480      	push	{r7}
   8377c:	b085      	sub	sp, #20
   8377e:	af00      	add	r7, sp, #0
   83780:	60f8      	str	r0, [r7, #12]
   83782:	60b9      	str	r1, [r7, #8]
   83784:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CFG = ul_cfg;
   83786:	68f9      	ldr	r1, [r7, #12]
   83788:	68ba      	ldr	r2, [r7, #8]
   8378a:	4613      	mov	r3, r2
   8378c:	009b      	lsls	r3, r3, #2
   8378e:	4413      	add	r3, r2
   83790:	00db      	lsls	r3, r3, #3
   83792:	440b      	add	r3, r1
   83794:	3350      	adds	r3, #80	; 0x50
   83796:	687a      	ldr	r2, [r7, #4]
   83798:	601a      	str	r2, [r3, #0]
}
   8379a:	bf00      	nop
   8379c:	3714      	adds	r7, #20
   8379e:	46bd      	mov	sp, r7
   837a0:	bc80      	pop	{r7}
   837a2:	4770      	bx	lr

000837a4 <dmac_channel_single_buf_transfer_init>:
 */
void dmac_channel_single_buf_transfer_init(
		Dmac *p_dmac,
		uint32_t ul_num,
		dma_transfer_descriptor_t *p_desc)
{
   837a4:	b580      	push	{r7, lr}
   837a6:	b084      	sub	sp, #16
   837a8:	af00      	add	r7, sp, #0
   837aa:	60f8      	str	r0, [r7, #12]
   837ac:	60b9      	str	r1, [r7, #8]
   837ae:	607a      	str	r2, [r7, #4]
	Assert(p_dmac);
	Assert(ul_num<=3);
	Assert(p_desc);
	
	/* Clear any pending interrupts */
	p_dmac->DMAC_EBCISR;
   837b0:	68fb      	ldr	r3, [r7, #12]
   837b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24

	dmac_channel_set_source_addr(p_dmac, ul_num, p_desc->ul_source_addr);
   837b4:	687b      	ldr	r3, [r7, #4]
   837b6:	681b      	ldr	r3, [r3, #0]
   837b8:	461a      	mov	r2, r3
   837ba:	68b9      	ldr	r1, [r7, #8]
   837bc:	68f8      	ldr	r0, [r7, #12]
   837be:	4b10      	ldr	r3, [pc, #64]	; (83800 <dmac_channel_single_buf_transfer_init+0x5c>)
   837c0:	4798      	blx	r3
	dmac_channel_set_destination_addr(p_dmac, ul_num,
   837c2:	687b      	ldr	r3, [r7, #4]
   837c4:	685b      	ldr	r3, [r3, #4]
   837c6:	461a      	mov	r2, r3
   837c8:	68b9      	ldr	r1, [r7, #8]
   837ca:	68f8      	ldr	r0, [r7, #12]
   837cc:	4b0d      	ldr	r3, [pc, #52]	; (83804 <dmac_channel_single_buf_transfer_init+0x60>)
   837ce:	4798      	blx	r3
			p_desc->ul_destination_addr);
	dmac_channel_set_descriptor_addr(p_dmac, ul_num, 0);
   837d0:	2200      	movs	r2, #0
   837d2:	68b9      	ldr	r1, [r7, #8]
   837d4:	68f8      	ldr	r0, [r7, #12]
   837d6:	4b0c      	ldr	r3, [pc, #48]	; (83808 <dmac_channel_single_buf_transfer_init+0x64>)
   837d8:	4798      	blx	r3
	dmac_channel_set_ctrlA(p_dmac, ul_num, p_desc->ul_ctrlA);
   837da:	687b      	ldr	r3, [r7, #4]
   837dc:	689b      	ldr	r3, [r3, #8]
   837de:	461a      	mov	r2, r3
   837e0:	68b9      	ldr	r1, [r7, #8]
   837e2:	68f8      	ldr	r0, [r7, #12]
   837e4:	4b09      	ldr	r3, [pc, #36]	; (8380c <dmac_channel_single_buf_transfer_init+0x68>)
   837e6:	4798      	blx	r3
	dmac_channel_set_ctrlB(p_dmac, ul_num, p_desc->ul_ctrlB);
   837e8:	687b      	ldr	r3, [r7, #4]
   837ea:	68db      	ldr	r3, [r3, #12]
   837ec:	461a      	mov	r2, r3
   837ee:	68b9      	ldr	r1, [r7, #8]
   837f0:	68f8      	ldr	r0, [r7, #12]
   837f2:	4b07      	ldr	r3, [pc, #28]	; (83810 <dmac_channel_single_buf_transfer_init+0x6c>)
   837f4:	4798      	blx	r3
}
   837f6:	bf00      	nop
   837f8:	3710      	adds	r7, #16
   837fa:	46bd      	mov	sp, r7
   837fc:	bd80      	pop	{r7, pc}
   837fe:	bf00      	nop
   83800:	000836a9 	.word	0x000836a9
   83804:	000836d3 	.word	0x000836d3
   83808:	000836fd 	.word	0x000836fd
   8380c:	00083727 	.word	0x00083727
   83810:	00083751 	.word	0x00083751

00083814 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   83814:	b480      	push	{r7}
   83816:	b085      	sub	sp, #20
   83818:	af00      	add	r7, sp, #0
   8381a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   8381c:	491c      	ldr	r1, [pc, #112]	; (83890 <pmc_switch_mck_to_pllack+0x7c>)
   8381e:	4b1c      	ldr	r3, [pc, #112]	; (83890 <pmc_switch_mck_to_pllack+0x7c>)
   83820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83822:	f023 0270 	bic.w	r2, r3, #112	; 0x70
   83826:	687b      	ldr	r3, [r7, #4]
   83828:	4313      	orrs	r3, r2
   8382a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8382c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   83830:	60fb      	str	r3, [r7, #12]
   83832:	e007      	b.n	83844 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   83834:	68fb      	ldr	r3, [r7, #12]
   83836:	2b00      	cmp	r3, #0
   83838:	d101      	bne.n	8383e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   8383a:	2301      	movs	r3, #1
   8383c:	e023      	b.n	83886 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   8383e:	68fb      	ldr	r3, [r7, #12]
   83840:	3b01      	subs	r3, #1
   83842:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83844:	4b12      	ldr	r3, [pc, #72]	; (83890 <pmc_switch_mck_to_pllack+0x7c>)
   83846:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83848:	f003 0308 	and.w	r3, r3, #8
   8384c:	2b00      	cmp	r3, #0
   8384e:	d0f1      	beq.n	83834 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   83850:	4a0f      	ldr	r2, [pc, #60]	; (83890 <pmc_switch_mck_to_pllack+0x7c>)
   83852:	4b0f      	ldr	r3, [pc, #60]	; (83890 <pmc_switch_mck_to_pllack+0x7c>)
   83854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83856:	f023 0303 	bic.w	r3, r3, #3
   8385a:	f043 0302 	orr.w	r3, r3, #2
   8385e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83860:	f44f 6300 	mov.w	r3, #2048	; 0x800
   83864:	60fb      	str	r3, [r7, #12]
   83866:	e007      	b.n	83878 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   83868:	68fb      	ldr	r3, [r7, #12]
   8386a:	2b00      	cmp	r3, #0
   8386c:	d101      	bne.n	83872 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   8386e:	2301      	movs	r3, #1
   83870:	e009      	b.n	83886 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   83872:	68fb      	ldr	r3, [r7, #12]
   83874:	3b01      	subs	r3, #1
   83876:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83878:	4b05      	ldr	r3, [pc, #20]	; (83890 <pmc_switch_mck_to_pllack+0x7c>)
   8387a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8387c:	f003 0308 	and.w	r3, r3, #8
   83880:	2b00      	cmp	r3, #0
   83882:	d0f1      	beq.n	83868 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
   83884:	2300      	movs	r3, #0
}
   83886:	4618      	mov	r0, r3
   83888:	3714      	adds	r7, #20
   8388a:	46bd      	mov	sp, r7
   8388c:	bc80      	pop	{r7}
   8388e:	4770      	bx	lr
   83890:	400e0600 	.word	0x400e0600

00083894 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   83894:	b480      	push	{r7}
   83896:	b083      	sub	sp, #12
   83898:	af00      	add	r7, sp, #0
   8389a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   8389c:	687b      	ldr	r3, [r7, #4]
   8389e:	2b01      	cmp	r3, #1
   838a0:	d107      	bne.n	838b2 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
   838a2:	4a08      	ldr	r2, [pc, #32]	; (838c4 <pmc_switch_sclk_to_32kxtal+0x30>)
   838a4:	4b07      	ldr	r3, [pc, #28]	; (838c4 <pmc_switch_sclk_to_32kxtal+0x30>)
   838a6:	689b      	ldr	r3, [r3, #8]
   838a8:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   838ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   838b0:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
   838b2:	4b04      	ldr	r3, [pc, #16]	; (838c4 <pmc_switch_sclk_to_32kxtal+0x30>)
   838b4:	4a04      	ldr	r2, [pc, #16]	; (838c8 <pmc_switch_sclk_to_32kxtal+0x34>)
   838b6:	601a      	str	r2, [r3, #0]
}
   838b8:	bf00      	nop
   838ba:	370c      	adds	r7, #12
   838bc:	46bd      	mov	sp, r7
   838be:	bc80      	pop	{r7}
   838c0:	4770      	bx	lr
   838c2:	bf00      	nop
   838c4:	400e1a10 	.word	0x400e1a10
   838c8:	a5000008 	.word	0xa5000008

000838cc <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   838cc:	b480      	push	{r7}
   838ce:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   838d0:	4b09      	ldr	r3, [pc, #36]	; (838f8 <pmc_osc_is_ready_32kxtal+0x2c>)
   838d2:	695b      	ldr	r3, [r3, #20]
   838d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   838d8:	2b00      	cmp	r3, #0
   838da:	d007      	beq.n	838ec <pmc_osc_is_ready_32kxtal+0x20>
   838dc:	4b07      	ldr	r3, [pc, #28]	; (838fc <pmc_osc_is_ready_32kxtal+0x30>)
   838de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   838e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
   838e4:	2b00      	cmp	r3, #0
   838e6:	d001      	beq.n	838ec <pmc_osc_is_ready_32kxtal+0x20>
   838e8:	2301      	movs	r3, #1
   838ea:	e000      	b.n	838ee <pmc_osc_is_ready_32kxtal+0x22>
   838ec:	2300      	movs	r3, #0
}
   838ee:	4618      	mov	r0, r3
   838f0:	46bd      	mov	sp, r7
   838f2:	bc80      	pop	{r7}
   838f4:	4770      	bx	lr
   838f6:	bf00      	nop
   838f8:	400e1a10 	.word	0x400e1a10
   838fc:	400e0600 	.word	0x400e0600

00083900 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   83900:	b480      	push	{r7}
   83902:	b083      	sub	sp, #12
   83904:	af00      	add	r7, sp, #0
   83906:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
   83908:	4a18      	ldr	r2, [pc, #96]	; (8396c <pmc_switch_mainck_to_fastrc+0x6c>)
   8390a:	4b18      	ldr	r3, [pc, #96]	; (8396c <pmc_switch_mainck_to_fastrc+0x6c>)
   8390c:	6a1b      	ldr	r3, [r3, #32]
   8390e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   83912:	f043 0308 	orr.w	r3, r3, #8
   83916:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   83918:	bf00      	nop
   8391a:	4b14      	ldr	r3, [pc, #80]	; (8396c <pmc_switch_mainck_to_fastrc+0x6c>)
   8391c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8391e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   83922:	2b00      	cmp	r3, #0
   83924:	d0f9      	beq.n	8391a <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   83926:	4911      	ldr	r1, [pc, #68]	; (8396c <pmc_switch_mainck_to_fastrc+0x6c>)
   83928:	4b10      	ldr	r3, [pc, #64]	; (8396c <pmc_switch_mainck_to_fastrc+0x6c>)
   8392a:	6a1b      	ldr	r3, [r3, #32]
   8392c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   83930:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
   83934:	687a      	ldr	r2, [r7, #4]
   83936:	4313      	orrs	r3, r2
   83938:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   8393c:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   8393e:	bf00      	nop
   83940:	4b0a      	ldr	r3, [pc, #40]	; (8396c <pmc_switch_mainck_to_fastrc+0x6c>)
   83942:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83944:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   83948:	2b00      	cmp	r3, #0
   8394a:	d0f9      	beq.n	83940 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
   8394c:	4a07      	ldr	r2, [pc, #28]	; (8396c <pmc_switch_mainck_to_fastrc+0x6c>)
   8394e:	4b07      	ldr	r3, [pc, #28]	; (8396c <pmc_switch_mainck_to_fastrc+0x6c>)
   83950:	6a1b      	ldr	r3, [r3, #32]
   83952:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   83956:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   8395a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8395e:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
   83960:	bf00      	nop
   83962:	370c      	adds	r7, #12
   83964:	46bd      	mov	sp, r7
   83966:	bc80      	pop	{r7}
   83968:	4770      	bx	lr
   8396a:	bf00      	nop
   8396c:	400e0600 	.word	0x400e0600

00083970 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
   83970:	b480      	push	{r7}
   83972:	b083      	sub	sp, #12
   83974:	af00      	add	r7, sp, #0
   83976:	6078      	str	r0, [r7, #4]
   83978:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   8397a:	687b      	ldr	r3, [r7, #4]
   8397c:	2b00      	cmp	r3, #0
   8397e:	d008      	beq.n	83992 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   83980:	4916      	ldr	r1, [pc, #88]	; (839dc <pmc_switch_mainck_to_xtal+0x6c>)
   83982:	4b16      	ldr	r3, [pc, #88]	; (839dc <pmc_switch_mainck_to_xtal+0x6c>)
   83984:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   83986:	4a16      	ldr	r2, [pc, #88]	; (839e0 <pmc_switch_mainck_to_xtal+0x70>)
   83988:	401a      	ands	r2, r3
   8398a:	4b16      	ldr	r3, [pc, #88]	; (839e4 <pmc_switch_mainck_to_xtal+0x74>)
   8398c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8398e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
   83990:	e01e      	b.n	839d0 <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   83992:	4912      	ldr	r1, [pc, #72]	; (839dc <pmc_switch_mainck_to_xtal+0x6c>)
   83994:	4b11      	ldr	r3, [pc, #68]	; (839dc <pmc_switch_mainck_to_xtal+0x6c>)
   83996:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   83998:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8399c:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   839a0:	683a      	ldr	r2, [r7, #0]
   839a2:	0212      	lsls	r2, r2, #8
   839a4:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   839a6:	4313      	orrs	r3, r2
   839a8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   839ac:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   839b0:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   839b2:	bf00      	nop
   839b4:	4b09      	ldr	r3, [pc, #36]	; (839dc <pmc_switch_mainck_to_xtal+0x6c>)
   839b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   839b8:	f003 0301 	and.w	r3, r3, #1
   839bc:	2b00      	cmp	r3, #0
   839be:	d0f9      	beq.n	839b4 <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   839c0:	4a06      	ldr	r2, [pc, #24]	; (839dc <pmc_switch_mainck_to_xtal+0x6c>)
   839c2:	4b06      	ldr	r3, [pc, #24]	; (839dc <pmc_switch_mainck_to_xtal+0x6c>)
   839c4:	6a1b      	ldr	r3, [r3, #32]
   839c6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   839ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   839ce:	6213      	str	r3, [r2, #32]
}
   839d0:	bf00      	nop
   839d2:	370c      	adds	r7, #12
   839d4:	46bd      	mov	sp, r7
   839d6:	bc80      	pop	{r7}
   839d8:	4770      	bx	lr
   839da:	bf00      	nop
   839dc:	400e0600 	.word	0x400e0600
   839e0:	fec8fffc 	.word	0xfec8fffc
   839e4:	01370002 	.word	0x01370002

000839e8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   839e8:	b480      	push	{r7}
   839ea:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   839ec:	4b03      	ldr	r3, [pc, #12]	; (839fc <pmc_osc_is_ready_mainck+0x14>)
   839ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   839f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   839f4:	4618      	mov	r0, r3
   839f6:	46bd      	mov	sp, r7
   839f8:	bc80      	pop	{r7}
   839fa:	4770      	bx	lr
   839fc:	400e0600 	.word	0x400e0600

00083a00 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   83a00:	b480      	push	{r7}
   83a02:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   83a04:	4b03      	ldr	r3, [pc, #12]	; (83a14 <pmc_disable_pllack+0x14>)
   83a06:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   83a0a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
   83a0c:	bf00      	nop
   83a0e:	46bd      	mov	sp, r7
   83a10:	bc80      	pop	{r7}
   83a12:	4770      	bx	lr
   83a14:	400e0600 	.word	0x400e0600

00083a18 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   83a18:	b480      	push	{r7}
   83a1a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   83a1c:	4b03      	ldr	r3, [pc, #12]	; (83a2c <pmc_is_locked_pllack+0x14>)
   83a1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83a20:	f003 0302 	and.w	r3, r3, #2
}
   83a24:	4618      	mov	r0, r3
   83a26:	46bd      	mov	sp, r7
   83a28:	bc80      	pop	{r7}
   83a2a:	4770      	bx	lr
   83a2c:	400e0600 	.word	0x400e0600

00083a30 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   83a30:	b480      	push	{r7}
   83a32:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   83a34:	4b03      	ldr	r3, [pc, #12]	; (83a44 <pmc_is_locked_upll+0x14>)
   83a36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83a38:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   83a3c:	4618      	mov	r0, r3
   83a3e:	46bd      	mov	sp, r7
   83a40:	bc80      	pop	{r7}
   83a42:	4770      	bx	lr
   83a44:	400e0600 	.word	0x400e0600

00083a48 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   83a48:	b480      	push	{r7}
   83a4a:	b083      	sub	sp, #12
   83a4c:	af00      	add	r7, sp, #0
   83a4e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   83a50:	687b      	ldr	r3, [r7, #4]
   83a52:	2b2c      	cmp	r3, #44	; 0x2c
   83a54:	d901      	bls.n	83a5a <pmc_enable_periph_clk+0x12>
		return 1;
   83a56:	2301      	movs	r3, #1
   83a58:	e02f      	b.n	83aba <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
   83a5a:	687b      	ldr	r3, [r7, #4]
   83a5c:	2b1f      	cmp	r3, #31
   83a5e:	d813      	bhi.n	83a88 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   83a60:	4b18      	ldr	r3, [pc, #96]	; (83ac4 <pmc_enable_periph_clk+0x7c>)
   83a62:	699a      	ldr	r2, [r3, #24]
   83a64:	2101      	movs	r1, #1
   83a66:	687b      	ldr	r3, [r7, #4]
   83a68:	fa01 f303 	lsl.w	r3, r1, r3
   83a6c:	401a      	ands	r2, r3
   83a6e:	2101      	movs	r1, #1
   83a70:	687b      	ldr	r3, [r7, #4]
   83a72:	fa01 f303 	lsl.w	r3, r1, r3
   83a76:	429a      	cmp	r2, r3
   83a78:	d01e      	beq.n	83ab8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
   83a7a:	4a12      	ldr	r2, [pc, #72]	; (83ac4 <pmc_enable_periph_clk+0x7c>)
   83a7c:	2101      	movs	r1, #1
   83a7e:	687b      	ldr	r3, [r7, #4]
   83a80:	fa01 f303 	lsl.w	r3, r1, r3
   83a84:	6113      	str	r3, [r2, #16]
   83a86:	e017      	b.n	83ab8 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   83a88:	687b      	ldr	r3, [r7, #4]
   83a8a:	3b20      	subs	r3, #32
   83a8c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   83a8e:	4b0d      	ldr	r3, [pc, #52]	; (83ac4 <pmc_enable_periph_clk+0x7c>)
   83a90:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   83a94:	2101      	movs	r1, #1
   83a96:	687b      	ldr	r3, [r7, #4]
   83a98:	fa01 f303 	lsl.w	r3, r1, r3
   83a9c:	401a      	ands	r2, r3
   83a9e:	2101      	movs	r1, #1
   83aa0:	687b      	ldr	r3, [r7, #4]
   83aa2:	fa01 f303 	lsl.w	r3, r1, r3
   83aa6:	429a      	cmp	r2, r3
   83aa8:	d006      	beq.n	83ab8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
   83aaa:	4a06      	ldr	r2, [pc, #24]	; (83ac4 <pmc_enable_periph_clk+0x7c>)
   83aac:	2101      	movs	r1, #1
   83aae:	687b      	ldr	r3, [r7, #4]
   83ab0:	fa01 f303 	lsl.w	r3, r1, r3
   83ab4:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
   83ab8:	2300      	movs	r3, #0
}
   83aba:	4618      	mov	r0, r3
   83abc:	370c      	adds	r7, #12
   83abe:	46bd      	mov	sp, r7
   83ac0:	bc80      	pop	{r7}
   83ac2:	4770      	bx	lr
   83ac4:	400e0600 	.word	0x400e0600

00083ac8 <osc_get_rate>:
{
   83ac8:	b480      	push	{r7}
   83aca:	b083      	sub	sp, #12
   83acc:	af00      	add	r7, sp, #0
   83ace:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   83ad0:	687b      	ldr	r3, [r7, #4]
   83ad2:	2b07      	cmp	r3, #7
   83ad4:	d825      	bhi.n	83b22 <osc_get_rate+0x5a>
   83ad6:	a201      	add	r2, pc, #4	; (adr r2, 83adc <osc_get_rate+0x14>)
   83ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   83adc:	00083afd 	.word	0x00083afd
   83ae0:	00083b03 	.word	0x00083b03
   83ae4:	00083b09 	.word	0x00083b09
   83ae8:	00083b0f 	.word	0x00083b0f
   83aec:	00083b13 	.word	0x00083b13
   83af0:	00083b17 	.word	0x00083b17
   83af4:	00083b1b 	.word	0x00083b1b
   83af8:	00083b1f 	.word	0x00083b1f
		return OSC_SLCK_32K_RC_HZ;
   83afc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   83b00:	e010      	b.n	83b24 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   83b02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   83b06:	e00d      	b.n	83b24 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   83b08:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   83b0c:	e00a      	b.n	83b24 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   83b0e:	4b08      	ldr	r3, [pc, #32]	; (83b30 <osc_get_rate+0x68>)
   83b10:	e008      	b.n	83b24 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   83b12:	4b08      	ldr	r3, [pc, #32]	; (83b34 <osc_get_rate+0x6c>)
   83b14:	e006      	b.n	83b24 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   83b16:	4b08      	ldr	r3, [pc, #32]	; (83b38 <osc_get_rate+0x70>)
   83b18:	e004      	b.n	83b24 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   83b1a:	4b07      	ldr	r3, [pc, #28]	; (83b38 <osc_get_rate+0x70>)
   83b1c:	e002      	b.n	83b24 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   83b1e:	4b06      	ldr	r3, [pc, #24]	; (83b38 <osc_get_rate+0x70>)
   83b20:	e000      	b.n	83b24 <osc_get_rate+0x5c>
	return 0;
   83b22:	2300      	movs	r3, #0
}
   83b24:	4618      	mov	r0, r3
   83b26:	370c      	adds	r7, #12
   83b28:	46bd      	mov	sp, r7
   83b2a:	bc80      	pop	{r7}
   83b2c:	4770      	bx	lr
   83b2e:	bf00      	nop
   83b30:	003d0900 	.word	0x003d0900
   83b34:	007a1200 	.word	0x007a1200
   83b38:	00b71b00 	.word	0x00b71b00

00083b3c <sysclk_get_main_hz>:
{
   83b3c:	b580      	push	{r7, lr}
   83b3e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   83b40:	2006      	movs	r0, #6
   83b42:	4b04      	ldr	r3, [pc, #16]	; (83b54 <sysclk_get_main_hz+0x18>)
   83b44:	4798      	blx	r3
   83b46:	4602      	mov	r2, r0
   83b48:	4613      	mov	r3, r2
   83b4a:	00db      	lsls	r3, r3, #3
   83b4c:	1a9b      	subs	r3, r3, r2
   83b4e:	005b      	lsls	r3, r3, #1
}
   83b50:	4618      	mov	r0, r3
   83b52:	bd80      	pop	{r7, pc}
   83b54:	00083ac9 	.word	0x00083ac9

00083b58 <sysclk_get_cpu_hz>:
{
   83b58:	b580      	push	{r7, lr}
   83b5a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   83b5c:	4b02      	ldr	r3, [pc, #8]	; (83b68 <sysclk_get_cpu_hz+0x10>)
   83b5e:	4798      	blx	r3
   83b60:	4603      	mov	r3, r0
   83b62:	085b      	lsrs	r3, r3, #1
}
   83b64:	4618      	mov	r0, r3
   83b66:	bd80      	pop	{r7, pc}
   83b68:	00083b3d 	.word	0x00083b3d

00083b6c <sysclk_enable_peripheral_clock>:
{
   83b6c:	b580      	push	{r7, lr}
   83b6e:	b082      	sub	sp, #8
   83b70:	af00      	add	r7, sp, #0
   83b72:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   83b74:	6878      	ldr	r0, [r7, #4]
   83b76:	4b03      	ldr	r3, [pc, #12]	; (83b84 <sysclk_enable_peripheral_clock+0x18>)
   83b78:	4798      	blx	r3
}
   83b7a:	bf00      	nop
   83b7c:	3708      	adds	r7, #8
   83b7e:	46bd      	mov	sp, r7
   83b80:	bd80      	pop	{r7, pc}
   83b82:	bf00      	nop
   83b84:	00083a49 	.word	0x00083a49

00083b88 <ioport_init>:
{
   83b88:	b580      	push	{r7, lr}
   83b8a:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
   83b8c:	200b      	movs	r0, #11
   83b8e:	4b06      	ldr	r3, [pc, #24]	; (83ba8 <ioport_init+0x20>)
   83b90:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
   83b92:	200c      	movs	r0, #12
   83b94:	4b04      	ldr	r3, [pc, #16]	; (83ba8 <ioport_init+0x20>)
   83b96:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
   83b98:	200d      	movs	r0, #13
   83b9a:	4b03      	ldr	r3, [pc, #12]	; (83ba8 <ioport_init+0x20>)
   83b9c:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
   83b9e:	200e      	movs	r0, #14
   83ba0:	4b01      	ldr	r3, [pc, #4]	; (83ba8 <ioport_init+0x20>)
   83ba2:	4798      	blx	r3
}
   83ba4:	bf00      	nop
   83ba6:	bd80      	pop	{r7, pc}
   83ba8:	00083b6d 	.word	0x00083b6d

00083bac <ioport_disable_pin>:
{
   83bac:	b480      	push	{r7}
   83bae:	b089      	sub	sp, #36	; 0x24
   83bb0:	af00      	add	r7, sp, #0
   83bb2:	6078      	str	r0, [r7, #4]
   83bb4:	687b      	ldr	r3, [r7, #4]
   83bb6:	61fb      	str	r3, [r7, #28]
   83bb8:	69fb      	ldr	r3, [r7, #28]
   83bba:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   83bbc:	69bb      	ldr	r3, [r7, #24]
   83bbe:	095a      	lsrs	r2, r3, #5
   83bc0:	69fb      	ldr	r3, [r7, #28]
   83bc2:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
   83bc4:	697b      	ldr	r3, [r7, #20]
   83bc6:	f003 031f 	and.w	r3, r3, #31
   83bca:	2101      	movs	r1, #1
   83bcc:	fa01 f303 	lsl.w	r3, r1, r3
   83bd0:	613a      	str	r2, [r7, #16]
   83bd2:	60fb      	str	r3, [r7, #12]
   83bd4:	693b      	ldr	r3, [r7, #16]
   83bd6:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   83bd8:	68bb      	ldr	r3, [r7, #8]
   83bda:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   83bde:	f203 7307 	addw	r3, r3, #1799	; 0x707
   83be2:	025b      	lsls	r3, r3, #9
   83be4:	461a      	mov	r2, r3
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   83be6:	68fb      	ldr	r3, [r7, #12]
   83be8:	6053      	str	r3, [r2, #4]
}
   83bea:	bf00      	nop
   83bec:	3724      	adds	r7, #36	; 0x24
   83bee:	46bd      	mov	sp, r7
   83bf0:	bc80      	pop	{r7}
   83bf2:	4770      	bx	lr

00083bf4 <ioport_set_pin_mode>:
{
   83bf4:	b480      	push	{r7}
   83bf6:	b08d      	sub	sp, #52	; 0x34
   83bf8:	af00      	add	r7, sp, #0
   83bfa:	6078      	str	r0, [r7, #4]
   83bfc:	6039      	str	r1, [r7, #0]
   83bfe:	687b      	ldr	r3, [r7, #4]
   83c00:	62fb      	str	r3, [r7, #44]	; 0x2c
   83c02:	683b      	ldr	r3, [r7, #0]
   83c04:	62bb      	str	r3, [r7, #40]	; 0x28
   83c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   83c08:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
   83c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83c0c:	095a      	lsrs	r2, r3, #5
   83c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   83c10:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
   83c12:	6a3b      	ldr	r3, [r7, #32]
   83c14:	f003 031f 	and.w	r3, r3, #31
   83c18:	2101      	movs	r1, #1
   83c1a:	fa01 f303 	lsl.w	r3, r1, r3
   83c1e:	61fa      	str	r2, [r7, #28]
   83c20:	61bb      	str	r3, [r7, #24]
   83c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
   83c24:	617b      	str	r3, [r7, #20]
   83c26:	69fb      	ldr	r3, [r7, #28]
   83c28:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   83c2a:	693b      	ldr	r3, [r7, #16]
   83c2c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   83c30:	f203 7307 	addw	r3, r3, #1799	; 0x707
   83c34:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
   83c36:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
   83c38:	697b      	ldr	r3, [r7, #20]
   83c3a:	f003 0308 	and.w	r3, r3, #8
   83c3e:	2b00      	cmp	r3, #0
   83c40:	d003      	beq.n	83c4a <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
   83c42:	68fb      	ldr	r3, [r7, #12]
   83c44:	69ba      	ldr	r2, [r7, #24]
   83c46:	665a      	str	r2, [r3, #100]	; 0x64
   83c48:	e002      	b.n	83c50 <ioport_set_pin_mode+0x5c>
		base->PIO_PUDR = mask;
   83c4a:	68fb      	ldr	r3, [r7, #12]
   83c4c:	69ba      	ldr	r2, [r7, #24]
   83c4e:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   83c50:	697b      	ldr	r3, [r7, #20]
   83c52:	f003 0320 	and.w	r3, r3, #32
   83c56:	2b00      	cmp	r3, #0
   83c58:	d003      	beq.n	83c62 <ioport_set_pin_mode+0x6e>
		base->PIO_MDER = mask;
   83c5a:	68fb      	ldr	r3, [r7, #12]
   83c5c:	69ba      	ldr	r2, [r7, #24]
   83c5e:	651a      	str	r2, [r3, #80]	; 0x50
   83c60:	e002      	b.n	83c68 <ioport_set_pin_mode+0x74>
		base->PIO_MDDR = mask;
   83c62:	68fb      	ldr	r3, [r7, #12]
   83c64:	69ba      	ldr	r2, [r7, #24]
   83c66:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   83c68:	697b      	ldr	r3, [r7, #20]
   83c6a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   83c6e:	2b00      	cmp	r3, #0
   83c70:	d003      	beq.n	83c7a <ioport_set_pin_mode+0x86>
		base->PIO_IFER = mask;
   83c72:	68fb      	ldr	r3, [r7, #12]
   83c74:	69ba      	ldr	r2, [r7, #24]
   83c76:	621a      	str	r2, [r3, #32]
   83c78:	e002      	b.n	83c80 <ioport_set_pin_mode+0x8c>
		base->PIO_IFDR = mask;
   83c7a:	68fb      	ldr	r3, [r7, #12]
   83c7c:	69ba      	ldr	r2, [r7, #24]
   83c7e:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
   83c80:	697b      	ldr	r3, [r7, #20]
   83c82:	f003 0380 	and.w	r3, r3, #128	; 0x80
   83c86:	2b00      	cmp	r3, #0
   83c88:	d004      	beq.n	83c94 <ioport_set_pin_mode+0xa0>
		base->PIO_DIFSR = mask;
   83c8a:	68fb      	ldr	r3, [r7, #12]
   83c8c:	69ba      	ldr	r2, [r7, #24]
   83c8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   83c92:	e003      	b.n	83c9c <ioport_set_pin_mode+0xa8>
		base->PIO_SCIFSR = mask;
   83c94:	68fb      	ldr	r3, [r7, #12]
   83c96:	69ba      	ldr	r2, [r7, #24]
   83c98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
   83c9c:	697b      	ldr	r3, [r7, #20]
   83c9e:	f003 0301 	and.w	r3, r3, #1
   83ca2:	2b00      	cmp	r3, #0
   83ca4:	d006      	beq.n	83cb4 <ioport_set_pin_mode+0xc0>
		base->PIO_ABSR |= mask;
   83ca6:	68fb      	ldr	r3, [r7, #12]
   83ca8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   83caa:	69bb      	ldr	r3, [r7, #24]
   83cac:	431a      	orrs	r2, r3
   83cae:	68fb      	ldr	r3, [r7, #12]
   83cb0:	671a      	str	r2, [r3, #112]	; 0x70
}
   83cb2:	e006      	b.n	83cc2 <ioport_set_pin_mode+0xce>
		base->PIO_ABSR &= ~mask;
   83cb4:	68fb      	ldr	r3, [r7, #12]
   83cb6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   83cb8:	69bb      	ldr	r3, [r7, #24]
   83cba:	43db      	mvns	r3, r3
   83cbc:	401a      	ands	r2, r3
   83cbe:	68fb      	ldr	r3, [r7, #12]
   83cc0:	671a      	str	r2, [r3, #112]	; 0x70
   83cc2:	bf00      	nop
   83cc4:	3734      	adds	r7, #52	; 0x34
   83cc6:	46bd      	mov	sp, r7
   83cc8:	bc80      	pop	{r7}
   83cca:	4770      	bx	lr

00083ccc <ioport_set_pin_dir>:
{
   83ccc:	b480      	push	{r7}
   83cce:	b08d      	sub	sp, #52	; 0x34
   83cd0:	af00      	add	r7, sp, #0
   83cd2:	6078      	str	r0, [r7, #4]
   83cd4:	460b      	mov	r3, r1
   83cd6:	70fb      	strb	r3, [r7, #3]
   83cd8:	687b      	ldr	r3, [r7, #4]
   83cda:	62fb      	str	r3, [r7, #44]	; 0x2c
   83cdc:	78fb      	ldrb	r3, [r7, #3]
   83cde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
   83ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   83ce4:	627b      	str	r3, [r7, #36]	; 0x24
   83ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83ce8:	623b      	str	r3, [r7, #32]
	return pin >> 5;
   83cea:	6a3b      	ldr	r3, [r7, #32]
   83cec:	095b      	lsrs	r3, r3, #5
   83cee:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   83cf0:	69fb      	ldr	r3, [r7, #28]
   83cf2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   83cf6:	f203 7307 	addw	r3, r3, #1799	; 0x707
   83cfa:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   83cfc:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
   83cfe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
   83d02:	2b01      	cmp	r3, #1
   83d04:	d109      	bne.n	83d1a <ioport_set_pin_dir+0x4e>
   83d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   83d08:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
   83d0a:	697b      	ldr	r3, [r7, #20]
   83d0c:	f003 031f 	and.w	r3, r3, #31
   83d10:	2201      	movs	r2, #1
   83d12:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   83d14:	69bb      	ldr	r3, [r7, #24]
   83d16:	611a      	str	r2, [r3, #16]
   83d18:	e00c      	b.n	83d34 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
   83d1a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
   83d1e:	2b00      	cmp	r3, #0
   83d20:	d108      	bne.n	83d34 <ioport_set_pin_dir+0x68>
   83d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   83d24:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
   83d26:	693b      	ldr	r3, [r7, #16]
   83d28:	f003 031f 	and.w	r3, r3, #31
   83d2c:	2201      	movs	r2, #1
   83d2e:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   83d30:	69bb      	ldr	r3, [r7, #24]
   83d32:	615a      	str	r2, [r3, #20]
   83d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   83d36:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   83d38:	68fb      	ldr	r3, [r7, #12]
   83d3a:	f003 031f 	and.w	r3, r3, #31
   83d3e:	2201      	movs	r2, #1
   83d40:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   83d42:	69bb      	ldr	r3, [r7, #24]
   83d44:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
   83d48:	bf00      	nop
   83d4a:	3734      	adds	r7, #52	; 0x34
   83d4c:	46bd      	mov	sp, r7
   83d4e:	bc80      	pop	{r7}
   83d50:	4770      	bx	lr

00083d52 <ioport_set_pin_level>:
{
   83d52:	b480      	push	{r7}
   83d54:	b08b      	sub	sp, #44	; 0x2c
   83d56:	af00      	add	r7, sp, #0
   83d58:	6078      	str	r0, [r7, #4]
   83d5a:	460b      	mov	r3, r1
   83d5c:	70fb      	strb	r3, [r7, #3]
   83d5e:	687b      	ldr	r3, [r7, #4]
   83d60:	627b      	str	r3, [r7, #36]	; 0x24
   83d62:	78fb      	ldrb	r3, [r7, #3]
   83d64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   83d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83d6a:	61fb      	str	r3, [r7, #28]
   83d6c:	69fb      	ldr	r3, [r7, #28]
   83d6e:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   83d70:	69bb      	ldr	r3, [r7, #24]
   83d72:	095b      	lsrs	r3, r3, #5
   83d74:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   83d76:	697b      	ldr	r3, [r7, #20]
   83d78:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   83d7c:	f203 7307 	addw	r3, r3, #1799	; 0x707
   83d80:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   83d82:	613b      	str	r3, [r7, #16]
	if (level) {
   83d84:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   83d88:	2b00      	cmp	r3, #0
   83d8a:	d009      	beq.n	83da0 <ioport_set_pin_level+0x4e>
   83d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83d8e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   83d90:	68fb      	ldr	r3, [r7, #12]
   83d92:	f003 031f 	and.w	r3, r3, #31
   83d96:	2201      	movs	r2, #1
   83d98:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   83d9a:	693b      	ldr	r3, [r7, #16]
   83d9c:	631a      	str	r2, [r3, #48]	; 0x30
}
   83d9e:	e008      	b.n	83db2 <ioport_set_pin_level+0x60>
   83da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83da2:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   83da4:	68bb      	ldr	r3, [r7, #8]
   83da6:	f003 031f 	and.w	r3, r3, #31
   83daa:	2201      	movs	r2, #1
   83dac:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   83dae:	693b      	ldr	r3, [r7, #16]
   83db0:	635a      	str	r2, [r3, #52]	; 0x34
   83db2:	bf00      	nop
   83db4:	372c      	adds	r7, #44	; 0x2c
   83db6:	46bd      	mov	sp, r7
   83db8:	bc80      	pop	{r7}
   83dba:	4770      	bx	lr

00083dbc <board_init>:
#include "asf.h"
#include "board.h"
#include "conf_board.h"

void board_init(void)
{
   83dbc:	b580      	push	{r7, lr}
   83dbe:	b084      	sub	sp, #16
   83dc0:	af00      	add	r7, sp, #0
	#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   83dc2:	4ba6      	ldr	r3, [pc, #664]	; (8405c <board_init+0x2a0>)
   83dc4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   83dc8:	605a      	str	r2, [r3, #4]
	#endif
	
	ioport_init();
   83dca:	4ba5      	ldr	r3, [pc, #660]	; (84060 <board_init+0x2a4>)
   83dcc:	4798      	blx	r3
	
	/* Configure LED pins */
	ioport_set_pin_dir(LED_ONBOARD, IOPORT_DIR_OUTPUT);
   83dce:	2101      	movs	r1, #1
   83dd0:	206a      	movs	r0, #106	; 0x6a
   83dd2:	4ba4      	ldr	r3, [pc, #656]	; (84064 <board_init+0x2a8>)
   83dd4:	4798      	blx	r3
	ioport_set_pin_level(LED_ONBOARD, 0);
   83dd6:	2100      	movs	r1, #0
   83dd8:	206a      	movs	r0, #106	; 0x6a
   83dda:	4ba3      	ldr	r3, [pc, #652]	; (84068 <board_init+0x2ac>)
   83ddc:	4798      	blx	r3
	ioport_set_pin_dir(LED_M1, IOPORT_DIR_OUTPUT);
   83dde:	2101      	movs	r1, #1
   83de0:	2067      	movs	r0, #103	; 0x67
   83de2:	4ba0      	ldr	r3, [pc, #640]	; (84064 <board_init+0x2a8>)
   83de4:	4798      	blx	r3
	ioport_set_pin_level(LED_M1, 0);
   83de6:	2100      	movs	r1, #0
   83de8:	2067      	movs	r0, #103	; 0x67
   83dea:	4b9f      	ldr	r3, [pc, #636]	; (84068 <board_init+0x2ac>)
   83dec:	4798      	blx	r3
	ioport_set_pin_dir(LED_M2, IOPORT_DIR_OUTPUT);
   83dee:	2101      	movs	r1, #1
   83df0:	2068      	movs	r0, #104	; 0x68
   83df2:	4b9c      	ldr	r3, [pc, #624]	; (84064 <board_init+0x2a8>)
   83df4:	4798      	blx	r3
	ioport_set_pin_level(LED_M2, 0);
   83df6:	2100      	movs	r1, #0
   83df8:	2068      	movs	r0, #104	; 0x68
   83dfa:	4b9b      	ldr	r3, [pc, #620]	; (84068 <board_init+0x2ac>)
   83dfc:	4798      	blx	r3
	ioport_set_pin_dir(LED_M3, IOPORT_DIR_OUTPUT);
   83dfe:	2101      	movs	r1, #1
   83e00:	2069      	movs	r0, #105	; 0x69
   83e02:	4b98      	ldr	r3, [pc, #608]	; (84064 <board_init+0x2a8>)
   83e04:	4798      	blx	r3
	ioport_set_pin_level(LED_M3, 0);
   83e06:	2100      	movs	r1, #0
   83e08:	2069      	movs	r0, #105	; 0x69
   83e0a:	4b97      	ldr	r3, [pc, #604]	; (84068 <board_init+0x2ac>)
   83e0c:	4798      	blx	r3
	ioport_set_pin_dir(LED_BAT, IOPORT_DIR_OUTPUT);
   83e0e:	2101      	movs	r1, #1
   83e10:	2066      	movs	r0, #102	; 0x66
   83e12:	4b94      	ldr	r3, [pc, #592]	; (84064 <board_init+0x2a8>)
   83e14:	4798      	blx	r3
	ioport_set_pin_level(LED_BAT, 0);
   83e16:	2100      	movs	r1, #0
   83e18:	2066      	movs	r0, #102	; 0x66
   83e1a:	4b93      	ldr	r3, [pc, #588]	; (84068 <board_init+0x2ac>)
   83e1c:	4798      	blx	r3
	
	/* Configure pushbutton pins */
	ioport_set_pin_dir(PB_UP, IOPORT_DIR_INPUT);
   83e1e:	2100      	movs	r1, #0
   83e20:	2060      	movs	r0, #96	; 0x60
   83e22:	4b90      	ldr	r3, [pc, #576]	; (84064 <board_init+0x2a8>)
   83e24:	4798      	blx	r3
	ioport_set_pin_mode(PB_UP, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   83e26:	2188      	movs	r1, #136	; 0x88
   83e28:	2060      	movs	r0, #96	; 0x60
   83e2a:	4b90      	ldr	r3, [pc, #576]	; (8406c <board_init+0x2b0>)
   83e2c:	4798      	blx	r3
	ioport_set_pin_dir(PB_LEFT, IOPORT_DIR_INPUT);
   83e2e:	2100      	movs	r1, #0
   83e30:	2061      	movs	r0, #97	; 0x61
   83e32:	4b8c      	ldr	r3, [pc, #560]	; (84064 <board_init+0x2a8>)
   83e34:	4798      	blx	r3
	ioport_set_pin_mode(PB_LEFT, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   83e36:	2188      	movs	r1, #136	; 0x88
   83e38:	2061      	movs	r0, #97	; 0x61
   83e3a:	4b8c      	ldr	r3, [pc, #560]	; (8406c <board_init+0x2b0>)
   83e3c:	4798      	blx	r3
	ioport_set_pin_dir(PB_MID, IOPORT_DIR_INPUT);
   83e3e:	2100      	movs	r1, #0
   83e40:	2062      	movs	r0, #98	; 0x62
   83e42:	4b88      	ldr	r3, [pc, #544]	; (84064 <board_init+0x2a8>)
   83e44:	4798      	blx	r3
	ioport_set_pin_mode(PB_MID, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   83e46:	2188      	movs	r1, #136	; 0x88
   83e48:	2062      	movs	r0, #98	; 0x62
   83e4a:	4b88      	ldr	r3, [pc, #544]	; (8406c <board_init+0x2b0>)
   83e4c:	4798      	blx	r3
	ioport_set_pin_dir(PB_RIGHT, IOPORT_DIR_INPUT);
   83e4e:	2100      	movs	r1, #0
   83e50:	2063      	movs	r0, #99	; 0x63
   83e52:	4b84      	ldr	r3, [pc, #528]	; (84064 <board_init+0x2a8>)
   83e54:	4798      	blx	r3
	ioport_set_pin_mode(PB_RIGHT, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   83e56:	2188      	movs	r1, #136	; 0x88
   83e58:	2063      	movs	r0, #99	; 0x63
   83e5a:	4b84      	ldr	r3, [pc, #528]	; (8406c <board_init+0x2b0>)
   83e5c:	4798      	blx	r3
	ioport_set_pin_dir(PB_DOWN, IOPORT_DIR_INPUT);
   83e5e:	2100      	movs	r1, #0
   83e60:	2064      	movs	r0, #100	; 0x64
   83e62:	4b80      	ldr	r3, [pc, #512]	; (84064 <board_init+0x2a8>)
   83e64:	4798      	blx	r3
	ioport_set_pin_mode(PB_DOWN, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   83e66:	2188      	movs	r1, #136	; 0x88
   83e68:	2064      	movs	r0, #100	; 0x64
   83e6a:	4b80      	ldr	r3, [pc, #512]	; (8406c <board_init+0x2b0>)
   83e6c:	4798      	blx	r3
	ioport_set_pin_dir(PB_RETURN, IOPORT_DIR_INPUT);
   83e6e:	2100      	movs	r1, #0
   83e70:	2065      	movs	r0, #101	; 0x65
   83e72:	4b7c      	ldr	r3, [pc, #496]	; (84064 <board_init+0x2a8>)
   83e74:	4798      	blx	r3
	ioport_set_pin_mode(PB_RETURN, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   83e76:	2188      	movs	r1, #136	; 0x88
   83e78:	2065      	movs	r0, #101	; 0x65
   83e7a:	4b7c      	ldr	r3, [pc, #496]	; (8406c <board_init+0x2b0>)
   83e7c:	4798      	blx	r3
  
    /* Configure Motor pins */
    ioport_set_pin_mode(MOTOR_LEFT_L, IOPORT_MODE_MUX_B);
   83e7e:	2101      	movs	r1, #1
   83e80:	2042      	movs	r0, #66	; 0x42
   83e82:	4b7a      	ldr	r3, [pc, #488]	; (8406c <board_init+0x2b0>)
   83e84:	4798      	blx	r3
    ioport_disable_pin(MOTOR_LEFT_L);
   83e86:	2042      	movs	r0, #66	; 0x42
   83e88:	4b79      	ldr	r3, [pc, #484]	; (84070 <board_init+0x2b4>)
   83e8a:	4798      	blx	r3
    ioport_set_pin_mode(MOTOR_LEFT_H, IOPORT_MODE_MUX_B);
   83e8c:	2101      	movs	r1, #1
   83e8e:	2043      	movs	r0, #67	; 0x43
   83e90:	4b76      	ldr	r3, [pc, #472]	; (8406c <board_init+0x2b0>)
   83e92:	4798      	blx	r3
    ioport_disable_pin(MOTOR_LEFT_H);
   83e94:	2043      	movs	r0, #67	; 0x43
   83e96:	4b76      	ldr	r3, [pc, #472]	; (84070 <board_init+0x2b4>)
   83e98:	4798      	blx	r3
    ioport_set_pin_mode(MOTOR_RIGHT_L, IOPORT_MODE_MUX_B);
   83e9a:	2101      	movs	r1, #1
   83e9c:	2044      	movs	r0, #68	; 0x44
   83e9e:	4b73      	ldr	r3, [pc, #460]	; (8406c <board_init+0x2b0>)
   83ea0:	4798      	blx	r3
    ioport_disable_pin(MOTOR_RIGHT_L);
   83ea2:	2044      	movs	r0, #68	; 0x44
   83ea4:	4b72      	ldr	r3, [pc, #456]	; (84070 <board_init+0x2b4>)
   83ea6:	4798      	blx	r3
    ioport_set_pin_mode(MOTOR_RIGHT_H, IOPORT_MODE_MUX_B);
   83ea8:	2101      	movs	r1, #1
   83eaa:	2045      	movs	r0, #69	; 0x45
   83eac:	4b6f      	ldr	r3, [pc, #444]	; (8406c <board_init+0x2b0>)
   83eae:	4798      	blx	r3
    ioport_disable_pin(MOTOR_RIGHT_H);
   83eb0:	2045      	movs	r0, #69	; 0x45
   83eb2:	4b6f      	ldr	r3, [pc, #444]	; (84070 <board_init+0x2b4>)
   83eb4:	4798      	blx	r3
    ioport_set_pin_mode(MOTOR_REAR_L, IOPORT_MODE_MUX_B);
   83eb6:	2101      	movs	r1, #1
   83eb8:	2046      	movs	r0, #70	; 0x46
   83eba:	4b6c      	ldr	r3, [pc, #432]	; (8406c <board_init+0x2b0>)
   83ebc:	4798      	blx	r3
    ioport_disable_pin(MOTOR_REAR_L);
   83ebe:	2046      	movs	r0, #70	; 0x46
   83ec0:	4b6b      	ldr	r3, [pc, #428]	; (84070 <board_init+0x2b4>)
   83ec2:	4798      	blx	r3
    ioport_set_pin_mode(MOTOR_REAR_H, IOPORT_MODE_MUX_B);
   83ec4:	2101      	movs	r1, #1
   83ec6:	2047      	movs	r0, #71	; 0x47
   83ec8:	4b68      	ldr	r3, [pc, #416]	; (8406c <board_init+0x2b0>)
   83eca:	4798      	blx	r3
    ioport_disable_pin(MOTOR_REAR_H);
   83ecc:	2047      	movs	r0, #71	; 0x47
   83ece:	4b68      	ldr	r3, [pc, #416]	; (84070 <board_init+0x2b4>)
   83ed0:	4798      	blx	r3

    /* Configure Encoder pins */
    ioport_set_pin_mode(ENC_CLK_PIN, IOPORT_MODE_MUX_B);
   83ed2:	2101      	movs	r1, #1
   83ed4:	2055      	movs	r0, #85	; 0x55
   83ed6:	4b65      	ldr	r3, [pc, #404]	; (8406c <board_init+0x2b0>)
   83ed8:	4798      	blx	r3
    ioport_disable_pin(ENC_CLK_PIN);
   83eda:	2055      	movs	r0, #85	; 0x55
   83edc:	4b64      	ldr	r3, [pc, #400]	; (84070 <board_init+0x2b4>)
   83ede:	4798      	blx	r3
    ioport_set_pin_dir(ENC_LOAD, IOPORT_DIR_OUTPUT);
   83ee0:	2101      	movs	r1, #1
   83ee2:	2020      	movs	r0, #32
   83ee4:	4b5f      	ldr	r3, [pc, #380]	; (84064 <board_init+0x2a8>)
   83ee6:	4798      	blx	r3
    ioport_set_pin_level(ENC_LOAD, 1);
   83ee8:	2101      	movs	r1, #1
   83eea:	2020      	movs	r0, #32
   83eec:	4b5e      	ldr	r3, [pc, #376]	; (84068 <board_init+0x2ac>)
   83eee:	4798      	blx	r3

    ioport_set_pin_dir(ENC_LEFT_A, IOPORT_DIR_INPUT);
   83ef0:	2100      	movs	r1, #0
   83ef2:	2058      	movs	r0, #88	; 0x58
   83ef4:	4b5b      	ldr	r3, [pc, #364]	; (84064 <board_init+0x2a8>)
   83ef6:	4798      	blx	r3
    ioport_set_pin_dir(ENC_LEFT_B, IOPORT_DIR_INPUT);
   83ef8:	2100      	movs	r1, #0
   83efa:	2059      	movs	r0, #89	; 0x59
   83efc:	4b59      	ldr	r3, [pc, #356]	; (84064 <board_init+0x2a8>)
   83efe:	4798      	blx	r3
    ioport_set_pin_dir(ENC_LEFT_C, IOPORT_DIR_INPUT);
   83f00:	2100      	movs	r1, #0
   83f02:	205a      	movs	r0, #90	; 0x5a
   83f04:	4b57      	ldr	r3, [pc, #348]	; (84064 <board_init+0x2a8>)
   83f06:	4798      	blx	r3
    ioport_set_pin_dir(ENC_LEFT_D, IOPORT_DIR_INPUT);
   83f08:	2100      	movs	r1, #0
   83f0a:	205b      	movs	r0, #91	; 0x5b
   83f0c:	4b55      	ldr	r3, [pc, #340]	; (84064 <board_init+0x2a8>)
   83f0e:	4798      	blx	r3
    ioport_set_pin_dir(ENC_LEFT_E, IOPORT_DIR_INPUT);
   83f10:	2100      	movs	r1, #0
   83f12:	205c      	movs	r0, #92	; 0x5c
   83f14:	4b53      	ldr	r3, [pc, #332]	; (84064 <board_init+0x2a8>)
   83f16:	4798      	blx	r3
    ioport_set_pin_dir(ENC_LEFT_F, IOPORT_DIR_INPUT);
   83f18:	2100      	movs	r1, #0
   83f1a:	205d      	movs	r0, #93	; 0x5d
   83f1c:	4b51      	ldr	r3, [pc, #324]	; (84064 <board_init+0x2a8>)
   83f1e:	4798      	blx	r3
    ioport_set_pin_dir(ENC_LEFT_G, IOPORT_DIR_INPUT);
   83f20:	2100      	movs	r1, #0
   83f22:	205e      	movs	r0, #94	; 0x5e
   83f24:	4b4f      	ldr	r3, [pc, #316]	; (84064 <board_init+0x2a8>)
   83f26:	4798      	blx	r3
    
    ioport_set_pin_dir(ENC_RIGHT_A, IOPORT_DIR_INPUT);
   83f28:	2100      	movs	r1, #0
   83f2a:	2050      	movs	r0, #80	; 0x50
   83f2c:	4b4d      	ldr	r3, [pc, #308]	; (84064 <board_init+0x2a8>)
   83f2e:	4798      	blx	r3
    ioport_set_pin_dir(ENC_RIGHT_B, IOPORT_DIR_INPUT);
   83f30:	2100      	movs	r1, #0
   83f32:	2051      	movs	r0, #81	; 0x51
   83f34:	4b4b      	ldr	r3, [pc, #300]	; (84064 <board_init+0x2a8>)
   83f36:	4798      	blx	r3
    ioport_set_pin_dir(ENC_RIGHT_C, IOPORT_DIR_INPUT);
   83f38:	2100      	movs	r1, #0
   83f3a:	2052      	movs	r0, #82	; 0x52
   83f3c:	4b49      	ldr	r3, [pc, #292]	; (84064 <board_init+0x2a8>)
   83f3e:	4798      	blx	r3
    ioport_set_pin_dir(ENC_RIGHT_D, IOPORT_DIR_INPUT);
   83f40:	2100      	movs	r1, #0
   83f42:	2053      	movs	r0, #83	; 0x53
   83f44:	4b47      	ldr	r3, [pc, #284]	; (84064 <board_init+0x2a8>)
   83f46:	4798      	blx	r3
    ioport_set_pin_dir(ENC_RIGHT_E, IOPORT_DIR_INPUT);
   83f48:	2100      	movs	r1, #0
   83f4a:	2054      	movs	r0, #84	; 0x54
   83f4c:	4b45      	ldr	r3, [pc, #276]	; (84064 <board_init+0x2a8>)
   83f4e:	4798      	blx	r3
    ioport_set_pin_dir(ENC_RIGHT_F, IOPORT_DIR_INPUT);
   83f50:	2100      	movs	r1, #0
   83f52:	2056      	movs	r0, #86	; 0x56
   83f54:	4b43      	ldr	r3, [pc, #268]	; (84064 <board_init+0x2a8>)
   83f56:	4798      	blx	r3
    ioport_set_pin_dir(ENC_RIGHT_G, IOPORT_DIR_INPUT);
   83f58:	2100      	movs	r1, #0
   83f5a:	2057      	movs	r0, #87	; 0x57
   83f5c:	4b41      	ldr	r3, [pc, #260]	; (84064 <board_init+0x2a8>)
   83f5e:	4798      	blx	r3
    
    ioport_set_pin_dir(ENC_REAR_A, IOPORT_DIR_INPUT);
   83f60:	2100      	movs	r1, #0
   83f62:	2041      	movs	r0, #65	; 0x41
   83f64:	4b3f      	ldr	r3, [pc, #252]	; (84064 <board_init+0x2a8>)
   83f66:	4798      	blx	r3
    ioport_set_pin_dir(ENC_REAR_B, IOPORT_DIR_INPUT);
   83f68:	2100      	movs	r1, #0
   83f6a:	204a      	movs	r0, #74	; 0x4a
   83f6c:	4b3d      	ldr	r3, [pc, #244]	; (84064 <board_init+0x2a8>)
   83f6e:	4798      	blx	r3
    ioport_set_pin_dir(ENC_REAR_C, IOPORT_DIR_INPUT);
   83f70:	2100      	movs	r1, #0
   83f72:	204b      	movs	r0, #75	; 0x4b
   83f74:	4b3b      	ldr	r3, [pc, #236]	; (84064 <board_init+0x2a8>)
   83f76:	4798      	blx	r3
    ioport_set_pin_dir(ENC_REAR_D, IOPORT_DIR_INPUT);
   83f78:	2100      	movs	r1, #0
   83f7a:	204c      	movs	r0, #76	; 0x4c
   83f7c:	4b39      	ldr	r3, [pc, #228]	; (84064 <board_init+0x2a8>)
   83f7e:	4798      	blx	r3
    ioport_set_pin_dir(ENC_REAR_E, IOPORT_DIR_INPUT);
   83f80:	2100      	movs	r1, #0
   83f82:	204d      	movs	r0, #77	; 0x4d
   83f84:	4b37      	ldr	r3, [pc, #220]	; (84064 <board_init+0x2a8>)
   83f86:	4798      	blx	r3
    ioport_set_pin_dir(ENC_REAR_F, IOPORT_DIR_INPUT);
   83f88:	2100      	movs	r1, #0
   83f8a:	204e      	movs	r0, #78	; 0x4e
   83f8c:	4b35      	ldr	r3, [pc, #212]	; (84064 <board_init+0x2a8>)
   83f8e:	4798      	blx	r3
    ioport_set_pin_dir(ENC_REAR_G, IOPORT_DIR_INPUT);
   83f90:	2100      	movs	r1, #0
   83f92:	204f      	movs	r0, #79	; 0x4f
   83f94:	4b33      	ldr	r3, [pc, #204]	; (84064 <board_init+0x2a8>)
   83f96:	4798      	blx	r3
  
    /* Configure Raspberry Pi GPIO pins */
    ioport_set_pin_dir(RPI1, IOPORT_DIR_OUTPUT);
   83f98:	2101      	movs	r1, #1
   83f9a:	2001      	movs	r0, #1
   83f9c:	4b31      	ldr	r3, [pc, #196]	; (84064 <board_init+0x2a8>)
   83f9e:	4798      	blx	r3
    ioport_set_pin_level(RPI1, 1);
   83fa0:	2101      	movs	r1, #1
   83fa2:	2001      	movs	r0, #1
   83fa4:	4b30      	ldr	r3, [pc, #192]	; (84068 <board_init+0x2ac>)
   83fa6:	4798      	blx	r3
    ioport_set_pin_dir(RPI2, IOPORT_DIR_INPUT);
   83fa8:	2100      	movs	r1, #0
   83faa:	2008      	movs	r0, #8
   83fac:	4b2d      	ldr	r3, [pc, #180]	; (84064 <board_init+0x2a8>)
   83fae:	4798      	blx	r3
    ioport_set_pin_dir(RPI3, IOPORT_DIR_INPUT);
   83fb0:	2100      	movs	r1, #0
   83fb2:	2009      	movs	r0, #9
   83fb4:	4b2b      	ldr	r3, [pc, #172]	; (84064 <board_init+0x2a8>)
   83fb6:	4798      	blx	r3
    ioport_set_pin_dir(RPI4, IOPORT_DIR_INPUT);
   83fb8:	2100      	movs	r1, #0
   83fba:	2007      	movs	r0, #7
   83fbc:	4b29      	ldr	r3, [pc, #164]	; (84064 <board_init+0x2a8>)
   83fbe:	4798      	blx	r3
    ioport_set_pin_dir(RPI5, IOPORT_DIR_INPUT);
   83fc0:	2100      	movs	r1, #0
   83fc2:	2005      	movs	r0, #5
   83fc4:	4b27      	ldr	r3, [pc, #156]	; (84064 <board_init+0x2a8>)
   83fc6:	4798      	blx	r3
    ioport_set_pin_dir(RPI6, IOPORT_DIR_INPUT);
   83fc8:	2100      	movs	r1, #0
   83fca:	2000      	movs	r0, #0
   83fcc:	4b25      	ldr	r3, [pc, #148]	; (84064 <board_init+0x2a8>)
   83fce:	4798      	blx	r3
  
    /* Configure I2C pins */
    ioport_set_pin_mode(I2C0_DATA, IOPORT_MODE_MUX_A);
   83fd0:	2100      	movs	r1, #0
   83fd2:	2011      	movs	r0, #17
   83fd4:	4b25      	ldr	r3, [pc, #148]	; (8406c <board_init+0x2b0>)
   83fd6:	4798      	blx	r3
    ioport_disable_pin(I2C0_DATA);
   83fd8:	2011      	movs	r0, #17
   83fda:	4b25      	ldr	r3, [pc, #148]	; (84070 <board_init+0x2b4>)
   83fdc:	4798      	blx	r3
    ioport_set_pin_mode(I2C0_CLK, IOPORT_MODE_MUX_A);
   83fde:	2100      	movs	r1, #0
   83fe0:	2012      	movs	r0, #18
   83fe2:	4b22      	ldr	r3, [pc, #136]	; (8406c <board_init+0x2b0>)
   83fe4:	4798      	blx	r3
    ioport_disable_pin(I2C0_CLK);
   83fe6:	2012      	movs	r0, #18
   83fe8:	4b21      	ldr	r3, [pc, #132]	; (84070 <board_init+0x2b4>)
   83fea:	4798      	blx	r3
	
	/* Configure SPI pins */
	ioport_set_pin_mode(SPI1_MISO, IOPORT_MODE_MUX_A);
   83fec:	2100      	movs	r1, #0
   83fee:	200c      	movs	r0, #12
   83ff0:	4b1e      	ldr	r3, [pc, #120]	; (8406c <board_init+0x2b0>)
   83ff2:	4798      	blx	r3
	ioport_disable_pin(SPI1_MISO);
   83ff4:	200c      	movs	r0, #12
   83ff6:	4b1e      	ldr	r3, [pc, #120]	; (84070 <board_init+0x2b4>)
   83ff8:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_MOSI, IOPORT_MODE_MUX_A);
   83ffa:	2100      	movs	r1, #0
   83ffc:	200d      	movs	r0, #13
   83ffe:	4b1b      	ldr	r3, [pc, #108]	; (8406c <board_init+0x2b0>)
   84000:	4798      	blx	r3
	ioport_disable_pin(SPI1_MOSI);
   84002:	200d      	movs	r0, #13
   84004:	4b1a      	ldr	r3, [pc, #104]	; (84070 <board_init+0x2b4>)
   84006:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_SPCK, IOPORT_MODE_MUX_A);
   84008:	2100      	movs	r1, #0
   8400a:	2010      	movs	r0, #16
   8400c:	4b17      	ldr	r3, [pc, #92]	; (8406c <board_init+0x2b0>)
   8400e:	4798      	blx	r3
	ioport_disable_pin(SPI1_SPCK);
   84010:	2010      	movs	r0, #16
   84012:	4b17      	ldr	r3, [pc, #92]	; (84070 <board_init+0x2b4>)
   84014:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_NPCS0, IOPORT_MODE_MUX_A);
   84016:	2100      	movs	r1, #0
   84018:	200e      	movs	r0, #14
   8401a:	4b14      	ldr	r3, [pc, #80]	; (8406c <board_init+0x2b0>)
   8401c:	4798      	blx	r3
	ioport_disable_pin(SPI1_NPCS0);
   8401e:	200e      	movs	r0, #14
   84020:	4b13      	ldr	r3, [pc, #76]	; (84070 <board_init+0x2b4>)
   84022:	4798      	blx	r3

    /* Configure micro SD Card pins */
    ioport_set_pin_mode(MSD_CMD, IOPORT_MODE_MUX_A);
   84024:	2100      	movs	r1, #0
   84026:	2014      	movs	r0, #20
   84028:	4b10      	ldr	r3, [pc, #64]	; (8406c <board_init+0x2b0>)
   8402a:	4798      	blx	r3
	ioport_disable_pin(MSD_CMD);
   8402c:	2014      	movs	r0, #20
   8402e:	4b10      	ldr	r3, [pc, #64]	; (84070 <board_init+0x2b4>)
   84030:	4798      	blx	r3
    ioport_set_pin_mode(MSD_CLK, IOPORT_MODE_MUX_A);
   84032:	2100      	movs	r1, #0
   84034:	2013      	movs	r0, #19
   84036:	4b0d      	ldr	r3, [pc, #52]	; (8406c <board_init+0x2b0>)
   84038:	4798      	blx	r3
	ioport_disable_pin(MSD_CLK);
   8403a:	2013      	movs	r0, #19
   8403c:	4b0c      	ldr	r3, [pc, #48]	; (84070 <board_init+0x2b4>)
   8403e:	4798      	blx	r3
    ioport_set_pin_mode(MSD_DATA0, IOPORT_MODE_MUX_A);
   84040:	2100      	movs	r1, #0
   84042:	2015      	movs	r0, #21
   84044:	4b09      	ldr	r3, [pc, #36]	; (8406c <board_init+0x2b0>)
   84046:	4798      	blx	r3
	ioport_disable_pin(MSD_DATA0);
   84048:	2015      	movs	r0, #21
   8404a:	4b09      	ldr	r3, [pc, #36]	; (84070 <board_init+0x2b4>)
   8404c:	4798      	blx	r3
    ioport_set_pin_mode(MSD_DATA1, IOPORT_MODE_MUX_A);
   8404e:	2100      	movs	r1, #0
   84050:	2016      	movs	r0, #22
   84052:	4b06      	ldr	r3, [pc, #24]	; (8406c <board_init+0x2b0>)
   84054:	4798      	blx	r3
	ioport_disable_pin(MSD_DATA1);
   84056:	2016      	movs	r0, #22
   84058:	e00c      	b.n	84074 <board_init+0x2b8>
   8405a:	bf00      	nop
   8405c:	400e1a50 	.word	0x400e1a50
   84060:	00083b89 	.word	0x00083b89
   84064:	00083ccd 	.word	0x00083ccd
   84068:	00083d53 	.word	0x00083d53
   8406c:	00083bf5 	.word	0x00083bf5
   84070:	00083bad 	.word	0x00083bad
   84074:	4b17      	ldr	r3, [pc, #92]	; (840d4 <board_init+0x318>)
   84076:	4798      	blx	r3
    ioport_set_pin_mode(MSD_DATA2, IOPORT_MODE_MUX_A);
   84078:	2100      	movs	r1, #0
   8407a:	2017      	movs	r0, #23
   8407c:	4b16      	ldr	r3, [pc, #88]	; (840d8 <board_init+0x31c>)
   8407e:	4798      	blx	r3
	ioport_disable_pin(MSD_DATA2);
   84080:	2017      	movs	r0, #23
   84082:	4b14      	ldr	r3, [pc, #80]	; (840d4 <board_init+0x318>)
   84084:	4798      	blx	r3
    ioport_set_pin_mode(MSD_DATA3, IOPORT_MODE_MUX_A);
   84086:	2100      	movs	r1, #0
   84088:	2018      	movs	r0, #24
   8408a:	4b13      	ldr	r3, [pc, #76]	; (840d8 <board_init+0x31c>)
   8408c:	4798      	blx	r3
	ioport_disable_pin(MSD_DATA3);
   8408e:	2018      	movs	r0, #24
   84090:	4b10      	ldr	r3, [pc, #64]	; (840d4 <board_init+0x318>)
   84092:	4798      	blx	r3


    /* Init PWM */
    pmc_enable_periph_clk(ID_PWM);
   84094:	2024      	movs	r0, #36	; 0x24
   84096:	4b11      	ldr	r3, [pc, #68]	; (840dc <board_init+0x320>)
   84098:	4798      	blx	r3
    pwm_channel_disable(PWM, MOTOR_LEFT);
   8409a:	2100      	movs	r1, #0
   8409c:	4810      	ldr	r0, [pc, #64]	; (840e0 <board_init+0x324>)
   8409e:	4b11      	ldr	r3, [pc, #68]	; (840e4 <board_init+0x328>)
   840a0:	4798      	blx	r3
    pwm_channel_disable(PWM, MOTOR_RIGHT);
   840a2:	2101      	movs	r1, #1
   840a4:	480e      	ldr	r0, [pc, #56]	; (840e0 <board_init+0x324>)
   840a6:	4b0f      	ldr	r3, [pc, #60]	; (840e4 <board_init+0x328>)
   840a8:	4798      	blx	r3
    pwm_channel_disable(PWM, MOTOR_REAR);
   840aa:	2102      	movs	r1, #2
   840ac:	480c      	ldr	r0, [pc, #48]	; (840e0 <board_init+0x324>)
   840ae:	4b0d      	ldr	r3, [pc, #52]	; (840e4 <board_init+0x328>)
   840b0:	4798      	blx	r3
    pwm_clock_t clock_setting =
   840b2:	4b0d      	ldr	r3, [pc, #52]	; (840e8 <board_init+0x32c>)
   840b4:	607b      	str	r3, [r7, #4]
   840b6:	2300      	movs	r3, #0
   840b8:	60bb      	str	r3, [r7, #8]
    {
        .ul_clka = PWM_FREQUENCY * PERIOD_VALUE,
        .ul_clkb = 0,
        .ul_mck = sysclk_get_cpu_hz()
   840ba:	4b0c      	ldr	r3, [pc, #48]	; (840ec <board_init+0x330>)
   840bc:	4798      	blx	r3
   840be:	4603      	mov	r3, r0
    pwm_clock_t clock_setting =
   840c0:	60fb      	str	r3, [r7, #12]
    };
    pwm_init(PWM, &clock_setting);
   840c2:	1d3b      	adds	r3, r7, #4
   840c4:	4619      	mov	r1, r3
   840c6:	4806      	ldr	r0, [pc, #24]	; (840e0 <board_init+0x324>)
   840c8:	4b09      	ldr	r3, [pc, #36]	; (840f0 <board_init+0x334>)
   840ca:	4798      	blx	r3
}
   840cc:	bf00      	nop
   840ce:	3710      	adds	r7, #16
   840d0:	46bd      	mov	sp, r7
   840d2:	bd80      	pop	{r7, pc}
   840d4:	00083bad 	.word	0x00083bad
   840d8:	00083bf5 	.word	0x00083bf5
   840dc:	00083a49 	.word	0x00083a49
   840e0:	40094000 	.word	0x40094000
   840e4:	00080615 	.word	0x00080615
   840e8:	01312d00 	.word	0x01312d00
   840ec:	00083b59 	.word	0x00083b59
   840f0:	000802e9 	.word	0x000802e9

000840f4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   840f4:	b480      	push	{r7}
   840f6:	af00      	add	r7, sp, #0
	while (1) {
   840f8:	e7fe      	b.n	840f8 <Dummy_Handler+0x4>
	...

000840fc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   840fc:	b580      	push	{r7, lr}
   840fe:	b082      	sub	sp, #8
   84100:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   84102:	4b1e      	ldr	r3, [pc, #120]	; (8417c <Reset_Handler+0x80>)
   84104:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   84106:	4b1e      	ldr	r3, [pc, #120]	; (84180 <Reset_Handler+0x84>)
   84108:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   8410a:	687a      	ldr	r2, [r7, #4]
   8410c:	683b      	ldr	r3, [r7, #0]
   8410e:	429a      	cmp	r2, r3
   84110:	d00c      	beq.n	8412c <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   84112:	e007      	b.n	84124 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   84114:	683b      	ldr	r3, [r7, #0]
   84116:	1d1a      	adds	r2, r3, #4
   84118:	603a      	str	r2, [r7, #0]
   8411a:	687a      	ldr	r2, [r7, #4]
   8411c:	1d11      	adds	r1, r2, #4
   8411e:	6079      	str	r1, [r7, #4]
   84120:	6812      	ldr	r2, [r2, #0]
   84122:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
   84124:	683b      	ldr	r3, [r7, #0]
   84126:	4a17      	ldr	r2, [pc, #92]	; (84184 <Reset_Handler+0x88>)
   84128:	4293      	cmp	r3, r2
   8412a:	d3f3      	bcc.n	84114 <Reset_Handler+0x18>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8412c:	4b16      	ldr	r3, [pc, #88]	; (84188 <Reset_Handler+0x8c>)
   8412e:	603b      	str	r3, [r7, #0]
   84130:	e004      	b.n	8413c <Reset_Handler+0x40>
		*pDest++ = 0;
   84132:	683b      	ldr	r3, [r7, #0]
   84134:	1d1a      	adds	r2, r3, #4
   84136:	603a      	str	r2, [r7, #0]
   84138:	2200      	movs	r2, #0
   8413a:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
   8413c:	683b      	ldr	r3, [r7, #0]
   8413e:	4a13      	ldr	r2, [pc, #76]	; (8418c <Reset_Handler+0x90>)
   84140:	4293      	cmp	r3, r2
   84142:	d3f6      	bcc.n	84132 <Reset_Handler+0x36>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   84144:	4b12      	ldr	r3, [pc, #72]	; (84190 <Reset_Handler+0x94>)
   84146:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   84148:	4a12      	ldr	r2, [pc, #72]	; (84194 <Reset_Handler+0x98>)
   8414a:	687b      	ldr	r3, [r7, #4]
   8414c:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   84150:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   84154:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   84156:	687b      	ldr	r3, [r7, #4]
   84158:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   8415c:	d309      	bcc.n	84172 <Reset_Handler+0x76>
   8415e:	687b      	ldr	r3, [r7, #4]
   84160:	4a0d      	ldr	r2, [pc, #52]	; (84198 <Reset_Handler+0x9c>)
   84162:	4293      	cmp	r3, r2
   84164:	d805      	bhi.n	84172 <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   84166:	4a0b      	ldr	r2, [pc, #44]	; (84194 <Reset_Handler+0x98>)
   84168:	4b0a      	ldr	r3, [pc, #40]	; (84194 <Reset_Handler+0x98>)
   8416a:	689b      	ldr	r3, [r3, #8]
   8416c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   84170:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   84172:	4b0a      	ldr	r3, [pc, #40]	; (8419c <Reset_Handler+0xa0>)
   84174:	4798      	blx	r3

	/* Branch to main function */
	main();
   84176:	4b0a      	ldr	r3, [pc, #40]	; (841a0 <Reset_Handler+0xa4>)
   84178:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   8417a:	e7fe      	b.n	8417a <Reset_Handler+0x7e>
   8417c:	00089b0c 	.word	0x00089b0c
   84180:	20070000 	.word	0x20070000
   84184:	20070b50 	.word	0x20070b50
   84188:	20070b50 	.word	0x20070b50
   8418c:	20071010 	.word	0x20071010
   84190:	00080000 	.word	0x00080000
   84194:	e000ed00 	.word	0xe000ed00
   84198:	200fffff 	.word	0x200fffff
   8419c:	000855b9 	.word	0x000855b9
   841a0:	00084575 	.word	0x00084575

000841a4 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   841a4:	b480      	push	{r7}
   841a6:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   841a8:	4b57      	ldr	r3, [pc, #348]	; (84308 <SystemCoreClockUpdate+0x164>)
   841aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   841ac:	f003 0303 	and.w	r3, r3, #3
   841b0:	2b03      	cmp	r3, #3
   841b2:	f200 808a 	bhi.w	842ca <SystemCoreClockUpdate+0x126>
   841b6:	a201      	add	r2, pc, #4	; (adr r2, 841bc <SystemCoreClockUpdate+0x18>)
   841b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   841bc:	000841cd 	.word	0x000841cd
   841c0:	000841ed 	.word	0x000841ed
   841c4:	0008423d 	.word	0x0008423d
   841c8:	0008423d 	.word	0x0008423d
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   841cc:	4b4f      	ldr	r3, [pc, #316]	; (8430c <SystemCoreClockUpdate+0x168>)
   841ce:	695b      	ldr	r3, [r3, #20]
   841d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
   841d4:	2b00      	cmp	r3, #0
   841d6:	d004      	beq.n	841e2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   841d8:	4b4d      	ldr	r3, [pc, #308]	; (84310 <SystemCoreClockUpdate+0x16c>)
   841da:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   841de:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   841e0:	e073      	b.n	842ca <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   841e2:	4b4b      	ldr	r3, [pc, #300]	; (84310 <SystemCoreClockUpdate+0x16c>)
   841e4:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   841e8:	601a      	str	r2, [r3, #0]
		break;
   841ea:	e06e      	b.n	842ca <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   841ec:	4b46      	ldr	r3, [pc, #280]	; (84308 <SystemCoreClockUpdate+0x164>)
   841ee:	6a1b      	ldr	r3, [r3, #32]
   841f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   841f4:	2b00      	cmp	r3, #0
   841f6:	d003      	beq.n	84200 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   841f8:	4b45      	ldr	r3, [pc, #276]	; (84310 <SystemCoreClockUpdate+0x16c>)
   841fa:	4a46      	ldr	r2, [pc, #280]	; (84314 <SystemCoreClockUpdate+0x170>)
   841fc:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		break;
   841fe:	e064      	b.n	842ca <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   84200:	4b43      	ldr	r3, [pc, #268]	; (84310 <SystemCoreClockUpdate+0x16c>)
   84202:	4a45      	ldr	r2, [pc, #276]	; (84318 <SystemCoreClockUpdate+0x174>)
   84204:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   84206:	4b40      	ldr	r3, [pc, #256]	; (84308 <SystemCoreClockUpdate+0x164>)
   84208:	6a1b      	ldr	r3, [r3, #32]
   8420a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8420e:	2b10      	cmp	r3, #16
   84210:	d004      	beq.n	8421c <SystemCoreClockUpdate+0x78>
   84212:	2b20      	cmp	r3, #32
   84214:	d008      	beq.n	84228 <SystemCoreClockUpdate+0x84>
   84216:	2b00      	cmp	r3, #0
   84218:	d00e      	beq.n	84238 <SystemCoreClockUpdate+0x94>
				break;
   8421a:	e00e      	b.n	8423a <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 2U;
   8421c:	4b3c      	ldr	r3, [pc, #240]	; (84310 <SystemCoreClockUpdate+0x16c>)
   8421e:	681b      	ldr	r3, [r3, #0]
   84220:	005b      	lsls	r3, r3, #1
   84222:	4a3b      	ldr	r2, [pc, #236]	; (84310 <SystemCoreClockUpdate+0x16c>)
   84224:	6013      	str	r3, [r2, #0]
				break;
   84226:	e008      	b.n	8423a <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 3U;
   84228:	4b39      	ldr	r3, [pc, #228]	; (84310 <SystemCoreClockUpdate+0x16c>)
   8422a:	681a      	ldr	r2, [r3, #0]
   8422c:	4613      	mov	r3, r2
   8422e:	005b      	lsls	r3, r3, #1
   84230:	4413      	add	r3, r2
   84232:	4a37      	ldr	r2, [pc, #220]	; (84310 <SystemCoreClockUpdate+0x16c>)
   84234:	6013      	str	r3, [r2, #0]
				break;
   84236:	e000      	b.n	8423a <SystemCoreClockUpdate+0x96>
				break;
   84238:	bf00      	nop
		break;
   8423a:	e046      	b.n	842ca <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8423c:	4b32      	ldr	r3, [pc, #200]	; (84308 <SystemCoreClockUpdate+0x164>)
   8423e:	6a1b      	ldr	r3, [r3, #32]
   84240:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   84244:	2b00      	cmp	r3, #0
   84246:	d003      	beq.n	84250 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   84248:	4b31      	ldr	r3, [pc, #196]	; (84310 <SystemCoreClockUpdate+0x16c>)
   8424a:	4a32      	ldr	r2, [pc, #200]	; (84314 <SystemCoreClockUpdate+0x170>)
   8424c:	601a      	str	r2, [r3, #0]
   8424e:	e01c      	b.n	8428a <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   84250:	4b2f      	ldr	r3, [pc, #188]	; (84310 <SystemCoreClockUpdate+0x16c>)
   84252:	4a31      	ldr	r2, [pc, #196]	; (84318 <SystemCoreClockUpdate+0x174>)
   84254:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   84256:	4b2c      	ldr	r3, [pc, #176]	; (84308 <SystemCoreClockUpdate+0x164>)
   84258:	6a1b      	ldr	r3, [r3, #32]
   8425a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8425e:	2b10      	cmp	r3, #16
   84260:	d004      	beq.n	8426c <SystemCoreClockUpdate+0xc8>
   84262:	2b20      	cmp	r3, #32
   84264:	d008      	beq.n	84278 <SystemCoreClockUpdate+0xd4>
   84266:	2b00      	cmp	r3, #0
   84268:	d00e      	beq.n	84288 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   8426a:	e00e      	b.n	8428a <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 2U;
   8426c:	4b28      	ldr	r3, [pc, #160]	; (84310 <SystemCoreClockUpdate+0x16c>)
   8426e:	681b      	ldr	r3, [r3, #0]
   84270:	005b      	lsls	r3, r3, #1
   84272:	4a27      	ldr	r2, [pc, #156]	; (84310 <SystemCoreClockUpdate+0x16c>)
   84274:	6013      	str	r3, [r2, #0]
				break;
   84276:	e008      	b.n	8428a <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 3U;
   84278:	4b25      	ldr	r3, [pc, #148]	; (84310 <SystemCoreClockUpdate+0x16c>)
   8427a:	681a      	ldr	r2, [r3, #0]
   8427c:	4613      	mov	r3, r2
   8427e:	005b      	lsls	r3, r3, #1
   84280:	4413      	add	r3, r2
   84282:	4a23      	ldr	r2, [pc, #140]	; (84310 <SystemCoreClockUpdate+0x16c>)
   84284:	6013      	str	r3, [r2, #0]
				break;
   84286:	e000      	b.n	8428a <SystemCoreClockUpdate+0xe6>
				break;
   84288:	bf00      	nop
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8428a:	4b1f      	ldr	r3, [pc, #124]	; (84308 <SystemCoreClockUpdate+0x164>)
   8428c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8428e:	f003 0303 	and.w	r3, r3, #3
   84292:	2b02      	cmp	r3, #2
   84294:	d115      	bne.n	842c2 <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   84296:	4b1c      	ldr	r3, [pc, #112]	; (84308 <SystemCoreClockUpdate+0x164>)
   84298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   8429a:	0c1b      	lsrs	r3, r3, #16
   8429c:	f3c3 030a 	ubfx	r3, r3, #0, #11
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   842a0:	3301      	adds	r3, #1
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   842a2:	4a1b      	ldr	r2, [pc, #108]	; (84310 <SystemCoreClockUpdate+0x16c>)
   842a4:	6812      	ldr	r2, [r2, #0]
   842a6:	fb02 f303 	mul.w	r3, r2, r3
   842aa:	4a19      	ldr	r2, [pc, #100]	; (84310 <SystemCoreClockUpdate+0x16c>)
   842ac:	6013      	str	r3, [r2, #0]
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   842ae:	4b16      	ldr	r3, [pc, #88]	; (84308 <SystemCoreClockUpdate+0x164>)
   842b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   842b2:	b2db      	uxtb	r3, r3
   842b4:	4a16      	ldr	r2, [pc, #88]	; (84310 <SystemCoreClockUpdate+0x16c>)
   842b6:	6812      	ldr	r2, [r2, #0]
   842b8:	fbb2 f3f3 	udiv	r3, r2, r3
   842bc:	4a14      	ldr	r2, [pc, #80]	; (84310 <SystemCoreClockUpdate+0x16c>)
   842be:	6013      	str	r3, [r2, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   842c0:	e002      	b.n	842c8 <SystemCoreClockUpdate+0x124>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   842c2:	4b13      	ldr	r3, [pc, #76]	; (84310 <SystemCoreClockUpdate+0x16c>)
   842c4:	4a15      	ldr	r2, [pc, #84]	; (8431c <SystemCoreClockUpdate+0x178>)
   842c6:	601a      	str	r2, [r3, #0]
		break;
   842c8:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   842ca:	4b0f      	ldr	r3, [pc, #60]	; (84308 <SystemCoreClockUpdate+0x164>)
   842cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   842ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
   842d2:	2b70      	cmp	r3, #112	; 0x70
   842d4:	d108      	bne.n	842e8 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   842d6:	4b0e      	ldr	r3, [pc, #56]	; (84310 <SystemCoreClockUpdate+0x16c>)
   842d8:	681b      	ldr	r3, [r3, #0]
   842da:	4a11      	ldr	r2, [pc, #68]	; (84320 <SystemCoreClockUpdate+0x17c>)
   842dc:	fba2 2303 	umull	r2, r3, r2, r3
   842e0:	085b      	lsrs	r3, r3, #1
   842e2:	4a0b      	ldr	r2, [pc, #44]	; (84310 <SystemCoreClockUpdate+0x16c>)
   842e4:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
			                          PMC_MCKR_PRES_Pos);
	}
}
   842e6:	e00a      	b.n	842fe <SystemCoreClockUpdate+0x15a>
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   842e8:	4b07      	ldr	r3, [pc, #28]	; (84308 <SystemCoreClockUpdate+0x164>)
   842ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   842ec:	091b      	lsrs	r3, r3, #4
   842ee:	f003 0307 	and.w	r3, r3, #7
   842f2:	4a07      	ldr	r2, [pc, #28]	; (84310 <SystemCoreClockUpdate+0x16c>)
   842f4:	6812      	ldr	r2, [r2, #0]
   842f6:	fa22 f303 	lsr.w	r3, r2, r3
   842fa:	4a05      	ldr	r2, [pc, #20]	; (84310 <SystemCoreClockUpdate+0x16c>)
   842fc:	6013      	str	r3, [r2, #0]
}
   842fe:	bf00      	nop
   84300:	46bd      	mov	sp, r7
   84302:	bc80      	pop	{r7}
   84304:	4770      	bx	lr
   84306:	bf00      	nop
   84308:	400e0600 	.word	0x400e0600
   8430c:	400e1a10 	.word	0x400e1a10
   84310:	2007019c 	.word	0x2007019c
   84314:	00b71b00 	.word	0x00b71b00
   84318:	003d0900 	.word	0x003d0900
   8431c:	0e4e1c00 	.word	0x0e4e1c00
   84320:	aaaaaaab 	.word	0xaaaaaaab

00084324 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
   84324:	b480      	push	{r7}
   84326:	b085      	sub	sp, #20
   84328:	af00      	add	r7, sp, #0
   8432a:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
   8432c:	4b10      	ldr	r3, [pc, #64]	; (84370 <_sbrk+0x4c>)
   8432e:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
   84330:	4b10      	ldr	r3, [pc, #64]	; (84374 <_sbrk+0x50>)
   84332:	681b      	ldr	r3, [r3, #0]
   84334:	2b00      	cmp	r3, #0
   84336:	d102      	bne.n	8433e <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
   84338:	4b0e      	ldr	r3, [pc, #56]	; (84374 <_sbrk+0x50>)
   8433a:	4a0f      	ldr	r2, [pc, #60]	; (84378 <_sbrk+0x54>)
   8433c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   8433e:	4b0d      	ldr	r3, [pc, #52]	; (84374 <_sbrk+0x50>)
   84340:	681b      	ldr	r3, [r3, #0]
   84342:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
   84344:	68ba      	ldr	r2, [r7, #8]
   84346:	687b      	ldr	r3, [r7, #4]
   84348:	441a      	add	r2, r3
   8434a:	68fb      	ldr	r3, [r7, #12]
   8434c:	429a      	cmp	r2, r3
   8434e:	dd02      	ble.n	84356 <_sbrk+0x32>
		return (caddr_t) -1;	
   84350:	f04f 33ff 	mov.w	r3, #4294967295
   84354:	e006      	b.n	84364 <_sbrk+0x40>
	}

	heap += incr;
   84356:	4b07      	ldr	r3, [pc, #28]	; (84374 <_sbrk+0x50>)
   84358:	681a      	ldr	r2, [r3, #0]
   8435a:	687b      	ldr	r3, [r7, #4]
   8435c:	4413      	add	r3, r2
   8435e:	4a05      	ldr	r2, [pc, #20]	; (84374 <_sbrk+0x50>)
   84360:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
   84362:	68bb      	ldr	r3, [r7, #8]
}
   84364:	4618      	mov	r0, r3
   84366:	3714      	adds	r7, #20
   84368:	46bd      	mov	sp, r7
   8436a:	bc80      	pop	{r7}
   8436c:	4770      	bx	lr
   8436e:	bf00      	nop
   84370:	20087ffc 	.word	0x20087ffc
   84374:	20070dcc 	.word	0x20070dcc
   84378:	20073010 	.word	0x20073010

0008437c <NVIC_SetPriority>:
{
   8437c:	b480      	push	{r7}
   8437e:	b083      	sub	sp, #12
   84380:	af00      	add	r7, sp, #0
   84382:	4603      	mov	r3, r0
   84384:	6039      	str	r1, [r7, #0]
   84386:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
   84388:	f997 3007 	ldrsb.w	r3, [r7, #7]
   8438c:	2b00      	cmp	r3, #0
   8438e:	da0b      	bge.n	843a8 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   84390:	490d      	ldr	r1, [pc, #52]	; (843c8 <NVIC_SetPriority+0x4c>)
   84392:	79fb      	ldrb	r3, [r7, #7]
   84394:	f003 030f 	and.w	r3, r3, #15
   84398:	3b04      	subs	r3, #4
   8439a:	683a      	ldr	r2, [r7, #0]
   8439c:	b2d2      	uxtb	r2, r2
   8439e:	0112      	lsls	r2, r2, #4
   843a0:	b2d2      	uxtb	r2, r2
   843a2:	440b      	add	r3, r1
   843a4:	761a      	strb	r2, [r3, #24]
}
   843a6:	e009      	b.n	843bc <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   843a8:	4908      	ldr	r1, [pc, #32]	; (843cc <NVIC_SetPriority+0x50>)
   843aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
   843ae:	683a      	ldr	r2, [r7, #0]
   843b0:	b2d2      	uxtb	r2, r2
   843b2:	0112      	lsls	r2, r2, #4
   843b4:	b2d2      	uxtb	r2, r2
   843b6:	440b      	add	r3, r1
   843b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
   843bc:	bf00      	nop
   843be:	370c      	adds	r7, #12
   843c0:	46bd      	mov	sp, r7
   843c2:	bc80      	pop	{r7}
   843c4:	4770      	bx	lr
   843c6:	bf00      	nop
   843c8:	e000ed00 	.word	0xe000ed00
   843cc:	e000e100 	.word	0xe000e100

000843d0 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
   843d0:	b580      	push	{r7, lr}
   843d2:	b082      	sub	sp, #8
   843d4:	af00      	add	r7, sp, #0
   843d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
   843d8:	687b      	ldr	r3, [r7, #4]
   843da:	3b01      	subs	r3, #1
   843dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
   843e0:	d301      	bcc.n	843e6 <SysTick_Config+0x16>
   843e2:	2301      	movs	r3, #1
   843e4:	e00f      	b.n	84406 <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
   843e6:	4a0a      	ldr	r2, [pc, #40]	; (84410 <SysTick_Config+0x40>)
   843e8:	687b      	ldr	r3, [r7, #4]
   843ea:	3b01      	subs	r3, #1
   843ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
   843ee:	210f      	movs	r1, #15
   843f0:	f04f 30ff 	mov.w	r0, #4294967295
   843f4:	4b07      	ldr	r3, [pc, #28]	; (84414 <SysTick_Config+0x44>)
   843f6:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
   843f8:	4b05      	ldr	r3, [pc, #20]	; (84410 <SysTick_Config+0x40>)
   843fa:	2200      	movs	r2, #0
   843fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
   843fe:	4b04      	ldr	r3, [pc, #16]	; (84410 <SysTick_Config+0x40>)
   84400:	2207      	movs	r2, #7
   84402:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
   84404:	2300      	movs	r3, #0
}
   84406:	4618      	mov	r0, r3
   84408:	3708      	adds	r7, #8
   8440a:	46bd      	mov	sp, r7
   8440c:	bd80      	pop	{r7, pc}
   8440e:	bf00      	nop
   84410:	e000e010 	.word	0xe000e010
   84414:	0008437d 	.word	0x0008437d

00084418 <osc_get_rate>:
{
   84418:	b480      	push	{r7}
   8441a:	b083      	sub	sp, #12
   8441c:	af00      	add	r7, sp, #0
   8441e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   84420:	687b      	ldr	r3, [r7, #4]
   84422:	2b07      	cmp	r3, #7
   84424:	d825      	bhi.n	84472 <osc_get_rate+0x5a>
   84426:	a201      	add	r2, pc, #4	; (adr r2, 8442c <osc_get_rate+0x14>)
   84428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8442c:	0008444d 	.word	0x0008444d
   84430:	00084453 	.word	0x00084453
   84434:	00084459 	.word	0x00084459
   84438:	0008445f 	.word	0x0008445f
   8443c:	00084463 	.word	0x00084463
   84440:	00084467 	.word	0x00084467
   84444:	0008446b 	.word	0x0008446b
   84448:	0008446f 	.word	0x0008446f
		return OSC_SLCK_32K_RC_HZ;
   8444c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   84450:	e010      	b.n	84474 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   84452:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   84456:	e00d      	b.n	84474 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   84458:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8445c:	e00a      	b.n	84474 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   8445e:	4b08      	ldr	r3, [pc, #32]	; (84480 <osc_get_rate+0x68>)
   84460:	e008      	b.n	84474 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   84462:	4b08      	ldr	r3, [pc, #32]	; (84484 <osc_get_rate+0x6c>)
   84464:	e006      	b.n	84474 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   84466:	4b08      	ldr	r3, [pc, #32]	; (84488 <osc_get_rate+0x70>)
   84468:	e004      	b.n	84474 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   8446a:	4b07      	ldr	r3, [pc, #28]	; (84488 <osc_get_rate+0x70>)
   8446c:	e002      	b.n	84474 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   8446e:	4b06      	ldr	r3, [pc, #24]	; (84488 <osc_get_rate+0x70>)
   84470:	e000      	b.n	84474 <osc_get_rate+0x5c>
	return 0;
   84472:	2300      	movs	r3, #0
}
   84474:	4618      	mov	r0, r3
   84476:	370c      	adds	r7, #12
   84478:	46bd      	mov	sp, r7
   8447a:	bc80      	pop	{r7}
   8447c:	4770      	bx	lr
   8447e:	bf00      	nop
   84480:	003d0900 	.word	0x003d0900
   84484:	007a1200 	.word	0x007a1200
   84488:	00b71b00 	.word	0x00b71b00

0008448c <sysclk_get_main_hz>:
{
   8448c:	b580      	push	{r7, lr}
   8448e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   84490:	2006      	movs	r0, #6
   84492:	4b04      	ldr	r3, [pc, #16]	; (844a4 <sysclk_get_main_hz+0x18>)
   84494:	4798      	blx	r3
   84496:	4602      	mov	r2, r0
   84498:	4613      	mov	r3, r2
   8449a:	00db      	lsls	r3, r3, #3
   8449c:	1a9b      	subs	r3, r3, r2
   8449e:	005b      	lsls	r3, r3, #1
}
   844a0:	4618      	mov	r0, r3
   844a2:	bd80      	pop	{r7, pc}
   844a4:	00084419 	.word	0x00084419

000844a8 <sysclk_get_cpu_hz>:
{
   844a8:	b580      	push	{r7, lr}
   844aa:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   844ac:	4b02      	ldr	r3, [pc, #8]	; (844b8 <sysclk_get_cpu_hz+0x10>)
   844ae:	4798      	blx	r3
   844b0:	4603      	mov	r3, r0
   844b2:	085b      	lsrs	r3, r3, #1
}
   844b4:	4618      	mov	r0, r3
   844b6:	bd80      	pop	{r7, pc}
   844b8:	0008448d 	.word	0x0008448d

000844bc <ioport_set_pin_level>:
{
   844bc:	b480      	push	{r7}
   844be:	b08b      	sub	sp, #44	; 0x2c
   844c0:	af00      	add	r7, sp, #0
   844c2:	6078      	str	r0, [r7, #4]
   844c4:	460b      	mov	r3, r1
   844c6:	70fb      	strb	r3, [r7, #3]
   844c8:	687b      	ldr	r3, [r7, #4]
   844ca:	627b      	str	r3, [r7, #36]	; 0x24
   844cc:	78fb      	ldrb	r3, [r7, #3]
   844ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   844d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   844d4:	61fb      	str	r3, [r7, #28]
   844d6:	69fb      	ldr	r3, [r7, #28]
   844d8:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   844da:	69bb      	ldr	r3, [r7, #24]
   844dc:	095b      	lsrs	r3, r3, #5
   844de:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   844e0:	697b      	ldr	r3, [r7, #20]
   844e2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   844e6:	f203 7307 	addw	r3, r3, #1799	; 0x707
   844ea:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   844ec:	613b      	str	r3, [r7, #16]
	if (level) {
   844ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   844f2:	2b00      	cmp	r3, #0
   844f4:	d009      	beq.n	8450a <ioport_set_pin_level+0x4e>
   844f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   844f8:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   844fa:	68fb      	ldr	r3, [r7, #12]
   844fc:	f003 031f 	and.w	r3, r3, #31
   84500:	2201      	movs	r2, #1
   84502:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   84504:	693b      	ldr	r3, [r7, #16]
   84506:	631a      	str	r2, [r3, #48]	; 0x30
}
   84508:	e008      	b.n	8451c <ioport_set_pin_level+0x60>
   8450a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   8450c:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   8450e:	68bb      	ldr	r3, [r7, #8]
   84510:	f003 031f 	and.w	r3, r3, #31
   84514:	2201      	movs	r2, #1
   84516:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   84518:	693b      	ldr	r3, [r7, #16]
   8451a:	635a      	str	r2, [r3, #52]	; 0x34
   8451c:	bf00      	nop
   8451e:	372c      	adds	r7, #44	; 0x2c
   84520:	46bd      	mov	sp, r7
   84522:	bc80      	pop	{r7}
   84524:	4770      	bx	lr

00084526 <ioport_get_pin_level>:
{
   84526:	b480      	push	{r7}
   84528:	b089      	sub	sp, #36	; 0x24
   8452a:	af00      	add	r7, sp, #0
   8452c:	6078      	str	r0, [r7, #4]
   8452e:	687b      	ldr	r3, [r7, #4]
   84530:	61fb      	str	r3, [r7, #28]
   84532:	69fb      	ldr	r3, [r7, #28]
   84534:	61bb      	str	r3, [r7, #24]
   84536:	69bb      	ldr	r3, [r7, #24]
   84538:	617b      	str	r3, [r7, #20]
	return pin >> 5;
   8453a:	697b      	ldr	r3, [r7, #20]
   8453c:	095b      	lsrs	r3, r3, #5
   8453e:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   84540:	693b      	ldr	r3, [r7, #16]
   84542:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   84546:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8454a:	025b      	lsls	r3, r3, #9
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   8454c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   8454e:	69fb      	ldr	r3, [r7, #28]
   84550:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   84552:	68fb      	ldr	r3, [r7, #12]
   84554:	f003 031f 	and.w	r3, r3, #31
   84558:	2101      	movs	r1, #1
   8455a:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   8455e:	4013      	ands	r3, r2
   84560:	2b00      	cmp	r3, #0
   84562:	bf14      	ite	ne
   84564:	2301      	movne	r3, #1
   84566:	2300      	moveq	r3, #0
   84568:	b2db      	uxtb	r3, r3
}
   8456a:	4618      	mov	r0, r3
   8456c:	3724      	adds	r7, #36	; 0x24
   8456e:	46bd      	mov	sp, r7
   84570:	bc80      	pop	{r7}
   84572:	4770      	bx	lr

00084574 <main>:

void noOS_bootup_sequence(void);
void set_led(ioport_pin_t pin, Bool level);

int main(void)
{
   84574:	b580      	push	{r7, lr}
   84576:	b082      	sub	sp, #8
   84578:	af00      	add	r7, sp, #0
    event_t act_event;

    sysclk_init();
   8457a:	4b1d      	ldr	r3, [pc, #116]	; (845f0 <main+0x7c>)
   8457c:	4798      	blx	r3
    board_init();
   8457e:	4b1d      	ldr	r3, [pc, #116]	; (845f4 <main+0x80>)
   84580:	4798      	blx	r3
    SysTick_Config(sysclk_get_cpu_hz() / 1000);
   84582:	4b1d      	ldr	r3, [pc, #116]	; (845f8 <main+0x84>)
   84584:	4798      	blx	r3
   84586:	4602      	mov	r2, r0
   84588:	4b1c      	ldr	r3, [pc, #112]	; (845fc <main+0x88>)
   8458a:	fba3 2302 	umull	r2, r3, r3, r2
   8458e:	099b      	lsrs	r3, r3, #6
   84590:	4618      	mov	r0, r3
   84592:	4b1b      	ldr	r3, [pc, #108]	; (84600 <main+0x8c>)
   84594:	4798      	blx	r3
    
    motor_init();
   84596:	4b1b      	ldr	r3, [pc, #108]	; (84604 <main+0x90>)
   84598:	4798      	blx	r3

    spi_init();
   8459a:	4b1b      	ldr	r3, [pc, #108]	; (84608 <main+0x94>)
   8459c:	4798      	blx	r3
    
    compass_init();
   8459e:	4b1b      	ldr	r3, [pc, #108]	; (8460c <main+0x98>)
   845a0:	4798      	blx	r3
    lcd_init();
   845a2:	4b1b      	ldr	r3, [pc, #108]	; (84610 <main+0x9c>)
   845a4:	4798      	blx	r3
    
    noOS_bootup_sequence();
   845a6:	4b1b      	ldr	r3, [pc, #108]	; (84614 <main+0xa0>)
   845a8:	4798      	blx	r3

    enable_motor();
   845aa:	4b1b      	ldr	r3, [pc, #108]	; (84618 <main+0xa4>)
   845ac:	4798      	blx	r3

    mts.line_cal_value = 7;
   845ae:	4b1b      	ldr	r3, [pc, #108]	; (8461c <main+0xa8>)
   845b0:	2207      	movs	r2, #7
   845b2:	705a      	strb	r2, [r3, #1]

    while (1)
    {
        update_comm();
   845b4:	4b1a      	ldr	r3, [pc, #104]	; (84620 <main+0xac>)
   845b6:	4798      	blx	r3
        update_heartbeat();
   845b8:	4b1a      	ldr	r3, [pc, #104]	; (84624 <main+0xb0>)
   845ba:	4798      	blx	r3
        //check_battery();
        
        if (stm.ibit.heartbeat)
   845bc:	4b1a      	ldr	r3, [pc, #104]	; (84628 <main+0xb4>)
   845be:	781b      	ldrb	r3, [r3, #0]
   845c0:	f003 0301 	and.w	r3, r3, #1
   845c4:	b2db      	uxtb	r3, r3
   845c6:	2b00      	cmp	r3, #0
   845c8:	d004      	beq.n	845d4 <main+0x60>
        {
            set_led(LED_M2, 1);
   845ca:	2101      	movs	r1, #1
   845cc:	2068      	movs	r0, #104	; 0x68
   845ce:	4b17      	ldr	r3, [pc, #92]	; (8462c <main+0xb8>)
   845d0:	4798      	blx	r3
   845d2:	e003      	b.n	845dc <main+0x68>
        }
        else
        {
            set_led(LED_M2, 0);
   845d4:	2100      	movs	r1, #0
   845d6:	2068      	movs	r0, #104	; 0x68
   845d8:	4b14      	ldr	r3, [pc, #80]	; (8462c <main+0xb8>)
   845da:	4798      	blx	r3
        }

        //update_motor(1, 1, 0);

        act_event = button_events();
   845dc:	4b14      	ldr	r3, [pc, #80]	; (84630 <main+0xbc>)
   845de:	4798      	blx	r3
   845e0:	4603      	mov	r3, r0
   845e2:	71fb      	strb	r3, [r7, #7]
        menu(act_event);
   845e4:	79fb      	ldrb	r3, [r7, #7]
   845e6:	4618      	mov	r0, r3
   845e8:	4b12      	ldr	r3, [pc, #72]	; (84634 <main+0xc0>)
   845ea:	4798      	blx	r3
        update_comm();
   845ec:	e7e2      	b.n	845b4 <main+0x40>
   845ee:	bf00      	nop
   845f0:	00083555 	.word	0x00083555
   845f4:	00083dbd 	.word	0x00083dbd
   845f8:	000844a9 	.word	0x000844a9
   845fc:	10624dd3 	.word	0x10624dd3
   84600:	000843d1 	.word	0x000843d1
   84604:	00082a79 	.word	0x00082a79
   84608:	00080a8d 	.word	0x00080a8d
   8460c:	0008136d 	.word	0x0008136d
   84610:	000815ad 	.word	0x000815ad
   84614:	00084639 	.word	0x00084639
   84618:	00082c61 	.word	0x00082c61
   8461c:	20070e18 	.word	0x20070e18
   84620:	000830c5 	.word	0x000830c5
   84624:	000831bd 	.word	0x000831bd
   84628:	20070e20 	.word	0x20070e20
   8462c:	000847ed 	.word	0x000847ed
   84630:	000826b5 	.word	0x000826b5
   84634:	00081bf1 	.word	0x00081bf1

00084638 <noOS_bootup_sequence>:
    }
}

void noOS_bootup_sequence(void)
{
   84638:	b580      	push	{r7, lr}
   8463a:	b082      	sub	sp, #8
   8463c:	af00      	add	r7, sp, #0
    while (!ioport_get_pin_level(RPI2) && ioport_get_pin_level(PB_MID))
   8463e:	e072      	b.n	84726 <noOS_bootup_sequence+0xee>
    {
        if (getTicks() >= (ticks_blink_update + 800))
   84640:	4b5e      	ldr	r3, [pc, #376]	; (847bc <noOS_bootup_sequence+0x184>)
   84642:	4798      	blx	r3
   84644:	4602      	mov	r2, r0
   84646:	4b5e      	ldr	r3, [pc, #376]	; (847c0 <noOS_bootup_sequence+0x188>)
   84648:	681b      	ldr	r3, [r3, #0]
   8464a:	f503 7348 	add.w	r3, r3, #800	; 0x320
   8464e:	429a      	cmp	r2, r3
   84650:	d31a      	bcc.n	84688 <noOS_bootup_sequence+0x50>
        {
            ticks_blink_update = getTicks();
   84652:	4b5a      	ldr	r3, [pc, #360]	; (847bc <noOS_bootup_sequence+0x184>)
   84654:	4798      	blx	r3
   84656:	4602      	mov	r2, r0
   84658:	4b59      	ldr	r3, [pc, #356]	; (847c0 <noOS_bootup_sequence+0x188>)
   8465a:	601a      	str	r2, [r3, #0]
            
            if (blink_level)
   8465c:	4b59      	ldr	r3, [pc, #356]	; (847c4 <noOS_bootup_sequence+0x18c>)
   8465e:	781b      	ldrb	r3, [r3, #0]
   84660:	2b00      	cmp	r3, #0
   84662:	d003      	beq.n	8466c <noOS_bootup_sequence+0x34>
            {
                blink_level = 0;
   84664:	4b57      	ldr	r3, [pc, #348]	; (847c4 <noOS_bootup_sequence+0x18c>)
   84666:	2200      	movs	r2, #0
   84668:	701a      	strb	r2, [r3, #0]
   8466a:	e002      	b.n	84672 <noOS_bootup_sequence+0x3a>
            }
            else
            {
                blink_level = 1;
   8466c:	4b55      	ldr	r3, [pc, #340]	; (847c4 <noOS_bootup_sequence+0x18c>)
   8466e:	2201      	movs	r2, #1
   84670:	701a      	strb	r2, [r3, #0]
            }
            
            ioport_set_pin_level(LED_BAT, blink_level);
   84672:	4b54      	ldr	r3, [pc, #336]	; (847c4 <noOS_bootup_sequence+0x18c>)
   84674:	781b      	ldrb	r3, [r3, #0]
   84676:	2b00      	cmp	r3, #0
   84678:	bf14      	ite	ne
   8467a:	2301      	movne	r3, #1
   8467c:	2300      	moveq	r3, #0
   8467e:	b2db      	uxtb	r3, r3
   84680:	4619      	mov	r1, r3
   84682:	2066      	movs	r0, #102	; 0x66
   84684:	4b50      	ldr	r3, [pc, #320]	; (847c8 <noOS_bootup_sequence+0x190>)
   84686:	4798      	blx	r3
        }
        
        if (getTicks() >= (ticks_dot_update + 500))
   84688:	4b4c      	ldr	r3, [pc, #304]	; (847bc <noOS_bootup_sequence+0x184>)
   8468a:	4798      	blx	r3
   8468c:	4602      	mov	r2, r0
   8468e:	4b4f      	ldr	r3, [pc, #316]	; (847cc <noOS_bootup_sequence+0x194>)
   84690:	681b      	ldr	r3, [r3, #0]
   84692:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
   84696:	429a      	cmp	r2, r3
   84698:	d315      	bcc.n	846c6 <noOS_bootup_sequence+0x8e>
        {
            ticks_dot_update = getTicks();
   8469a:	4b48      	ldr	r3, [pc, #288]	; (847bc <noOS_bootup_sequence+0x184>)
   8469c:	4798      	blx	r3
   8469e:	4602      	mov	r2, r0
   846a0:	4b4a      	ldr	r3, [pc, #296]	; (847cc <noOS_bootup_sequence+0x194>)
   846a2:	601a      	str	r2, [r3, #0]
            
            if (dots < 3)
   846a4:	4b4a      	ldr	r3, [pc, #296]	; (847d0 <noOS_bootup_sequence+0x198>)
   846a6:	781b      	ldrb	r3, [r3, #0]
   846a8:	2b02      	cmp	r3, #2
   846aa:	d806      	bhi.n	846ba <noOS_bootup_sequence+0x82>
            {
                dots++;
   846ac:	4b48      	ldr	r3, [pc, #288]	; (847d0 <noOS_bootup_sequence+0x198>)
   846ae:	781b      	ldrb	r3, [r3, #0]
   846b0:	3301      	adds	r3, #1
   846b2:	b2da      	uxtb	r2, r3
   846b4:	4b46      	ldr	r3, [pc, #280]	; (847d0 <noOS_bootup_sequence+0x198>)
   846b6:	701a      	strb	r2, [r3, #0]
   846b8:	e002      	b.n	846c0 <noOS_bootup_sequence+0x88>
            }
            else
            {
                dots = 0;
   846ba:	4b45      	ldr	r3, [pc, #276]	; (847d0 <noOS_bootup_sequence+0x198>)
   846bc:	2200      	movs	r2, #0
   846be:	701a      	strb	r2, [r3, #0]
            }
            
            update_dots = 1;
   846c0:	4b44      	ldr	r3, [pc, #272]	; (847d4 <noOS_bootup_sequence+0x19c>)
   846c2:	2201      	movs	r2, #1
   846c4:	701a      	strb	r2, [r3, #0]
        }
        
        if (update_dots)
   846c6:	4b43      	ldr	r3, [pc, #268]	; (847d4 <noOS_bootup_sequence+0x19c>)
   846c8:	781b      	ldrb	r3, [r3, #0]
   846ca:	2b00      	cmp	r3, #0
   846cc:	d02b      	beq.n	84726 <noOS_bootup_sequence+0xee>
        {
            update_dots = 0;
   846ce:	4b41      	ldr	r3, [pc, #260]	; (847d4 <noOS_bootup_sequence+0x19c>)
   846d0:	2200      	movs	r2, #0
   846d2:	701a      	strb	r2, [r3, #0]
            
            switch (dots)
   846d4:	4b3e      	ldr	r3, [pc, #248]	; (847d0 <noOS_bootup_sequence+0x198>)
   846d6:	781b      	ldrb	r3, [r3, #0]
   846d8:	2b03      	cmp	r3, #3
   846da:	d823      	bhi.n	84724 <noOS_bootup_sequence+0xec>
   846dc:	a201      	add	r2, pc, #4	; (adr r2, 846e4 <noOS_bootup_sequence+0xac>)
   846de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   846e2:	bf00      	nop
   846e4:	000846f5 	.word	0x000846f5
   846e8:	00084701 	.word	0x00084701
   846ec:	0008470d 	.word	0x0008470d
   846f0:	00084719 	.word	0x00084719
            {
                case 0:
                lcd_print_s(2, 2, "booting noOS   ");
   846f4:	4a38      	ldr	r2, [pc, #224]	; (847d8 <noOS_bootup_sequence+0x1a0>)
   846f6:	2102      	movs	r1, #2
   846f8:	2002      	movs	r0, #2
   846fa:	4b38      	ldr	r3, [pc, #224]	; (847dc <noOS_bootup_sequence+0x1a4>)
   846fc:	4798      	blx	r3
                break;
   846fe:	e012      	b.n	84726 <noOS_bootup_sequence+0xee>
                case 1:
                lcd_print_s(2, 14, ".");
   84700:	4a37      	ldr	r2, [pc, #220]	; (847e0 <noOS_bootup_sequence+0x1a8>)
   84702:	210e      	movs	r1, #14
   84704:	2002      	movs	r0, #2
   84706:	4b35      	ldr	r3, [pc, #212]	; (847dc <noOS_bootup_sequence+0x1a4>)
   84708:	4798      	blx	r3
                break;
   8470a:	e00c      	b.n	84726 <noOS_bootup_sequence+0xee>
                case 2:
                lcd_print_s(2, 15, ".");
   8470c:	4a34      	ldr	r2, [pc, #208]	; (847e0 <noOS_bootup_sequence+0x1a8>)
   8470e:	210f      	movs	r1, #15
   84710:	2002      	movs	r0, #2
   84712:	4b32      	ldr	r3, [pc, #200]	; (847dc <noOS_bootup_sequence+0x1a4>)
   84714:	4798      	blx	r3
                break;
   84716:	e006      	b.n	84726 <noOS_bootup_sequence+0xee>
                case 3:
                lcd_print_s(2, 16, ".");
   84718:	4a31      	ldr	r2, [pc, #196]	; (847e0 <noOS_bootup_sequence+0x1a8>)
   8471a:	2110      	movs	r1, #16
   8471c:	2002      	movs	r0, #2
   8471e:	4b2f      	ldr	r3, [pc, #188]	; (847dc <noOS_bootup_sequence+0x1a4>)
   84720:	4798      	blx	r3
                break;
   84722:	e000      	b.n	84726 <noOS_bootup_sequence+0xee>
                default:
                break;
   84724:	bf00      	nop
    while (!ioport_get_pin_level(RPI2) && ioport_get_pin_level(PB_MID))
   84726:	2008      	movs	r0, #8
   84728:	4b2e      	ldr	r3, [pc, #184]	; (847e4 <noOS_bootup_sequence+0x1ac>)
   8472a:	4798      	blx	r3
   8472c:	4603      	mov	r3, r0
   8472e:	f083 0301 	eor.w	r3, r3, #1
   84732:	b2db      	uxtb	r3, r3
   84734:	2b00      	cmp	r3, #0
   84736:	d006      	beq.n	84746 <noOS_bootup_sequence+0x10e>
   84738:	2062      	movs	r0, #98	; 0x62
   8473a:	4b2a      	ldr	r3, [pc, #168]	; (847e4 <noOS_bootup_sequence+0x1ac>)
   8473c:	4798      	blx	r3
   8473e:	4603      	mov	r3, r0
   84740:	2b00      	cmp	r3, #0
   84742:	f47f af7d 	bne.w	84640 <noOS_bootup_sequence+0x8>
            }
        }
    }
    
    for(int i = 0; i< 3; i++)
   84746:	2300      	movs	r3, #0
   84748:	607b      	str	r3, [r7, #4]
   8474a:	e030      	b.n	847ae <noOS_bootup_sequence+0x176>
    {
        ioport_set_pin_level(LED_ONBOARD, 1);
   8474c:	2101      	movs	r1, #1
   8474e:	206a      	movs	r0, #106	; 0x6a
   84750:	4b1d      	ldr	r3, [pc, #116]	; (847c8 <noOS_bootup_sequence+0x190>)
   84752:	4798      	blx	r3
        ioport_set_pin_level(LED_BAT, 1);
   84754:	2101      	movs	r1, #1
   84756:	2066      	movs	r0, #102	; 0x66
   84758:	4b1b      	ldr	r3, [pc, #108]	; (847c8 <noOS_bootup_sequence+0x190>)
   8475a:	4798      	blx	r3
        ioport_set_pin_level(LED_M1, 1);
   8475c:	2101      	movs	r1, #1
   8475e:	2067      	movs	r0, #103	; 0x67
   84760:	4b19      	ldr	r3, [pc, #100]	; (847c8 <noOS_bootup_sequence+0x190>)
   84762:	4798      	blx	r3
        ioport_set_pin_level(LED_M2, 1);
   84764:	2101      	movs	r1, #1
   84766:	2068      	movs	r0, #104	; 0x68
   84768:	4b17      	ldr	r3, [pc, #92]	; (847c8 <noOS_bootup_sequence+0x190>)
   8476a:	4798      	blx	r3
        ioport_set_pin_level(LED_M3, 1);
   8476c:	2101      	movs	r1, #1
   8476e:	2069      	movs	r0, #105	; 0x69
   84770:	4b15      	ldr	r3, [pc, #84]	; (847c8 <noOS_bootup_sequence+0x190>)
   84772:	4798      	blx	r3
        mdelay(100);
   84774:	2064      	movs	r0, #100	; 0x64
   84776:	4b1c      	ldr	r3, [pc, #112]	; (847e8 <noOS_bootup_sequence+0x1b0>)
   84778:	4798      	blx	r3
        ioport_set_pin_level(LED_ONBOARD, 0);
   8477a:	2100      	movs	r1, #0
   8477c:	206a      	movs	r0, #106	; 0x6a
   8477e:	4b12      	ldr	r3, [pc, #72]	; (847c8 <noOS_bootup_sequence+0x190>)
   84780:	4798      	blx	r3
        ioport_set_pin_level(LED_BAT, 0);
   84782:	2100      	movs	r1, #0
   84784:	2066      	movs	r0, #102	; 0x66
   84786:	4b10      	ldr	r3, [pc, #64]	; (847c8 <noOS_bootup_sequence+0x190>)
   84788:	4798      	blx	r3
        ioport_set_pin_level(LED_M1, 0);
   8478a:	2100      	movs	r1, #0
   8478c:	2067      	movs	r0, #103	; 0x67
   8478e:	4b0e      	ldr	r3, [pc, #56]	; (847c8 <noOS_bootup_sequence+0x190>)
   84790:	4798      	blx	r3
        ioport_set_pin_level(LED_M2, 0);
   84792:	2100      	movs	r1, #0
   84794:	2068      	movs	r0, #104	; 0x68
   84796:	4b0c      	ldr	r3, [pc, #48]	; (847c8 <noOS_bootup_sequence+0x190>)
   84798:	4798      	blx	r3
        ioport_set_pin_level(LED_M3, 0);
   8479a:	2100      	movs	r1, #0
   8479c:	2069      	movs	r0, #105	; 0x69
   8479e:	4b0a      	ldr	r3, [pc, #40]	; (847c8 <noOS_bootup_sequence+0x190>)
   847a0:	4798      	blx	r3
        mdelay(100);
   847a2:	2064      	movs	r0, #100	; 0x64
   847a4:	4b10      	ldr	r3, [pc, #64]	; (847e8 <noOS_bootup_sequence+0x1b0>)
   847a6:	4798      	blx	r3
    for(int i = 0; i< 3; i++)
   847a8:	687b      	ldr	r3, [r7, #4]
   847aa:	3301      	adds	r3, #1
   847ac:	607b      	str	r3, [r7, #4]
   847ae:	687b      	ldr	r3, [r7, #4]
   847b0:	2b02      	cmp	r3, #2
   847b2:	ddcb      	ble.n	8474c <noOS_bootup_sequence+0x114>
    }
}
   847b4:	bf00      	nop
   847b6:	3708      	adds	r7, #8
   847b8:	46bd      	mov	sp, r7
   847ba:	bd80      	pop	{r7, pc}
   847bc:	00083085 	.word	0x00083085
   847c0:	20070fe0 	.word	0x20070fe0
   847c4:	20070fdc 	.word	0x20070fdc
   847c8:	000844bd 	.word	0x000844bd
   847cc:	20070fe4 	.word	0x20070fe4
   847d0:	20070dd0 	.word	0x20070dd0
   847d4:	200701a0 	.word	0x200701a0
   847d8:	00089844 	.word	0x00089844
   847dc:	0008169d 	.word	0x0008169d
   847e0:	00089854 	.word	0x00089854
   847e4:	00084527 	.word	0x00084527
   847e8:	00083099 	.word	0x00083099

000847ec <set_led>:

void set_led(ioport_pin_t pin, Bool level)
{
   847ec:	b580      	push	{r7, lr}
   847ee:	b082      	sub	sp, #8
   847f0:	af00      	add	r7, sp, #0
   847f2:	6078      	str	r0, [r7, #4]
   847f4:	460b      	mov	r3, r1
   847f6:	70fb      	strb	r3, [r7, #3]
    if (allow_leds)
   847f8:	4b0b      	ldr	r3, [pc, #44]	; (84828 <set_led+0x3c>)
   847fa:	781b      	ldrb	r3, [r3, #0]
   847fc:	2b00      	cmp	r3, #0
   847fe:	d00a      	beq.n	84816 <set_led+0x2a>
    {
        ioport_set_pin_level(pin, level);
   84800:	78fb      	ldrb	r3, [r7, #3]
   84802:	2b00      	cmp	r3, #0
   84804:	bf14      	ite	ne
   84806:	2301      	movne	r3, #1
   84808:	2300      	moveq	r3, #0
   8480a:	b2db      	uxtb	r3, r3
   8480c:	4619      	mov	r1, r3
   8480e:	6878      	ldr	r0, [r7, #4]
   84810:	4b06      	ldr	r3, [pc, #24]	; (8482c <set_led+0x40>)
   84812:	4798      	blx	r3
    }
    else
    {
        ioport_set_pin_level(pin, 0);
    }
}
   84814:	e003      	b.n	8481e <set_led+0x32>
        ioport_set_pin_level(pin, 0);
   84816:	2100      	movs	r1, #0
   84818:	6878      	ldr	r0, [r7, #4]
   8481a:	4b04      	ldr	r3, [pc, #16]	; (8482c <set_led+0x40>)
   8481c:	4798      	blx	r3
}
   8481e:	bf00      	nop
   84820:	3708      	adds	r7, #8
   84822:	46bd      	mov	sp, r7
   84824:	bd80      	pop	{r7, pc}
   84826:	bf00      	nop
   84828:	2007018d 	.word	0x2007018d
   8482c:	000844bd 	.word	0x000844bd

00084830 <__aeabi_drsub>:
   84830:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   84834:	e002      	b.n	8483c <__adddf3>
   84836:	bf00      	nop

00084838 <__aeabi_dsub>:
   84838:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0008483c <__adddf3>:
   8483c:	b530      	push	{r4, r5, lr}
   8483e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   84842:	ea4f 0543 	mov.w	r5, r3, lsl #1
   84846:	ea94 0f05 	teq	r4, r5
   8484a:	bf08      	it	eq
   8484c:	ea90 0f02 	teqeq	r0, r2
   84850:	bf1f      	itttt	ne
   84852:	ea54 0c00 	orrsne.w	ip, r4, r0
   84856:	ea55 0c02 	orrsne.w	ip, r5, r2
   8485a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8485e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   84862:	f000 80e2 	beq.w	84a2a <__adddf3+0x1ee>
   84866:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8486a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8486e:	bfb8      	it	lt
   84870:	426d      	neglt	r5, r5
   84872:	dd0c      	ble.n	8488e <__adddf3+0x52>
   84874:	442c      	add	r4, r5
   84876:	ea80 0202 	eor.w	r2, r0, r2
   8487a:	ea81 0303 	eor.w	r3, r1, r3
   8487e:	ea82 0000 	eor.w	r0, r2, r0
   84882:	ea83 0101 	eor.w	r1, r3, r1
   84886:	ea80 0202 	eor.w	r2, r0, r2
   8488a:	ea81 0303 	eor.w	r3, r1, r3
   8488e:	2d36      	cmp	r5, #54	; 0x36
   84890:	bf88      	it	hi
   84892:	bd30      	pophi	{r4, r5, pc}
   84894:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   84898:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8489c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   848a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   848a4:	d002      	beq.n	848ac <__adddf3+0x70>
   848a6:	4240      	negs	r0, r0
   848a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   848ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   848b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   848b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   848b8:	d002      	beq.n	848c0 <__adddf3+0x84>
   848ba:	4252      	negs	r2, r2
   848bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   848c0:	ea94 0f05 	teq	r4, r5
   848c4:	f000 80a7 	beq.w	84a16 <__adddf3+0x1da>
   848c8:	f1a4 0401 	sub.w	r4, r4, #1
   848cc:	f1d5 0e20 	rsbs	lr, r5, #32
   848d0:	db0d      	blt.n	848ee <__adddf3+0xb2>
   848d2:	fa02 fc0e 	lsl.w	ip, r2, lr
   848d6:	fa22 f205 	lsr.w	r2, r2, r5
   848da:	1880      	adds	r0, r0, r2
   848dc:	f141 0100 	adc.w	r1, r1, #0
   848e0:	fa03 f20e 	lsl.w	r2, r3, lr
   848e4:	1880      	adds	r0, r0, r2
   848e6:	fa43 f305 	asr.w	r3, r3, r5
   848ea:	4159      	adcs	r1, r3
   848ec:	e00e      	b.n	8490c <__adddf3+0xd0>
   848ee:	f1a5 0520 	sub.w	r5, r5, #32
   848f2:	f10e 0e20 	add.w	lr, lr, #32
   848f6:	2a01      	cmp	r2, #1
   848f8:	fa03 fc0e 	lsl.w	ip, r3, lr
   848fc:	bf28      	it	cs
   848fe:	f04c 0c02 	orrcs.w	ip, ip, #2
   84902:	fa43 f305 	asr.w	r3, r3, r5
   84906:	18c0      	adds	r0, r0, r3
   84908:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   8490c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   84910:	d507      	bpl.n	84922 <__adddf3+0xe6>
   84912:	f04f 0e00 	mov.w	lr, #0
   84916:	f1dc 0c00 	rsbs	ip, ip, #0
   8491a:	eb7e 0000 	sbcs.w	r0, lr, r0
   8491e:	eb6e 0101 	sbc.w	r1, lr, r1
   84922:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   84926:	d31b      	bcc.n	84960 <__adddf3+0x124>
   84928:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   8492c:	d30c      	bcc.n	84948 <__adddf3+0x10c>
   8492e:	0849      	lsrs	r1, r1, #1
   84930:	ea5f 0030 	movs.w	r0, r0, rrx
   84934:	ea4f 0c3c 	mov.w	ip, ip, rrx
   84938:	f104 0401 	add.w	r4, r4, #1
   8493c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   84940:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   84944:	f080 809a 	bcs.w	84a7c <__adddf3+0x240>
   84948:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8494c:	bf08      	it	eq
   8494e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   84952:	f150 0000 	adcs.w	r0, r0, #0
   84956:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8495a:	ea41 0105 	orr.w	r1, r1, r5
   8495e:	bd30      	pop	{r4, r5, pc}
   84960:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   84964:	4140      	adcs	r0, r0
   84966:	eb41 0101 	adc.w	r1, r1, r1
   8496a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8496e:	f1a4 0401 	sub.w	r4, r4, #1
   84972:	d1e9      	bne.n	84948 <__adddf3+0x10c>
   84974:	f091 0f00 	teq	r1, #0
   84978:	bf04      	itt	eq
   8497a:	4601      	moveq	r1, r0
   8497c:	2000      	moveq	r0, #0
   8497e:	fab1 f381 	clz	r3, r1
   84982:	bf08      	it	eq
   84984:	3320      	addeq	r3, #32
   84986:	f1a3 030b 	sub.w	r3, r3, #11
   8498a:	f1b3 0220 	subs.w	r2, r3, #32
   8498e:	da0c      	bge.n	849aa <__adddf3+0x16e>
   84990:	320c      	adds	r2, #12
   84992:	dd08      	ble.n	849a6 <__adddf3+0x16a>
   84994:	f102 0c14 	add.w	ip, r2, #20
   84998:	f1c2 020c 	rsb	r2, r2, #12
   8499c:	fa01 f00c 	lsl.w	r0, r1, ip
   849a0:	fa21 f102 	lsr.w	r1, r1, r2
   849a4:	e00c      	b.n	849c0 <__adddf3+0x184>
   849a6:	f102 0214 	add.w	r2, r2, #20
   849aa:	bfd8      	it	le
   849ac:	f1c2 0c20 	rsble	ip, r2, #32
   849b0:	fa01 f102 	lsl.w	r1, r1, r2
   849b4:	fa20 fc0c 	lsr.w	ip, r0, ip
   849b8:	bfdc      	itt	le
   849ba:	ea41 010c 	orrle.w	r1, r1, ip
   849be:	4090      	lslle	r0, r2
   849c0:	1ae4      	subs	r4, r4, r3
   849c2:	bfa2      	ittt	ge
   849c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   849c8:	4329      	orrge	r1, r5
   849ca:	bd30      	popge	{r4, r5, pc}
   849cc:	ea6f 0404 	mvn.w	r4, r4
   849d0:	3c1f      	subs	r4, #31
   849d2:	da1c      	bge.n	84a0e <__adddf3+0x1d2>
   849d4:	340c      	adds	r4, #12
   849d6:	dc0e      	bgt.n	849f6 <__adddf3+0x1ba>
   849d8:	f104 0414 	add.w	r4, r4, #20
   849dc:	f1c4 0220 	rsb	r2, r4, #32
   849e0:	fa20 f004 	lsr.w	r0, r0, r4
   849e4:	fa01 f302 	lsl.w	r3, r1, r2
   849e8:	ea40 0003 	orr.w	r0, r0, r3
   849ec:	fa21 f304 	lsr.w	r3, r1, r4
   849f0:	ea45 0103 	orr.w	r1, r5, r3
   849f4:	bd30      	pop	{r4, r5, pc}
   849f6:	f1c4 040c 	rsb	r4, r4, #12
   849fa:	f1c4 0220 	rsb	r2, r4, #32
   849fe:	fa20 f002 	lsr.w	r0, r0, r2
   84a02:	fa01 f304 	lsl.w	r3, r1, r4
   84a06:	ea40 0003 	orr.w	r0, r0, r3
   84a0a:	4629      	mov	r1, r5
   84a0c:	bd30      	pop	{r4, r5, pc}
   84a0e:	fa21 f004 	lsr.w	r0, r1, r4
   84a12:	4629      	mov	r1, r5
   84a14:	bd30      	pop	{r4, r5, pc}
   84a16:	f094 0f00 	teq	r4, #0
   84a1a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   84a1e:	bf06      	itte	eq
   84a20:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   84a24:	3401      	addeq	r4, #1
   84a26:	3d01      	subne	r5, #1
   84a28:	e74e      	b.n	848c8 <__adddf3+0x8c>
   84a2a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   84a2e:	bf18      	it	ne
   84a30:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   84a34:	d029      	beq.n	84a8a <__adddf3+0x24e>
   84a36:	ea94 0f05 	teq	r4, r5
   84a3a:	bf08      	it	eq
   84a3c:	ea90 0f02 	teqeq	r0, r2
   84a40:	d005      	beq.n	84a4e <__adddf3+0x212>
   84a42:	ea54 0c00 	orrs.w	ip, r4, r0
   84a46:	bf04      	itt	eq
   84a48:	4619      	moveq	r1, r3
   84a4a:	4610      	moveq	r0, r2
   84a4c:	bd30      	pop	{r4, r5, pc}
   84a4e:	ea91 0f03 	teq	r1, r3
   84a52:	bf1e      	ittt	ne
   84a54:	2100      	movne	r1, #0
   84a56:	2000      	movne	r0, #0
   84a58:	bd30      	popne	{r4, r5, pc}
   84a5a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   84a5e:	d105      	bne.n	84a6c <__adddf3+0x230>
   84a60:	0040      	lsls	r0, r0, #1
   84a62:	4149      	adcs	r1, r1
   84a64:	bf28      	it	cs
   84a66:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   84a6a:	bd30      	pop	{r4, r5, pc}
   84a6c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   84a70:	bf3c      	itt	cc
   84a72:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   84a76:	bd30      	popcc	{r4, r5, pc}
   84a78:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   84a7c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   84a80:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   84a84:	f04f 0000 	mov.w	r0, #0
   84a88:	bd30      	pop	{r4, r5, pc}
   84a8a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   84a8e:	bf1a      	itte	ne
   84a90:	4619      	movne	r1, r3
   84a92:	4610      	movne	r0, r2
   84a94:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   84a98:	bf1c      	itt	ne
   84a9a:	460b      	movne	r3, r1
   84a9c:	4602      	movne	r2, r0
   84a9e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   84aa2:	bf06      	itte	eq
   84aa4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   84aa8:	ea91 0f03 	teqeq	r1, r3
   84aac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   84ab0:	bd30      	pop	{r4, r5, pc}
   84ab2:	bf00      	nop

00084ab4 <__aeabi_ui2d>:
   84ab4:	f090 0f00 	teq	r0, #0
   84ab8:	bf04      	itt	eq
   84aba:	2100      	moveq	r1, #0
   84abc:	4770      	bxeq	lr
   84abe:	b530      	push	{r4, r5, lr}
   84ac0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   84ac4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   84ac8:	f04f 0500 	mov.w	r5, #0
   84acc:	f04f 0100 	mov.w	r1, #0
   84ad0:	e750      	b.n	84974 <__adddf3+0x138>
   84ad2:	bf00      	nop

00084ad4 <__aeabi_i2d>:
   84ad4:	f090 0f00 	teq	r0, #0
   84ad8:	bf04      	itt	eq
   84ada:	2100      	moveq	r1, #0
   84adc:	4770      	bxeq	lr
   84ade:	b530      	push	{r4, r5, lr}
   84ae0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   84ae4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   84ae8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   84aec:	bf48      	it	mi
   84aee:	4240      	negmi	r0, r0
   84af0:	f04f 0100 	mov.w	r1, #0
   84af4:	e73e      	b.n	84974 <__adddf3+0x138>
   84af6:	bf00      	nop

00084af8 <__aeabi_f2d>:
   84af8:	0042      	lsls	r2, r0, #1
   84afa:	ea4f 01e2 	mov.w	r1, r2, asr #3
   84afe:	ea4f 0131 	mov.w	r1, r1, rrx
   84b02:	ea4f 7002 	mov.w	r0, r2, lsl #28
   84b06:	bf1f      	itttt	ne
   84b08:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   84b0c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   84b10:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   84b14:	4770      	bxne	lr
   84b16:	f092 0f00 	teq	r2, #0
   84b1a:	bf14      	ite	ne
   84b1c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   84b20:	4770      	bxeq	lr
   84b22:	b530      	push	{r4, r5, lr}
   84b24:	f44f 7460 	mov.w	r4, #896	; 0x380
   84b28:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   84b2c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   84b30:	e720      	b.n	84974 <__adddf3+0x138>
   84b32:	bf00      	nop

00084b34 <__aeabi_ul2d>:
   84b34:	ea50 0201 	orrs.w	r2, r0, r1
   84b38:	bf08      	it	eq
   84b3a:	4770      	bxeq	lr
   84b3c:	b530      	push	{r4, r5, lr}
   84b3e:	f04f 0500 	mov.w	r5, #0
   84b42:	e00a      	b.n	84b5a <__aeabi_l2d+0x16>

00084b44 <__aeabi_l2d>:
   84b44:	ea50 0201 	orrs.w	r2, r0, r1
   84b48:	bf08      	it	eq
   84b4a:	4770      	bxeq	lr
   84b4c:	b530      	push	{r4, r5, lr}
   84b4e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   84b52:	d502      	bpl.n	84b5a <__aeabi_l2d+0x16>
   84b54:	4240      	negs	r0, r0
   84b56:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   84b5a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   84b5e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   84b62:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   84b66:	f43f aedc 	beq.w	84922 <__adddf3+0xe6>
   84b6a:	f04f 0203 	mov.w	r2, #3
   84b6e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   84b72:	bf18      	it	ne
   84b74:	3203      	addne	r2, #3
   84b76:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   84b7a:	bf18      	it	ne
   84b7c:	3203      	addne	r2, #3
   84b7e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   84b82:	f1c2 0320 	rsb	r3, r2, #32
   84b86:	fa00 fc03 	lsl.w	ip, r0, r3
   84b8a:	fa20 f002 	lsr.w	r0, r0, r2
   84b8e:	fa01 fe03 	lsl.w	lr, r1, r3
   84b92:	ea40 000e 	orr.w	r0, r0, lr
   84b96:	fa21 f102 	lsr.w	r1, r1, r2
   84b9a:	4414      	add	r4, r2
   84b9c:	e6c1      	b.n	84922 <__adddf3+0xe6>
   84b9e:	bf00      	nop

00084ba0 <__aeabi_dmul>:
   84ba0:	b570      	push	{r4, r5, r6, lr}
   84ba2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   84ba6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   84baa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   84bae:	bf1d      	ittte	ne
   84bb0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   84bb4:	ea94 0f0c 	teqne	r4, ip
   84bb8:	ea95 0f0c 	teqne	r5, ip
   84bbc:	f000 f8de 	bleq	84d7c <__aeabi_dmul+0x1dc>
   84bc0:	442c      	add	r4, r5
   84bc2:	ea81 0603 	eor.w	r6, r1, r3
   84bc6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   84bca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   84bce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   84bd2:	bf18      	it	ne
   84bd4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   84bd8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   84bdc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   84be0:	d038      	beq.n	84c54 <__aeabi_dmul+0xb4>
   84be2:	fba0 ce02 	umull	ip, lr, r0, r2
   84be6:	f04f 0500 	mov.w	r5, #0
   84bea:	fbe1 e502 	umlal	lr, r5, r1, r2
   84bee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   84bf2:	fbe0 e503 	umlal	lr, r5, r0, r3
   84bf6:	f04f 0600 	mov.w	r6, #0
   84bfa:	fbe1 5603 	umlal	r5, r6, r1, r3
   84bfe:	f09c 0f00 	teq	ip, #0
   84c02:	bf18      	it	ne
   84c04:	f04e 0e01 	orrne.w	lr, lr, #1
   84c08:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   84c0c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   84c10:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   84c14:	d204      	bcs.n	84c20 <__aeabi_dmul+0x80>
   84c16:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   84c1a:	416d      	adcs	r5, r5
   84c1c:	eb46 0606 	adc.w	r6, r6, r6
   84c20:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   84c24:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   84c28:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   84c2c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   84c30:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   84c34:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   84c38:	bf88      	it	hi
   84c3a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   84c3e:	d81e      	bhi.n	84c7e <__aeabi_dmul+0xde>
   84c40:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   84c44:	bf08      	it	eq
   84c46:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   84c4a:	f150 0000 	adcs.w	r0, r0, #0
   84c4e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   84c52:	bd70      	pop	{r4, r5, r6, pc}
   84c54:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   84c58:	ea46 0101 	orr.w	r1, r6, r1
   84c5c:	ea40 0002 	orr.w	r0, r0, r2
   84c60:	ea81 0103 	eor.w	r1, r1, r3
   84c64:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   84c68:	bfc2      	ittt	gt
   84c6a:	ebd4 050c 	rsbsgt	r5, r4, ip
   84c6e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   84c72:	bd70      	popgt	{r4, r5, r6, pc}
   84c74:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   84c78:	f04f 0e00 	mov.w	lr, #0
   84c7c:	3c01      	subs	r4, #1
   84c7e:	f300 80ab 	bgt.w	84dd8 <__aeabi_dmul+0x238>
   84c82:	f114 0f36 	cmn.w	r4, #54	; 0x36
   84c86:	bfde      	ittt	le
   84c88:	2000      	movle	r0, #0
   84c8a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   84c8e:	bd70      	pople	{r4, r5, r6, pc}
   84c90:	f1c4 0400 	rsb	r4, r4, #0
   84c94:	3c20      	subs	r4, #32
   84c96:	da35      	bge.n	84d04 <__aeabi_dmul+0x164>
   84c98:	340c      	adds	r4, #12
   84c9a:	dc1b      	bgt.n	84cd4 <__aeabi_dmul+0x134>
   84c9c:	f104 0414 	add.w	r4, r4, #20
   84ca0:	f1c4 0520 	rsb	r5, r4, #32
   84ca4:	fa00 f305 	lsl.w	r3, r0, r5
   84ca8:	fa20 f004 	lsr.w	r0, r0, r4
   84cac:	fa01 f205 	lsl.w	r2, r1, r5
   84cb0:	ea40 0002 	orr.w	r0, r0, r2
   84cb4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   84cb8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   84cbc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   84cc0:	fa21 f604 	lsr.w	r6, r1, r4
   84cc4:	eb42 0106 	adc.w	r1, r2, r6
   84cc8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   84ccc:	bf08      	it	eq
   84cce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   84cd2:	bd70      	pop	{r4, r5, r6, pc}
   84cd4:	f1c4 040c 	rsb	r4, r4, #12
   84cd8:	f1c4 0520 	rsb	r5, r4, #32
   84cdc:	fa00 f304 	lsl.w	r3, r0, r4
   84ce0:	fa20 f005 	lsr.w	r0, r0, r5
   84ce4:	fa01 f204 	lsl.w	r2, r1, r4
   84ce8:	ea40 0002 	orr.w	r0, r0, r2
   84cec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   84cf0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   84cf4:	f141 0100 	adc.w	r1, r1, #0
   84cf8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   84cfc:	bf08      	it	eq
   84cfe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   84d02:	bd70      	pop	{r4, r5, r6, pc}
   84d04:	f1c4 0520 	rsb	r5, r4, #32
   84d08:	fa00 f205 	lsl.w	r2, r0, r5
   84d0c:	ea4e 0e02 	orr.w	lr, lr, r2
   84d10:	fa20 f304 	lsr.w	r3, r0, r4
   84d14:	fa01 f205 	lsl.w	r2, r1, r5
   84d18:	ea43 0302 	orr.w	r3, r3, r2
   84d1c:	fa21 f004 	lsr.w	r0, r1, r4
   84d20:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   84d24:	fa21 f204 	lsr.w	r2, r1, r4
   84d28:	ea20 0002 	bic.w	r0, r0, r2
   84d2c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   84d30:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   84d34:	bf08      	it	eq
   84d36:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   84d3a:	bd70      	pop	{r4, r5, r6, pc}
   84d3c:	f094 0f00 	teq	r4, #0
   84d40:	d10f      	bne.n	84d62 <__aeabi_dmul+0x1c2>
   84d42:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   84d46:	0040      	lsls	r0, r0, #1
   84d48:	eb41 0101 	adc.w	r1, r1, r1
   84d4c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   84d50:	bf08      	it	eq
   84d52:	3c01      	subeq	r4, #1
   84d54:	d0f7      	beq.n	84d46 <__aeabi_dmul+0x1a6>
   84d56:	ea41 0106 	orr.w	r1, r1, r6
   84d5a:	f095 0f00 	teq	r5, #0
   84d5e:	bf18      	it	ne
   84d60:	4770      	bxne	lr
   84d62:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   84d66:	0052      	lsls	r2, r2, #1
   84d68:	eb43 0303 	adc.w	r3, r3, r3
   84d6c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   84d70:	bf08      	it	eq
   84d72:	3d01      	subeq	r5, #1
   84d74:	d0f7      	beq.n	84d66 <__aeabi_dmul+0x1c6>
   84d76:	ea43 0306 	orr.w	r3, r3, r6
   84d7a:	4770      	bx	lr
   84d7c:	ea94 0f0c 	teq	r4, ip
   84d80:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   84d84:	bf18      	it	ne
   84d86:	ea95 0f0c 	teqne	r5, ip
   84d8a:	d00c      	beq.n	84da6 <__aeabi_dmul+0x206>
   84d8c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   84d90:	bf18      	it	ne
   84d92:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   84d96:	d1d1      	bne.n	84d3c <__aeabi_dmul+0x19c>
   84d98:	ea81 0103 	eor.w	r1, r1, r3
   84d9c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   84da0:	f04f 0000 	mov.w	r0, #0
   84da4:	bd70      	pop	{r4, r5, r6, pc}
   84da6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   84daa:	bf06      	itte	eq
   84dac:	4610      	moveq	r0, r2
   84dae:	4619      	moveq	r1, r3
   84db0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   84db4:	d019      	beq.n	84dea <__aeabi_dmul+0x24a>
   84db6:	ea94 0f0c 	teq	r4, ip
   84dba:	d102      	bne.n	84dc2 <__aeabi_dmul+0x222>
   84dbc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   84dc0:	d113      	bne.n	84dea <__aeabi_dmul+0x24a>
   84dc2:	ea95 0f0c 	teq	r5, ip
   84dc6:	d105      	bne.n	84dd4 <__aeabi_dmul+0x234>
   84dc8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   84dcc:	bf1c      	itt	ne
   84dce:	4610      	movne	r0, r2
   84dd0:	4619      	movne	r1, r3
   84dd2:	d10a      	bne.n	84dea <__aeabi_dmul+0x24a>
   84dd4:	ea81 0103 	eor.w	r1, r1, r3
   84dd8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   84ddc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   84de0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   84de4:	f04f 0000 	mov.w	r0, #0
   84de8:	bd70      	pop	{r4, r5, r6, pc}
   84dea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   84dee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   84df2:	bd70      	pop	{r4, r5, r6, pc}

00084df4 <__aeabi_ddiv>:
   84df4:	b570      	push	{r4, r5, r6, lr}
   84df6:	f04f 0cff 	mov.w	ip, #255	; 0xff
   84dfa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   84dfe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   84e02:	bf1d      	ittte	ne
   84e04:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   84e08:	ea94 0f0c 	teqne	r4, ip
   84e0c:	ea95 0f0c 	teqne	r5, ip
   84e10:	f000 f8a7 	bleq	84f62 <__aeabi_ddiv+0x16e>
   84e14:	eba4 0405 	sub.w	r4, r4, r5
   84e18:	ea81 0e03 	eor.w	lr, r1, r3
   84e1c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   84e20:	ea4f 3101 	mov.w	r1, r1, lsl #12
   84e24:	f000 8088 	beq.w	84f38 <__aeabi_ddiv+0x144>
   84e28:	ea4f 3303 	mov.w	r3, r3, lsl #12
   84e2c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   84e30:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   84e34:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   84e38:	ea4f 2202 	mov.w	r2, r2, lsl #8
   84e3c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   84e40:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   84e44:	ea4f 2600 	mov.w	r6, r0, lsl #8
   84e48:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   84e4c:	429d      	cmp	r5, r3
   84e4e:	bf08      	it	eq
   84e50:	4296      	cmpeq	r6, r2
   84e52:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   84e56:	f504 7440 	add.w	r4, r4, #768	; 0x300
   84e5a:	d202      	bcs.n	84e62 <__aeabi_ddiv+0x6e>
   84e5c:	085b      	lsrs	r3, r3, #1
   84e5e:	ea4f 0232 	mov.w	r2, r2, rrx
   84e62:	1ab6      	subs	r6, r6, r2
   84e64:	eb65 0503 	sbc.w	r5, r5, r3
   84e68:	085b      	lsrs	r3, r3, #1
   84e6a:	ea4f 0232 	mov.w	r2, r2, rrx
   84e6e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   84e72:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   84e76:	ebb6 0e02 	subs.w	lr, r6, r2
   84e7a:	eb75 0e03 	sbcs.w	lr, r5, r3
   84e7e:	bf22      	ittt	cs
   84e80:	1ab6      	subcs	r6, r6, r2
   84e82:	4675      	movcs	r5, lr
   84e84:	ea40 000c 	orrcs.w	r0, r0, ip
   84e88:	085b      	lsrs	r3, r3, #1
   84e8a:	ea4f 0232 	mov.w	r2, r2, rrx
   84e8e:	ebb6 0e02 	subs.w	lr, r6, r2
   84e92:	eb75 0e03 	sbcs.w	lr, r5, r3
   84e96:	bf22      	ittt	cs
   84e98:	1ab6      	subcs	r6, r6, r2
   84e9a:	4675      	movcs	r5, lr
   84e9c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   84ea0:	085b      	lsrs	r3, r3, #1
   84ea2:	ea4f 0232 	mov.w	r2, r2, rrx
   84ea6:	ebb6 0e02 	subs.w	lr, r6, r2
   84eaa:	eb75 0e03 	sbcs.w	lr, r5, r3
   84eae:	bf22      	ittt	cs
   84eb0:	1ab6      	subcs	r6, r6, r2
   84eb2:	4675      	movcs	r5, lr
   84eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   84eb8:	085b      	lsrs	r3, r3, #1
   84eba:	ea4f 0232 	mov.w	r2, r2, rrx
   84ebe:	ebb6 0e02 	subs.w	lr, r6, r2
   84ec2:	eb75 0e03 	sbcs.w	lr, r5, r3
   84ec6:	bf22      	ittt	cs
   84ec8:	1ab6      	subcs	r6, r6, r2
   84eca:	4675      	movcs	r5, lr
   84ecc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   84ed0:	ea55 0e06 	orrs.w	lr, r5, r6
   84ed4:	d018      	beq.n	84f08 <__aeabi_ddiv+0x114>
   84ed6:	ea4f 1505 	mov.w	r5, r5, lsl #4
   84eda:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   84ede:	ea4f 1606 	mov.w	r6, r6, lsl #4
   84ee2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   84ee6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   84eea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   84eee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   84ef2:	d1c0      	bne.n	84e76 <__aeabi_ddiv+0x82>
   84ef4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   84ef8:	d10b      	bne.n	84f12 <__aeabi_ddiv+0x11e>
   84efa:	ea41 0100 	orr.w	r1, r1, r0
   84efe:	f04f 0000 	mov.w	r0, #0
   84f02:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   84f06:	e7b6      	b.n	84e76 <__aeabi_ddiv+0x82>
   84f08:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   84f0c:	bf04      	itt	eq
   84f0e:	4301      	orreq	r1, r0
   84f10:	2000      	moveq	r0, #0
   84f12:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   84f16:	bf88      	it	hi
   84f18:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   84f1c:	f63f aeaf 	bhi.w	84c7e <__aeabi_dmul+0xde>
   84f20:	ebb5 0c03 	subs.w	ip, r5, r3
   84f24:	bf04      	itt	eq
   84f26:	ebb6 0c02 	subseq.w	ip, r6, r2
   84f2a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   84f2e:	f150 0000 	adcs.w	r0, r0, #0
   84f32:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   84f36:	bd70      	pop	{r4, r5, r6, pc}
   84f38:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   84f3c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   84f40:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   84f44:	bfc2      	ittt	gt
   84f46:	ebd4 050c 	rsbsgt	r5, r4, ip
   84f4a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   84f4e:	bd70      	popgt	{r4, r5, r6, pc}
   84f50:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   84f54:	f04f 0e00 	mov.w	lr, #0
   84f58:	3c01      	subs	r4, #1
   84f5a:	e690      	b.n	84c7e <__aeabi_dmul+0xde>
   84f5c:	ea45 0e06 	orr.w	lr, r5, r6
   84f60:	e68d      	b.n	84c7e <__aeabi_dmul+0xde>
   84f62:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   84f66:	ea94 0f0c 	teq	r4, ip
   84f6a:	bf08      	it	eq
   84f6c:	ea95 0f0c 	teqeq	r5, ip
   84f70:	f43f af3b 	beq.w	84dea <__aeabi_dmul+0x24a>
   84f74:	ea94 0f0c 	teq	r4, ip
   84f78:	d10a      	bne.n	84f90 <__aeabi_ddiv+0x19c>
   84f7a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   84f7e:	f47f af34 	bne.w	84dea <__aeabi_dmul+0x24a>
   84f82:	ea95 0f0c 	teq	r5, ip
   84f86:	f47f af25 	bne.w	84dd4 <__aeabi_dmul+0x234>
   84f8a:	4610      	mov	r0, r2
   84f8c:	4619      	mov	r1, r3
   84f8e:	e72c      	b.n	84dea <__aeabi_dmul+0x24a>
   84f90:	ea95 0f0c 	teq	r5, ip
   84f94:	d106      	bne.n	84fa4 <__aeabi_ddiv+0x1b0>
   84f96:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   84f9a:	f43f aefd 	beq.w	84d98 <__aeabi_dmul+0x1f8>
   84f9e:	4610      	mov	r0, r2
   84fa0:	4619      	mov	r1, r3
   84fa2:	e722      	b.n	84dea <__aeabi_dmul+0x24a>
   84fa4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   84fa8:	bf18      	it	ne
   84faa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   84fae:	f47f aec5 	bne.w	84d3c <__aeabi_dmul+0x19c>
   84fb2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   84fb6:	f47f af0d 	bne.w	84dd4 <__aeabi_dmul+0x234>
   84fba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   84fbe:	f47f aeeb 	bne.w	84d98 <__aeabi_dmul+0x1f8>
   84fc2:	e712      	b.n	84dea <__aeabi_dmul+0x24a>

00084fc4 <__aeabi_frsub>:
   84fc4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   84fc8:	e002      	b.n	84fd0 <__addsf3>
   84fca:	bf00      	nop

00084fcc <__aeabi_fsub>:
   84fcc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00084fd0 <__addsf3>:
   84fd0:	0042      	lsls	r2, r0, #1
   84fd2:	bf1f      	itttt	ne
   84fd4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   84fd8:	ea92 0f03 	teqne	r2, r3
   84fdc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   84fe0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   84fe4:	d06a      	beq.n	850bc <__addsf3+0xec>
   84fe6:	ea4f 6212 	mov.w	r2, r2, lsr #24
   84fea:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   84fee:	bfc1      	itttt	gt
   84ff0:	18d2      	addgt	r2, r2, r3
   84ff2:	4041      	eorgt	r1, r0
   84ff4:	4048      	eorgt	r0, r1
   84ff6:	4041      	eorgt	r1, r0
   84ff8:	bfb8      	it	lt
   84ffa:	425b      	neglt	r3, r3
   84ffc:	2b19      	cmp	r3, #25
   84ffe:	bf88      	it	hi
   85000:	4770      	bxhi	lr
   85002:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   85006:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8500a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   8500e:	bf18      	it	ne
   85010:	4240      	negne	r0, r0
   85012:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   85016:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   8501a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   8501e:	bf18      	it	ne
   85020:	4249      	negne	r1, r1
   85022:	ea92 0f03 	teq	r2, r3
   85026:	d03f      	beq.n	850a8 <__addsf3+0xd8>
   85028:	f1a2 0201 	sub.w	r2, r2, #1
   8502c:	fa41 fc03 	asr.w	ip, r1, r3
   85030:	eb10 000c 	adds.w	r0, r0, ip
   85034:	f1c3 0320 	rsb	r3, r3, #32
   85038:	fa01 f103 	lsl.w	r1, r1, r3
   8503c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   85040:	d502      	bpl.n	85048 <__addsf3+0x78>
   85042:	4249      	negs	r1, r1
   85044:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   85048:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   8504c:	d313      	bcc.n	85076 <__addsf3+0xa6>
   8504e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   85052:	d306      	bcc.n	85062 <__addsf3+0x92>
   85054:	0840      	lsrs	r0, r0, #1
   85056:	ea4f 0131 	mov.w	r1, r1, rrx
   8505a:	f102 0201 	add.w	r2, r2, #1
   8505e:	2afe      	cmp	r2, #254	; 0xfe
   85060:	d251      	bcs.n	85106 <__addsf3+0x136>
   85062:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   85066:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   8506a:	bf08      	it	eq
   8506c:	f020 0001 	biceq.w	r0, r0, #1
   85070:	ea40 0003 	orr.w	r0, r0, r3
   85074:	4770      	bx	lr
   85076:	0049      	lsls	r1, r1, #1
   85078:	eb40 0000 	adc.w	r0, r0, r0
   8507c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   85080:	f1a2 0201 	sub.w	r2, r2, #1
   85084:	d1ed      	bne.n	85062 <__addsf3+0x92>
   85086:	fab0 fc80 	clz	ip, r0
   8508a:	f1ac 0c08 	sub.w	ip, ip, #8
   8508e:	ebb2 020c 	subs.w	r2, r2, ip
   85092:	fa00 f00c 	lsl.w	r0, r0, ip
   85096:	bfaa      	itet	ge
   85098:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   8509c:	4252      	neglt	r2, r2
   8509e:	4318      	orrge	r0, r3
   850a0:	bfbc      	itt	lt
   850a2:	40d0      	lsrlt	r0, r2
   850a4:	4318      	orrlt	r0, r3
   850a6:	4770      	bx	lr
   850a8:	f092 0f00 	teq	r2, #0
   850ac:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   850b0:	bf06      	itte	eq
   850b2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   850b6:	3201      	addeq	r2, #1
   850b8:	3b01      	subne	r3, #1
   850ba:	e7b5      	b.n	85028 <__addsf3+0x58>
   850bc:	ea4f 0341 	mov.w	r3, r1, lsl #1
   850c0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   850c4:	bf18      	it	ne
   850c6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   850ca:	d021      	beq.n	85110 <__addsf3+0x140>
   850cc:	ea92 0f03 	teq	r2, r3
   850d0:	d004      	beq.n	850dc <__addsf3+0x10c>
   850d2:	f092 0f00 	teq	r2, #0
   850d6:	bf08      	it	eq
   850d8:	4608      	moveq	r0, r1
   850da:	4770      	bx	lr
   850dc:	ea90 0f01 	teq	r0, r1
   850e0:	bf1c      	itt	ne
   850e2:	2000      	movne	r0, #0
   850e4:	4770      	bxne	lr
   850e6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   850ea:	d104      	bne.n	850f6 <__addsf3+0x126>
   850ec:	0040      	lsls	r0, r0, #1
   850ee:	bf28      	it	cs
   850f0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   850f4:	4770      	bx	lr
   850f6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   850fa:	bf3c      	itt	cc
   850fc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   85100:	4770      	bxcc	lr
   85102:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   85106:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   8510a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8510e:	4770      	bx	lr
   85110:	ea7f 6222 	mvns.w	r2, r2, asr #24
   85114:	bf16      	itet	ne
   85116:	4608      	movne	r0, r1
   85118:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   8511c:	4601      	movne	r1, r0
   8511e:	0242      	lsls	r2, r0, #9
   85120:	bf06      	itte	eq
   85122:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   85126:	ea90 0f01 	teqeq	r0, r1
   8512a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   8512e:	4770      	bx	lr

00085130 <__aeabi_ui2f>:
   85130:	f04f 0300 	mov.w	r3, #0
   85134:	e004      	b.n	85140 <__aeabi_i2f+0x8>
   85136:	bf00      	nop

00085138 <__aeabi_i2f>:
   85138:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   8513c:	bf48      	it	mi
   8513e:	4240      	negmi	r0, r0
   85140:	ea5f 0c00 	movs.w	ip, r0
   85144:	bf08      	it	eq
   85146:	4770      	bxeq	lr
   85148:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   8514c:	4601      	mov	r1, r0
   8514e:	f04f 0000 	mov.w	r0, #0
   85152:	e01c      	b.n	8518e <__aeabi_l2f+0x2a>

00085154 <__aeabi_ul2f>:
   85154:	ea50 0201 	orrs.w	r2, r0, r1
   85158:	bf08      	it	eq
   8515a:	4770      	bxeq	lr
   8515c:	f04f 0300 	mov.w	r3, #0
   85160:	e00a      	b.n	85178 <__aeabi_l2f+0x14>
   85162:	bf00      	nop

00085164 <__aeabi_l2f>:
   85164:	ea50 0201 	orrs.w	r2, r0, r1
   85168:	bf08      	it	eq
   8516a:	4770      	bxeq	lr
   8516c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   85170:	d502      	bpl.n	85178 <__aeabi_l2f+0x14>
   85172:	4240      	negs	r0, r0
   85174:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85178:	ea5f 0c01 	movs.w	ip, r1
   8517c:	bf02      	ittt	eq
   8517e:	4684      	moveq	ip, r0
   85180:	4601      	moveq	r1, r0
   85182:	2000      	moveq	r0, #0
   85184:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   85188:	bf08      	it	eq
   8518a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   8518e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   85192:	fabc f28c 	clz	r2, ip
   85196:	3a08      	subs	r2, #8
   85198:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   8519c:	db10      	blt.n	851c0 <__aeabi_l2f+0x5c>
   8519e:	fa01 fc02 	lsl.w	ip, r1, r2
   851a2:	4463      	add	r3, ip
   851a4:	fa00 fc02 	lsl.w	ip, r0, r2
   851a8:	f1c2 0220 	rsb	r2, r2, #32
   851ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   851b0:	fa20 f202 	lsr.w	r2, r0, r2
   851b4:	eb43 0002 	adc.w	r0, r3, r2
   851b8:	bf08      	it	eq
   851ba:	f020 0001 	biceq.w	r0, r0, #1
   851be:	4770      	bx	lr
   851c0:	f102 0220 	add.w	r2, r2, #32
   851c4:	fa01 fc02 	lsl.w	ip, r1, r2
   851c8:	f1c2 0220 	rsb	r2, r2, #32
   851cc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   851d0:	fa21 f202 	lsr.w	r2, r1, r2
   851d4:	eb43 0002 	adc.w	r0, r3, r2
   851d8:	bf08      	it	eq
   851da:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   851de:	4770      	bx	lr

000851e0 <__aeabi_fmul>:
   851e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
   851e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   851e8:	bf1e      	ittt	ne
   851ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   851ee:	ea92 0f0c 	teqne	r2, ip
   851f2:	ea93 0f0c 	teqne	r3, ip
   851f6:	d06f      	beq.n	852d8 <__aeabi_fmul+0xf8>
   851f8:	441a      	add	r2, r3
   851fa:	ea80 0c01 	eor.w	ip, r0, r1
   851fe:	0240      	lsls	r0, r0, #9
   85200:	bf18      	it	ne
   85202:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   85206:	d01e      	beq.n	85246 <__aeabi_fmul+0x66>
   85208:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   8520c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   85210:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   85214:	fba0 3101 	umull	r3, r1, r0, r1
   85218:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   8521c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   85220:	bf3e      	ittt	cc
   85222:	0049      	lslcc	r1, r1, #1
   85224:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   85228:	005b      	lslcc	r3, r3, #1
   8522a:	ea40 0001 	orr.w	r0, r0, r1
   8522e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   85232:	2afd      	cmp	r2, #253	; 0xfd
   85234:	d81d      	bhi.n	85272 <__aeabi_fmul+0x92>
   85236:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   8523a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   8523e:	bf08      	it	eq
   85240:	f020 0001 	biceq.w	r0, r0, #1
   85244:	4770      	bx	lr
   85246:	f090 0f00 	teq	r0, #0
   8524a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   8524e:	bf08      	it	eq
   85250:	0249      	lsleq	r1, r1, #9
   85252:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   85256:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   8525a:	3a7f      	subs	r2, #127	; 0x7f
   8525c:	bfc2      	ittt	gt
   8525e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   85262:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   85266:	4770      	bxgt	lr
   85268:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8526c:	f04f 0300 	mov.w	r3, #0
   85270:	3a01      	subs	r2, #1
   85272:	dc5d      	bgt.n	85330 <__aeabi_fmul+0x150>
   85274:	f112 0f19 	cmn.w	r2, #25
   85278:	bfdc      	itt	le
   8527a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   8527e:	4770      	bxle	lr
   85280:	f1c2 0200 	rsb	r2, r2, #0
   85284:	0041      	lsls	r1, r0, #1
   85286:	fa21 f102 	lsr.w	r1, r1, r2
   8528a:	f1c2 0220 	rsb	r2, r2, #32
   8528e:	fa00 fc02 	lsl.w	ip, r0, r2
   85292:	ea5f 0031 	movs.w	r0, r1, rrx
   85296:	f140 0000 	adc.w	r0, r0, #0
   8529a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   8529e:	bf08      	it	eq
   852a0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   852a4:	4770      	bx	lr
   852a6:	f092 0f00 	teq	r2, #0
   852aa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   852ae:	bf02      	ittt	eq
   852b0:	0040      	lsleq	r0, r0, #1
   852b2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   852b6:	3a01      	subeq	r2, #1
   852b8:	d0f9      	beq.n	852ae <__aeabi_fmul+0xce>
   852ba:	ea40 000c 	orr.w	r0, r0, ip
   852be:	f093 0f00 	teq	r3, #0
   852c2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   852c6:	bf02      	ittt	eq
   852c8:	0049      	lsleq	r1, r1, #1
   852ca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   852ce:	3b01      	subeq	r3, #1
   852d0:	d0f9      	beq.n	852c6 <__aeabi_fmul+0xe6>
   852d2:	ea41 010c 	orr.w	r1, r1, ip
   852d6:	e78f      	b.n	851f8 <__aeabi_fmul+0x18>
   852d8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   852dc:	ea92 0f0c 	teq	r2, ip
   852e0:	bf18      	it	ne
   852e2:	ea93 0f0c 	teqne	r3, ip
   852e6:	d00a      	beq.n	852fe <__aeabi_fmul+0x11e>
   852e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   852ec:	bf18      	it	ne
   852ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   852f2:	d1d8      	bne.n	852a6 <__aeabi_fmul+0xc6>
   852f4:	ea80 0001 	eor.w	r0, r0, r1
   852f8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   852fc:	4770      	bx	lr
   852fe:	f090 0f00 	teq	r0, #0
   85302:	bf17      	itett	ne
   85304:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   85308:	4608      	moveq	r0, r1
   8530a:	f091 0f00 	teqne	r1, #0
   8530e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   85312:	d014      	beq.n	8533e <__aeabi_fmul+0x15e>
   85314:	ea92 0f0c 	teq	r2, ip
   85318:	d101      	bne.n	8531e <__aeabi_fmul+0x13e>
   8531a:	0242      	lsls	r2, r0, #9
   8531c:	d10f      	bne.n	8533e <__aeabi_fmul+0x15e>
   8531e:	ea93 0f0c 	teq	r3, ip
   85322:	d103      	bne.n	8532c <__aeabi_fmul+0x14c>
   85324:	024b      	lsls	r3, r1, #9
   85326:	bf18      	it	ne
   85328:	4608      	movne	r0, r1
   8532a:	d108      	bne.n	8533e <__aeabi_fmul+0x15e>
   8532c:	ea80 0001 	eor.w	r0, r0, r1
   85330:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   85334:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   85338:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8533c:	4770      	bx	lr
   8533e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   85342:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   85346:	4770      	bx	lr

00085348 <__aeabi_fdiv>:
   85348:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8534c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   85350:	bf1e      	ittt	ne
   85352:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   85356:	ea92 0f0c 	teqne	r2, ip
   8535a:	ea93 0f0c 	teqne	r3, ip
   8535e:	d069      	beq.n	85434 <__aeabi_fdiv+0xec>
   85360:	eba2 0203 	sub.w	r2, r2, r3
   85364:	ea80 0c01 	eor.w	ip, r0, r1
   85368:	0249      	lsls	r1, r1, #9
   8536a:	ea4f 2040 	mov.w	r0, r0, lsl #9
   8536e:	d037      	beq.n	853e0 <__aeabi_fdiv+0x98>
   85370:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   85374:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   85378:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   8537c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   85380:	428b      	cmp	r3, r1
   85382:	bf38      	it	cc
   85384:	005b      	lslcc	r3, r3, #1
   85386:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   8538a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   8538e:	428b      	cmp	r3, r1
   85390:	bf24      	itt	cs
   85392:	1a5b      	subcs	r3, r3, r1
   85394:	ea40 000c 	orrcs.w	r0, r0, ip
   85398:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   8539c:	bf24      	itt	cs
   8539e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   853a2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   853a6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   853aa:	bf24      	itt	cs
   853ac:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   853b0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   853b4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   853b8:	bf24      	itt	cs
   853ba:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   853be:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   853c2:	011b      	lsls	r3, r3, #4
   853c4:	bf18      	it	ne
   853c6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   853ca:	d1e0      	bne.n	8538e <__aeabi_fdiv+0x46>
   853cc:	2afd      	cmp	r2, #253	; 0xfd
   853ce:	f63f af50 	bhi.w	85272 <__aeabi_fmul+0x92>
   853d2:	428b      	cmp	r3, r1
   853d4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   853d8:	bf08      	it	eq
   853da:	f020 0001 	biceq.w	r0, r0, #1
   853de:	4770      	bx	lr
   853e0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   853e4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   853e8:	327f      	adds	r2, #127	; 0x7f
   853ea:	bfc2      	ittt	gt
   853ec:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   853f0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   853f4:	4770      	bxgt	lr
   853f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   853fa:	f04f 0300 	mov.w	r3, #0
   853fe:	3a01      	subs	r2, #1
   85400:	e737      	b.n	85272 <__aeabi_fmul+0x92>
   85402:	f092 0f00 	teq	r2, #0
   85406:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   8540a:	bf02      	ittt	eq
   8540c:	0040      	lsleq	r0, r0, #1
   8540e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   85412:	3a01      	subeq	r2, #1
   85414:	d0f9      	beq.n	8540a <__aeabi_fdiv+0xc2>
   85416:	ea40 000c 	orr.w	r0, r0, ip
   8541a:	f093 0f00 	teq	r3, #0
   8541e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   85422:	bf02      	ittt	eq
   85424:	0049      	lsleq	r1, r1, #1
   85426:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   8542a:	3b01      	subeq	r3, #1
   8542c:	d0f9      	beq.n	85422 <__aeabi_fdiv+0xda>
   8542e:	ea41 010c 	orr.w	r1, r1, ip
   85432:	e795      	b.n	85360 <__aeabi_fdiv+0x18>
   85434:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   85438:	ea92 0f0c 	teq	r2, ip
   8543c:	d108      	bne.n	85450 <__aeabi_fdiv+0x108>
   8543e:	0242      	lsls	r2, r0, #9
   85440:	f47f af7d 	bne.w	8533e <__aeabi_fmul+0x15e>
   85444:	ea93 0f0c 	teq	r3, ip
   85448:	f47f af70 	bne.w	8532c <__aeabi_fmul+0x14c>
   8544c:	4608      	mov	r0, r1
   8544e:	e776      	b.n	8533e <__aeabi_fmul+0x15e>
   85450:	ea93 0f0c 	teq	r3, ip
   85454:	d104      	bne.n	85460 <__aeabi_fdiv+0x118>
   85456:	024b      	lsls	r3, r1, #9
   85458:	f43f af4c 	beq.w	852f4 <__aeabi_fmul+0x114>
   8545c:	4608      	mov	r0, r1
   8545e:	e76e      	b.n	8533e <__aeabi_fmul+0x15e>
   85460:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   85464:	bf18      	it	ne
   85466:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   8546a:	d1ca      	bne.n	85402 <__aeabi_fdiv+0xba>
   8546c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   85470:	f47f af5c 	bne.w	8532c <__aeabi_fmul+0x14c>
   85474:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   85478:	f47f af3c 	bne.w	852f4 <__aeabi_fmul+0x114>
   8547c:	e75f      	b.n	8533e <__aeabi_fmul+0x15e>
   8547e:	bf00      	nop

00085480 <__gesf2>:
   85480:	f04f 3cff 	mov.w	ip, #4294967295
   85484:	e006      	b.n	85494 <__cmpsf2+0x4>
   85486:	bf00      	nop

00085488 <__lesf2>:
   85488:	f04f 0c01 	mov.w	ip, #1
   8548c:	e002      	b.n	85494 <__cmpsf2+0x4>
   8548e:	bf00      	nop

00085490 <__cmpsf2>:
   85490:	f04f 0c01 	mov.w	ip, #1
   85494:	f84d cd04 	str.w	ip, [sp, #-4]!
   85498:	ea4f 0240 	mov.w	r2, r0, lsl #1
   8549c:	ea4f 0341 	mov.w	r3, r1, lsl #1
   854a0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   854a4:	bf18      	it	ne
   854a6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   854aa:	d011      	beq.n	854d0 <__cmpsf2+0x40>
   854ac:	b001      	add	sp, #4
   854ae:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   854b2:	bf18      	it	ne
   854b4:	ea90 0f01 	teqne	r0, r1
   854b8:	bf58      	it	pl
   854ba:	ebb2 0003 	subspl.w	r0, r2, r3
   854be:	bf88      	it	hi
   854c0:	17c8      	asrhi	r0, r1, #31
   854c2:	bf38      	it	cc
   854c4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   854c8:	bf18      	it	ne
   854ca:	f040 0001 	orrne.w	r0, r0, #1
   854ce:	4770      	bx	lr
   854d0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   854d4:	d102      	bne.n	854dc <__cmpsf2+0x4c>
   854d6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   854da:	d105      	bne.n	854e8 <__cmpsf2+0x58>
   854dc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   854e0:	d1e4      	bne.n	854ac <__cmpsf2+0x1c>
   854e2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   854e6:	d0e1      	beq.n	854ac <__cmpsf2+0x1c>
   854e8:	f85d 0b04 	ldr.w	r0, [sp], #4
   854ec:	4770      	bx	lr
   854ee:	bf00      	nop

000854f0 <__aeabi_cfrcmple>:
   854f0:	4684      	mov	ip, r0
   854f2:	4608      	mov	r0, r1
   854f4:	4661      	mov	r1, ip
   854f6:	e7ff      	b.n	854f8 <__aeabi_cfcmpeq>

000854f8 <__aeabi_cfcmpeq>:
   854f8:	b50f      	push	{r0, r1, r2, r3, lr}
   854fa:	f7ff ffc9 	bl	85490 <__cmpsf2>
   854fe:	2800      	cmp	r0, #0
   85500:	bf48      	it	mi
   85502:	f110 0f00 	cmnmi.w	r0, #0
   85506:	bd0f      	pop	{r0, r1, r2, r3, pc}

00085508 <__aeabi_fcmpeq>:
   85508:	f84d ed08 	str.w	lr, [sp, #-8]!
   8550c:	f7ff fff4 	bl	854f8 <__aeabi_cfcmpeq>
   85510:	bf0c      	ite	eq
   85512:	2001      	moveq	r0, #1
   85514:	2000      	movne	r0, #0
   85516:	f85d fb08 	ldr.w	pc, [sp], #8
   8551a:	bf00      	nop

0008551c <__aeabi_fcmplt>:
   8551c:	f84d ed08 	str.w	lr, [sp, #-8]!
   85520:	f7ff ffea 	bl	854f8 <__aeabi_cfcmpeq>
   85524:	bf34      	ite	cc
   85526:	2001      	movcc	r0, #1
   85528:	2000      	movcs	r0, #0
   8552a:	f85d fb08 	ldr.w	pc, [sp], #8
   8552e:	bf00      	nop

00085530 <__aeabi_fcmple>:
   85530:	f84d ed08 	str.w	lr, [sp, #-8]!
   85534:	f7ff ffe0 	bl	854f8 <__aeabi_cfcmpeq>
   85538:	bf94      	ite	ls
   8553a:	2001      	movls	r0, #1
   8553c:	2000      	movhi	r0, #0
   8553e:	f85d fb08 	ldr.w	pc, [sp], #8
   85542:	bf00      	nop

00085544 <__aeabi_fcmpge>:
   85544:	f84d ed08 	str.w	lr, [sp, #-8]!
   85548:	f7ff ffd2 	bl	854f0 <__aeabi_cfrcmple>
   8554c:	bf94      	ite	ls
   8554e:	2001      	movls	r0, #1
   85550:	2000      	movhi	r0, #0
   85552:	f85d fb08 	ldr.w	pc, [sp], #8
   85556:	bf00      	nop

00085558 <__aeabi_fcmpgt>:
   85558:	f84d ed08 	str.w	lr, [sp, #-8]!
   8555c:	f7ff ffc8 	bl	854f0 <__aeabi_cfrcmple>
   85560:	bf34      	ite	cc
   85562:	2001      	movcc	r0, #1
   85564:	2000      	movcs	r0, #0
   85566:	f85d fb08 	ldr.w	pc, [sp], #8
   8556a:	bf00      	nop

0008556c <__aeabi_f2iz>:
   8556c:	ea4f 0240 	mov.w	r2, r0, lsl #1
   85570:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   85574:	d30f      	bcc.n	85596 <__aeabi_f2iz+0x2a>
   85576:	f04f 039e 	mov.w	r3, #158	; 0x9e
   8557a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   8557e:	d90d      	bls.n	8559c <__aeabi_f2iz+0x30>
   85580:	ea4f 2300 	mov.w	r3, r0, lsl #8
   85584:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   85588:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   8558c:	fa23 f002 	lsr.w	r0, r3, r2
   85590:	bf18      	it	ne
   85592:	4240      	negne	r0, r0
   85594:	4770      	bx	lr
   85596:	f04f 0000 	mov.w	r0, #0
   8559a:	4770      	bx	lr
   8559c:	f112 0f61 	cmn.w	r2, #97	; 0x61
   855a0:	d101      	bne.n	855a6 <__aeabi_f2iz+0x3a>
   855a2:	0242      	lsls	r2, r0, #9
   855a4:	d105      	bne.n	855b2 <__aeabi_f2iz+0x46>
   855a6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   855aa:	bf08      	it	eq
   855ac:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   855b0:	4770      	bx	lr
   855b2:	f04f 0000 	mov.w	r0, #0
   855b6:	4770      	bx	lr

000855b8 <__libc_init_array>:
   855b8:	b570      	push	{r4, r5, r6, lr}
   855ba:	4e0f      	ldr	r6, [pc, #60]	; (855f8 <__libc_init_array+0x40>)
   855bc:	4d0f      	ldr	r5, [pc, #60]	; (855fc <__libc_init_array+0x44>)
   855be:	1b76      	subs	r6, r6, r5
   855c0:	10b6      	asrs	r6, r6, #2
   855c2:	bf18      	it	ne
   855c4:	2400      	movne	r4, #0
   855c6:	d005      	beq.n	855d4 <__libc_init_array+0x1c>
   855c8:	3401      	adds	r4, #1
   855ca:	f855 3b04 	ldr.w	r3, [r5], #4
   855ce:	4798      	blx	r3
   855d0:	42a6      	cmp	r6, r4
   855d2:	d1f9      	bne.n	855c8 <__libc_init_array+0x10>
   855d4:	4e0a      	ldr	r6, [pc, #40]	; (85600 <__libc_init_array+0x48>)
   855d6:	4d0b      	ldr	r5, [pc, #44]	; (85604 <__libc_init_array+0x4c>)
   855d8:	f004 fa82 	bl	89ae0 <_init>
   855dc:	1b76      	subs	r6, r6, r5
   855de:	10b6      	asrs	r6, r6, #2
   855e0:	bf18      	it	ne
   855e2:	2400      	movne	r4, #0
   855e4:	d006      	beq.n	855f4 <__libc_init_array+0x3c>
   855e6:	3401      	adds	r4, #1
   855e8:	f855 3b04 	ldr.w	r3, [r5], #4
   855ec:	4798      	blx	r3
   855ee:	42a6      	cmp	r6, r4
   855f0:	d1f9      	bne.n	855e6 <__libc_init_array+0x2e>
   855f2:	bd70      	pop	{r4, r5, r6, pc}
   855f4:	bd70      	pop	{r4, r5, r6, pc}
   855f6:	bf00      	nop
   855f8:	00089aec 	.word	0x00089aec
   855fc:	00089aec 	.word	0x00089aec
   85600:	00089af4 	.word	0x00089af4
   85604:	00089aec 	.word	0x00089aec

00085608 <memcpy>:
   85608:	4684      	mov	ip, r0
   8560a:	ea41 0300 	orr.w	r3, r1, r0
   8560e:	f013 0303 	ands.w	r3, r3, #3
   85612:	d149      	bne.n	856a8 <memcpy+0xa0>
   85614:	3a40      	subs	r2, #64	; 0x40
   85616:	d323      	bcc.n	85660 <memcpy+0x58>
   85618:	680b      	ldr	r3, [r1, #0]
   8561a:	6003      	str	r3, [r0, #0]
   8561c:	684b      	ldr	r3, [r1, #4]
   8561e:	6043      	str	r3, [r0, #4]
   85620:	688b      	ldr	r3, [r1, #8]
   85622:	6083      	str	r3, [r0, #8]
   85624:	68cb      	ldr	r3, [r1, #12]
   85626:	60c3      	str	r3, [r0, #12]
   85628:	690b      	ldr	r3, [r1, #16]
   8562a:	6103      	str	r3, [r0, #16]
   8562c:	694b      	ldr	r3, [r1, #20]
   8562e:	6143      	str	r3, [r0, #20]
   85630:	698b      	ldr	r3, [r1, #24]
   85632:	6183      	str	r3, [r0, #24]
   85634:	69cb      	ldr	r3, [r1, #28]
   85636:	61c3      	str	r3, [r0, #28]
   85638:	6a0b      	ldr	r3, [r1, #32]
   8563a:	6203      	str	r3, [r0, #32]
   8563c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   8563e:	6243      	str	r3, [r0, #36]	; 0x24
   85640:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   85642:	6283      	str	r3, [r0, #40]	; 0x28
   85644:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   85646:	62c3      	str	r3, [r0, #44]	; 0x2c
   85648:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8564a:	6303      	str	r3, [r0, #48]	; 0x30
   8564c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   8564e:	6343      	str	r3, [r0, #52]	; 0x34
   85650:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   85652:	6383      	str	r3, [r0, #56]	; 0x38
   85654:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   85656:	63c3      	str	r3, [r0, #60]	; 0x3c
   85658:	3040      	adds	r0, #64	; 0x40
   8565a:	3140      	adds	r1, #64	; 0x40
   8565c:	3a40      	subs	r2, #64	; 0x40
   8565e:	d2db      	bcs.n	85618 <memcpy+0x10>
   85660:	3230      	adds	r2, #48	; 0x30
   85662:	d30b      	bcc.n	8567c <memcpy+0x74>
   85664:	680b      	ldr	r3, [r1, #0]
   85666:	6003      	str	r3, [r0, #0]
   85668:	684b      	ldr	r3, [r1, #4]
   8566a:	6043      	str	r3, [r0, #4]
   8566c:	688b      	ldr	r3, [r1, #8]
   8566e:	6083      	str	r3, [r0, #8]
   85670:	68cb      	ldr	r3, [r1, #12]
   85672:	60c3      	str	r3, [r0, #12]
   85674:	3010      	adds	r0, #16
   85676:	3110      	adds	r1, #16
   85678:	3a10      	subs	r2, #16
   8567a:	d2f3      	bcs.n	85664 <memcpy+0x5c>
   8567c:	320c      	adds	r2, #12
   8567e:	d305      	bcc.n	8568c <memcpy+0x84>
   85680:	f851 3b04 	ldr.w	r3, [r1], #4
   85684:	f840 3b04 	str.w	r3, [r0], #4
   85688:	3a04      	subs	r2, #4
   8568a:	d2f9      	bcs.n	85680 <memcpy+0x78>
   8568c:	3204      	adds	r2, #4
   8568e:	d008      	beq.n	856a2 <memcpy+0x9a>
   85690:	07d2      	lsls	r2, r2, #31
   85692:	bf1c      	itt	ne
   85694:	f811 3b01 	ldrbne.w	r3, [r1], #1
   85698:	f800 3b01 	strbne.w	r3, [r0], #1
   8569c:	d301      	bcc.n	856a2 <memcpy+0x9a>
   8569e:	880b      	ldrh	r3, [r1, #0]
   856a0:	8003      	strh	r3, [r0, #0]
   856a2:	4660      	mov	r0, ip
   856a4:	4770      	bx	lr
   856a6:	bf00      	nop
   856a8:	2a08      	cmp	r2, #8
   856aa:	d313      	bcc.n	856d4 <memcpy+0xcc>
   856ac:	078b      	lsls	r3, r1, #30
   856ae:	d0b1      	beq.n	85614 <memcpy+0xc>
   856b0:	f010 0303 	ands.w	r3, r0, #3
   856b4:	d0ae      	beq.n	85614 <memcpy+0xc>
   856b6:	f1c3 0304 	rsb	r3, r3, #4
   856ba:	1ad2      	subs	r2, r2, r3
   856bc:	07db      	lsls	r3, r3, #31
   856be:	bf1c      	itt	ne
   856c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
   856c4:	f800 3b01 	strbne.w	r3, [r0], #1
   856c8:	d3a4      	bcc.n	85614 <memcpy+0xc>
   856ca:	f831 3b02 	ldrh.w	r3, [r1], #2
   856ce:	f820 3b02 	strh.w	r3, [r0], #2
   856d2:	e79f      	b.n	85614 <memcpy+0xc>
   856d4:	3a04      	subs	r2, #4
   856d6:	d3d9      	bcc.n	8568c <memcpy+0x84>
   856d8:	3a01      	subs	r2, #1
   856da:	f811 3b01 	ldrb.w	r3, [r1], #1
   856de:	f800 3b01 	strb.w	r3, [r0], #1
   856e2:	d2f9      	bcs.n	856d8 <memcpy+0xd0>
   856e4:	780b      	ldrb	r3, [r1, #0]
   856e6:	7003      	strb	r3, [r0, #0]
   856e8:	784b      	ldrb	r3, [r1, #1]
   856ea:	7043      	strb	r3, [r0, #1]
   856ec:	788b      	ldrb	r3, [r1, #2]
   856ee:	7083      	strb	r3, [r0, #2]
   856f0:	4660      	mov	r0, ip
   856f2:	4770      	bx	lr

000856f4 <memset>:
   856f4:	b470      	push	{r4, r5, r6}
   856f6:	0786      	lsls	r6, r0, #30
   856f8:	d046      	beq.n	85788 <memset+0x94>
   856fa:	1e54      	subs	r4, r2, #1
   856fc:	2a00      	cmp	r2, #0
   856fe:	d041      	beq.n	85784 <memset+0x90>
   85700:	b2ca      	uxtb	r2, r1
   85702:	4603      	mov	r3, r0
   85704:	e002      	b.n	8570c <memset+0x18>
   85706:	f114 34ff 	adds.w	r4, r4, #4294967295
   8570a:	d33b      	bcc.n	85784 <memset+0x90>
   8570c:	f803 2b01 	strb.w	r2, [r3], #1
   85710:	079d      	lsls	r5, r3, #30
   85712:	d1f8      	bne.n	85706 <memset+0x12>
   85714:	2c03      	cmp	r4, #3
   85716:	d92e      	bls.n	85776 <memset+0x82>
   85718:	b2cd      	uxtb	r5, r1
   8571a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   8571e:	2c0f      	cmp	r4, #15
   85720:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   85724:	d919      	bls.n	8575a <memset+0x66>
   85726:	4626      	mov	r6, r4
   85728:	f103 0210 	add.w	r2, r3, #16
   8572c:	3e10      	subs	r6, #16
   8572e:	2e0f      	cmp	r6, #15
   85730:	f842 5c10 	str.w	r5, [r2, #-16]
   85734:	f842 5c0c 	str.w	r5, [r2, #-12]
   85738:	f842 5c08 	str.w	r5, [r2, #-8]
   8573c:	f842 5c04 	str.w	r5, [r2, #-4]
   85740:	f102 0210 	add.w	r2, r2, #16
   85744:	d8f2      	bhi.n	8572c <memset+0x38>
   85746:	f1a4 0210 	sub.w	r2, r4, #16
   8574a:	f022 020f 	bic.w	r2, r2, #15
   8574e:	f004 040f 	and.w	r4, r4, #15
   85752:	3210      	adds	r2, #16
   85754:	2c03      	cmp	r4, #3
   85756:	4413      	add	r3, r2
   85758:	d90d      	bls.n	85776 <memset+0x82>
   8575a:	461e      	mov	r6, r3
   8575c:	4622      	mov	r2, r4
   8575e:	3a04      	subs	r2, #4
   85760:	2a03      	cmp	r2, #3
   85762:	f846 5b04 	str.w	r5, [r6], #4
   85766:	d8fa      	bhi.n	8575e <memset+0x6a>
   85768:	1f22      	subs	r2, r4, #4
   8576a:	f022 0203 	bic.w	r2, r2, #3
   8576e:	3204      	adds	r2, #4
   85770:	4413      	add	r3, r2
   85772:	f004 0403 	and.w	r4, r4, #3
   85776:	b12c      	cbz	r4, 85784 <memset+0x90>
   85778:	b2c9      	uxtb	r1, r1
   8577a:	441c      	add	r4, r3
   8577c:	f803 1b01 	strb.w	r1, [r3], #1
   85780:	429c      	cmp	r4, r3
   85782:	d1fb      	bne.n	8577c <memset+0x88>
   85784:	bc70      	pop	{r4, r5, r6}
   85786:	4770      	bx	lr
   85788:	4614      	mov	r4, r2
   8578a:	4603      	mov	r3, r0
   8578c:	e7c2      	b.n	85714 <memset+0x20>
   8578e:	bf00      	nop

00085790 <sprintf>:
   85790:	b40e      	push	{r1, r2, r3}
   85792:	4601      	mov	r1, r0
   85794:	b5f0      	push	{r4, r5, r6, r7, lr}
   85796:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   8579a:	f44f 7702 	mov.w	r7, #520	; 0x208
   8579e:	f64f 76ff 	movw	r6, #65535	; 0xffff
   857a2:	b09c      	sub	sp, #112	; 0x70
   857a4:	ac21      	add	r4, sp, #132	; 0x84
   857a6:	f854 2b04 	ldr.w	r2, [r4], #4
   857aa:	4b0b      	ldr	r3, [pc, #44]	; (857d8 <sprintf+0x48>)
   857ac:	9102      	str	r1, [sp, #8]
   857ae:	9106      	str	r1, [sp, #24]
   857b0:	6818      	ldr	r0, [r3, #0]
   857b2:	a902      	add	r1, sp, #8
   857b4:	4623      	mov	r3, r4
   857b6:	9401      	str	r4, [sp, #4]
   857b8:	f8ad 7014 	strh.w	r7, [sp, #20]
   857bc:	9504      	str	r5, [sp, #16]
   857be:	9507      	str	r5, [sp, #28]
   857c0:	f8ad 6016 	strh.w	r6, [sp, #22]
   857c4:	f000 f838 	bl	85838 <_svfprintf_r>
   857c8:	2200      	movs	r2, #0
   857ca:	9b02      	ldr	r3, [sp, #8]
   857cc:	701a      	strb	r2, [r3, #0]
   857ce:	b01c      	add	sp, #112	; 0x70
   857d0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   857d4:	b003      	add	sp, #12
   857d6:	4770      	bx	lr
   857d8:	200701a4 	.word	0x200701a4

000857dc <strlen>:
   857dc:	f020 0103 	bic.w	r1, r0, #3
   857e0:	f010 0003 	ands.w	r0, r0, #3
   857e4:	f1c0 0000 	rsb	r0, r0, #0
   857e8:	f851 3b04 	ldr.w	r3, [r1], #4
   857ec:	f100 0c04 	add.w	ip, r0, #4
   857f0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   857f4:	f06f 0200 	mvn.w	r2, #0
   857f8:	bf1c      	itt	ne
   857fa:	fa22 f20c 	lsrne.w	r2, r2, ip
   857fe:	4313      	orrne	r3, r2
   85800:	f04f 0c01 	mov.w	ip, #1
   85804:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   85808:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   8580c:	eba3 020c 	sub.w	r2, r3, ip
   85810:	ea22 0203 	bic.w	r2, r2, r3
   85814:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   85818:	bf04      	itt	eq
   8581a:	f851 3b04 	ldreq.w	r3, [r1], #4
   8581e:	3004      	addeq	r0, #4
   85820:	d0f4      	beq.n	8580c <strlen+0x30>
   85822:	f1c2 0100 	rsb	r1, r2, #0
   85826:	ea02 0201 	and.w	r2, r2, r1
   8582a:	fab2 f282 	clz	r2, r2
   8582e:	f1c2 021f 	rsb	r2, r2, #31
   85832:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   85836:	4770      	bx	lr

00085838 <_svfprintf_r>:
   85838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8583c:	b0c3      	sub	sp, #268	; 0x10c
   8583e:	460c      	mov	r4, r1
   85840:	910b      	str	r1, [sp, #44]	; 0x2c
   85842:	4692      	mov	sl, r2
   85844:	930f      	str	r3, [sp, #60]	; 0x3c
   85846:	900c      	str	r0, [sp, #48]	; 0x30
   85848:	f002 fa56 	bl	87cf8 <_localeconv_r>
   8584c:	6803      	ldr	r3, [r0, #0]
   8584e:	4618      	mov	r0, r3
   85850:	931a      	str	r3, [sp, #104]	; 0x68
   85852:	f7ff ffc3 	bl	857dc <strlen>
   85856:	89a3      	ldrh	r3, [r4, #12]
   85858:	9019      	str	r0, [sp, #100]	; 0x64
   8585a:	0619      	lsls	r1, r3, #24
   8585c:	d503      	bpl.n	85866 <_svfprintf_r+0x2e>
   8585e:	6923      	ldr	r3, [r4, #16]
   85860:	2b00      	cmp	r3, #0
   85862:	f001 8035 	beq.w	868d0 <_svfprintf_r+0x1098>
   85866:	2300      	movs	r3, #0
   85868:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
   8586c:	46c8      	mov	r8, r9
   8586e:	9315      	str	r3, [sp, #84]	; 0x54
   85870:	9313      	str	r3, [sp, #76]	; 0x4c
   85872:	9314      	str	r3, [sp, #80]	; 0x50
   85874:	9318      	str	r3, [sp, #96]	; 0x60
   85876:	931b      	str	r3, [sp, #108]	; 0x6c
   85878:	9309      	str	r3, [sp, #36]	; 0x24
   8587a:	9316      	str	r3, [sp, #88]	; 0x58
   8587c:	9317      	str	r3, [sp, #92]	; 0x5c
   8587e:	9327      	str	r3, [sp, #156]	; 0x9c
   85880:	9326      	str	r3, [sp, #152]	; 0x98
   85882:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
   85886:	f89a 3000 	ldrb.w	r3, [sl]
   8588a:	4654      	mov	r4, sl
   8588c:	b1eb      	cbz	r3, 858ca <_svfprintf_r+0x92>
   8588e:	2b25      	cmp	r3, #37	; 0x25
   85890:	d102      	bne.n	85898 <_svfprintf_r+0x60>
   85892:	e01a      	b.n	858ca <_svfprintf_r+0x92>
   85894:	2b25      	cmp	r3, #37	; 0x25
   85896:	d003      	beq.n	858a0 <_svfprintf_r+0x68>
   85898:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   8589c:	2b00      	cmp	r3, #0
   8589e:	d1f9      	bne.n	85894 <_svfprintf_r+0x5c>
   858a0:	eba4 050a 	sub.w	r5, r4, sl
   858a4:	b18d      	cbz	r5, 858ca <_svfprintf_r+0x92>
   858a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
   858a8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   858aa:	3301      	adds	r3, #1
   858ac:	442a      	add	r2, r5
   858ae:	2b07      	cmp	r3, #7
   858b0:	f8c8 a000 	str.w	sl, [r8]
   858b4:	f8c8 5004 	str.w	r5, [r8, #4]
   858b8:	9227      	str	r2, [sp, #156]	; 0x9c
   858ba:	9326      	str	r3, [sp, #152]	; 0x98
   858bc:	f300 808a 	bgt.w	859d4 <_svfprintf_r+0x19c>
   858c0:	f108 0808 	add.w	r8, r8, #8
   858c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   858c6:	442b      	add	r3, r5
   858c8:	9309      	str	r3, [sp, #36]	; 0x24
   858ca:	7823      	ldrb	r3, [r4, #0]
   858cc:	2b00      	cmp	r3, #0
   858ce:	f000 8089 	beq.w	859e4 <_svfprintf_r+0x1ac>
   858d2:	2300      	movs	r3, #0
   858d4:	f04f 30ff 	mov.w	r0, #4294967295
   858d8:	461a      	mov	r2, r3
   858da:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   858de:	4619      	mov	r1, r3
   858e0:	930d      	str	r3, [sp, #52]	; 0x34
   858e2:	469b      	mov	fp, r3
   858e4:	7863      	ldrb	r3, [r4, #1]
   858e6:	f104 0a01 	add.w	sl, r4, #1
   858ea:	900a      	str	r0, [sp, #40]	; 0x28
   858ec:	f10a 0a01 	add.w	sl, sl, #1
   858f0:	f1a3 0020 	sub.w	r0, r3, #32
   858f4:	2858      	cmp	r0, #88	; 0x58
   858f6:	f200 83b7 	bhi.w	86068 <_svfprintf_r+0x830>
   858fa:	e8df f010 	tbh	[pc, r0, lsl #1]
   858fe:	034c      	.short	0x034c
   85900:	03b503b5 	.word	0x03b503b5
   85904:	03b50354 	.word	0x03b50354
   85908:	03b503b5 	.word	0x03b503b5
   8590c:	03b503b5 	.word	0x03b503b5
   85910:	005903b5 	.word	0x005903b5
   85914:	03b50359 	.word	0x03b50359
   85918:	02140066 	.word	0x02140066
   8591c:	022f03b5 	.word	0x022f03b5
   85920:	03a503a5 	.word	0x03a503a5
   85924:	03a503a5 	.word	0x03a503a5
   85928:	03a503a5 	.word	0x03a503a5
   8592c:	03a503a5 	.word	0x03a503a5
   85930:	03b503a5 	.word	0x03b503a5
   85934:	03b503b5 	.word	0x03b503b5
   85938:	03b503b5 	.word	0x03b503b5
   8593c:	03b503b5 	.word	0x03b503b5
   85940:	03b503b5 	.word	0x03b503b5
   85944:	028b03b5 	.word	0x028b03b5
   85948:	03b502d3 	.word	0x03b502d3
   8594c:	03b502d3 	.word	0x03b502d3
   85950:	03b503b5 	.word	0x03b503b5
   85954:	031b03b5 	.word	0x031b03b5
   85958:	03b503b5 	.word	0x03b503b5
   8595c:	03b50320 	.word	0x03b50320
   85960:	03b503b5 	.word	0x03b503b5
   85964:	03b503b5 	.word	0x03b503b5
   85968:	03b50234 	.word	0x03b50234
   8596c:	024b03b5 	.word	0x024b03b5
   85970:	03b503b5 	.word	0x03b503b5
   85974:	03b503b5 	.word	0x03b503b5
   85978:	03b503b5 	.word	0x03b503b5
   8597c:	03b503b5 	.word	0x03b503b5
   85980:	03b503b5 	.word	0x03b503b5
   85984:	039e0276 	.word	0x039e0276
   85988:	02d302d3 	.word	0x02d302d3
   8598c:	036302d3 	.word	0x036302d3
   85990:	03b5039e 	.word	0x03b5039e
   85994:	036803b5 	.word	0x036803b5
   85998:	037503b5 	.word	0x037503b5
   8599c:	038c01dd 	.word	0x038c01dd
   859a0:	03b5035e 	.word	0x03b5035e
   859a4:	03b501f2 	.word	0x03b501f2
   859a8:	03b50087 	.word	0x03b50087
   859ac:	033203b5 	.word	0x033203b5
   859b0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   859b2:	6823      	ldr	r3, [r4, #0]
   859b4:	4618      	mov	r0, r3
   859b6:	930d      	str	r3, [sp, #52]	; 0x34
   859b8:	4623      	mov	r3, r4
   859ba:	2800      	cmp	r0, #0
   859bc:	f103 0304 	add.w	r3, r3, #4
   859c0:	930f      	str	r3, [sp, #60]	; 0x3c
   859c2:	da04      	bge.n	859ce <_svfprintf_r+0x196>
   859c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   859c6:	425b      	negs	r3, r3
   859c8:	930d      	str	r3, [sp, #52]	; 0x34
   859ca:	f04b 0b04 	orr.w	fp, fp, #4
   859ce:	f89a 3000 	ldrb.w	r3, [sl]
   859d2:	e78b      	b.n	858ec <_svfprintf_r+0xb4>
   859d4:	aa25      	add	r2, sp, #148	; 0x94
   859d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
   859d8:	980c      	ldr	r0, [sp, #48]	; 0x30
   859da:	f002 ffa1 	bl	88920 <__ssprint_r>
   859de:	b940      	cbnz	r0, 859f2 <_svfprintf_r+0x1ba>
   859e0:	46c8      	mov	r8, r9
   859e2:	e76f      	b.n	858c4 <_svfprintf_r+0x8c>
   859e4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   859e6:	b123      	cbz	r3, 859f2 <_svfprintf_r+0x1ba>
   859e8:	980c      	ldr	r0, [sp, #48]	; 0x30
   859ea:	aa25      	add	r2, sp, #148	; 0x94
   859ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
   859ee:	f002 ff97 	bl	88920 <__ssprint_r>
   859f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   859f4:	899b      	ldrh	r3, [r3, #12]
   859f6:	f013 0f40 	tst.w	r3, #64	; 0x40
   859fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
   859fc:	bf18      	it	ne
   859fe:	f04f 33ff 	movne.w	r3, #4294967295
   85a02:	9309      	str	r3, [sp, #36]	; 0x24
   85a04:	9809      	ldr	r0, [sp, #36]	; 0x24
   85a06:	b043      	add	sp, #268	; 0x10c
   85a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85a0c:	f01b 0f20 	tst.w	fp, #32
   85a10:	9311      	str	r3, [sp, #68]	; 0x44
   85a12:	f040 81af 	bne.w	85d74 <_svfprintf_r+0x53c>
   85a16:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   85a18:	f01b 0f10 	tst.w	fp, #16
   85a1c:	4613      	mov	r3, r2
   85a1e:	f040 859a 	bne.w	86556 <_svfprintf_r+0xd1e>
   85a22:	f01b 0f40 	tst.w	fp, #64	; 0x40
   85a26:	f000 8596 	beq.w	86556 <_svfprintf_r+0xd1e>
   85a2a:	2500      	movs	r5, #0
   85a2c:	2301      	movs	r3, #1
   85a2e:	8814      	ldrh	r4, [r2, #0]
   85a30:	3204      	adds	r2, #4
   85a32:	920f      	str	r2, [sp, #60]	; 0x3c
   85a34:	2200      	movs	r2, #0
   85a36:	4617      	mov	r7, r2
   85a38:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
   85a3c:	990a      	ldr	r1, [sp, #40]	; 0x28
   85a3e:	1c4a      	adds	r2, r1, #1
   85a40:	f000 8210 	beq.w	85e64 <_svfprintf_r+0x62c>
   85a44:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
   85a48:	9207      	str	r2, [sp, #28]
   85a4a:	ea54 0205 	orrs.w	r2, r4, r5
   85a4e:	f040 820f 	bne.w	85e70 <_svfprintf_r+0x638>
   85a52:	2900      	cmp	r1, #0
   85a54:	f040 8431 	bne.w	862ba <_svfprintf_r+0xa82>
   85a58:	2b00      	cmp	r3, #0
   85a5a:	f040 8539 	bne.w	864d0 <_svfprintf_r+0xc98>
   85a5e:	f01b 0301 	ands.w	r3, fp, #1
   85a62:	930e      	str	r3, [sp, #56]	; 0x38
   85a64:	f000 8662 	beq.w	8672c <_svfprintf_r+0xef4>
   85a68:	2330      	movs	r3, #48	; 0x30
   85a6a:	ae42      	add	r6, sp, #264	; 0x108
   85a6c:	f806 3d41 	strb.w	r3, [r6, #-65]!
   85a70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   85a72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   85a74:	4293      	cmp	r3, r2
   85a76:	bfb8      	it	lt
   85a78:	4613      	movlt	r3, r2
   85a7a:	9308      	str	r3, [sp, #32]
   85a7c:	2300      	movs	r3, #0
   85a7e:	9312      	str	r3, [sp, #72]	; 0x48
   85a80:	b117      	cbz	r7, 85a88 <_svfprintf_r+0x250>
   85a82:	9b08      	ldr	r3, [sp, #32]
   85a84:	3301      	adds	r3, #1
   85a86:	9308      	str	r3, [sp, #32]
   85a88:	9b07      	ldr	r3, [sp, #28]
   85a8a:	f013 0302 	ands.w	r3, r3, #2
   85a8e:	9310      	str	r3, [sp, #64]	; 0x40
   85a90:	d002      	beq.n	85a98 <_svfprintf_r+0x260>
   85a92:	9b08      	ldr	r3, [sp, #32]
   85a94:	3302      	adds	r3, #2
   85a96:	9308      	str	r3, [sp, #32]
   85a98:	9b07      	ldr	r3, [sp, #28]
   85a9a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
   85a9e:	f040 8310 	bne.w	860c2 <_svfprintf_r+0x88a>
   85aa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   85aa4:	9a08      	ldr	r2, [sp, #32]
   85aa6:	eba3 0b02 	sub.w	fp, r3, r2
   85aaa:	f1bb 0f00 	cmp.w	fp, #0
   85aae:	f340 8308 	ble.w	860c2 <_svfprintf_r+0x88a>
   85ab2:	f1bb 0f10 	cmp.w	fp, #16
   85ab6:	f340 87b2 	ble.w	86a1e <_svfprintf_r+0x11e6>
   85aba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   85abc:	4643      	mov	r3, r8
   85abe:	4621      	mov	r1, r4
   85ac0:	46a8      	mov	r8, r5
   85ac2:	2710      	movs	r7, #16
   85ac4:	9a26      	ldr	r2, [sp, #152]	; 0x98
   85ac6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   85ac8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   85aca:	e006      	b.n	85ada <_svfprintf_r+0x2a2>
   85acc:	f1ab 0b10 	sub.w	fp, fp, #16
   85ad0:	f1bb 0f10 	cmp.w	fp, #16
   85ad4:	f103 0308 	add.w	r3, r3, #8
   85ad8:	dd18      	ble.n	85b0c <_svfprintf_r+0x2d4>
   85ada:	3201      	adds	r2, #1
   85adc:	48ab      	ldr	r0, [pc, #684]	; (85d8c <_svfprintf_r+0x554>)
   85ade:	3110      	adds	r1, #16
   85ae0:	2a07      	cmp	r2, #7
   85ae2:	9127      	str	r1, [sp, #156]	; 0x9c
   85ae4:	9226      	str	r2, [sp, #152]	; 0x98
   85ae6:	e883 0081 	stmia.w	r3, {r0, r7}
   85aea:	ddef      	ble.n	85acc <_svfprintf_r+0x294>
   85aec:	aa25      	add	r2, sp, #148	; 0x94
   85aee:	4629      	mov	r1, r5
   85af0:	4620      	mov	r0, r4
   85af2:	f002 ff15 	bl	88920 <__ssprint_r>
   85af6:	2800      	cmp	r0, #0
   85af8:	f47f af7b 	bne.w	859f2 <_svfprintf_r+0x1ba>
   85afc:	f1ab 0b10 	sub.w	fp, fp, #16
   85b00:	f1bb 0f10 	cmp.w	fp, #16
   85b04:	464b      	mov	r3, r9
   85b06:	9927      	ldr	r1, [sp, #156]	; 0x9c
   85b08:	9a26      	ldr	r2, [sp, #152]	; 0x98
   85b0a:	dce6      	bgt.n	85ada <_svfprintf_r+0x2a2>
   85b0c:	4645      	mov	r5, r8
   85b0e:	460c      	mov	r4, r1
   85b10:	4698      	mov	r8, r3
   85b12:	3201      	adds	r2, #1
   85b14:	4b9d      	ldr	r3, [pc, #628]	; (85d8c <_svfprintf_r+0x554>)
   85b16:	445c      	add	r4, fp
   85b18:	2a07      	cmp	r2, #7
   85b1a:	9427      	str	r4, [sp, #156]	; 0x9c
   85b1c:	9226      	str	r2, [sp, #152]	; 0x98
   85b1e:	e888 0808 	stmia.w	r8, {r3, fp}
   85b22:	f300 82c3 	bgt.w	860ac <_svfprintf_r+0x874>
   85b26:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   85b2a:	f108 0808 	add.w	r8, r8, #8
   85b2e:	b187      	cbz	r7, 85b52 <_svfprintf_r+0x31a>
   85b30:	2101      	movs	r1, #1
   85b32:	9b26      	ldr	r3, [sp, #152]	; 0x98
   85b34:	440c      	add	r4, r1
   85b36:	440b      	add	r3, r1
   85b38:	f10d 0277 	add.w	r2, sp, #119	; 0x77
   85b3c:	2b07      	cmp	r3, #7
   85b3e:	9427      	str	r4, [sp, #156]	; 0x9c
   85b40:	9326      	str	r3, [sp, #152]	; 0x98
   85b42:	f8c8 1004 	str.w	r1, [r8, #4]
   85b46:	f8c8 2000 	str.w	r2, [r8]
   85b4a:	f300 83cd 	bgt.w	862e8 <_svfprintf_r+0xab0>
   85b4e:	f108 0808 	add.w	r8, r8, #8
   85b52:	9b10      	ldr	r3, [sp, #64]	; 0x40
   85b54:	b17b      	cbz	r3, 85b76 <_svfprintf_r+0x33e>
   85b56:	2102      	movs	r1, #2
   85b58:	9b26      	ldr	r3, [sp, #152]	; 0x98
   85b5a:	440c      	add	r4, r1
   85b5c:	3301      	adds	r3, #1
   85b5e:	aa1e      	add	r2, sp, #120	; 0x78
   85b60:	2b07      	cmp	r3, #7
   85b62:	9427      	str	r4, [sp, #156]	; 0x9c
   85b64:	9326      	str	r3, [sp, #152]	; 0x98
   85b66:	f8c8 1004 	str.w	r1, [r8, #4]
   85b6a:	f8c8 2000 	str.w	r2, [r8]
   85b6e:	f300 8411 	bgt.w	86394 <_svfprintf_r+0xb5c>
   85b72:	f108 0808 	add.w	r8, r8, #8
   85b76:	2d80      	cmp	r5, #128	; 0x80
   85b78:	f000 8304 	beq.w	86184 <_svfprintf_r+0x94c>
   85b7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   85b7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   85b80:	1a9f      	subs	r7, r3, r2
   85b82:	2f00      	cmp	r7, #0
   85b84:	dd37      	ble.n	85bf6 <_svfprintf_r+0x3be>
   85b86:	2f10      	cmp	r7, #16
   85b88:	f340 8679 	ble.w	8687e <_svfprintf_r+0x1046>
   85b8c:	4d80      	ldr	r5, [pc, #512]	; (85d90 <_svfprintf_r+0x558>)
   85b8e:	4642      	mov	r2, r8
   85b90:	4621      	mov	r1, r4
   85b92:	46b0      	mov	r8, r6
   85b94:	f04f 0b10 	mov.w	fp, #16
   85b98:	462e      	mov	r6, r5
   85b9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   85b9c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   85b9e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   85ba0:	e004      	b.n	85bac <_svfprintf_r+0x374>
   85ba2:	3f10      	subs	r7, #16
   85ba4:	2f10      	cmp	r7, #16
   85ba6:	f102 0208 	add.w	r2, r2, #8
   85baa:	dd15      	ble.n	85bd8 <_svfprintf_r+0x3a0>
   85bac:	3301      	adds	r3, #1
   85bae:	3110      	adds	r1, #16
   85bb0:	2b07      	cmp	r3, #7
   85bb2:	9127      	str	r1, [sp, #156]	; 0x9c
   85bb4:	9326      	str	r3, [sp, #152]	; 0x98
   85bb6:	e882 0840 	stmia.w	r2, {r6, fp}
   85bba:	ddf2      	ble.n	85ba2 <_svfprintf_r+0x36a>
   85bbc:	aa25      	add	r2, sp, #148	; 0x94
   85bbe:	4629      	mov	r1, r5
   85bc0:	4620      	mov	r0, r4
   85bc2:	f002 fead 	bl	88920 <__ssprint_r>
   85bc6:	2800      	cmp	r0, #0
   85bc8:	f47f af13 	bne.w	859f2 <_svfprintf_r+0x1ba>
   85bcc:	3f10      	subs	r7, #16
   85bce:	2f10      	cmp	r7, #16
   85bd0:	464a      	mov	r2, r9
   85bd2:	9927      	ldr	r1, [sp, #156]	; 0x9c
   85bd4:	9b26      	ldr	r3, [sp, #152]	; 0x98
   85bd6:	dce9      	bgt.n	85bac <_svfprintf_r+0x374>
   85bd8:	4635      	mov	r5, r6
   85bda:	460c      	mov	r4, r1
   85bdc:	4646      	mov	r6, r8
   85bde:	4690      	mov	r8, r2
   85be0:	3301      	adds	r3, #1
   85be2:	443c      	add	r4, r7
   85be4:	2b07      	cmp	r3, #7
   85be6:	9427      	str	r4, [sp, #156]	; 0x9c
   85be8:	9326      	str	r3, [sp, #152]	; 0x98
   85bea:	e888 00a0 	stmia.w	r8, {r5, r7}
   85bee:	f300 8370 	bgt.w	862d2 <_svfprintf_r+0xa9a>
   85bf2:	f108 0808 	add.w	r8, r8, #8
   85bf6:	9b07      	ldr	r3, [sp, #28]
   85bf8:	05df      	lsls	r7, r3, #23
   85bfa:	f100 8264 	bmi.w	860c6 <_svfprintf_r+0x88e>
   85bfe:	9b26      	ldr	r3, [sp, #152]	; 0x98
   85c00:	990e      	ldr	r1, [sp, #56]	; 0x38
   85c02:	3301      	adds	r3, #1
   85c04:	440c      	add	r4, r1
   85c06:	2b07      	cmp	r3, #7
   85c08:	9427      	str	r4, [sp, #156]	; 0x9c
   85c0a:	f8c8 6000 	str.w	r6, [r8]
   85c0e:	f8c8 1004 	str.w	r1, [r8, #4]
   85c12:	9326      	str	r3, [sp, #152]	; 0x98
   85c14:	f300 83b3 	bgt.w	8637e <_svfprintf_r+0xb46>
   85c18:	f108 0808 	add.w	r8, r8, #8
   85c1c:	9b07      	ldr	r3, [sp, #28]
   85c1e:	075b      	lsls	r3, r3, #29
   85c20:	d53b      	bpl.n	85c9a <_svfprintf_r+0x462>
   85c22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   85c24:	9a08      	ldr	r2, [sp, #32]
   85c26:	1a9d      	subs	r5, r3, r2
   85c28:	2d00      	cmp	r5, #0
   85c2a:	dd36      	ble.n	85c9a <_svfprintf_r+0x462>
   85c2c:	2d10      	cmp	r5, #16
   85c2e:	f340 8721 	ble.w	86a74 <_svfprintf_r+0x123c>
   85c32:	2610      	movs	r6, #16
   85c34:	9b26      	ldr	r3, [sp, #152]	; 0x98
   85c36:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   85c38:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   85c3c:	e004      	b.n	85c48 <_svfprintf_r+0x410>
   85c3e:	3d10      	subs	r5, #16
   85c40:	2d10      	cmp	r5, #16
   85c42:	f108 0808 	add.w	r8, r8, #8
   85c46:	dd16      	ble.n	85c76 <_svfprintf_r+0x43e>
   85c48:	3301      	adds	r3, #1
   85c4a:	4a50      	ldr	r2, [pc, #320]	; (85d8c <_svfprintf_r+0x554>)
   85c4c:	3410      	adds	r4, #16
   85c4e:	2b07      	cmp	r3, #7
   85c50:	9427      	str	r4, [sp, #156]	; 0x9c
   85c52:	9326      	str	r3, [sp, #152]	; 0x98
   85c54:	e888 0044 	stmia.w	r8, {r2, r6}
   85c58:	ddf1      	ble.n	85c3e <_svfprintf_r+0x406>
   85c5a:	aa25      	add	r2, sp, #148	; 0x94
   85c5c:	4659      	mov	r1, fp
   85c5e:	4638      	mov	r0, r7
   85c60:	f002 fe5e 	bl	88920 <__ssprint_r>
   85c64:	2800      	cmp	r0, #0
   85c66:	f47f aec4 	bne.w	859f2 <_svfprintf_r+0x1ba>
   85c6a:	3d10      	subs	r5, #16
   85c6c:	2d10      	cmp	r5, #16
   85c6e:	46c8      	mov	r8, r9
   85c70:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   85c72:	9b26      	ldr	r3, [sp, #152]	; 0x98
   85c74:	dce8      	bgt.n	85c48 <_svfprintf_r+0x410>
   85c76:	3301      	adds	r3, #1
   85c78:	4a44      	ldr	r2, [pc, #272]	; (85d8c <_svfprintf_r+0x554>)
   85c7a:	442c      	add	r4, r5
   85c7c:	2b07      	cmp	r3, #7
   85c7e:	9427      	str	r4, [sp, #156]	; 0x9c
   85c80:	9326      	str	r3, [sp, #152]	; 0x98
   85c82:	e888 0024 	stmia.w	r8, {r2, r5}
   85c86:	dd08      	ble.n	85c9a <_svfprintf_r+0x462>
   85c88:	aa25      	add	r2, sp, #148	; 0x94
   85c8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   85c8c:	980c      	ldr	r0, [sp, #48]	; 0x30
   85c8e:	f002 fe47 	bl	88920 <__ssprint_r>
   85c92:	2800      	cmp	r0, #0
   85c94:	f47f aead 	bne.w	859f2 <_svfprintf_r+0x1ba>
   85c98:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   85c9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   85c9c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   85c9e:	9908      	ldr	r1, [sp, #32]
   85ca0:	428a      	cmp	r2, r1
   85ca2:	bfac      	ite	ge
   85ca4:	189b      	addge	r3, r3, r2
   85ca6:	185b      	addlt	r3, r3, r1
   85ca8:	9309      	str	r3, [sp, #36]	; 0x24
   85caa:	2c00      	cmp	r4, #0
   85cac:	f040 82fb 	bne.w	862a6 <_svfprintf_r+0xa6e>
   85cb0:	2300      	movs	r3, #0
   85cb2:	46c8      	mov	r8, r9
   85cb4:	9326      	str	r3, [sp, #152]	; 0x98
   85cb6:	e5e6      	b.n	85886 <_svfprintf_r+0x4e>
   85cb8:	9311      	str	r3, [sp, #68]	; 0x44
   85cba:	f01b 0320 	ands.w	r3, fp, #32
   85cbe:	f040 8145 	bne.w	85f4c <_svfprintf_r+0x714>
   85cc2:	f01b 0210 	ands.w	r2, fp, #16
   85cc6:	f040 8466 	bne.w	86596 <_svfprintf_r+0xd5e>
   85cca:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
   85cce:	f000 8462 	beq.w	86596 <_svfprintf_r+0xd5e>
   85cd2:	990f      	ldr	r1, [sp, #60]	; 0x3c
   85cd4:	4613      	mov	r3, r2
   85cd6:	460a      	mov	r2, r1
   85cd8:	3204      	adds	r2, #4
   85cda:	880c      	ldrh	r4, [r1, #0]
   85cdc:	2500      	movs	r5, #0
   85cde:	920f      	str	r2, [sp, #60]	; 0x3c
   85ce0:	e6a8      	b.n	85a34 <_svfprintf_r+0x1fc>
   85ce2:	2500      	movs	r5, #0
   85ce4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   85ce6:	9311      	str	r3, [sp, #68]	; 0x44
   85ce8:	6816      	ldr	r6, [r2, #0]
   85cea:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
   85cee:	1d14      	adds	r4, r2, #4
   85cf0:	2e00      	cmp	r6, #0
   85cf2:	f000 86cd 	beq.w	86a90 <_svfprintf_r+0x1258>
   85cf6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   85cf8:	1c53      	adds	r3, r2, #1
   85cfa:	f000 861b 	beq.w	86934 <_svfprintf_r+0x10fc>
   85cfe:	4629      	mov	r1, r5
   85d00:	4630      	mov	r0, r6
   85d02:	f002 faad 	bl	88260 <memchr>
   85d06:	2800      	cmp	r0, #0
   85d08:	f000 870d 	beq.w	86b26 <_svfprintf_r+0x12ee>
   85d0c:	1b83      	subs	r3, r0, r6
   85d0e:	950a      	str	r5, [sp, #40]	; 0x28
   85d10:	930e      	str	r3, [sp, #56]	; 0x38
   85d12:	940f      	str	r4, [sp, #60]	; 0x3c
   85d14:	f8cd b01c 	str.w	fp, [sp, #28]
   85d18:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   85d1c:	9308      	str	r3, [sp, #32]
   85d1e:	9512      	str	r5, [sp, #72]	; 0x48
   85d20:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   85d24:	e6ac      	b.n	85a80 <_svfprintf_r+0x248>
   85d26:	f89a 3000 	ldrb.w	r3, [sl]
   85d2a:	f10a 0401 	add.w	r4, sl, #1
   85d2e:	2b2a      	cmp	r3, #42	; 0x2a
   85d30:	f000 87c2 	beq.w	86cb8 <_svfprintf_r+0x1480>
   85d34:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   85d38:	2809      	cmp	r0, #9
   85d3a:	46a2      	mov	sl, r4
   85d3c:	f200 8718 	bhi.w	86b70 <_svfprintf_r+0x1338>
   85d40:	2300      	movs	r3, #0
   85d42:	461c      	mov	r4, r3
   85d44:	f81a 3b01 	ldrb.w	r3, [sl], #1
   85d48:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   85d4c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
   85d50:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   85d54:	2809      	cmp	r0, #9
   85d56:	d9f5      	bls.n	85d44 <_svfprintf_r+0x50c>
   85d58:	940a      	str	r4, [sp, #40]	; 0x28
   85d5a:	e5c9      	b.n	858f0 <_svfprintf_r+0xb8>
   85d5c:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
   85d60:	f89a 3000 	ldrb.w	r3, [sl]
   85d64:	e5c2      	b.n	858ec <_svfprintf_r+0xb4>
   85d66:	f04b 0b10 	orr.w	fp, fp, #16
   85d6a:	f01b 0f20 	tst.w	fp, #32
   85d6e:	9311      	str	r3, [sp, #68]	; 0x44
   85d70:	f43f ae51 	beq.w	85a16 <_svfprintf_r+0x1de>
   85d74:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   85d76:	3407      	adds	r4, #7
   85d78:	f024 0307 	bic.w	r3, r4, #7
   85d7c:	f103 0208 	add.w	r2, r3, #8
   85d80:	e9d3 4500 	ldrd	r4, r5, [r3]
   85d84:	920f      	str	r2, [sp, #60]	; 0x3c
   85d86:	2301      	movs	r3, #1
   85d88:	e654      	b.n	85a34 <_svfprintf_r+0x1fc>
   85d8a:	bf00      	nop
   85d8c:	000898a0 	.word	0x000898a0
   85d90:	000898b0 	.word	0x000898b0
   85d94:	9311      	str	r3, [sp, #68]	; 0x44
   85d96:	2a00      	cmp	r2, #0
   85d98:	f040 87ad 	bne.w	86cf6 <_svfprintf_r+0x14be>
   85d9c:	4bbe      	ldr	r3, [pc, #760]	; (86098 <_svfprintf_r+0x860>)
   85d9e:	f01b 0f20 	tst.w	fp, #32
   85da2:	9318      	str	r3, [sp, #96]	; 0x60
   85da4:	f040 80e7 	bne.w	85f76 <_svfprintf_r+0x73e>
   85da8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   85daa:	f01b 0f10 	tst.w	fp, #16
   85dae:	4613      	mov	r3, r2
   85db0:	f040 83d8 	bne.w	86564 <_svfprintf_r+0xd2c>
   85db4:	f01b 0f40 	tst.w	fp, #64	; 0x40
   85db8:	f000 83d4 	beq.w	86564 <_svfprintf_r+0xd2c>
   85dbc:	2500      	movs	r5, #0
   85dbe:	3304      	adds	r3, #4
   85dc0:	8814      	ldrh	r4, [r2, #0]
   85dc2:	930f      	str	r3, [sp, #60]	; 0x3c
   85dc4:	f01b 0f01 	tst.w	fp, #1
   85dc8:	f000 80e3 	beq.w	85f92 <_svfprintf_r+0x75a>
   85dcc:	ea54 0305 	orrs.w	r3, r4, r5
   85dd0:	f000 80df 	beq.w	85f92 <_svfprintf_r+0x75a>
   85dd4:	2330      	movs	r3, #48	; 0x30
   85dd6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   85dda:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
   85dde:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
   85de2:	f04b 0b02 	orr.w	fp, fp, #2
   85de6:	2302      	movs	r3, #2
   85de8:	e624      	b.n	85a34 <_svfprintf_r+0x1fc>
   85dea:	2201      	movs	r2, #1
   85dec:	9311      	str	r3, [sp, #68]	; 0x44
   85dee:	2300      	movs	r3, #0
   85df0:	4611      	mov	r1, r2
   85df2:	980f      	ldr	r0, [sp, #60]	; 0x3c
   85df4:	9208      	str	r2, [sp, #32]
   85df6:	6802      	ldr	r2, [r0, #0]
   85df8:	461f      	mov	r7, r3
   85dfa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   85dfe:	930a      	str	r3, [sp, #40]	; 0x28
   85e00:	9312      	str	r3, [sp, #72]	; 0x48
   85e02:	1d03      	adds	r3, r0, #4
   85e04:	f8cd b01c 	str.w	fp, [sp, #28]
   85e08:	910e      	str	r1, [sp, #56]	; 0x38
   85e0a:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
   85e0e:	930f      	str	r3, [sp, #60]	; 0x3c
   85e10:	ae28      	add	r6, sp, #160	; 0xa0
   85e12:	e639      	b.n	85a88 <_svfprintf_r+0x250>
   85e14:	9311      	str	r3, [sp, #68]	; 0x44
   85e16:	2a00      	cmp	r2, #0
   85e18:	f040 8784 	bne.w	86d24 <_svfprintf_r+0x14ec>
   85e1c:	f04b 0b10 	orr.w	fp, fp, #16
   85e20:	f01b 0f20 	tst.w	fp, #32
   85e24:	f040 8475 	bne.w	86712 <_svfprintf_r+0xeda>
   85e28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   85e2a:	f01b 0f10 	tst.w	fp, #16
   85e2e:	4613      	mov	r3, r2
   85e30:	f040 839d 	bne.w	8656e <_svfprintf_r+0xd36>
   85e34:	f01b 0f40 	tst.w	fp, #64	; 0x40
   85e38:	f000 8399 	beq.w	8656e <_svfprintf_r+0xd36>
   85e3c:	f9b2 4000 	ldrsh.w	r4, [r2]
   85e40:	3304      	adds	r3, #4
   85e42:	17e5      	asrs	r5, r4, #31
   85e44:	930f      	str	r3, [sp, #60]	; 0x3c
   85e46:	4622      	mov	r2, r4
   85e48:	462b      	mov	r3, r5
   85e4a:	2a00      	cmp	r2, #0
   85e4c:	f173 0300 	sbcs.w	r3, r3, #0
   85e50:	f2c0 8398 	blt.w	86584 <_svfprintf_r+0xd4c>
   85e54:	990a      	ldr	r1, [sp, #40]	; 0x28
   85e56:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   85e5a:	1c4a      	adds	r2, r1, #1
   85e5c:	f04f 0301 	mov.w	r3, #1
   85e60:	f47f adf0 	bne.w	85a44 <_svfprintf_r+0x20c>
   85e64:	ea54 0205 	orrs.w	r2, r4, r5
   85e68:	f000 8229 	beq.w	862be <_svfprintf_r+0xa86>
   85e6c:	f8cd b01c 	str.w	fp, [sp, #28]
   85e70:	2b01      	cmp	r3, #1
   85e72:	f000 830e 	beq.w	86492 <_svfprintf_r+0xc5a>
   85e76:	2b02      	cmp	r3, #2
   85e78:	f040 829c 	bne.w	863b4 <_svfprintf_r+0xb7c>
   85e7c:	464e      	mov	r6, r9
   85e7e:	9818      	ldr	r0, [sp, #96]	; 0x60
   85e80:	0923      	lsrs	r3, r4, #4
   85e82:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
   85e86:	0929      	lsrs	r1, r5, #4
   85e88:	f004 020f 	and.w	r2, r4, #15
   85e8c:	460d      	mov	r5, r1
   85e8e:	461c      	mov	r4, r3
   85e90:	5c83      	ldrb	r3, [r0, r2]
   85e92:	f806 3d01 	strb.w	r3, [r6, #-1]!
   85e96:	ea54 0305 	orrs.w	r3, r4, r5
   85e9a:	d1f1      	bne.n	85e80 <_svfprintf_r+0x648>
   85e9c:	eba9 0306 	sub.w	r3, r9, r6
   85ea0:	930e      	str	r3, [sp, #56]	; 0x38
   85ea2:	e5e5      	b.n	85a70 <_svfprintf_r+0x238>
   85ea4:	9311      	str	r3, [sp, #68]	; 0x44
   85ea6:	2a00      	cmp	r2, #0
   85ea8:	f040 8738 	bne.w	86d1c <_svfprintf_r+0x14e4>
   85eac:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   85eae:	f01b 0f08 	tst.w	fp, #8
   85eb2:	f104 0407 	add.w	r4, r4, #7
   85eb6:	f000 84cf 	beq.w	86858 <_svfprintf_r+0x1020>
   85eba:	f024 0307 	bic.w	r3, r4, #7
   85ebe:	f103 0208 	add.w	r2, r3, #8
   85ec2:	920f      	str	r2, [sp, #60]	; 0x3c
   85ec4:	681a      	ldr	r2, [r3, #0]
   85ec6:	685b      	ldr	r3, [r3, #4]
   85ec8:	9215      	str	r2, [sp, #84]	; 0x54
   85eca:	9314      	str	r3, [sp, #80]	; 0x50
   85ecc:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85ece:	9d15      	ldr	r5, [sp, #84]	; 0x54
   85ed0:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
   85ed4:	4628      	mov	r0, r5
   85ed6:	4621      	mov	r1, r4
   85ed8:	f04f 32ff 	mov.w	r2, #4294967295
   85edc:	4b6f      	ldr	r3, [pc, #444]	; (8609c <_svfprintf_r+0x864>)
   85ede:	f003 fa29 	bl	89334 <__aeabi_dcmpun>
   85ee2:	2800      	cmp	r0, #0
   85ee4:	f040 8434 	bne.w	86750 <_svfprintf_r+0xf18>
   85ee8:	4628      	mov	r0, r5
   85eea:	4621      	mov	r1, r4
   85eec:	f04f 32ff 	mov.w	r2, #4294967295
   85ef0:	4b6a      	ldr	r3, [pc, #424]	; (8609c <_svfprintf_r+0x864>)
   85ef2:	f003 fa01 	bl	892f8 <__aeabi_dcmple>
   85ef6:	2800      	cmp	r0, #0
   85ef8:	f040 842a 	bne.w	86750 <_svfprintf_r+0xf18>
   85efc:	a815      	add	r0, sp, #84	; 0x54
   85efe:	c80d      	ldmia	r0, {r0, r2, r3}
   85f00:	9914      	ldr	r1, [sp, #80]	; 0x50
   85f02:	f003 f9ef 	bl	892e4 <__aeabi_dcmplt>
   85f06:	2800      	cmp	r0, #0
   85f08:	f040 85d4 	bne.w	86ab4 <_svfprintf_r+0x127c>
   85f0c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   85f10:	2303      	movs	r3, #3
   85f12:	461a      	mov	r2, r3
   85f14:	9308      	str	r3, [sp, #32]
   85f16:	2300      	movs	r3, #0
   85f18:	4e61      	ldr	r6, [pc, #388]	; (860a0 <_svfprintf_r+0x868>)
   85f1a:	4619      	mov	r1, r3
   85f1c:	930a      	str	r3, [sp, #40]	; 0x28
   85f1e:	4b61      	ldr	r3, [pc, #388]	; (860a4 <_svfprintf_r+0x86c>)
   85f20:	920e      	str	r2, [sp, #56]	; 0x38
   85f22:	9a11      	ldr	r2, [sp, #68]	; 0x44
   85f24:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
   85f28:	9007      	str	r0, [sp, #28]
   85f2a:	9112      	str	r1, [sp, #72]	; 0x48
   85f2c:	2a47      	cmp	r2, #71	; 0x47
   85f2e:	bfd8      	it	le
   85f30:	461e      	movle	r6, r3
   85f32:	e5a5      	b.n	85a80 <_svfprintf_r+0x248>
   85f34:	f04b 0b08 	orr.w	fp, fp, #8
   85f38:	f89a 3000 	ldrb.w	r3, [sl]
   85f3c:	e4d6      	b.n	858ec <_svfprintf_r+0xb4>
   85f3e:	f04b 0b10 	orr.w	fp, fp, #16
   85f42:	9311      	str	r3, [sp, #68]	; 0x44
   85f44:	f01b 0320 	ands.w	r3, fp, #32
   85f48:	f43f aebb 	beq.w	85cc2 <_svfprintf_r+0x48a>
   85f4c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   85f4e:	3407      	adds	r4, #7
   85f50:	f024 0307 	bic.w	r3, r4, #7
   85f54:	f103 0208 	add.w	r2, r3, #8
   85f58:	e9d3 4500 	ldrd	r4, r5, [r3]
   85f5c:	920f      	str	r2, [sp, #60]	; 0x3c
   85f5e:	2300      	movs	r3, #0
   85f60:	e568      	b.n	85a34 <_svfprintf_r+0x1fc>
   85f62:	9311      	str	r3, [sp, #68]	; 0x44
   85f64:	2a00      	cmp	r2, #0
   85f66:	f040 86c2 	bne.w	86cee <_svfprintf_r+0x14b6>
   85f6a:	4b4f      	ldr	r3, [pc, #316]	; (860a8 <_svfprintf_r+0x870>)
   85f6c:	f01b 0f20 	tst.w	fp, #32
   85f70:	9318      	str	r3, [sp, #96]	; 0x60
   85f72:	f43f af19 	beq.w	85da8 <_svfprintf_r+0x570>
   85f76:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   85f78:	f01b 0f01 	tst.w	fp, #1
   85f7c:	f104 0407 	add.w	r4, r4, #7
   85f80:	f024 0307 	bic.w	r3, r4, #7
   85f84:	f103 0208 	add.w	r2, r3, #8
   85f88:	920f      	str	r2, [sp, #60]	; 0x3c
   85f8a:	e9d3 4500 	ldrd	r4, r5, [r3]
   85f8e:	f47f af1d 	bne.w	85dcc <_svfprintf_r+0x594>
   85f92:	2302      	movs	r3, #2
   85f94:	e54e      	b.n	85a34 <_svfprintf_r+0x1fc>
   85f96:	f89a 3000 	ldrb.w	r3, [sl]
   85f9a:	2900      	cmp	r1, #0
   85f9c:	f47f aca6 	bne.w	858ec <_svfprintf_r+0xb4>
   85fa0:	2201      	movs	r2, #1
   85fa2:	2120      	movs	r1, #32
   85fa4:	e4a2      	b.n	858ec <_svfprintf_r+0xb4>
   85fa6:	f04b 0b01 	orr.w	fp, fp, #1
   85faa:	f89a 3000 	ldrb.w	r3, [sl]
   85fae:	e49d      	b.n	858ec <_svfprintf_r+0xb4>
   85fb0:	f89a 3000 	ldrb.w	r3, [sl]
   85fb4:	2201      	movs	r2, #1
   85fb6:	212b      	movs	r1, #43	; 0x2b
   85fb8:	e498      	b.n	858ec <_svfprintf_r+0xb4>
   85fba:	f04b 0b20 	orr.w	fp, fp, #32
   85fbe:	f89a 3000 	ldrb.w	r3, [sl]
   85fc2:	e493      	b.n	858ec <_svfprintf_r+0xb4>
   85fc4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
   85fc8:	f89a 3000 	ldrb.w	r3, [sl]
   85fcc:	e48e      	b.n	858ec <_svfprintf_r+0xb4>
   85fce:	f89a 3000 	ldrb.w	r3, [sl]
   85fd2:	2b6c      	cmp	r3, #108	; 0x6c
   85fd4:	bf03      	ittte	eq
   85fd6:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
   85fda:	f04b 0b20 	orreq.w	fp, fp, #32
   85fde:	f10a 0a01 	addeq.w	sl, sl, #1
   85fe2:	f04b 0b10 	orrne.w	fp, fp, #16
   85fe6:	e481      	b.n	858ec <_svfprintf_r+0xb4>
   85fe8:	2a00      	cmp	r2, #0
   85fea:	f040 867c 	bne.w	86ce6 <_svfprintf_r+0x14ae>
   85fee:	f01b 0f20 	tst.w	fp, #32
   85ff2:	f040 8452 	bne.w	8689a <_svfprintf_r+0x1062>
   85ff6:	f01b 0f10 	tst.w	fp, #16
   85ffa:	f040 8438 	bne.w	8686e <_svfprintf_r+0x1036>
   85ffe:	f01b 0f40 	tst.w	fp, #64	; 0x40
   86002:	f000 8434 	beq.w	8686e <_svfprintf_r+0x1036>
   86006:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   86008:	6813      	ldr	r3, [r2, #0]
   8600a:	3204      	adds	r2, #4
   8600c:	920f      	str	r2, [sp, #60]	; 0x3c
   8600e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
   86012:	801a      	strh	r2, [r3, #0]
   86014:	e437      	b.n	85886 <_svfprintf_r+0x4e>
   86016:	2378      	movs	r3, #120	; 0x78
   86018:	2230      	movs	r2, #48	; 0x30
   8601a:	980f      	ldr	r0, [sp, #60]	; 0x3c
   8601c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
   86020:	9311      	str	r3, [sp, #68]	; 0x44
   86022:	1d03      	adds	r3, r0, #4
   86024:	930f      	str	r3, [sp, #60]	; 0x3c
   86026:	4b20      	ldr	r3, [pc, #128]	; (860a8 <_svfprintf_r+0x870>)
   86028:	6804      	ldr	r4, [r0, #0]
   8602a:	9318      	str	r3, [sp, #96]	; 0x60
   8602c:	f04b 0b02 	orr.w	fp, fp, #2
   86030:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
   86034:	2500      	movs	r5, #0
   86036:	2302      	movs	r3, #2
   86038:	e4fc      	b.n	85a34 <_svfprintf_r+0x1fc>
   8603a:	9311      	str	r3, [sp, #68]	; 0x44
   8603c:	2a00      	cmp	r2, #0
   8603e:	f43f aeef 	beq.w	85e20 <_svfprintf_r+0x5e8>
   86042:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   86046:	e6eb      	b.n	85e20 <_svfprintf_r+0x5e8>
   86048:	2000      	movs	r0, #0
   8604a:	4604      	mov	r4, r0
   8604c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   86050:	f81a 3b01 	ldrb.w	r3, [sl], #1
   86054:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   86058:	eb00 0444 	add.w	r4, r0, r4, lsl #1
   8605c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   86060:	2809      	cmp	r0, #9
   86062:	d9f5      	bls.n	86050 <_svfprintf_r+0x818>
   86064:	940d      	str	r4, [sp, #52]	; 0x34
   86066:	e443      	b.n	858f0 <_svfprintf_r+0xb8>
   86068:	9311      	str	r3, [sp, #68]	; 0x44
   8606a:	2a00      	cmp	r2, #0
   8606c:	f040 864a 	bne.w	86d04 <_svfprintf_r+0x14cc>
   86070:	9a11      	ldr	r2, [sp, #68]	; 0x44
   86072:	2a00      	cmp	r2, #0
   86074:	f43f acb6 	beq.w	859e4 <_svfprintf_r+0x1ac>
   86078:	2300      	movs	r3, #0
   8607a:	2101      	movs	r1, #1
   8607c:	461f      	mov	r7, r3
   8607e:	9108      	str	r1, [sp, #32]
   86080:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
   86084:	f8cd b01c 	str.w	fp, [sp, #28]
   86088:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   8608c:	930a      	str	r3, [sp, #40]	; 0x28
   8608e:	9312      	str	r3, [sp, #72]	; 0x48
   86090:	910e      	str	r1, [sp, #56]	; 0x38
   86092:	ae28      	add	r6, sp, #160	; 0xa0
   86094:	e4f8      	b.n	85a88 <_svfprintf_r+0x250>
   86096:	bf00      	nop
   86098:	0008986c 	.word	0x0008986c
   8609c:	7fefffff 	.word	0x7fefffff
   860a0:	00089860 	.word	0x00089860
   860a4:	0008985c 	.word	0x0008985c
   860a8:	00089880 	.word	0x00089880
   860ac:	aa25      	add	r2, sp, #148	; 0x94
   860ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
   860b0:	980c      	ldr	r0, [sp, #48]	; 0x30
   860b2:	f002 fc35 	bl	88920 <__ssprint_r>
   860b6:	2800      	cmp	r0, #0
   860b8:	f47f ac9b 	bne.w	859f2 <_svfprintf_r+0x1ba>
   860bc:	46c8      	mov	r8, r9
   860be:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   860c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   860c4:	e533      	b.n	85b2e <_svfprintf_r+0x2f6>
   860c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
   860c8:	2b65      	cmp	r3, #101	; 0x65
   860ca:	f340 809a 	ble.w	86202 <_svfprintf_r+0x9ca>
   860ce:	a815      	add	r0, sp, #84	; 0x54
   860d0:	c80d      	ldmia	r0, {r0, r2, r3}
   860d2:	9914      	ldr	r1, [sp, #80]	; 0x50
   860d4:	f003 f8fc 	bl	892d0 <__aeabi_dcmpeq>
   860d8:	2800      	cmp	r0, #0
   860da:	f000 8193 	beq.w	86404 <_svfprintf_r+0xbcc>
   860de:	2101      	movs	r1, #1
   860e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
   860e2:	4ab5      	ldr	r2, [pc, #724]	; (863b8 <_svfprintf_r+0xb80>)
   860e4:	440b      	add	r3, r1
   860e6:	440c      	add	r4, r1
   860e8:	2b07      	cmp	r3, #7
   860ea:	9427      	str	r4, [sp, #156]	; 0x9c
   860ec:	9326      	str	r3, [sp, #152]	; 0x98
   860ee:	f8c8 1004 	str.w	r1, [r8, #4]
   860f2:	f8c8 2000 	str.w	r2, [r8]
   860f6:	f300 83c6 	bgt.w	86886 <_svfprintf_r+0x104e>
   860fa:	f108 0808 	add.w	r8, r8, #8
   860fe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   86100:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   86102:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   86104:	4293      	cmp	r3, r2
   86106:	db03      	blt.n	86110 <_svfprintf_r+0x8d8>
   86108:	9b07      	ldr	r3, [sp, #28]
   8610a:	07dd      	lsls	r5, r3, #31
   8610c:	f57f ad86 	bpl.w	85c1c <_svfprintf_r+0x3e4>
   86110:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86112:	9919      	ldr	r1, [sp, #100]	; 0x64
   86114:	3301      	adds	r3, #1
   86116:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   86118:	440c      	add	r4, r1
   8611a:	2b07      	cmp	r3, #7
   8611c:	f8c8 2000 	str.w	r2, [r8]
   86120:	f8c8 1004 	str.w	r1, [r8, #4]
   86124:	9427      	str	r4, [sp, #156]	; 0x9c
   86126:	9326      	str	r3, [sp, #152]	; 0x98
   86128:	f300 83c4 	bgt.w	868b4 <_svfprintf_r+0x107c>
   8612c:	f108 0808 	add.w	r8, r8, #8
   86130:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   86132:	1e5e      	subs	r6, r3, #1
   86134:	2e00      	cmp	r6, #0
   86136:	f77f ad71 	ble.w	85c1c <_svfprintf_r+0x3e4>
   8613a:	2e10      	cmp	r6, #16
   8613c:	f340 8575 	ble.w	86c2a <_svfprintf_r+0x13f2>
   86140:	4622      	mov	r2, r4
   86142:	2710      	movs	r7, #16
   86144:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86146:	4d9d      	ldr	r5, [pc, #628]	; (863bc <_svfprintf_r+0xb84>)
   86148:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   8614c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   8614e:	e005      	b.n	8615c <_svfprintf_r+0x924>
   86150:	f108 0808 	add.w	r8, r8, #8
   86154:	3e10      	subs	r6, #16
   86156:	2e10      	cmp	r6, #16
   86158:	f340 8225 	ble.w	865a6 <_svfprintf_r+0xd6e>
   8615c:	3301      	adds	r3, #1
   8615e:	3210      	adds	r2, #16
   86160:	2b07      	cmp	r3, #7
   86162:	9227      	str	r2, [sp, #156]	; 0x9c
   86164:	9326      	str	r3, [sp, #152]	; 0x98
   86166:	e888 00a0 	stmia.w	r8, {r5, r7}
   8616a:	ddf1      	ble.n	86150 <_svfprintf_r+0x918>
   8616c:	aa25      	add	r2, sp, #148	; 0x94
   8616e:	4621      	mov	r1, r4
   86170:	4658      	mov	r0, fp
   86172:	f002 fbd5 	bl	88920 <__ssprint_r>
   86176:	2800      	cmp	r0, #0
   86178:	f47f ac3b 	bne.w	859f2 <_svfprintf_r+0x1ba>
   8617c:	46c8      	mov	r8, r9
   8617e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   86180:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86182:	e7e7      	b.n	86154 <_svfprintf_r+0x91c>
   86184:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   86186:	9a08      	ldr	r2, [sp, #32]
   86188:	1a9f      	subs	r7, r3, r2
   8618a:	2f00      	cmp	r7, #0
   8618c:	f77f acf6 	ble.w	85b7c <_svfprintf_r+0x344>
   86190:	2f10      	cmp	r7, #16
   86192:	f340 84a8 	ble.w	86ae6 <_svfprintf_r+0x12ae>
   86196:	4d89      	ldr	r5, [pc, #548]	; (863bc <_svfprintf_r+0xb84>)
   86198:	4642      	mov	r2, r8
   8619a:	4621      	mov	r1, r4
   8619c:	46b0      	mov	r8, r6
   8619e:	f04f 0b10 	mov.w	fp, #16
   861a2:	462e      	mov	r6, r5
   861a4:	9b26      	ldr	r3, [sp, #152]	; 0x98
   861a6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   861a8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   861aa:	e004      	b.n	861b6 <_svfprintf_r+0x97e>
   861ac:	3f10      	subs	r7, #16
   861ae:	2f10      	cmp	r7, #16
   861b0:	f102 0208 	add.w	r2, r2, #8
   861b4:	dd15      	ble.n	861e2 <_svfprintf_r+0x9aa>
   861b6:	3301      	adds	r3, #1
   861b8:	3110      	adds	r1, #16
   861ba:	2b07      	cmp	r3, #7
   861bc:	9127      	str	r1, [sp, #156]	; 0x9c
   861be:	9326      	str	r3, [sp, #152]	; 0x98
   861c0:	e882 0840 	stmia.w	r2, {r6, fp}
   861c4:	ddf2      	ble.n	861ac <_svfprintf_r+0x974>
   861c6:	aa25      	add	r2, sp, #148	; 0x94
   861c8:	4629      	mov	r1, r5
   861ca:	4620      	mov	r0, r4
   861cc:	f002 fba8 	bl	88920 <__ssprint_r>
   861d0:	2800      	cmp	r0, #0
   861d2:	f47f ac0e 	bne.w	859f2 <_svfprintf_r+0x1ba>
   861d6:	3f10      	subs	r7, #16
   861d8:	2f10      	cmp	r7, #16
   861da:	464a      	mov	r2, r9
   861dc:	9927      	ldr	r1, [sp, #156]	; 0x9c
   861de:	9b26      	ldr	r3, [sp, #152]	; 0x98
   861e0:	dce9      	bgt.n	861b6 <_svfprintf_r+0x97e>
   861e2:	4635      	mov	r5, r6
   861e4:	460c      	mov	r4, r1
   861e6:	4646      	mov	r6, r8
   861e8:	4690      	mov	r8, r2
   861ea:	3301      	adds	r3, #1
   861ec:	443c      	add	r4, r7
   861ee:	2b07      	cmp	r3, #7
   861f0:	9427      	str	r4, [sp, #156]	; 0x9c
   861f2:	9326      	str	r3, [sp, #152]	; 0x98
   861f4:	e888 00a0 	stmia.w	r8, {r5, r7}
   861f8:	f300 829e 	bgt.w	86738 <_svfprintf_r+0xf00>
   861fc:	f108 0808 	add.w	r8, r8, #8
   86200:	e4bc      	b.n	85b7c <_svfprintf_r+0x344>
   86202:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   86204:	2b01      	cmp	r3, #1
   86206:	f340 824f 	ble.w	866a8 <_svfprintf_r+0xe70>
   8620a:	2301      	movs	r3, #1
   8620c:	9f26      	ldr	r7, [sp, #152]	; 0x98
   8620e:	441c      	add	r4, r3
   86210:	441f      	add	r7, r3
   86212:	2f07      	cmp	r7, #7
   86214:	9427      	str	r4, [sp, #156]	; 0x9c
   86216:	f8c8 6000 	str.w	r6, [r8]
   8621a:	9726      	str	r7, [sp, #152]	; 0x98
   8621c:	f8c8 3004 	str.w	r3, [r8, #4]
   86220:	f300 825f 	bgt.w	866e2 <_svfprintf_r+0xeaa>
   86224:	f108 0808 	add.w	r8, r8, #8
   86228:	9a19      	ldr	r2, [sp, #100]	; 0x64
   8622a:	3701      	adds	r7, #1
   8622c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   8622e:	4414      	add	r4, r2
   86230:	2f07      	cmp	r7, #7
   86232:	9427      	str	r4, [sp, #156]	; 0x9c
   86234:	9726      	str	r7, [sp, #152]	; 0x98
   86236:	f8c8 3000 	str.w	r3, [r8]
   8623a:	f8c8 2004 	str.w	r2, [r8, #4]
   8623e:	f300 825c 	bgt.w	866fa <_svfprintf_r+0xec2>
   86242:	f108 0808 	add.w	r8, r8, #8
   86246:	a815      	add	r0, sp, #84	; 0x54
   86248:	c80d      	ldmia	r0, {r0, r2, r3}
   8624a:	9914      	ldr	r1, [sp, #80]	; 0x50
   8624c:	f003 f840 	bl	892d0 <__aeabi_dcmpeq>
   86250:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   86252:	2800      	cmp	r0, #0
   86254:	f040 8141 	bne.w	864da <_svfprintf_r+0xca2>
   86258:	3b01      	subs	r3, #1
   8625a:	3701      	adds	r7, #1
   8625c:	3601      	adds	r6, #1
   8625e:	441c      	add	r4, r3
   86260:	2f07      	cmp	r7, #7
   86262:	f8c8 6000 	str.w	r6, [r8]
   86266:	9726      	str	r7, [sp, #152]	; 0x98
   86268:	9427      	str	r4, [sp, #156]	; 0x9c
   8626a:	f8c8 3004 	str.w	r3, [r8, #4]
   8626e:	f300 8166 	bgt.w	8653e <_svfprintf_r+0xd06>
   86272:	f108 0808 	add.w	r8, r8, #8
   86276:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
   86278:	3701      	adds	r7, #1
   8627a:	4414      	add	r4, r2
   8627c:	ab21      	add	r3, sp, #132	; 0x84
   8627e:	2f07      	cmp	r7, #7
   86280:	9427      	str	r4, [sp, #156]	; 0x9c
   86282:	9726      	str	r7, [sp, #152]	; 0x98
   86284:	f8c8 2004 	str.w	r2, [r8, #4]
   86288:	f8c8 3000 	str.w	r3, [r8]
   8628c:	f77f acc4 	ble.w	85c18 <_svfprintf_r+0x3e0>
   86290:	aa25      	add	r2, sp, #148	; 0x94
   86292:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86294:	980c      	ldr	r0, [sp, #48]	; 0x30
   86296:	f002 fb43 	bl	88920 <__ssprint_r>
   8629a:	2800      	cmp	r0, #0
   8629c:	f47f aba9 	bne.w	859f2 <_svfprintf_r+0x1ba>
   862a0:	46c8      	mov	r8, r9
   862a2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   862a4:	e4ba      	b.n	85c1c <_svfprintf_r+0x3e4>
   862a6:	aa25      	add	r2, sp, #148	; 0x94
   862a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
   862aa:	980c      	ldr	r0, [sp, #48]	; 0x30
   862ac:	f002 fb38 	bl	88920 <__ssprint_r>
   862b0:	2800      	cmp	r0, #0
   862b2:	f43f acfd 	beq.w	85cb0 <_svfprintf_r+0x478>
   862b6:	f7ff bb9c 	b.w	859f2 <_svfprintf_r+0x1ba>
   862ba:	f8dd b01c 	ldr.w	fp, [sp, #28]
   862be:	2b01      	cmp	r3, #1
   862c0:	f000 817e 	beq.w	865c0 <_svfprintf_r+0xd88>
   862c4:	2b02      	cmp	r3, #2
   862c6:	d171      	bne.n	863ac <_svfprintf_r+0xb74>
   862c8:	f8cd b01c 	str.w	fp, [sp, #28]
   862cc:	2400      	movs	r4, #0
   862ce:	2500      	movs	r5, #0
   862d0:	e5d4      	b.n	85e7c <_svfprintf_r+0x644>
   862d2:	aa25      	add	r2, sp, #148	; 0x94
   862d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
   862d6:	980c      	ldr	r0, [sp, #48]	; 0x30
   862d8:	f002 fb22 	bl	88920 <__ssprint_r>
   862dc:	2800      	cmp	r0, #0
   862de:	f47f ab88 	bne.w	859f2 <_svfprintf_r+0x1ba>
   862e2:	46c8      	mov	r8, r9
   862e4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   862e6:	e486      	b.n	85bf6 <_svfprintf_r+0x3be>
   862e8:	aa25      	add	r2, sp, #148	; 0x94
   862ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
   862ec:	980c      	ldr	r0, [sp, #48]	; 0x30
   862ee:	f002 fb17 	bl	88920 <__ssprint_r>
   862f2:	2800      	cmp	r0, #0
   862f4:	f47f ab7d 	bne.w	859f2 <_svfprintf_r+0x1ba>
   862f8:	46c8      	mov	r8, r9
   862fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   862fc:	e429      	b.n	85b52 <_svfprintf_r+0x31a>
   862fe:	2001      	movs	r0, #1
   86300:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86302:	4a2d      	ldr	r2, [pc, #180]	; (863b8 <_svfprintf_r+0xb80>)
   86304:	4403      	add	r3, r0
   86306:	4404      	add	r4, r0
   86308:	2b07      	cmp	r3, #7
   8630a:	9427      	str	r4, [sp, #156]	; 0x9c
   8630c:	9326      	str	r3, [sp, #152]	; 0x98
   8630e:	f8c8 0004 	str.w	r0, [r8, #4]
   86312:	f8c8 2000 	str.w	r2, [r8]
   86316:	f340 82d8 	ble.w	868ca <_svfprintf_r+0x1092>
   8631a:	aa25      	add	r2, sp, #148	; 0x94
   8631c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8631e:	980c      	ldr	r0, [sp, #48]	; 0x30
   86320:	f002 fafe 	bl	88920 <__ssprint_r>
   86324:	2800      	cmp	r0, #0
   86326:	f47f ab64 	bne.w	859f2 <_svfprintf_r+0x1ba>
   8632a:	46c8      	mov	r8, r9
   8632c:	991f      	ldr	r1, [sp, #124]	; 0x7c
   8632e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   86330:	b929      	cbnz	r1, 8633e <_svfprintf_r+0xb06>
   86332:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   86334:	b91b      	cbnz	r3, 8633e <_svfprintf_r+0xb06>
   86336:	9b07      	ldr	r3, [sp, #28]
   86338:	07d8      	lsls	r0, r3, #31
   8633a:	f57f ac6f 	bpl.w	85c1c <_svfprintf_r+0x3e4>
   8633e:	9819      	ldr	r0, [sp, #100]	; 0x64
   86340:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86342:	4602      	mov	r2, r0
   86344:	3301      	adds	r3, #1
   86346:	4422      	add	r2, r4
   86348:	9c1a      	ldr	r4, [sp, #104]	; 0x68
   8634a:	2b07      	cmp	r3, #7
   8634c:	9227      	str	r2, [sp, #156]	; 0x9c
   8634e:	f8c8 4000 	str.w	r4, [r8]
   86352:	f8c8 0004 	str.w	r0, [r8, #4]
   86356:	9326      	str	r3, [sp, #152]	; 0x98
   86358:	f300 8431 	bgt.w	86bbe <_svfprintf_r+0x1386>
   8635c:	f108 0808 	add.w	r8, r8, #8
   86360:	2900      	cmp	r1, #0
   86362:	f2c0 8409 	blt.w	86b78 <_svfprintf_r+0x1340>
   86366:	9913      	ldr	r1, [sp, #76]	; 0x4c
   86368:	3301      	adds	r3, #1
   8636a:	188c      	adds	r4, r1, r2
   8636c:	2b07      	cmp	r3, #7
   8636e:	9427      	str	r4, [sp, #156]	; 0x9c
   86370:	9326      	str	r3, [sp, #152]	; 0x98
   86372:	f8c8 6000 	str.w	r6, [r8]
   86376:	f8c8 1004 	str.w	r1, [r8, #4]
   8637a:	f77f ac4d 	ble.w	85c18 <_svfprintf_r+0x3e0>
   8637e:	aa25      	add	r2, sp, #148	; 0x94
   86380:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86382:	980c      	ldr	r0, [sp, #48]	; 0x30
   86384:	f002 facc 	bl	88920 <__ssprint_r>
   86388:	2800      	cmp	r0, #0
   8638a:	f47f ab32 	bne.w	859f2 <_svfprintf_r+0x1ba>
   8638e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   86390:	46c8      	mov	r8, r9
   86392:	e443      	b.n	85c1c <_svfprintf_r+0x3e4>
   86394:	aa25      	add	r2, sp, #148	; 0x94
   86396:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86398:	980c      	ldr	r0, [sp, #48]	; 0x30
   8639a:	f002 fac1 	bl	88920 <__ssprint_r>
   8639e:	2800      	cmp	r0, #0
   863a0:	f47f ab27 	bne.w	859f2 <_svfprintf_r+0x1ba>
   863a4:	46c8      	mov	r8, r9
   863a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   863a8:	f7ff bbe5 	b.w	85b76 <_svfprintf_r+0x33e>
   863ac:	2400      	movs	r4, #0
   863ae:	2500      	movs	r5, #0
   863b0:	f8cd b01c 	str.w	fp, [sp, #28]
   863b4:	4649      	mov	r1, r9
   863b6:	e004      	b.n	863c2 <_svfprintf_r+0xb8a>
   863b8:	0008989c 	.word	0x0008989c
   863bc:	000898b0 	.word	0x000898b0
   863c0:	4631      	mov	r1, r6
   863c2:	08e2      	lsrs	r2, r4, #3
   863c4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
   863c8:	08e8      	lsrs	r0, r5, #3
   863ca:	f004 0307 	and.w	r3, r4, #7
   863ce:	4605      	mov	r5, r0
   863d0:	4614      	mov	r4, r2
   863d2:	3330      	adds	r3, #48	; 0x30
   863d4:	ea54 0205 	orrs.w	r2, r4, r5
   863d8:	f801 3c01 	strb.w	r3, [r1, #-1]
   863dc:	f101 36ff 	add.w	r6, r1, #4294967295
   863e0:	d1ee      	bne.n	863c0 <_svfprintf_r+0xb88>
   863e2:	9a07      	ldr	r2, [sp, #28]
   863e4:	07d2      	lsls	r2, r2, #31
   863e6:	f57f ad59 	bpl.w	85e9c <_svfprintf_r+0x664>
   863ea:	2b30      	cmp	r3, #48	; 0x30
   863ec:	f43f ad56 	beq.w	85e9c <_svfprintf_r+0x664>
   863f0:	2330      	movs	r3, #48	; 0x30
   863f2:	3902      	subs	r1, #2
   863f4:	f806 3c01 	strb.w	r3, [r6, #-1]
   863f8:	eba9 0301 	sub.w	r3, r9, r1
   863fc:	930e      	str	r3, [sp, #56]	; 0x38
   863fe:	460e      	mov	r6, r1
   86400:	f7ff bb36 	b.w	85a70 <_svfprintf_r+0x238>
   86404:	991f      	ldr	r1, [sp, #124]	; 0x7c
   86406:	2900      	cmp	r1, #0
   86408:	f77f af79 	ble.w	862fe <_svfprintf_r+0xac6>
   8640c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8640e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   86410:	4293      	cmp	r3, r2
   86412:	bfa8      	it	ge
   86414:	4613      	movge	r3, r2
   86416:	2b00      	cmp	r3, #0
   86418:	461f      	mov	r7, r3
   8641a:	dd0b      	ble.n	86434 <_svfprintf_r+0xbfc>
   8641c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8641e:	443c      	add	r4, r7
   86420:	3301      	adds	r3, #1
   86422:	2b07      	cmp	r3, #7
   86424:	9427      	str	r4, [sp, #156]	; 0x9c
   86426:	e888 00c0 	stmia.w	r8, {r6, r7}
   8642a:	9326      	str	r3, [sp, #152]	; 0x98
   8642c:	f300 82fb 	bgt.w	86a26 <_svfprintf_r+0x11ee>
   86430:	f108 0808 	add.w	r8, r8, #8
   86434:	9b12      	ldr	r3, [sp, #72]	; 0x48
   86436:	2f00      	cmp	r7, #0
   86438:	bfa8      	it	ge
   8643a:	1bdb      	subge	r3, r3, r7
   8643c:	2b00      	cmp	r3, #0
   8643e:	461f      	mov	r7, r3
   86440:	f340 80d7 	ble.w	865f2 <_svfprintf_r+0xdba>
   86444:	2b10      	cmp	r3, #16
   86446:	f340 8434 	ble.w	86cb2 <_svfprintf_r+0x147a>
   8644a:	4dba      	ldr	r5, [pc, #744]	; (86734 <_svfprintf_r+0xefc>)
   8644c:	4642      	mov	r2, r8
   8644e:	4621      	mov	r1, r4
   86450:	46b0      	mov	r8, r6
   86452:	f04f 0b10 	mov.w	fp, #16
   86456:	462e      	mov	r6, r5
   86458:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8645a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   8645c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8645e:	e004      	b.n	8646a <_svfprintf_r+0xc32>
   86460:	3208      	adds	r2, #8
   86462:	3f10      	subs	r7, #16
   86464:	2f10      	cmp	r7, #16
   86466:	f340 80b5 	ble.w	865d4 <_svfprintf_r+0xd9c>
   8646a:	3301      	adds	r3, #1
   8646c:	3110      	adds	r1, #16
   8646e:	2b07      	cmp	r3, #7
   86470:	9127      	str	r1, [sp, #156]	; 0x9c
   86472:	9326      	str	r3, [sp, #152]	; 0x98
   86474:	e882 0840 	stmia.w	r2, {r6, fp}
   86478:	ddf2      	ble.n	86460 <_svfprintf_r+0xc28>
   8647a:	aa25      	add	r2, sp, #148	; 0x94
   8647c:	4629      	mov	r1, r5
   8647e:	4620      	mov	r0, r4
   86480:	f002 fa4e 	bl	88920 <__ssprint_r>
   86484:	2800      	cmp	r0, #0
   86486:	f47f aab4 	bne.w	859f2 <_svfprintf_r+0x1ba>
   8648a:	464a      	mov	r2, r9
   8648c:	9927      	ldr	r1, [sp, #156]	; 0x9c
   8648e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86490:	e7e7      	b.n	86462 <_svfprintf_r+0xc2a>
   86492:	2d00      	cmp	r5, #0
   86494:	bf08      	it	eq
   86496:	2c0a      	cmpeq	r4, #10
   86498:	f0c0 8090 	bcc.w	865bc <_svfprintf_r+0xd84>
   8649c:	464e      	mov	r6, r9
   8649e:	4620      	mov	r0, r4
   864a0:	4629      	mov	r1, r5
   864a2:	220a      	movs	r2, #10
   864a4:	2300      	movs	r3, #0
   864a6:	f002 ff83 	bl	893b0 <__aeabi_uldivmod>
   864aa:	3230      	adds	r2, #48	; 0x30
   864ac:	f806 2d01 	strb.w	r2, [r6, #-1]!
   864b0:	4620      	mov	r0, r4
   864b2:	4629      	mov	r1, r5
   864b4:	2300      	movs	r3, #0
   864b6:	220a      	movs	r2, #10
   864b8:	f002 ff7a 	bl	893b0 <__aeabi_uldivmod>
   864bc:	4604      	mov	r4, r0
   864be:	460d      	mov	r5, r1
   864c0:	ea54 0305 	orrs.w	r3, r4, r5
   864c4:	d1eb      	bne.n	8649e <_svfprintf_r+0xc66>
   864c6:	eba9 0306 	sub.w	r3, r9, r6
   864ca:	930e      	str	r3, [sp, #56]	; 0x38
   864cc:	f7ff bad0 	b.w	85a70 <_svfprintf_r+0x238>
   864d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   864d2:	464e      	mov	r6, r9
   864d4:	930e      	str	r3, [sp, #56]	; 0x38
   864d6:	f7ff bacb 	b.w	85a70 <_svfprintf_r+0x238>
   864da:	1e5e      	subs	r6, r3, #1
   864dc:	2e00      	cmp	r6, #0
   864de:	f77f aeca 	ble.w	86276 <_svfprintf_r+0xa3e>
   864e2:	2e10      	cmp	r6, #16
   864e4:	f340 83e3 	ble.w	86cae <_svfprintf_r+0x1476>
   864e8:	4622      	mov	r2, r4
   864ea:	f04f 0b10 	mov.w	fp, #16
   864ee:	4d91      	ldr	r5, [pc, #580]	; (86734 <_svfprintf_r+0xefc>)
   864f0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   864f2:	e004      	b.n	864fe <_svfprintf_r+0xcc6>
   864f4:	3e10      	subs	r6, #16
   864f6:	2e10      	cmp	r6, #16
   864f8:	f108 0808 	add.w	r8, r8, #8
   864fc:	dd15      	ble.n	8652a <_svfprintf_r+0xcf2>
   864fe:	3701      	adds	r7, #1
   86500:	3210      	adds	r2, #16
   86502:	2f07      	cmp	r7, #7
   86504:	9227      	str	r2, [sp, #156]	; 0x9c
   86506:	9726      	str	r7, [sp, #152]	; 0x98
   86508:	e888 0820 	stmia.w	r8, {r5, fp}
   8650c:	ddf2      	ble.n	864f4 <_svfprintf_r+0xcbc>
   8650e:	aa25      	add	r2, sp, #148	; 0x94
   86510:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86512:	4620      	mov	r0, r4
   86514:	f002 fa04 	bl	88920 <__ssprint_r>
   86518:	2800      	cmp	r0, #0
   8651a:	f47f aa6a 	bne.w	859f2 <_svfprintf_r+0x1ba>
   8651e:	3e10      	subs	r6, #16
   86520:	2e10      	cmp	r6, #16
   86522:	46c8      	mov	r8, r9
   86524:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   86526:	9f26      	ldr	r7, [sp, #152]	; 0x98
   86528:	dce9      	bgt.n	864fe <_svfprintf_r+0xcc6>
   8652a:	4614      	mov	r4, r2
   8652c:	3701      	adds	r7, #1
   8652e:	4434      	add	r4, r6
   86530:	2f07      	cmp	r7, #7
   86532:	9427      	str	r4, [sp, #156]	; 0x9c
   86534:	9726      	str	r7, [sp, #152]	; 0x98
   86536:	e888 0060 	stmia.w	r8, {r5, r6}
   8653a:	f77f ae9a 	ble.w	86272 <_svfprintf_r+0xa3a>
   8653e:	aa25      	add	r2, sp, #148	; 0x94
   86540:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86542:	980c      	ldr	r0, [sp, #48]	; 0x30
   86544:	f002 f9ec 	bl	88920 <__ssprint_r>
   86548:	2800      	cmp	r0, #0
   8654a:	f47f aa52 	bne.w	859f2 <_svfprintf_r+0x1ba>
   8654e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   86550:	9f26      	ldr	r7, [sp, #152]	; 0x98
   86552:	46c8      	mov	r8, r9
   86554:	e68f      	b.n	86276 <_svfprintf_r+0xa3e>
   86556:	3204      	adds	r2, #4
   86558:	681c      	ldr	r4, [r3, #0]
   8655a:	2500      	movs	r5, #0
   8655c:	2301      	movs	r3, #1
   8655e:	920f      	str	r2, [sp, #60]	; 0x3c
   86560:	f7ff ba68 	b.w	85a34 <_svfprintf_r+0x1fc>
   86564:	681c      	ldr	r4, [r3, #0]
   86566:	3304      	adds	r3, #4
   86568:	930f      	str	r3, [sp, #60]	; 0x3c
   8656a:	2500      	movs	r5, #0
   8656c:	e42a      	b.n	85dc4 <_svfprintf_r+0x58c>
   8656e:	681c      	ldr	r4, [r3, #0]
   86570:	3304      	adds	r3, #4
   86572:	17e5      	asrs	r5, r4, #31
   86574:	4622      	mov	r2, r4
   86576:	930f      	str	r3, [sp, #60]	; 0x3c
   86578:	462b      	mov	r3, r5
   8657a:	2a00      	cmp	r2, #0
   8657c:	f173 0300 	sbcs.w	r3, r3, #0
   86580:	f6bf ac68 	bge.w	85e54 <_svfprintf_r+0x61c>
   86584:	272d      	movs	r7, #45	; 0x2d
   86586:	4264      	negs	r4, r4
   86588:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8658c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
   86590:	2301      	movs	r3, #1
   86592:	f7ff ba53 	b.w	85a3c <_svfprintf_r+0x204>
   86596:	990f      	ldr	r1, [sp, #60]	; 0x3c
   86598:	2500      	movs	r5, #0
   8659a:	460a      	mov	r2, r1
   8659c:	3204      	adds	r2, #4
   8659e:	680c      	ldr	r4, [r1, #0]
   865a0:	920f      	str	r2, [sp, #60]	; 0x3c
   865a2:	f7ff ba47 	b.w	85a34 <_svfprintf_r+0x1fc>
   865a6:	4614      	mov	r4, r2
   865a8:	3301      	adds	r3, #1
   865aa:	4434      	add	r4, r6
   865ac:	2b07      	cmp	r3, #7
   865ae:	9427      	str	r4, [sp, #156]	; 0x9c
   865b0:	9326      	str	r3, [sp, #152]	; 0x98
   865b2:	e888 0060 	stmia.w	r8, {r5, r6}
   865b6:	f77f ab2f 	ble.w	85c18 <_svfprintf_r+0x3e0>
   865ba:	e6e0      	b.n	8637e <_svfprintf_r+0xb46>
   865bc:	f8dd b01c 	ldr.w	fp, [sp, #28]
   865c0:	2301      	movs	r3, #1
   865c2:	ae42      	add	r6, sp, #264	; 0x108
   865c4:	3430      	adds	r4, #48	; 0x30
   865c6:	f8cd b01c 	str.w	fp, [sp, #28]
   865ca:	f806 4d41 	strb.w	r4, [r6, #-65]!
   865ce:	930e      	str	r3, [sp, #56]	; 0x38
   865d0:	f7ff ba4e 	b.w	85a70 <_svfprintf_r+0x238>
   865d4:	4635      	mov	r5, r6
   865d6:	460c      	mov	r4, r1
   865d8:	4646      	mov	r6, r8
   865da:	4690      	mov	r8, r2
   865dc:	3301      	adds	r3, #1
   865de:	443c      	add	r4, r7
   865e0:	2b07      	cmp	r3, #7
   865e2:	9427      	str	r4, [sp, #156]	; 0x9c
   865e4:	9326      	str	r3, [sp, #152]	; 0x98
   865e6:	e888 00a0 	stmia.w	r8, {r5, r7}
   865ea:	f300 8246 	bgt.w	86a7a <_svfprintf_r+0x1242>
   865ee:	f108 0808 	add.w	r8, r8, #8
   865f2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   865f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   865f6:	429a      	cmp	r2, r3
   865f8:	db45      	blt.n	86686 <_svfprintf_r+0xe4e>
   865fa:	9b07      	ldr	r3, [sp, #28]
   865fc:	07d9      	lsls	r1, r3, #31
   865fe:	d442      	bmi.n	86686 <_svfprintf_r+0xe4e>
   86600:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   86602:	9812      	ldr	r0, [sp, #72]	; 0x48
   86604:	1a9a      	subs	r2, r3, r2
   86606:	1a1d      	subs	r5, r3, r0
   86608:	4295      	cmp	r5, r2
   8660a:	bfa8      	it	ge
   8660c:	4615      	movge	r5, r2
   8660e:	2d00      	cmp	r5, #0
   86610:	dd0e      	ble.n	86630 <_svfprintf_r+0xdf8>
   86612:	9926      	ldr	r1, [sp, #152]	; 0x98
   86614:	4406      	add	r6, r0
   86616:	3101      	adds	r1, #1
   86618:	442c      	add	r4, r5
   8661a:	2907      	cmp	r1, #7
   8661c:	f8c8 6000 	str.w	r6, [r8]
   86620:	9427      	str	r4, [sp, #156]	; 0x9c
   86622:	f8c8 5004 	str.w	r5, [r8, #4]
   86626:	9126      	str	r1, [sp, #152]	; 0x98
   86628:	f300 8216 	bgt.w	86a58 <_svfprintf_r+0x1220>
   8662c:	f108 0808 	add.w	r8, r8, #8
   86630:	2d00      	cmp	r5, #0
   86632:	bfb4      	ite	lt
   86634:	4616      	movlt	r6, r2
   86636:	1b56      	subge	r6, r2, r5
   86638:	2e00      	cmp	r6, #0
   8663a:	f77f aaef 	ble.w	85c1c <_svfprintf_r+0x3e4>
   8663e:	2e10      	cmp	r6, #16
   86640:	f340 82f3 	ble.w	86c2a <_svfprintf_r+0x13f2>
   86644:	4622      	mov	r2, r4
   86646:	2710      	movs	r7, #16
   86648:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8664a:	4d3a      	ldr	r5, [pc, #232]	; (86734 <_svfprintf_r+0xefc>)
   8664c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   86650:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   86652:	e004      	b.n	8665e <_svfprintf_r+0xe26>
   86654:	f108 0808 	add.w	r8, r8, #8
   86658:	3e10      	subs	r6, #16
   8665a:	2e10      	cmp	r6, #16
   8665c:	dda3      	ble.n	865a6 <_svfprintf_r+0xd6e>
   8665e:	3301      	adds	r3, #1
   86660:	3210      	adds	r2, #16
   86662:	2b07      	cmp	r3, #7
   86664:	9227      	str	r2, [sp, #156]	; 0x9c
   86666:	9326      	str	r3, [sp, #152]	; 0x98
   86668:	e888 00a0 	stmia.w	r8, {r5, r7}
   8666c:	ddf2      	ble.n	86654 <_svfprintf_r+0xe1c>
   8666e:	aa25      	add	r2, sp, #148	; 0x94
   86670:	4621      	mov	r1, r4
   86672:	4658      	mov	r0, fp
   86674:	f002 f954 	bl	88920 <__ssprint_r>
   86678:	2800      	cmp	r0, #0
   8667a:	f47f a9ba 	bne.w	859f2 <_svfprintf_r+0x1ba>
   8667e:	46c8      	mov	r8, r9
   86680:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   86682:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86684:	e7e8      	b.n	86658 <_svfprintf_r+0xe20>
   86686:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86688:	9819      	ldr	r0, [sp, #100]	; 0x64
   8668a:	3301      	adds	r3, #1
   8668c:	991a      	ldr	r1, [sp, #104]	; 0x68
   8668e:	4404      	add	r4, r0
   86690:	2b07      	cmp	r3, #7
   86692:	9427      	str	r4, [sp, #156]	; 0x9c
   86694:	f8c8 1000 	str.w	r1, [r8]
   86698:	f8c8 0004 	str.w	r0, [r8, #4]
   8669c:	9326      	str	r3, [sp, #152]	; 0x98
   8669e:	f300 81cf 	bgt.w	86a40 <_svfprintf_r+0x1208>
   866a2:	f108 0808 	add.w	r8, r8, #8
   866a6:	e7ab      	b.n	86600 <_svfprintf_r+0xdc8>
   866a8:	9b07      	ldr	r3, [sp, #28]
   866aa:	07da      	lsls	r2, r3, #31
   866ac:	f53f adad 	bmi.w	8620a <_svfprintf_r+0x9d2>
   866b0:	2301      	movs	r3, #1
   866b2:	9f26      	ldr	r7, [sp, #152]	; 0x98
   866b4:	441c      	add	r4, r3
   866b6:	441f      	add	r7, r3
   866b8:	2f07      	cmp	r7, #7
   866ba:	9427      	str	r4, [sp, #156]	; 0x9c
   866bc:	f8c8 6000 	str.w	r6, [r8]
   866c0:	9726      	str	r7, [sp, #152]	; 0x98
   866c2:	f8c8 3004 	str.w	r3, [r8, #4]
   866c6:	f77f add4 	ble.w	86272 <_svfprintf_r+0xa3a>
   866ca:	aa25      	add	r2, sp, #148	; 0x94
   866cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
   866ce:	980c      	ldr	r0, [sp, #48]	; 0x30
   866d0:	f002 f926 	bl	88920 <__ssprint_r>
   866d4:	2800      	cmp	r0, #0
   866d6:	f47f a98c 	bne.w	859f2 <_svfprintf_r+0x1ba>
   866da:	46c8      	mov	r8, r9
   866dc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   866de:	9f26      	ldr	r7, [sp, #152]	; 0x98
   866e0:	e5c9      	b.n	86276 <_svfprintf_r+0xa3e>
   866e2:	aa25      	add	r2, sp, #148	; 0x94
   866e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
   866e6:	980c      	ldr	r0, [sp, #48]	; 0x30
   866e8:	f002 f91a 	bl	88920 <__ssprint_r>
   866ec:	2800      	cmp	r0, #0
   866ee:	f47f a980 	bne.w	859f2 <_svfprintf_r+0x1ba>
   866f2:	46c8      	mov	r8, r9
   866f4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   866f6:	9f26      	ldr	r7, [sp, #152]	; 0x98
   866f8:	e596      	b.n	86228 <_svfprintf_r+0x9f0>
   866fa:	aa25      	add	r2, sp, #148	; 0x94
   866fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
   866fe:	980c      	ldr	r0, [sp, #48]	; 0x30
   86700:	f002 f90e 	bl	88920 <__ssprint_r>
   86704:	2800      	cmp	r0, #0
   86706:	f47f a974 	bne.w	859f2 <_svfprintf_r+0x1ba>
   8670a:	46c8      	mov	r8, r9
   8670c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8670e:	9f26      	ldr	r7, [sp, #152]	; 0x98
   86710:	e599      	b.n	86246 <_svfprintf_r+0xa0e>
   86712:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   86714:	3407      	adds	r4, #7
   86716:	f024 0407 	bic.w	r4, r4, #7
   8671a:	f104 0108 	add.w	r1, r4, #8
   8671e:	e9d4 2300 	ldrd	r2, r3, [r4]
   86722:	910f      	str	r1, [sp, #60]	; 0x3c
   86724:	4614      	mov	r4, r2
   86726:	461d      	mov	r5, r3
   86728:	f7ff bb8f 	b.w	85e4a <_svfprintf_r+0x612>
   8672c:	464e      	mov	r6, r9
   8672e:	f7ff b99f 	b.w	85a70 <_svfprintf_r+0x238>
   86732:	bf00      	nop
   86734:	000898b0 	.word	0x000898b0
   86738:	aa25      	add	r2, sp, #148	; 0x94
   8673a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8673c:	980c      	ldr	r0, [sp, #48]	; 0x30
   8673e:	f002 f8ef 	bl	88920 <__ssprint_r>
   86742:	2800      	cmp	r0, #0
   86744:	f47f a955 	bne.w	859f2 <_svfprintf_r+0x1ba>
   86748:	46c8      	mov	r8, r9
   8674a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8674c:	f7ff ba16 	b.w	85b7c <_svfprintf_r+0x344>
   86750:	9c15      	ldr	r4, [sp, #84]	; 0x54
   86752:	4622      	mov	r2, r4
   86754:	4620      	mov	r0, r4
   86756:	9c14      	ldr	r4, [sp, #80]	; 0x50
   86758:	4623      	mov	r3, r4
   8675a:	4621      	mov	r1, r4
   8675c:	f002 fdea 	bl	89334 <__aeabi_dcmpun>
   86760:	2800      	cmp	r0, #0
   86762:	f040 8273 	bne.w	86c4c <_svfprintf_r+0x1414>
   86766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   86768:	3301      	adds	r3, #1
   8676a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   8676c:	f023 0320 	bic.w	r3, r3, #32
   86770:	930e      	str	r3, [sp, #56]	; 0x38
   86772:	f000 819c 	beq.w	86aae <_svfprintf_r+0x1276>
   86776:	2b47      	cmp	r3, #71	; 0x47
   86778:	f000 80d6 	beq.w	86928 <_svfprintf_r+0x10f0>
   8677c:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
   86780:	9307      	str	r3, [sp, #28]
   86782:	9b14      	ldr	r3, [sp, #80]	; 0x50
   86784:	1e1f      	subs	r7, r3, #0
   86786:	9b15      	ldr	r3, [sp, #84]	; 0x54
   86788:	9308      	str	r3, [sp, #32]
   8678a:	bfb7      	itett	lt
   8678c:	463b      	movlt	r3, r7
   8678e:	2300      	movge	r3, #0
   86790:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
   86794:	232d      	movlt	r3, #45	; 0x2d
   86796:	9310      	str	r3, [sp, #64]	; 0x40
   86798:	9b11      	ldr	r3, [sp, #68]	; 0x44
   8679a:	2b66      	cmp	r3, #102	; 0x66
   8679c:	f000 8190 	beq.w	86ac0 <_svfprintf_r+0x1288>
   867a0:	2b46      	cmp	r3, #70	; 0x46
   867a2:	f000 80a4 	beq.w	868ee <_svfprintf_r+0x10b6>
   867a6:	2002      	movs	r0, #2
   867a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   867aa:	a923      	add	r1, sp, #140	; 0x8c
   867ac:	2b45      	cmp	r3, #69	; 0x45
   867ae:	bf0a      	itet	eq
   867b0:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
   867b2:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
   867b4:	1c5d      	addeq	r5, r3, #1
   867b6:	e88d 0021 	stmia.w	sp, {r0, r5}
   867ba:	9104      	str	r1, [sp, #16]
   867bc:	a820      	add	r0, sp, #128	; 0x80
   867be:	a91f      	add	r1, sp, #124	; 0x7c
   867c0:	463b      	mov	r3, r7
   867c2:	9003      	str	r0, [sp, #12]
   867c4:	9a08      	ldr	r2, [sp, #32]
   867c6:	9102      	str	r1, [sp, #8]
   867c8:	980c      	ldr	r0, [sp, #48]	; 0x30
   867ca:	f000 fb59 	bl	86e80 <_dtoa_r>
   867ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
   867d0:	4606      	mov	r6, r0
   867d2:	2b67      	cmp	r3, #103	; 0x67
   867d4:	f040 81ba 	bne.w	86b4c <_svfprintf_r+0x1314>
   867d8:	f01b 0f01 	tst.w	fp, #1
   867dc:	f000 8223 	beq.w	86c26 <_svfprintf_r+0x13ee>
   867e0:	1974      	adds	r4, r6, r5
   867e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
   867e4:	9808      	ldr	r0, [sp, #32]
   867e6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   867e8:	4639      	mov	r1, r7
   867ea:	f002 fd71 	bl	892d0 <__aeabi_dcmpeq>
   867ee:	2800      	cmp	r0, #0
   867f0:	f040 8124 	bne.w	86a3c <_svfprintf_r+0x1204>
   867f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   867f6:	42a3      	cmp	r3, r4
   867f8:	d206      	bcs.n	86808 <_svfprintf_r+0xfd0>
   867fa:	2130      	movs	r1, #48	; 0x30
   867fc:	1c5a      	adds	r2, r3, #1
   867fe:	9223      	str	r2, [sp, #140]	; 0x8c
   86800:	7019      	strb	r1, [r3, #0]
   86802:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   86804:	429c      	cmp	r4, r3
   86806:	d8f9      	bhi.n	867fc <_svfprintf_r+0xfc4>
   86808:	1b9b      	subs	r3, r3, r6
   8680a:	9313      	str	r3, [sp, #76]	; 0x4c
   8680c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8680e:	2b47      	cmp	r3, #71	; 0x47
   86810:	f000 80a2 	beq.w	86958 <_svfprintf_r+0x1120>
   86814:	9b11      	ldr	r3, [sp, #68]	; 0x44
   86816:	2b65      	cmp	r3, #101	; 0x65
   86818:	f340 81a7 	ble.w	86b6a <_svfprintf_r+0x1332>
   8681c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   8681e:	2b66      	cmp	r3, #102	; 0x66
   86820:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   86822:	9312      	str	r3, [sp, #72]	; 0x48
   86824:	f000 8171 	beq.w	86b0a <_svfprintf_r+0x12d2>
   86828:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   8682a:	9a12      	ldr	r2, [sp, #72]	; 0x48
   8682c:	4619      	mov	r1, r3
   8682e:	4291      	cmp	r1, r2
   86830:	f300 815d 	bgt.w	86aee <_svfprintf_r+0x12b6>
   86834:	f01b 0f01 	tst.w	fp, #1
   86838:	f040 81f0 	bne.w	86c1c <_svfprintf_r+0x13e4>
   8683c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   86840:	9308      	str	r3, [sp, #32]
   86842:	2367      	movs	r3, #103	; 0x67
   86844:	920e      	str	r2, [sp, #56]	; 0x38
   86846:	9311      	str	r3, [sp, #68]	; 0x44
   86848:	9b10      	ldr	r3, [sp, #64]	; 0x40
   8684a:	2b00      	cmp	r3, #0
   8684c:	d17d      	bne.n	8694a <_svfprintf_r+0x1112>
   8684e:	930a      	str	r3, [sp, #40]	; 0x28
   86850:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   86854:	f7ff b914 	b.w	85a80 <_svfprintf_r+0x248>
   86858:	f024 0407 	bic.w	r4, r4, #7
   8685c:	6823      	ldr	r3, [r4, #0]
   8685e:	9315      	str	r3, [sp, #84]	; 0x54
   86860:	6863      	ldr	r3, [r4, #4]
   86862:	9314      	str	r3, [sp, #80]	; 0x50
   86864:	f104 0308 	add.w	r3, r4, #8
   86868:	930f      	str	r3, [sp, #60]	; 0x3c
   8686a:	f7ff bb2f 	b.w	85ecc <_svfprintf_r+0x694>
   8686e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   86870:	6813      	ldr	r3, [r2, #0]
   86872:	3204      	adds	r2, #4
   86874:	920f      	str	r2, [sp, #60]	; 0x3c
   86876:	9a09      	ldr	r2, [sp, #36]	; 0x24
   86878:	601a      	str	r2, [r3, #0]
   8687a:	f7ff b804 	b.w	85886 <_svfprintf_r+0x4e>
   8687e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86880:	4daf      	ldr	r5, [pc, #700]	; (86b40 <_svfprintf_r+0x1308>)
   86882:	f7ff b9ad 	b.w	85be0 <_svfprintf_r+0x3a8>
   86886:	aa25      	add	r2, sp, #148	; 0x94
   86888:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8688a:	980c      	ldr	r0, [sp, #48]	; 0x30
   8688c:	f002 f848 	bl	88920 <__ssprint_r>
   86890:	2800      	cmp	r0, #0
   86892:	f47f a8ae 	bne.w	859f2 <_svfprintf_r+0x1ba>
   86896:	46c8      	mov	r8, r9
   86898:	e431      	b.n	860fe <_svfprintf_r+0x8c6>
   8689a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8689c:	4613      	mov	r3, r2
   8689e:	3304      	adds	r3, #4
   868a0:	930f      	str	r3, [sp, #60]	; 0x3c
   868a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   868a4:	6811      	ldr	r1, [r2, #0]
   868a6:	17dd      	asrs	r5, r3, #31
   868a8:	461a      	mov	r2, r3
   868aa:	462b      	mov	r3, r5
   868ac:	e9c1 2300 	strd	r2, r3, [r1]
   868b0:	f7fe bfe9 	b.w	85886 <_svfprintf_r+0x4e>
   868b4:	aa25      	add	r2, sp, #148	; 0x94
   868b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
   868b8:	980c      	ldr	r0, [sp, #48]	; 0x30
   868ba:	f002 f831 	bl	88920 <__ssprint_r>
   868be:	2800      	cmp	r0, #0
   868c0:	f47f a897 	bne.w	859f2 <_svfprintf_r+0x1ba>
   868c4:	46c8      	mov	r8, r9
   868c6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   868c8:	e432      	b.n	86130 <_svfprintf_r+0x8f8>
   868ca:	f108 0808 	add.w	r8, r8, #8
   868ce:	e52f      	b.n	86330 <_svfprintf_r+0xaf8>
   868d0:	2140      	movs	r1, #64	; 0x40
   868d2:	980c      	ldr	r0, [sp, #48]	; 0x30
   868d4:	f001 fa22 	bl	87d1c <_malloc_r>
   868d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   868da:	6010      	str	r0, [r2, #0]
   868dc:	6110      	str	r0, [r2, #16]
   868de:	2800      	cmp	r0, #0
   868e0:	f000 8214 	beq.w	86d0c <_svfprintf_r+0x14d4>
   868e4:	2340      	movs	r3, #64	; 0x40
   868e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   868e8:	6153      	str	r3, [r2, #20]
   868ea:	f7fe bfbc 	b.w	85866 <_svfprintf_r+0x2e>
   868ee:	2003      	movs	r0, #3
   868f0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   868f2:	a923      	add	r1, sp, #140	; 0x8c
   868f4:	e88d 0011 	stmia.w	sp, {r0, r4}
   868f8:	9104      	str	r1, [sp, #16]
   868fa:	a820      	add	r0, sp, #128	; 0x80
   868fc:	a91f      	add	r1, sp, #124	; 0x7c
   868fe:	9003      	str	r0, [sp, #12]
   86900:	9a08      	ldr	r2, [sp, #32]
   86902:	463b      	mov	r3, r7
   86904:	9102      	str	r1, [sp, #8]
   86906:	980c      	ldr	r0, [sp, #48]	; 0x30
   86908:	f000 faba 	bl	86e80 <_dtoa_r>
   8690c:	4625      	mov	r5, r4
   8690e:	4606      	mov	r6, r0
   86910:	9b11      	ldr	r3, [sp, #68]	; 0x44
   86912:	1974      	adds	r4, r6, r5
   86914:	2b46      	cmp	r3, #70	; 0x46
   86916:	f47f af64 	bne.w	867e2 <_svfprintf_r+0xfaa>
   8691a:	7833      	ldrb	r3, [r6, #0]
   8691c:	2b30      	cmp	r3, #48	; 0x30
   8691e:	f000 8187 	beq.w	86c30 <_svfprintf_r+0x13f8>
   86922:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
   86924:	442c      	add	r4, r5
   86926:	e75c      	b.n	867e2 <_svfprintf_r+0xfaa>
   86928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8692a:	2b00      	cmp	r3, #0
   8692c:	bf08      	it	eq
   8692e:	2301      	moveq	r3, #1
   86930:	930a      	str	r3, [sp, #40]	; 0x28
   86932:	e723      	b.n	8677c <_svfprintf_r+0xf44>
   86934:	4630      	mov	r0, r6
   86936:	950a      	str	r5, [sp, #40]	; 0x28
   86938:	f7fe ff50 	bl	857dc <strlen>
   8693c:	940f      	str	r4, [sp, #60]	; 0x3c
   8693e:	900e      	str	r0, [sp, #56]	; 0x38
   86940:	f8cd b01c 	str.w	fp, [sp, #28]
   86944:	4603      	mov	r3, r0
   86946:	f7ff b9e7 	b.w	85d18 <_svfprintf_r+0x4e0>
   8694a:	272d      	movs	r7, #45	; 0x2d
   8694c:	2300      	movs	r3, #0
   8694e:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
   86952:	930a      	str	r3, [sp, #40]	; 0x28
   86954:	f7ff b895 	b.w	85a82 <_svfprintf_r+0x24a>
   86958:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   8695a:	461a      	mov	r2, r3
   8695c:	9312      	str	r3, [sp, #72]	; 0x48
   8695e:	3303      	adds	r3, #3
   86960:	db04      	blt.n	8696c <_svfprintf_r+0x1134>
   86962:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   86964:	4619      	mov	r1, r3
   86966:	4291      	cmp	r1, r2
   86968:	f6bf af5e 	bge.w	86828 <_svfprintf_r+0xff0>
   8696c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   8696e:	3b02      	subs	r3, #2
   86970:	9311      	str	r3, [sp, #68]	; 0x44
   86972:	9b12      	ldr	r3, [sp, #72]	; 0x48
   86974:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   86978:	3b01      	subs	r3, #1
   8697a:	2b00      	cmp	r3, #0
   8697c:	f88d 2084 	strb.w	r2, [sp, #132]	; 0x84
   86980:	bfb4      	ite	lt
   86982:	222d      	movlt	r2, #45	; 0x2d
   86984:	222b      	movge	r2, #43	; 0x2b
   86986:	931f      	str	r3, [sp, #124]	; 0x7c
   86988:	bfb8      	it	lt
   8698a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
   8698c:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
   86990:	bfb8      	it	lt
   86992:	f1c3 0301 	rsblt	r3, r3, #1
   86996:	2b09      	cmp	r3, #9
   86998:	f340 811f 	ble.w	86bda <_svfprintf_r+0x13a2>
   8699c:	f10d 0093 	add.w	r0, sp, #147	; 0x93
   869a0:	4601      	mov	r1, r0
   869a2:	4c68      	ldr	r4, [pc, #416]	; (86b44 <_svfprintf_r+0x130c>)
   869a4:	e000      	b.n	869a8 <_svfprintf_r+0x1170>
   869a6:	4611      	mov	r1, r2
   869a8:	fb84 5203 	smull	r5, r2, r4, r3
   869ac:	17dd      	asrs	r5, r3, #31
   869ae:	ebc5 05a2 	rsb	r5, r5, r2, asr #2
   869b2:	eb05 0285 	add.w	r2, r5, r5, lsl #2
   869b6:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
   869ba:	3230      	adds	r2, #48	; 0x30
   869bc:	2d09      	cmp	r5, #9
   869be:	f801 2c01 	strb.w	r2, [r1, #-1]
   869c2:	462b      	mov	r3, r5
   869c4:	f101 32ff 	add.w	r2, r1, #4294967295
   869c8:	dced      	bgt.n	869a6 <_svfprintf_r+0x116e>
   869ca:	3330      	adds	r3, #48	; 0x30
   869cc:	3902      	subs	r1, #2
   869ce:	b2dc      	uxtb	r4, r3
   869d0:	4288      	cmp	r0, r1
   869d2:	f802 4c01 	strb.w	r4, [r2, #-1]
   869d6:	f240 8192 	bls.w	86cfe <_svfprintf_r+0x14c6>
   869da:	f10d 0186 	add.w	r1, sp, #134	; 0x86
   869de:	4613      	mov	r3, r2
   869e0:	e001      	b.n	869e6 <_svfprintf_r+0x11ae>
   869e2:	f813 4b01 	ldrb.w	r4, [r3], #1
   869e6:	4283      	cmp	r3, r0
   869e8:	f801 4b01 	strb.w	r4, [r1], #1
   869ec:	d1f9      	bne.n	869e2 <_svfprintf_r+0x11aa>
   869ee:	3301      	adds	r3, #1
   869f0:	1a9b      	subs	r3, r3, r2
   869f2:	f10d 0286 	add.w	r2, sp, #134	; 0x86
   869f6:	4413      	add	r3, r2
   869f8:	aa21      	add	r2, sp, #132	; 0x84
   869fa:	1a9b      	subs	r3, r3, r2
   869fc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   869fe:	931b      	str	r3, [sp, #108]	; 0x6c
   86a00:	2a01      	cmp	r2, #1
   86a02:	4413      	add	r3, r2
   86a04:	930e      	str	r3, [sp, #56]	; 0x38
   86a06:	f340 8148 	ble.w	86c9a <_svfprintf_r+0x1462>
   86a0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   86a0c:	9a19      	ldr	r2, [sp, #100]	; 0x64
   86a0e:	4413      	add	r3, r2
   86a10:	930e      	str	r3, [sp, #56]	; 0x38
   86a12:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   86a16:	9308      	str	r3, [sp, #32]
   86a18:	2300      	movs	r3, #0
   86a1a:	9312      	str	r3, [sp, #72]	; 0x48
   86a1c:	e714      	b.n	86848 <_svfprintf_r+0x1010>
   86a1e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   86a20:	9a26      	ldr	r2, [sp, #152]	; 0x98
   86a22:	f7ff b876 	b.w	85b12 <_svfprintf_r+0x2da>
   86a26:	aa25      	add	r2, sp, #148	; 0x94
   86a28:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86a2a:	980c      	ldr	r0, [sp, #48]	; 0x30
   86a2c:	f001 ff78 	bl	88920 <__ssprint_r>
   86a30:	2800      	cmp	r0, #0
   86a32:	f47e afde 	bne.w	859f2 <_svfprintf_r+0x1ba>
   86a36:	46c8      	mov	r8, r9
   86a38:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   86a3a:	e4fb      	b.n	86434 <_svfprintf_r+0xbfc>
   86a3c:	4623      	mov	r3, r4
   86a3e:	e6e3      	b.n	86808 <_svfprintf_r+0xfd0>
   86a40:	aa25      	add	r2, sp, #148	; 0x94
   86a42:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86a44:	980c      	ldr	r0, [sp, #48]	; 0x30
   86a46:	f001 ff6b 	bl	88920 <__ssprint_r>
   86a4a:	2800      	cmp	r0, #0
   86a4c:	f47e afd1 	bne.w	859f2 <_svfprintf_r+0x1ba>
   86a50:	46c8      	mov	r8, r9
   86a52:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   86a54:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   86a56:	e5d3      	b.n	86600 <_svfprintf_r+0xdc8>
   86a58:	aa25      	add	r2, sp, #148	; 0x94
   86a5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86a5c:	980c      	ldr	r0, [sp, #48]	; 0x30
   86a5e:	f001 ff5f 	bl	88920 <__ssprint_r>
   86a62:	2800      	cmp	r0, #0
   86a64:	f47e afc5 	bne.w	859f2 <_svfprintf_r+0x1ba>
   86a68:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   86a6a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   86a6c:	46c8      	mov	r8, r9
   86a6e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   86a70:	1a9a      	subs	r2, r3, r2
   86a72:	e5dd      	b.n	86630 <_svfprintf_r+0xdf8>
   86a74:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86a76:	f7ff b8fe 	b.w	85c76 <_svfprintf_r+0x43e>
   86a7a:	aa25      	add	r2, sp, #148	; 0x94
   86a7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86a7e:	980c      	ldr	r0, [sp, #48]	; 0x30
   86a80:	f001 ff4e 	bl	88920 <__ssprint_r>
   86a84:	2800      	cmp	r0, #0
   86a86:	f47e afb4 	bne.w	859f2 <_svfprintf_r+0x1ba>
   86a8a:	46c8      	mov	r8, r9
   86a8c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   86a8e:	e5b0      	b.n	865f2 <_svfprintf_r+0xdba>
   86a90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   86a92:	4637      	mov	r7, r6
   86a94:	2b06      	cmp	r3, #6
   86a96:	bf28      	it	cs
   86a98:	2306      	movcs	r3, #6
   86a9a:	960a      	str	r6, [sp, #40]	; 0x28
   86a9c:	9612      	str	r6, [sp, #72]	; 0x48
   86a9e:	9308      	str	r3, [sp, #32]
   86aa0:	940f      	str	r4, [sp, #60]	; 0x3c
   86aa2:	f8cd b01c 	str.w	fp, [sp, #28]
   86aa6:	930e      	str	r3, [sp, #56]	; 0x38
   86aa8:	4e27      	ldr	r6, [pc, #156]	; (86b48 <_svfprintf_r+0x1310>)
   86aaa:	f7fe bfe9 	b.w	85a80 <_svfprintf_r+0x248>
   86aae:	2306      	movs	r3, #6
   86ab0:	930a      	str	r3, [sp, #40]	; 0x28
   86ab2:	e663      	b.n	8677c <_svfprintf_r+0xf44>
   86ab4:	232d      	movs	r3, #45	; 0x2d
   86ab6:	461f      	mov	r7, r3
   86ab8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   86abc:	f7ff ba28 	b.w	85f10 <_svfprintf_r+0x6d8>
   86ac0:	2003      	movs	r0, #3
   86ac2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   86ac4:	a923      	add	r1, sp, #140	; 0x8c
   86ac6:	e88d 0011 	stmia.w	sp, {r0, r4}
   86aca:	9104      	str	r1, [sp, #16]
   86acc:	a820      	add	r0, sp, #128	; 0x80
   86ace:	a91f      	add	r1, sp, #124	; 0x7c
   86ad0:	9003      	str	r0, [sp, #12]
   86ad2:	9a08      	ldr	r2, [sp, #32]
   86ad4:	463b      	mov	r3, r7
   86ad6:	9102      	str	r1, [sp, #8]
   86ad8:	980c      	ldr	r0, [sp, #48]	; 0x30
   86ada:	f000 f9d1 	bl	86e80 <_dtoa_r>
   86ade:	4625      	mov	r5, r4
   86ae0:	4606      	mov	r6, r0
   86ae2:	1904      	adds	r4, r0, r4
   86ae4:	e719      	b.n	8691a <_svfprintf_r+0x10e2>
   86ae6:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86ae8:	4d15      	ldr	r5, [pc, #84]	; (86b40 <_svfprintf_r+0x1308>)
   86aea:	f7ff bb7e 	b.w	861ea <_svfprintf_r+0x9b2>
   86aee:	9a19      	ldr	r2, [sp, #100]	; 0x64
   86af0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   86af2:	4413      	add	r3, r2
   86af4:	9a12      	ldr	r2, [sp, #72]	; 0x48
   86af6:	930e      	str	r3, [sp, #56]	; 0x38
   86af8:	2a00      	cmp	r2, #0
   86afa:	f340 80c7 	ble.w	86c8c <_svfprintf_r+0x1454>
   86afe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   86b02:	9308      	str	r3, [sp, #32]
   86b04:	2367      	movs	r3, #103	; 0x67
   86b06:	9311      	str	r3, [sp, #68]	; 0x44
   86b08:	e69e      	b.n	86848 <_svfprintf_r+0x1010>
   86b0a:	2b00      	cmp	r3, #0
   86b0c:	f340 80e1 	ble.w	86cd2 <_svfprintf_r+0x149a>
   86b10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   86b12:	2a00      	cmp	r2, #0
   86b14:	f040 80b0 	bne.w	86c78 <_svfprintf_r+0x1440>
   86b18:	f01b 0f01 	tst.w	fp, #1
   86b1c:	f040 80ac 	bne.w	86c78 <_svfprintf_r+0x1440>
   86b20:	9308      	str	r3, [sp, #32]
   86b22:	930e      	str	r3, [sp, #56]	; 0x38
   86b24:	e690      	b.n	86848 <_svfprintf_r+0x1010>
   86b26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   86b28:	940f      	str	r4, [sp, #60]	; 0x3c
   86b2a:	9308      	str	r3, [sp, #32]
   86b2c:	930e      	str	r3, [sp, #56]	; 0x38
   86b2e:	900a      	str	r0, [sp, #40]	; 0x28
   86b30:	f8cd b01c 	str.w	fp, [sp, #28]
   86b34:	9012      	str	r0, [sp, #72]	; 0x48
   86b36:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   86b3a:	f7fe bfa1 	b.w	85a80 <_svfprintf_r+0x248>
   86b3e:	bf00      	nop
   86b40:	000898b0 	.word	0x000898b0
   86b44:	66666667 	.word	0x66666667
   86b48:	00089894 	.word	0x00089894
   86b4c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   86b4e:	2b47      	cmp	r3, #71	; 0x47
   86b50:	f47f ae46 	bne.w	867e0 <_svfprintf_r+0xfa8>
   86b54:	f01b 0f01 	tst.w	fp, #1
   86b58:	f47f aeda 	bne.w	86910 <_svfprintf_r+0x10d8>
   86b5c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   86b5e:	1b9b      	subs	r3, r3, r6
   86b60:	9313      	str	r3, [sp, #76]	; 0x4c
   86b62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   86b64:	2b47      	cmp	r3, #71	; 0x47
   86b66:	f43f aef7 	beq.w	86958 <_svfprintf_r+0x1120>
   86b6a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   86b6c:	9312      	str	r3, [sp, #72]	; 0x48
   86b6e:	e700      	b.n	86972 <_svfprintf_r+0x113a>
   86b70:	2000      	movs	r0, #0
   86b72:	900a      	str	r0, [sp, #40]	; 0x28
   86b74:	f7fe bebc 	b.w	858f0 <_svfprintf_r+0xb8>
   86b78:	424f      	negs	r7, r1
   86b7a:	3110      	adds	r1, #16
   86b7c:	da35      	bge.n	86bea <_svfprintf_r+0x13b2>
   86b7e:	2410      	movs	r4, #16
   86b80:	4d6a      	ldr	r5, [pc, #424]	; (86d2c <_svfprintf_r+0x14f4>)
   86b82:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   86b86:	e004      	b.n	86b92 <_svfprintf_r+0x135a>
   86b88:	f108 0808 	add.w	r8, r8, #8
   86b8c:	3f10      	subs	r7, #16
   86b8e:	2f10      	cmp	r7, #16
   86b90:	dd2c      	ble.n	86bec <_svfprintf_r+0x13b4>
   86b92:	3301      	adds	r3, #1
   86b94:	3210      	adds	r2, #16
   86b96:	2b07      	cmp	r3, #7
   86b98:	9227      	str	r2, [sp, #156]	; 0x9c
   86b9a:	9326      	str	r3, [sp, #152]	; 0x98
   86b9c:	f8c8 5000 	str.w	r5, [r8]
   86ba0:	f8c8 4004 	str.w	r4, [r8, #4]
   86ba4:	ddf0      	ble.n	86b88 <_svfprintf_r+0x1350>
   86ba6:	aa25      	add	r2, sp, #148	; 0x94
   86ba8:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86baa:	4658      	mov	r0, fp
   86bac:	f001 feb8 	bl	88920 <__ssprint_r>
   86bb0:	2800      	cmp	r0, #0
   86bb2:	f47e af1e 	bne.w	859f2 <_svfprintf_r+0x1ba>
   86bb6:	46c8      	mov	r8, r9
   86bb8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   86bba:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86bbc:	e7e6      	b.n	86b8c <_svfprintf_r+0x1354>
   86bbe:	aa25      	add	r2, sp, #148	; 0x94
   86bc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86bc2:	980c      	ldr	r0, [sp, #48]	; 0x30
   86bc4:	f001 feac 	bl	88920 <__ssprint_r>
   86bc8:	2800      	cmp	r0, #0
   86bca:	f47e af12 	bne.w	859f2 <_svfprintf_r+0x1ba>
   86bce:	46c8      	mov	r8, r9
   86bd0:	991f      	ldr	r1, [sp, #124]	; 0x7c
   86bd2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   86bd4:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86bd6:	f7ff bbc3 	b.w	86360 <_svfprintf_r+0xb28>
   86bda:	2230      	movs	r2, #48	; 0x30
   86bdc:	4413      	add	r3, r2
   86bde:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
   86be2:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
   86be6:	ab22      	add	r3, sp, #136	; 0x88
   86be8:	e706      	b.n	869f8 <_svfprintf_r+0x11c0>
   86bea:	4d50      	ldr	r5, [pc, #320]	; (86d2c <_svfprintf_r+0x14f4>)
   86bec:	3301      	adds	r3, #1
   86bee:	443a      	add	r2, r7
   86bf0:	2b07      	cmp	r3, #7
   86bf2:	e888 00a0 	stmia.w	r8, {r5, r7}
   86bf6:	9227      	str	r2, [sp, #156]	; 0x9c
   86bf8:	9326      	str	r3, [sp, #152]	; 0x98
   86bfa:	f108 0808 	add.w	r8, r8, #8
   86bfe:	f77f abb2 	ble.w	86366 <_svfprintf_r+0xb2e>
   86c02:	aa25      	add	r2, sp, #148	; 0x94
   86c04:	990b      	ldr	r1, [sp, #44]	; 0x2c
   86c06:	980c      	ldr	r0, [sp, #48]	; 0x30
   86c08:	f001 fe8a 	bl	88920 <__ssprint_r>
   86c0c:	2800      	cmp	r0, #0
   86c0e:	f47e aef0 	bne.w	859f2 <_svfprintf_r+0x1ba>
   86c12:	46c8      	mov	r8, r9
   86c14:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   86c16:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86c18:	f7ff bba5 	b.w	86366 <_svfprintf_r+0xb2e>
   86c1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   86c1e:	9a19      	ldr	r2, [sp, #100]	; 0x64
   86c20:	4413      	add	r3, r2
   86c22:	930e      	str	r3, [sp, #56]	; 0x38
   86c24:	e76b      	b.n	86afe <_svfprintf_r+0x12c6>
   86c26:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   86c28:	e5ee      	b.n	86808 <_svfprintf_r+0xfd0>
   86c2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86c2c:	4d3f      	ldr	r5, [pc, #252]	; (86d2c <_svfprintf_r+0x14f4>)
   86c2e:	e4bb      	b.n	865a8 <_svfprintf_r+0xd70>
   86c30:	9a16      	ldr	r2, [sp, #88]	; 0x58
   86c32:	9808      	ldr	r0, [sp, #32]
   86c34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   86c36:	4639      	mov	r1, r7
   86c38:	f002 fb4a 	bl	892d0 <__aeabi_dcmpeq>
   86c3c:	2800      	cmp	r0, #0
   86c3e:	f47f ae70 	bne.w	86922 <_svfprintf_r+0x10ea>
   86c42:	f1c5 0501 	rsb	r5, r5, #1
   86c46:	951f      	str	r5, [sp, #124]	; 0x7c
   86c48:	442c      	add	r4, r5
   86c4a:	e5ca      	b.n	867e2 <_svfprintf_r+0xfaa>
   86c4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   86c4e:	4e38      	ldr	r6, [pc, #224]	; (86d30 <_svfprintf_r+0x14f8>)
   86c50:	2b00      	cmp	r3, #0
   86c52:	bfbe      	ittt	lt
   86c54:	232d      	movlt	r3, #45	; 0x2d
   86c56:	461f      	movlt	r7, r3
   86c58:	f88d 3077 	strblt.w	r3, [sp, #119]	; 0x77
   86c5c:	f04f 0303 	mov.w	r3, #3
   86c60:	461a      	mov	r2, r3
   86c62:	9308      	str	r3, [sp, #32]
   86c64:	f04f 0300 	mov.w	r3, #0
   86c68:	bfa8      	it	ge
   86c6a:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
   86c6e:	4619      	mov	r1, r3
   86c70:	930a      	str	r3, [sp, #40]	; 0x28
   86c72:	4b30      	ldr	r3, [pc, #192]	; (86d34 <_svfprintf_r+0x14fc>)
   86c74:	f7ff b954 	b.w	85f20 <_svfprintf_r+0x6e8>
   86c78:	9b12      	ldr	r3, [sp, #72]	; 0x48
   86c7a:	9a19      	ldr	r2, [sp, #100]	; 0x64
   86c7c:	4413      	add	r3, r2
   86c7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   86c80:	441a      	add	r2, r3
   86c82:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   86c86:	920e      	str	r2, [sp, #56]	; 0x38
   86c88:	9308      	str	r3, [sp, #32]
   86c8a:	e5dd      	b.n	86848 <_svfprintf_r+0x1010>
   86c8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   86c8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   86c90:	f1c3 0301 	rsb	r3, r3, #1
   86c94:	441a      	add	r2, r3
   86c96:	4613      	mov	r3, r2
   86c98:	e7c3      	b.n	86c22 <_svfprintf_r+0x13ea>
   86c9a:	f01b 0301 	ands.w	r3, fp, #1
   86c9e:	9312      	str	r3, [sp, #72]	; 0x48
   86ca0:	f47f aeb3 	bne.w	86a0a <_svfprintf_r+0x11d2>
   86ca4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   86ca6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   86caa:	9308      	str	r3, [sp, #32]
   86cac:	e5cc      	b.n	86848 <_svfprintf_r+0x1010>
   86cae:	4d1f      	ldr	r5, [pc, #124]	; (86d2c <_svfprintf_r+0x14f4>)
   86cb0:	e43c      	b.n	8652c <_svfprintf_r+0xcf4>
   86cb2:	9b26      	ldr	r3, [sp, #152]	; 0x98
   86cb4:	4d1d      	ldr	r5, [pc, #116]	; (86d2c <_svfprintf_r+0x14f4>)
   86cb6:	e491      	b.n	865dc <_svfprintf_r+0xda4>
   86cb8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   86cba:	f89a 3001 	ldrb.w	r3, [sl, #1]
   86cbe:	6828      	ldr	r0, [r5, #0]
   86cc0:	46a2      	mov	sl, r4
   86cc2:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
   86cc6:	900a      	str	r0, [sp, #40]	; 0x28
   86cc8:	4628      	mov	r0, r5
   86cca:	3004      	adds	r0, #4
   86ccc:	900f      	str	r0, [sp, #60]	; 0x3c
   86cce:	f7fe be0d 	b.w	858ec <_svfprintf_r+0xb4>
   86cd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   86cd4:	b913      	cbnz	r3, 86cdc <_svfprintf_r+0x14a4>
   86cd6:	f01b 0f01 	tst.w	fp, #1
   86cda:	d002      	beq.n	86ce2 <_svfprintf_r+0x14aa>
   86cdc:	9b19      	ldr	r3, [sp, #100]	; 0x64
   86cde:	3301      	adds	r3, #1
   86ce0:	e7cd      	b.n	86c7e <_svfprintf_r+0x1446>
   86ce2:	2301      	movs	r3, #1
   86ce4:	e71c      	b.n	86b20 <_svfprintf_r+0x12e8>
   86ce6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   86cea:	f7ff b980 	b.w	85fee <_svfprintf_r+0x7b6>
   86cee:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   86cf2:	f7ff b93a 	b.w	85f6a <_svfprintf_r+0x732>
   86cf6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   86cfa:	f7ff b84f 	b.w	85d9c <_svfprintf_r+0x564>
   86cfe:	f10d 0386 	add.w	r3, sp, #134	; 0x86
   86d02:	e679      	b.n	869f8 <_svfprintf_r+0x11c0>
   86d04:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   86d08:	f7ff b9b2 	b.w	86070 <_svfprintf_r+0x838>
   86d0c:	f04f 32ff 	mov.w	r2, #4294967295
   86d10:	230c      	movs	r3, #12
   86d12:	9209      	str	r2, [sp, #36]	; 0x24
   86d14:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   86d16:	6013      	str	r3, [r2, #0]
   86d18:	f7fe be74 	b.w	85a04 <_svfprintf_r+0x1cc>
   86d1c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   86d20:	f7ff b8c4 	b.w	85eac <_svfprintf_r+0x674>
   86d24:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   86d28:	f7ff b878 	b.w	85e1c <_svfprintf_r+0x5e4>
   86d2c:	000898b0 	.word	0x000898b0
   86d30:	00089868 	.word	0x00089868
   86d34:	00089864 	.word	0x00089864

00086d38 <register_fini>:
   86d38:	4b02      	ldr	r3, [pc, #8]	; (86d44 <register_fini+0xc>)
   86d3a:	b113      	cbz	r3, 86d42 <register_fini+0xa>
   86d3c:	4802      	ldr	r0, [pc, #8]	; (86d48 <register_fini+0x10>)
   86d3e:	f000 b805 	b.w	86d4c <atexit>
   86d42:	4770      	bx	lr
   86d44:	00000000 	.word	0x00000000
   86d48:	00087cc5 	.word	0x00087cc5

00086d4c <atexit>:
   86d4c:	2300      	movs	r3, #0
   86d4e:	4601      	mov	r1, r0
   86d50:	461a      	mov	r2, r3
   86d52:	4618      	mov	r0, r3
   86d54:	f001 be62 	b.w	88a1c <__register_exitproc>

00086d58 <quorem>:
   86d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86d5c:	6903      	ldr	r3, [r0, #16]
   86d5e:	690f      	ldr	r7, [r1, #16]
   86d60:	b083      	sub	sp, #12
   86d62:	429f      	cmp	r7, r3
   86d64:	f300 8088 	bgt.w	86e78 <quorem+0x120>
   86d68:	3f01      	subs	r7, #1
   86d6a:	f101 0614 	add.w	r6, r1, #20
   86d6e:	f100 0a14 	add.w	sl, r0, #20
   86d72:	f856 3027 	ldr.w	r3, [r6, r7, lsl #2]
   86d76:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
   86d7a:	3301      	adds	r3, #1
   86d7c:	fbb2 f8f3 	udiv	r8, r2, r3
   86d80:	00bb      	lsls	r3, r7, #2
   86d82:	9300      	str	r3, [sp, #0]
   86d84:	eb06 0903 	add.w	r9, r6, r3
   86d88:	4453      	add	r3, sl
   86d8a:	9301      	str	r3, [sp, #4]
   86d8c:	f1b8 0f00 	cmp.w	r8, #0
   86d90:	d03b      	beq.n	86e0a <quorem+0xb2>
   86d92:	2300      	movs	r3, #0
   86d94:	46b4      	mov	ip, r6
   86d96:	461c      	mov	r4, r3
   86d98:	46d6      	mov	lr, sl
   86d9a:	f85c 2b04 	ldr.w	r2, [ip], #4
   86d9e:	f8de 5000 	ldr.w	r5, [lr]
   86da2:	fa1f fb82 	uxth.w	fp, r2
   86da6:	fb08 330b 	mla	r3, r8, fp, r3
   86daa:	0c12      	lsrs	r2, r2, #16
   86dac:	ea4f 4b13 	mov.w	fp, r3, lsr #16
   86db0:	fb08 bb02 	mla	fp, r8, r2, fp
   86db4:	b29a      	uxth	r2, r3
   86db6:	1aa2      	subs	r2, r4, r2
   86db8:	b2ab      	uxth	r3, r5
   86dba:	fa1f f48b 	uxth.w	r4, fp
   86dbe:	441a      	add	r2, r3
   86dc0:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
   86dc4:	eb04 4422 	add.w	r4, r4, r2, asr #16
   86dc8:	b292      	uxth	r2, r2
   86dca:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
   86dce:	45e1      	cmp	r9, ip
   86dd0:	f84e 2b04 	str.w	r2, [lr], #4
   86dd4:	ea4f 4424 	mov.w	r4, r4, asr #16
   86dd8:	ea4f 431b 	mov.w	r3, fp, lsr #16
   86ddc:	d2dd      	bcs.n	86d9a <quorem+0x42>
   86dde:	9b00      	ldr	r3, [sp, #0]
   86de0:	f85a 3003 	ldr.w	r3, [sl, r3]
   86de4:	b98b      	cbnz	r3, 86e0a <quorem+0xb2>
   86de6:	9c01      	ldr	r4, [sp, #4]
   86de8:	1f23      	subs	r3, r4, #4
   86dea:	459a      	cmp	sl, r3
   86dec:	d20c      	bcs.n	86e08 <quorem+0xb0>
   86dee:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86df2:	b94b      	cbnz	r3, 86e08 <quorem+0xb0>
   86df4:	f1a4 0308 	sub.w	r3, r4, #8
   86df8:	e002      	b.n	86e00 <quorem+0xa8>
   86dfa:	681a      	ldr	r2, [r3, #0]
   86dfc:	3b04      	subs	r3, #4
   86dfe:	b91a      	cbnz	r2, 86e08 <quorem+0xb0>
   86e00:	459a      	cmp	sl, r3
   86e02:	f107 37ff 	add.w	r7, r7, #4294967295
   86e06:	d3f8      	bcc.n	86dfa <quorem+0xa2>
   86e08:	6107      	str	r7, [r0, #16]
   86e0a:	4604      	mov	r4, r0
   86e0c:	f001 fc78 	bl	88700 <__mcmp>
   86e10:	2800      	cmp	r0, #0
   86e12:	db2d      	blt.n	86e70 <quorem+0x118>
   86e14:	4655      	mov	r5, sl
   86e16:	2300      	movs	r3, #0
   86e18:	f108 0801 	add.w	r8, r8, #1
   86e1c:	f856 1b04 	ldr.w	r1, [r6], #4
   86e20:	6828      	ldr	r0, [r5, #0]
   86e22:	b28a      	uxth	r2, r1
   86e24:	1a9a      	subs	r2, r3, r2
   86e26:	0c0b      	lsrs	r3, r1, #16
   86e28:	b281      	uxth	r1, r0
   86e2a:	440a      	add	r2, r1
   86e2c:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
   86e30:	eb03 4322 	add.w	r3, r3, r2, asr #16
   86e34:	b292      	uxth	r2, r2
   86e36:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   86e3a:	45b1      	cmp	r9, r6
   86e3c:	f845 2b04 	str.w	r2, [r5], #4
   86e40:	ea4f 4323 	mov.w	r3, r3, asr #16
   86e44:	d2ea      	bcs.n	86e1c <quorem+0xc4>
   86e46:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
   86e4a:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
   86e4e:	b97a      	cbnz	r2, 86e70 <quorem+0x118>
   86e50:	1f1a      	subs	r2, r3, #4
   86e52:	4592      	cmp	sl, r2
   86e54:	d20b      	bcs.n	86e6e <quorem+0x116>
   86e56:	f853 2c04 	ldr.w	r2, [r3, #-4]
   86e5a:	b942      	cbnz	r2, 86e6e <quorem+0x116>
   86e5c:	3b08      	subs	r3, #8
   86e5e:	e002      	b.n	86e66 <quorem+0x10e>
   86e60:	681a      	ldr	r2, [r3, #0]
   86e62:	3b04      	subs	r3, #4
   86e64:	b91a      	cbnz	r2, 86e6e <quorem+0x116>
   86e66:	459a      	cmp	sl, r3
   86e68:	f107 37ff 	add.w	r7, r7, #4294967295
   86e6c:	d3f8      	bcc.n	86e60 <quorem+0x108>
   86e6e:	6127      	str	r7, [r4, #16]
   86e70:	4640      	mov	r0, r8
   86e72:	b003      	add	sp, #12
   86e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86e78:	2000      	movs	r0, #0
   86e7a:	b003      	add	sp, #12
   86e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00086e80 <_dtoa_r>:
   86e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86e84:	6c05      	ldr	r5, [r0, #64]	; 0x40
   86e86:	b09b      	sub	sp, #108	; 0x6c
   86e88:	4604      	mov	r4, r0
   86e8a:	4692      	mov	sl, r2
   86e8c:	469b      	mov	fp, r3
   86e8e:	9e27      	ldr	r6, [sp, #156]	; 0x9c
   86e90:	b14d      	cbz	r5, 86ea6 <_dtoa_r+0x26>
   86e92:	2301      	movs	r3, #1
   86e94:	6c42      	ldr	r2, [r0, #68]	; 0x44
   86e96:	4629      	mov	r1, r5
   86e98:	4093      	lsls	r3, r2
   86e9a:	60ab      	str	r3, [r5, #8]
   86e9c:	606a      	str	r2, [r5, #4]
   86e9e:	f001 fa57 	bl	88350 <_Bfree>
   86ea2:	2300      	movs	r3, #0
   86ea4:	6423      	str	r3, [r4, #64]	; 0x40
   86ea6:	f1bb 0f00 	cmp.w	fp, #0
   86eaa:	465d      	mov	r5, fp
   86eac:	db35      	blt.n	86f1a <_dtoa_r+0x9a>
   86eae:	2300      	movs	r3, #0
   86eb0:	6033      	str	r3, [r6, #0]
   86eb2:	4b9d      	ldr	r3, [pc, #628]	; (87128 <_dtoa_r+0x2a8>)
   86eb4:	43ab      	bics	r3, r5
   86eb6:	d015      	beq.n	86ee4 <_dtoa_r+0x64>
   86eb8:	2200      	movs	r2, #0
   86eba:	2300      	movs	r3, #0
   86ebc:	4650      	mov	r0, sl
   86ebe:	4659      	mov	r1, fp
   86ec0:	f002 fa06 	bl	892d0 <__aeabi_dcmpeq>
   86ec4:	4680      	mov	r8, r0
   86ec6:	2800      	cmp	r0, #0
   86ec8:	d02d      	beq.n	86f26 <_dtoa_r+0xa6>
   86eca:	2301      	movs	r3, #1
   86ecc:	9a26      	ldr	r2, [sp, #152]	; 0x98
   86ece:	6013      	str	r3, [r2, #0]
   86ed0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   86ed2:	2b00      	cmp	r3, #0
   86ed4:	f000 80bd 	beq.w	87052 <_dtoa_r+0x1d2>
   86ed8:	4894      	ldr	r0, [pc, #592]	; (8712c <_dtoa_r+0x2ac>)
   86eda:	6018      	str	r0, [r3, #0]
   86edc:	3801      	subs	r0, #1
   86ede:	b01b      	add	sp, #108	; 0x6c
   86ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86ee4:	f242 730f 	movw	r3, #9999	; 0x270f
   86ee8:	9a26      	ldr	r2, [sp, #152]	; 0x98
   86eea:	6013      	str	r3, [r2, #0]
   86eec:	f1ba 0f00 	cmp.w	sl, #0
   86ef0:	d10d      	bne.n	86f0e <_dtoa_r+0x8e>
   86ef2:	f3c5 0513 	ubfx	r5, r5, #0, #20
   86ef6:	b955      	cbnz	r5, 86f0e <_dtoa_r+0x8e>
   86ef8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   86efa:	488d      	ldr	r0, [pc, #564]	; (87130 <_dtoa_r+0x2b0>)
   86efc:	2b00      	cmp	r3, #0
   86efe:	d0ee      	beq.n	86ede <_dtoa_r+0x5e>
   86f00:	f100 0308 	add.w	r3, r0, #8
   86f04:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   86f06:	6013      	str	r3, [r2, #0]
   86f08:	b01b      	add	sp, #108	; 0x6c
   86f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86f0e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   86f10:	4888      	ldr	r0, [pc, #544]	; (87134 <_dtoa_r+0x2b4>)
   86f12:	2b00      	cmp	r3, #0
   86f14:	d0e3      	beq.n	86ede <_dtoa_r+0x5e>
   86f16:	1cc3      	adds	r3, r0, #3
   86f18:	e7f4      	b.n	86f04 <_dtoa_r+0x84>
   86f1a:	2301      	movs	r3, #1
   86f1c:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
   86f20:	6033      	str	r3, [r6, #0]
   86f22:	46ab      	mov	fp, r5
   86f24:	e7c5      	b.n	86eb2 <_dtoa_r+0x32>
   86f26:	aa18      	add	r2, sp, #96	; 0x60
   86f28:	ab19      	add	r3, sp, #100	; 0x64
   86f2a:	9201      	str	r2, [sp, #4]
   86f2c:	9300      	str	r3, [sp, #0]
   86f2e:	4652      	mov	r2, sl
   86f30:	465b      	mov	r3, fp
   86f32:	4620      	mov	r0, r4
   86f34:	f001 fc8e 	bl	88854 <__d2b>
   86f38:	0d2b      	lsrs	r3, r5, #20
   86f3a:	4681      	mov	r9, r0
   86f3c:	d071      	beq.n	87022 <_dtoa_r+0x1a2>
   86f3e:	4650      	mov	r0, sl
   86f40:	f3cb 0213 	ubfx	r2, fp, #0, #20
   86f44:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
   86f48:	9f18      	ldr	r7, [sp, #96]	; 0x60
   86f4a:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
   86f4e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
   86f52:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
   86f56:	2200      	movs	r2, #0
   86f58:	4b77      	ldr	r3, [pc, #476]	; (87138 <_dtoa_r+0x2b8>)
   86f5a:	f7fd fc6d 	bl	84838 <__aeabi_dsub>
   86f5e:	a36c      	add	r3, pc, #432	; (adr r3, 87110 <_dtoa_r+0x290>)
   86f60:	e9d3 2300 	ldrd	r2, r3, [r3]
   86f64:	f7fd fe1c 	bl	84ba0 <__aeabi_dmul>
   86f68:	a36b      	add	r3, pc, #428	; (adr r3, 87118 <_dtoa_r+0x298>)
   86f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
   86f6e:	f7fd fc65 	bl	8483c <__adddf3>
   86f72:	e9cd 0102 	strd	r0, r1, [sp, #8]
   86f76:	4630      	mov	r0, r6
   86f78:	f7fd fdac 	bl	84ad4 <__aeabi_i2d>
   86f7c:	a368      	add	r3, pc, #416	; (adr r3, 87120 <_dtoa_r+0x2a0>)
   86f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
   86f82:	f7fd fe0d 	bl	84ba0 <__aeabi_dmul>
   86f86:	4602      	mov	r2, r0
   86f88:	460b      	mov	r3, r1
   86f8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   86f8e:	f7fd fc55 	bl	8483c <__adddf3>
   86f92:	e9cd 0104 	strd	r0, r1, [sp, #16]
   86f96:	f002 f9e3 	bl	89360 <__aeabi_d2iz>
   86f9a:	2200      	movs	r2, #0
   86f9c:	9002      	str	r0, [sp, #8]
   86f9e:	2300      	movs	r3, #0
   86fa0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   86fa4:	f002 f99e 	bl	892e4 <__aeabi_dcmplt>
   86fa8:	2800      	cmp	r0, #0
   86faa:	f040 816d 	bne.w	87288 <_dtoa_r+0x408>
   86fae:	9d02      	ldr	r5, [sp, #8]
   86fb0:	2d16      	cmp	r5, #22
   86fb2:	f200 8157 	bhi.w	87264 <_dtoa_r+0x3e4>
   86fb6:	4961      	ldr	r1, [pc, #388]	; (8713c <_dtoa_r+0x2bc>)
   86fb8:	4652      	mov	r2, sl
   86fba:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
   86fbe:	465b      	mov	r3, fp
   86fc0:	e9d1 0100 	ldrd	r0, r1, [r1]
   86fc4:	f002 f9ac 	bl	89320 <__aeabi_dcmpgt>
   86fc8:	2800      	cmp	r0, #0
   86fca:	f000 81be 	beq.w	8734a <_dtoa_r+0x4ca>
   86fce:	1e6b      	subs	r3, r5, #1
   86fd0:	9302      	str	r3, [sp, #8]
   86fd2:	2300      	movs	r3, #0
   86fd4:	930e      	str	r3, [sp, #56]	; 0x38
   86fd6:	1bbf      	subs	r7, r7, r6
   86fd8:	1e7b      	subs	r3, r7, #1
   86fda:	9308      	str	r3, [sp, #32]
   86fdc:	f100 814e 	bmi.w	8727c <_dtoa_r+0x3fc>
   86fe0:	2300      	movs	r3, #0
   86fe2:	930a      	str	r3, [sp, #40]	; 0x28
   86fe4:	9b02      	ldr	r3, [sp, #8]
   86fe6:	2b00      	cmp	r3, #0
   86fe8:	f2c0 813f 	blt.w	8726a <_dtoa_r+0x3ea>
   86fec:	9a08      	ldr	r2, [sp, #32]
   86fee:	930d      	str	r3, [sp, #52]	; 0x34
   86ff0:	4611      	mov	r1, r2
   86ff2:	4419      	add	r1, r3
   86ff4:	2300      	movs	r3, #0
   86ff6:	9108      	str	r1, [sp, #32]
   86ff8:	930c      	str	r3, [sp, #48]	; 0x30
   86ffa:	9b24      	ldr	r3, [sp, #144]	; 0x90
   86ffc:	2b09      	cmp	r3, #9
   86ffe:	d82a      	bhi.n	87056 <_dtoa_r+0x1d6>
   87000:	2b05      	cmp	r3, #5
   87002:	f340 8658 	ble.w	87cb6 <_dtoa_r+0xe36>
   87006:	2500      	movs	r5, #0
   87008:	3b04      	subs	r3, #4
   8700a:	9324      	str	r3, [sp, #144]	; 0x90
   8700c:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8700e:	3b02      	subs	r3, #2
   87010:	2b03      	cmp	r3, #3
   87012:	f200 863f 	bhi.w	87c94 <_dtoa_r+0xe14>
   87016:	e8df f013 	tbh	[pc, r3, lsl #1]
   8701a:	03ce      	.short	0x03ce
   8701c:	03d902c3 	.word	0x03d902c3
   87020:	045b      	.short	0x045b
   87022:	9f18      	ldr	r7, [sp, #96]	; 0x60
   87024:	9e19      	ldr	r6, [sp, #100]	; 0x64
   87026:	443e      	add	r6, r7
   87028:	f206 4332 	addw	r3, r6, #1074	; 0x432
   8702c:	2b20      	cmp	r3, #32
   8702e:	f340 8187 	ble.w	87340 <_dtoa_r+0x4c0>
   87032:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
   87036:	f206 4012 	addw	r0, r6, #1042	; 0x412
   8703a:	409d      	lsls	r5, r3
   8703c:	fa2a f000 	lsr.w	r0, sl, r0
   87040:	4328      	orrs	r0, r5
   87042:	f7fd fd37 	bl	84ab4 <__aeabi_ui2d>
   87046:	2301      	movs	r3, #1
   87048:	3e01      	subs	r6, #1
   8704a:	9314      	str	r3, [sp, #80]	; 0x50
   8704c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   87050:	e781      	b.n	86f56 <_dtoa_r+0xd6>
   87052:	483b      	ldr	r0, [pc, #236]	; (87140 <_dtoa_r+0x2c0>)
   87054:	e743      	b.n	86ede <_dtoa_r+0x5e>
   87056:	2100      	movs	r1, #0
   87058:	4620      	mov	r0, r4
   8705a:	6461      	str	r1, [r4, #68]	; 0x44
   8705c:	9125      	str	r1, [sp, #148]	; 0x94
   8705e:	f001 f951 	bl	88304 <_Balloc>
   87062:	f04f 33ff 	mov.w	r3, #4294967295
   87066:	9307      	str	r3, [sp, #28]
   87068:	930f      	str	r3, [sp, #60]	; 0x3c
   8706a:	2301      	movs	r3, #1
   8706c:	9a25      	ldr	r2, [sp, #148]	; 0x94
   8706e:	9004      	str	r0, [sp, #16]
   87070:	6420      	str	r0, [r4, #64]	; 0x40
   87072:	9224      	str	r2, [sp, #144]	; 0x90
   87074:	930b      	str	r3, [sp, #44]	; 0x2c
   87076:	9b19      	ldr	r3, [sp, #100]	; 0x64
   87078:	2b00      	cmp	r3, #0
   8707a:	f2c0 80d3 	blt.w	87224 <_dtoa_r+0x3a4>
   8707e:	9a02      	ldr	r2, [sp, #8]
   87080:	2a0e      	cmp	r2, #14
   87082:	f300 80cf 	bgt.w	87224 <_dtoa_r+0x3a4>
   87086:	4b2d      	ldr	r3, [pc, #180]	; (8713c <_dtoa_r+0x2bc>)
   87088:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   8708c:	e9d3 2300 	ldrd	r2, r3, [r3]
   87090:	e9cd 2308 	strd	r2, r3, [sp, #32]
   87094:	9b25      	ldr	r3, [sp, #148]	; 0x94
   87096:	2b00      	cmp	r3, #0
   87098:	f2c0 83b4 	blt.w	87804 <_dtoa_r+0x984>
   8709c:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
   870a0:	4650      	mov	r0, sl
   870a2:	462a      	mov	r2, r5
   870a4:	4633      	mov	r3, r6
   870a6:	4659      	mov	r1, fp
   870a8:	f7fd fea4 	bl	84df4 <__aeabi_ddiv>
   870ac:	f002 f958 	bl	89360 <__aeabi_d2iz>
   870b0:	4680      	mov	r8, r0
   870b2:	f7fd fd0f 	bl	84ad4 <__aeabi_i2d>
   870b6:	462a      	mov	r2, r5
   870b8:	4633      	mov	r3, r6
   870ba:	f7fd fd71 	bl	84ba0 <__aeabi_dmul>
   870be:	4602      	mov	r2, r0
   870c0:	460b      	mov	r3, r1
   870c2:	4650      	mov	r0, sl
   870c4:	4659      	mov	r1, fp
   870c6:	f7fd fbb7 	bl	84838 <__aeabi_dsub>
   870ca:	9e07      	ldr	r6, [sp, #28]
   870cc:	9f04      	ldr	r7, [sp, #16]
   870ce:	f108 0530 	add.w	r5, r8, #48	; 0x30
   870d2:	2e01      	cmp	r6, #1
   870d4:	703d      	strb	r5, [r7, #0]
   870d6:	4602      	mov	r2, r0
   870d8:	460b      	mov	r3, r1
   870da:	f107 0501 	add.w	r5, r7, #1
   870de:	d064      	beq.n	871aa <_dtoa_r+0x32a>
   870e0:	2200      	movs	r2, #0
   870e2:	4b18      	ldr	r3, [pc, #96]	; (87144 <_dtoa_r+0x2c4>)
   870e4:	f7fd fd5c 	bl	84ba0 <__aeabi_dmul>
   870e8:	2200      	movs	r2, #0
   870ea:	2300      	movs	r3, #0
   870ec:	4606      	mov	r6, r0
   870ee:	460f      	mov	r7, r1
   870f0:	f002 f8ee 	bl	892d0 <__aeabi_dcmpeq>
   870f4:	2800      	cmp	r0, #0
   870f6:	f040 8082 	bne.w	871fe <_dtoa_r+0x37e>
   870fa:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
   870fe:	f04f 0a00 	mov.w	sl, #0
   87102:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
   87106:	f04f 0b00 	mov.w	fp, #0
   8710a:	940b      	str	r4, [sp, #44]	; 0x2c
   8710c:	e029      	b.n	87162 <_dtoa_r+0x2e2>
   8710e:	bf00      	nop
   87110:	636f4361 	.word	0x636f4361
   87114:	3fd287a7 	.word	0x3fd287a7
   87118:	8b60c8b3 	.word	0x8b60c8b3
   8711c:	3fc68a28 	.word	0x3fc68a28
   87120:	509f79fb 	.word	0x509f79fb
   87124:	3fd34413 	.word	0x3fd34413
   87128:	7ff00000 	.word	0x7ff00000
   8712c:	0008989d 	.word	0x0008989d
   87130:	000898c0 	.word	0x000898c0
   87134:	000898cc 	.word	0x000898cc
   87138:	3ff80000 	.word	0x3ff80000
   8713c:	000898f8 	.word	0x000898f8
   87140:	0008989c 	.word	0x0008989c
   87144:	40240000 	.word	0x40240000
   87148:	2200      	movs	r2, #0
   8714a:	4b81      	ldr	r3, [pc, #516]	; (87350 <_dtoa_r+0x4d0>)
   8714c:	f7fd fd28 	bl	84ba0 <__aeabi_dmul>
   87150:	4652      	mov	r2, sl
   87152:	465b      	mov	r3, fp
   87154:	4606      	mov	r6, r0
   87156:	460f      	mov	r7, r1
   87158:	f002 f8ba 	bl	892d0 <__aeabi_dcmpeq>
   8715c:	2800      	cmp	r0, #0
   8715e:	f040 83ba 	bne.w	878d6 <_dtoa_r+0xa56>
   87162:	4642      	mov	r2, r8
   87164:	464b      	mov	r3, r9
   87166:	4630      	mov	r0, r6
   87168:	4639      	mov	r1, r7
   8716a:	f7fd fe43 	bl	84df4 <__aeabi_ddiv>
   8716e:	f002 f8f7 	bl	89360 <__aeabi_d2iz>
   87172:	4604      	mov	r4, r0
   87174:	f7fd fcae 	bl	84ad4 <__aeabi_i2d>
   87178:	4642      	mov	r2, r8
   8717a:	464b      	mov	r3, r9
   8717c:	f7fd fd10 	bl	84ba0 <__aeabi_dmul>
   87180:	4602      	mov	r2, r0
   87182:	460b      	mov	r3, r1
   87184:	4630      	mov	r0, r6
   87186:	4639      	mov	r1, r7
   87188:	f7fd fb56 	bl	84838 <__aeabi_dsub>
   8718c:	f104 0630 	add.w	r6, r4, #48	; 0x30
   87190:	f805 6b01 	strb.w	r6, [r5], #1
   87194:	9e04      	ldr	r6, [sp, #16]
   87196:	9f07      	ldr	r7, [sp, #28]
   87198:	1bae      	subs	r6, r5, r6
   8719a:	42be      	cmp	r6, r7
   8719c:	4602      	mov	r2, r0
   8719e:	460b      	mov	r3, r1
   871a0:	d1d2      	bne.n	87148 <_dtoa_r+0x2c8>
   871a2:	46a0      	mov	r8, r4
   871a4:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   871a8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   871aa:	4610      	mov	r0, r2
   871ac:	4619      	mov	r1, r3
   871ae:	f7fd fb45 	bl	8483c <__adddf3>
   871b2:	4606      	mov	r6, r0
   871b4:	460f      	mov	r7, r1
   871b6:	4602      	mov	r2, r0
   871b8:	460b      	mov	r3, r1
   871ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   871be:	f002 f891 	bl	892e4 <__aeabi_dcmplt>
   871c2:	b948      	cbnz	r0, 871d8 <_dtoa_r+0x358>
   871c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   871c8:	4632      	mov	r2, r6
   871ca:	463b      	mov	r3, r7
   871cc:	f002 f880 	bl	892d0 <__aeabi_dcmpeq>
   871d0:	b1a8      	cbz	r0, 871fe <_dtoa_r+0x37e>
   871d2:	f018 0f01 	tst.w	r8, #1
   871d6:	d012      	beq.n	871fe <_dtoa_r+0x37e>
   871d8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   871dc:	1e6b      	subs	r3, r5, #1
   871de:	9a04      	ldr	r2, [sp, #16]
   871e0:	e004      	b.n	871ec <_dtoa_r+0x36c>
   871e2:	429a      	cmp	r2, r3
   871e4:	f000 8402 	beq.w	879ec <_dtoa_r+0xb6c>
   871e8:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
   871ec:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
   871f0:	f103 0501 	add.w	r5, r3, #1
   871f4:	d0f5      	beq.n	871e2 <_dtoa_r+0x362>
   871f6:	f108 0801 	add.w	r8, r8, #1
   871fa:	f883 8000 	strb.w	r8, [r3]
   871fe:	4649      	mov	r1, r9
   87200:	4620      	mov	r0, r4
   87202:	f001 f8a5 	bl	88350 <_Bfree>
   87206:	2200      	movs	r2, #0
   87208:	9b02      	ldr	r3, [sp, #8]
   8720a:	702a      	strb	r2, [r5, #0]
   8720c:	9a26      	ldr	r2, [sp, #152]	; 0x98
   8720e:	3301      	adds	r3, #1
   87210:	6013      	str	r3, [r2, #0]
   87212:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   87214:	2b00      	cmp	r3, #0
   87216:	f000 839f 	beq.w	87958 <_dtoa_r+0xad8>
   8721a:	9804      	ldr	r0, [sp, #16]
   8721c:	601d      	str	r5, [r3, #0]
   8721e:	b01b      	add	sp, #108	; 0x6c
   87220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87224:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   87226:	2a00      	cmp	r2, #0
   87228:	d03e      	beq.n	872a8 <_dtoa_r+0x428>
   8722a:	9a24      	ldr	r2, [sp, #144]	; 0x90
   8722c:	2a01      	cmp	r2, #1
   8722e:	f340 8311 	ble.w	87854 <_dtoa_r+0x9d4>
   87232:	9b07      	ldr	r3, [sp, #28]
   87234:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   87236:	1e5f      	subs	r7, r3, #1
   87238:	42ba      	cmp	r2, r7
   8723a:	f2c0 8390 	blt.w	8795e <_dtoa_r+0xade>
   8723e:	1bd7      	subs	r7, r2, r7
   87240:	9b07      	ldr	r3, [sp, #28]
   87242:	2b00      	cmp	r3, #0
   87244:	f2c0 848c 	blt.w	87b60 <_dtoa_r+0xce0>
   87248:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   8724a:	9b07      	ldr	r3, [sp, #28]
   8724c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8724e:	2101      	movs	r1, #1
   87250:	441a      	add	r2, r3
   87252:	920a      	str	r2, [sp, #40]	; 0x28
   87254:	9a08      	ldr	r2, [sp, #32]
   87256:	4620      	mov	r0, r4
   87258:	441a      	add	r2, r3
   8725a:	9208      	str	r2, [sp, #32]
   8725c:	f001 f914 	bl	88488 <__i2b>
   87260:	4606      	mov	r6, r0
   87262:	e023      	b.n	872ac <_dtoa_r+0x42c>
   87264:	2301      	movs	r3, #1
   87266:	930e      	str	r3, [sp, #56]	; 0x38
   87268:	e6b5      	b.n	86fd6 <_dtoa_r+0x156>
   8726a:	2300      	movs	r3, #0
   8726c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8726e:	930d      	str	r3, [sp, #52]	; 0x34
   87270:	9b02      	ldr	r3, [sp, #8]
   87272:	1ad2      	subs	r2, r2, r3
   87274:	425b      	negs	r3, r3
   87276:	920a      	str	r2, [sp, #40]	; 0x28
   87278:	930c      	str	r3, [sp, #48]	; 0x30
   8727a:	e6be      	b.n	86ffa <_dtoa_r+0x17a>
   8727c:	f1c7 0301 	rsb	r3, r7, #1
   87280:	930a      	str	r3, [sp, #40]	; 0x28
   87282:	2300      	movs	r3, #0
   87284:	9308      	str	r3, [sp, #32]
   87286:	e6ad      	b.n	86fe4 <_dtoa_r+0x164>
   87288:	9d02      	ldr	r5, [sp, #8]
   8728a:	4628      	mov	r0, r5
   8728c:	f7fd fc22 	bl	84ad4 <__aeabi_i2d>
   87290:	4602      	mov	r2, r0
   87292:	460b      	mov	r3, r1
   87294:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   87298:	f002 f81a 	bl	892d0 <__aeabi_dcmpeq>
   8729c:	2800      	cmp	r0, #0
   8729e:	f47f ae86 	bne.w	86fae <_dtoa_r+0x12e>
   872a2:	1e6b      	subs	r3, r5, #1
   872a4:	9302      	str	r3, [sp, #8]
   872a6:	e682      	b.n	86fae <_dtoa_r+0x12e>
   872a8:	ad0a      	add	r5, sp, #40	; 0x28
   872aa:	cde0      	ldmia	r5, {r5, r6, r7}
   872ac:	2d00      	cmp	r5, #0
   872ae:	dd0c      	ble.n	872ca <_dtoa_r+0x44a>
   872b0:	9908      	ldr	r1, [sp, #32]
   872b2:	2900      	cmp	r1, #0
   872b4:	460b      	mov	r3, r1
   872b6:	dd08      	ble.n	872ca <_dtoa_r+0x44a>
   872b8:	42a9      	cmp	r1, r5
   872ba:	bfa8      	it	ge
   872bc:	462b      	movge	r3, r5
   872be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   872c0:	1aed      	subs	r5, r5, r3
   872c2:	1ad2      	subs	r2, r2, r3
   872c4:	1acb      	subs	r3, r1, r3
   872c6:	920a      	str	r2, [sp, #40]	; 0x28
   872c8:	9308      	str	r3, [sp, #32]
   872ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   872cc:	b1d3      	cbz	r3, 87304 <_dtoa_r+0x484>
   872ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   872d0:	2b00      	cmp	r3, #0
   872d2:	f000 82b8 	beq.w	87846 <_dtoa_r+0x9c6>
   872d6:	2f00      	cmp	r7, #0
   872d8:	dd10      	ble.n	872fc <_dtoa_r+0x47c>
   872da:	4631      	mov	r1, r6
   872dc:	463a      	mov	r2, r7
   872de:	4620      	mov	r0, r4
   872e0:	f001 f96e 	bl	885c0 <__pow5mult>
   872e4:	464a      	mov	r2, r9
   872e6:	4601      	mov	r1, r0
   872e8:	4606      	mov	r6, r0
   872ea:	4620      	mov	r0, r4
   872ec:	f001 f8d6 	bl	8849c <__multiply>
   872f0:	4603      	mov	r3, r0
   872f2:	4649      	mov	r1, r9
   872f4:	4620      	mov	r0, r4
   872f6:	4699      	mov	r9, r3
   872f8:	f001 f82a 	bl	88350 <_Bfree>
   872fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   872fe:	1bda      	subs	r2, r3, r7
   87300:	f040 82a2 	bne.w	87848 <_dtoa_r+0x9c8>
   87304:	2101      	movs	r1, #1
   87306:	4620      	mov	r0, r4
   87308:	f001 f8be 	bl	88488 <__i2b>
   8730c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8730e:	4680      	mov	r8, r0
   87310:	2b00      	cmp	r3, #0
   87312:	dd1f      	ble.n	87354 <_dtoa_r+0x4d4>
   87314:	4601      	mov	r1, r0
   87316:	461a      	mov	r2, r3
   87318:	4620      	mov	r0, r4
   8731a:	f001 f951 	bl	885c0 <__pow5mult>
   8731e:	9b24      	ldr	r3, [sp, #144]	; 0x90
   87320:	4680      	mov	r8, r0
   87322:	2b01      	cmp	r3, #1
   87324:	f340 8255 	ble.w	877d2 <_dtoa_r+0x952>
   87328:	2300      	movs	r3, #0
   8732a:	930c      	str	r3, [sp, #48]	; 0x30
   8732c:	f8d8 3010 	ldr.w	r3, [r8, #16]
   87330:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   87334:	6918      	ldr	r0, [r3, #16]
   87336:	f001 f857 	bl	883e8 <__hi0bits>
   8733a:	f1c0 0020 	rsb	r0, r0, #32
   8733e:	e013      	b.n	87368 <_dtoa_r+0x4e8>
   87340:	f1c3 0520 	rsb	r5, r3, #32
   87344:	fa0a f005 	lsl.w	r0, sl, r5
   87348:	e67b      	b.n	87042 <_dtoa_r+0x1c2>
   8734a:	900e      	str	r0, [sp, #56]	; 0x38
   8734c:	e643      	b.n	86fd6 <_dtoa_r+0x156>
   8734e:	bf00      	nop
   87350:	40240000 	.word	0x40240000
   87354:	9b24      	ldr	r3, [sp, #144]	; 0x90
   87356:	2b01      	cmp	r3, #1
   87358:	f340 8285 	ble.w	87866 <_dtoa_r+0x9e6>
   8735c:	2300      	movs	r3, #0
   8735e:	930c      	str	r3, [sp, #48]	; 0x30
   87360:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   87362:	2001      	movs	r0, #1
   87364:	2b00      	cmp	r3, #0
   87366:	d1e1      	bne.n	8732c <_dtoa_r+0x4ac>
   87368:	9a08      	ldr	r2, [sp, #32]
   8736a:	4410      	add	r0, r2
   8736c:	f010 001f 	ands.w	r0, r0, #31
   87370:	f000 80a1 	beq.w	874b6 <_dtoa_r+0x636>
   87374:	f1c0 0320 	rsb	r3, r0, #32
   87378:	2b04      	cmp	r3, #4
   8737a:	f340 8486 	ble.w	87c8a <_dtoa_r+0xe0a>
   8737e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   87380:	f1c0 001c 	rsb	r0, r0, #28
   87384:	4403      	add	r3, r0
   87386:	930a      	str	r3, [sp, #40]	; 0x28
   87388:	4613      	mov	r3, r2
   8738a:	4403      	add	r3, r0
   8738c:	4405      	add	r5, r0
   8738e:	9308      	str	r3, [sp, #32]
   87390:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   87392:	2b00      	cmp	r3, #0
   87394:	dd05      	ble.n	873a2 <_dtoa_r+0x522>
   87396:	4649      	mov	r1, r9
   87398:	461a      	mov	r2, r3
   8739a:	4620      	mov	r0, r4
   8739c:	f001 f960 	bl	88660 <__lshift>
   873a0:	4681      	mov	r9, r0
   873a2:	9b08      	ldr	r3, [sp, #32]
   873a4:	2b00      	cmp	r3, #0
   873a6:	dd05      	ble.n	873b4 <_dtoa_r+0x534>
   873a8:	4641      	mov	r1, r8
   873aa:	461a      	mov	r2, r3
   873ac:	4620      	mov	r0, r4
   873ae:	f001 f957 	bl	88660 <__lshift>
   873b2:	4680      	mov	r8, r0
   873b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   873b6:	2b00      	cmp	r3, #0
   873b8:	f040 8086 	bne.w	874c8 <_dtoa_r+0x648>
   873bc:	9b07      	ldr	r3, [sp, #28]
   873be:	2b00      	cmp	r3, #0
   873c0:	f340 8264 	ble.w	8788c <_dtoa_r+0xa0c>
   873c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   873c6:	2b00      	cmp	r3, #0
   873c8:	f000 8098 	beq.w	874fc <_dtoa_r+0x67c>
   873cc:	2d00      	cmp	r5, #0
   873ce:	dd05      	ble.n	873dc <_dtoa_r+0x55c>
   873d0:	4631      	mov	r1, r6
   873d2:	462a      	mov	r2, r5
   873d4:	4620      	mov	r0, r4
   873d6:	f001 f943 	bl	88660 <__lshift>
   873da:	4606      	mov	r6, r0
   873dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   873de:	2b00      	cmp	r3, #0
   873e0:	f040 8336 	bne.w	87a50 <_dtoa_r+0xbd0>
   873e4:	9608      	str	r6, [sp, #32]
   873e6:	9b07      	ldr	r3, [sp, #28]
   873e8:	9a04      	ldr	r2, [sp, #16]
   873ea:	3b01      	subs	r3, #1
   873ec:	18d3      	adds	r3, r2, r3
   873ee:	930b      	str	r3, [sp, #44]	; 0x2c
   873f0:	4617      	mov	r7, r2
   873f2:	f00a 0301 	and.w	r3, sl, #1
   873f6:	46c2      	mov	sl, r8
   873f8:	f8dd b020 	ldr.w	fp, [sp, #32]
   873fc:	930c      	str	r3, [sp, #48]	; 0x30
   873fe:	4651      	mov	r1, sl
   87400:	4648      	mov	r0, r9
   87402:	f7ff fca9 	bl	86d58 <quorem>
   87406:	4631      	mov	r1, r6
   87408:	4605      	mov	r5, r0
   8740a:	4648      	mov	r0, r9
   8740c:	f001 f978 	bl	88700 <__mcmp>
   87410:	465a      	mov	r2, fp
   87412:	9007      	str	r0, [sp, #28]
   87414:	4651      	mov	r1, sl
   87416:	4620      	mov	r0, r4
   87418:	f001 f98e 	bl	88738 <__mdiff>
   8741c:	68c2      	ldr	r2, [r0, #12]
   8741e:	4680      	mov	r8, r0
   87420:	f105 0330 	add.w	r3, r5, #48	; 0x30
   87424:	2a00      	cmp	r2, #0
   87426:	f040 8229 	bne.w	8787c <_dtoa_r+0x9fc>
   8742a:	4601      	mov	r1, r0
   8742c:	4648      	mov	r0, r9
   8742e:	930a      	str	r3, [sp, #40]	; 0x28
   87430:	f001 f966 	bl	88700 <__mcmp>
   87434:	4641      	mov	r1, r8
   87436:	9008      	str	r0, [sp, #32]
   87438:	4620      	mov	r0, r4
   8743a:	f000 ff89 	bl	88350 <_Bfree>
   8743e:	9a08      	ldr	r2, [sp, #32]
   87440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   87442:	b932      	cbnz	r2, 87452 <_dtoa_r+0x5d2>
   87444:	9924      	ldr	r1, [sp, #144]	; 0x90
   87446:	b921      	cbnz	r1, 87452 <_dtoa_r+0x5d2>
   87448:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8744a:	2a00      	cmp	r2, #0
   8744c:	f000 83ee 	beq.w	87c2c <_dtoa_r+0xdac>
   87450:	9a24      	ldr	r2, [sp, #144]	; 0x90
   87452:	9907      	ldr	r1, [sp, #28]
   87454:	2900      	cmp	r1, #0
   87456:	f2c0 829f 	blt.w	87998 <_dtoa_r+0xb18>
   8745a:	d105      	bne.n	87468 <_dtoa_r+0x5e8>
   8745c:	9924      	ldr	r1, [sp, #144]	; 0x90
   8745e:	b919      	cbnz	r1, 87468 <_dtoa_r+0x5e8>
   87460:	990c      	ldr	r1, [sp, #48]	; 0x30
   87462:	2900      	cmp	r1, #0
   87464:	f000 8298 	beq.w	87998 <_dtoa_r+0xb18>
   87468:	2a00      	cmp	r2, #0
   8746a:	f300 8305 	bgt.w	87a78 <_dtoa_r+0xbf8>
   8746e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   87470:	f107 0801 	add.w	r8, r7, #1
   87474:	4297      	cmp	r7, r2
   87476:	703b      	strb	r3, [r7, #0]
   87478:	4645      	mov	r5, r8
   8747a:	f000 830b 	beq.w	87a94 <_dtoa_r+0xc14>
   8747e:	4649      	mov	r1, r9
   87480:	2300      	movs	r3, #0
   87482:	220a      	movs	r2, #10
   87484:	4620      	mov	r0, r4
   87486:	f000 ff6d 	bl	88364 <__multadd>
   8748a:	455e      	cmp	r6, fp
   8748c:	4681      	mov	r9, r0
   8748e:	4631      	mov	r1, r6
   87490:	f04f 0300 	mov.w	r3, #0
   87494:	f04f 020a 	mov.w	r2, #10
   87498:	4620      	mov	r0, r4
   8749a:	f000 81e9 	beq.w	87870 <_dtoa_r+0x9f0>
   8749e:	f000 ff61 	bl	88364 <__multadd>
   874a2:	4659      	mov	r1, fp
   874a4:	4606      	mov	r6, r0
   874a6:	2300      	movs	r3, #0
   874a8:	220a      	movs	r2, #10
   874aa:	4620      	mov	r0, r4
   874ac:	f000 ff5a 	bl	88364 <__multadd>
   874b0:	4647      	mov	r7, r8
   874b2:	4683      	mov	fp, r0
   874b4:	e7a3      	b.n	873fe <_dtoa_r+0x57e>
   874b6:	201c      	movs	r0, #28
   874b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   874ba:	4405      	add	r5, r0
   874bc:	4403      	add	r3, r0
   874be:	930a      	str	r3, [sp, #40]	; 0x28
   874c0:	9b08      	ldr	r3, [sp, #32]
   874c2:	4403      	add	r3, r0
   874c4:	9308      	str	r3, [sp, #32]
   874c6:	e763      	b.n	87390 <_dtoa_r+0x510>
   874c8:	4641      	mov	r1, r8
   874ca:	4648      	mov	r0, r9
   874cc:	f001 f918 	bl	88700 <__mcmp>
   874d0:	2800      	cmp	r0, #0
   874d2:	f6bf af73 	bge.w	873bc <_dtoa_r+0x53c>
   874d6:	9f02      	ldr	r7, [sp, #8]
   874d8:	4649      	mov	r1, r9
   874da:	2300      	movs	r3, #0
   874dc:	220a      	movs	r2, #10
   874de:	4620      	mov	r0, r4
   874e0:	3f01      	subs	r7, #1
   874e2:	9702      	str	r7, [sp, #8]
   874e4:	f000 ff3e 	bl	88364 <__multadd>
   874e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   874ea:	4681      	mov	r9, r0
   874ec:	2b00      	cmp	r3, #0
   874ee:	f040 83b5 	bne.w	87c5c <_dtoa_r+0xddc>
   874f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   874f4:	2b00      	cmp	r3, #0
   874f6:	f340 83be 	ble.w	87c76 <_dtoa_r+0xdf6>
   874fa:	9307      	str	r3, [sp, #28]
   874fc:	f8dd a010 	ldr.w	sl, [sp, #16]
   87500:	9f07      	ldr	r7, [sp, #28]
   87502:	4655      	mov	r5, sl
   87504:	e006      	b.n	87514 <_dtoa_r+0x694>
   87506:	4649      	mov	r1, r9
   87508:	2300      	movs	r3, #0
   8750a:	220a      	movs	r2, #10
   8750c:	4620      	mov	r0, r4
   8750e:	f000 ff29 	bl	88364 <__multadd>
   87512:	4681      	mov	r9, r0
   87514:	4641      	mov	r1, r8
   87516:	4648      	mov	r0, r9
   87518:	f7ff fc1e 	bl	86d58 <quorem>
   8751c:	3030      	adds	r0, #48	; 0x30
   8751e:	f805 0b01 	strb.w	r0, [r5], #1
   87522:	eba5 030a 	sub.w	r3, r5, sl
   87526:	42bb      	cmp	r3, r7
   87528:	dbed      	blt.n	87506 <_dtoa_r+0x686>
   8752a:	9b04      	ldr	r3, [sp, #16]
   8752c:	9a07      	ldr	r2, [sp, #28]
   8752e:	4682      	mov	sl, r0
   87530:	2a01      	cmp	r2, #1
   87532:	bfac      	ite	ge
   87534:	189b      	addge	r3, r3, r2
   87536:	3301      	addlt	r3, #1
   87538:	f04f 0b00 	mov.w	fp, #0
   8753c:	461d      	mov	r5, r3
   8753e:	4649      	mov	r1, r9
   87540:	2201      	movs	r2, #1
   87542:	4620      	mov	r0, r4
   87544:	f001 f88c 	bl	88660 <__lshift>
   87548:	4641      	mov	r1, r8
   8754a:	4681      	mov	r9, r0
   8754c:	f001 f8d8 	bl	88700 <__mcmp>
   87550:	2800      	cmp	r0, #0
   87552:	f340 823f 	ble.w	879d4 <_dtoa_r+0xb54>
   87556:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   8755a:	1e6b      	subs	r3, r5, #1
   8755c:	9904      	ldr	r1, [sp, #16]
   8755e:	e004      	b.n	8756a <_dtoa_r+0x6ea>
   87560:	428b      	cmp	r3, r1
   87562:	f000 81ae 	beq.w	878c2 <_dtoa_r+0xa42>
   87566:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   8756a:	2a39      	cmp	r2, #57	; 0x39
   8756c:	f103 0501 	add.w	r5, r3, #1
   87570:	d0f6      	beq.n	87560 <_dtoa_r+0x6e0>
   87572:	3201      	adds	r2, #1
   87574:	701a      	strb	r2, [r3, #0]
   87576:	4641      	mov	r1, r8
   87578:	4620      	mov	r0, r4
   8757a:	f000 fee9 	bl	88350 <_Bfree>
   8757e:	2e00      	cmp	r6, #0
   87580:	f43f ae3d 	beq.w	871fe <_dtoa_r+0x37e>
   87584:	f1bb 0f00 	cmp.w	fp, #0
   87588:	d005      	beq.n	87596 <_dtoa_r+0x716>
   8758a:	45b3      	cmp	fp, r6
   8758c:	d003      	beq.n	87596 <_dtoa_r+0x716>
   8758e:	4659      	mov	r1, fp
   87590:	4620      	mov	r0, r4
   87592:	f000 fedd 	bl	88350 <_Bfree>
   87596:	4631      	mov	r1, r6
   87598:	4620      	mov	r0, r4
   8759a:	f000 fed9 	bl	88350 <_Bfree>
   8759e:	e62e      	b.n	871fe <_dtoa_r+0x37e>
   875a0:	2300      	movs	r3, #0
   875a2:	930b      	str	r3, [sp, #44]	; 0x2c
   875a4:	9b02      	ldr	r3, [sp, #8]
   875a6:	9a25      	ldr	r2, [sp, #148]	; 0x94
   875a8:	4413      	add	r3, r2
   875aa:	930f      	str	r3, [sp, #60]	; 0x3c
   875ac:	3301      	adds	r3, #1
   875ae:	2b01      	cmp	r3, #1
   875b0:	461f      	mov	r7, r3
   875b2:	461e      	mov	r6, r3
   875b4:	bfb8      	it	lt
   875b6:	2701      	movlt	r7, #1
   875b8:	9307      	str	r3, [sp, #28]
   875ba:	2100      	movs	r1, #0
   875bc:	2f17      	cmp	r7, #23
   875be:	6461      	str	r1, [r4, #68]	; 0x44
   875c0:	d90a      	bls.n	875d8 <_dtoa_r+0x758>
   875c2:	2201      	movs	r2, #1
   875c4:	2304      	movs	r3, #4
   875c6:	005b      	lsls	r3, r3, #1
   875c8:	f103 0014 	add.w	r0, r3, #20
   875cc:	4287      	cmp	r7, r0
   875ce:	4611      	mov	r1, r2
   875d0:	f102 0201 	add.w	r2, r2, #1
   875d4:	d2f7      	bcs.n	875c6 <_dtoa_r+0x746>
   875d6:	6461      	str	r1, [r4, #68]	; 0x44
   875d8:	4620      	mov	r0, r4
   875da:	f000 fe93 	bl	88304 <_Balloc>
   875de:	2e0e      	cmp	r6, #14
   875e0:	9004      	str	r0, [sp, #16]
   875e2:	6420      	str	r0, [r4, #64]	; 0x40
   875e4:	f63f ad47 	bhi.w	87076 <_dtoa_r+0x1f6>
   875e8:	2d00      	cmp	r5, #0
   875ea:	f43f ad44 	beq.w	87076 <_dtoa_r+0x1f6>
   875ee:	9902      	ldr	r1, [sp, #8]
   875f0:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
   875f4:	2900      	cmp	r1, #0
   875f6:	f340 8203 	ble.w	87a00 <_dtoa_r+0xb80>
   875fa:	4bb9      	ldr	r3, [pc, #740]	; (878e0 <_dtoa_r+0xa60>)
   875fc:	f001 020f 	and.w	r2, r1, #15
   87600:	110d      	asrs	r5, r1, #4
   87602:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   87606:	06e9      	lsls	r1, r5, #27
   87608:	e9d3 6700 	ldrd	r6, r7, [r3]
   8760c:	f140 81af 	bpl.w	8796e <_dtoa_r+0xaee>
   87610:	4bb4      	ldr	r3, [pc, #720]	; (878e4 <_dtoa_r+0xa64>)
   87612:	4650      	mov	r0, sl
   87614:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   87618:	4659      	mov	r1, fp
   8761a:	f7fd fbeb 	bl	84df4 <__aeabi_ddiv>
   8761e:	f04f 0a03 	mov.w	sl, #3
   87622:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   87626:	f005 050f 	and.w	r5, r5, #15
   8762a:	b18d      	cbz	r5, 87650 <_dtoa_r+0x7d0>
   8762c:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 878e4 <_dtoa_r+0xa64>
   87630:	07ea      	lsls	r2, r5, #31
   87632:	d509      	bpl.n	87648 <_dtoa_r+0x7c8>
   87634:	e9d8 2300 	ldrd	r2, r3, [r8]
   87638:	4630      	mov	r0, r6
   8763a:	4639      	mov	r1, r7
   8763c:	f7fd fab0 	bl	84ba0 <__aeabi_dmul>
   87640:	4606      	mov	r6, r0
   87642:	460f      	mov	r7, r1
   87644:	f10a 0a01 	add.w	sl, sl, #1
   87648:	106d      	asrs	r5, r5, #1
   8764a:	f108 0808 	add.w	r8, r8, #8
   8764e:	d1ef      	bne.n	87630 <_dtoa_r+0x7b0>
   87650:	463b      	mov	r3, r7
   87652:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   87656:	4632      	mov	r2, r6
   87658:	f7fd fbcc 	bl	84df4 <__aeabi_ddiv>
   8765c:	4607      	mov	r7, r0
   8765e:	4688      	mov	r8, r1
   87660:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   87662:	b143      	cbz	r3, 87676 <_dtoa_r+0x7f6>
   87664:	2200      	movs	r2, #0
   87666:	4ba0      	ldr	r3, [pc, #640]	; (878e8 <_dtoa_r+0xa68>)
   87668:	4638      	mov	r0, r7
   8766a:	4641      	mov	r1, r8
   8766c:	f001 fe3a 	bl	892e4 <__aeabi_dcmplt>
   87670:	2800      	cmp	r0, #0
   87672:	f040 8287 	bne.w	87b84 <_dtoa_r+0xd04>
   87676:	4650      	mov	r0, sl
   87678:	f7fd fa2c 	bl	84ad4 <__aeabi_i2d>
   8767c:	463a      	mov	r2, r7
   8767e:	4643      	mov	r3, r8
   87680:	f7fd fa8e 	bl	84ba0 <__aeabi_dmul>
   87684:	4b99      	ldr	r3, [pc, #612]	; (878ec <_dtoa_r+0xa6c>)
   87686:	2200      	movs	r2, #0
   87688:	f7fd f8d8 	bl	8483c <__adddf3>
   8768c:	9b07      	ldr	r3, [sp, #28]
   8768e:	4605      	mov	r5, r0
   87690:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   87694:	2b00      	cmp	r3, #0
   87696:	f000 813f 	beq.w	87918 <_dtoa_r+0xa98>
   8769a:	9b02      	ldr	r3, [sp, #8]
   8769c:	9315      	str	r3, [sp, #84]	; 0x54
   8769e:	9b07      	ldr	r3, [sp, #28]
   876a0:	9312      	str	r3, [sp, #72]	; 0x48
   876a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   876a4:	2b00      	cmp	r3, #0
   876a6:	f000 81fb 	beq.w	87aa0 <_dtoa_r+0xc20>
   876aa:	9a12      	ldr	r2, [sp, #72]	; 0x48
   876ac:	4b8c      	ldr	r3, [pc, #560]	; (878e0 <_dtoa_r+0xa60>)
   876ae:	2000      	movs	r0, #0
   876b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   876b4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   876b8:	498d      	ldr	r1, [pc, #564]	; (878f0 <_dtoa_r+0xa70>)
   876ba:	f7fd fb9b 	bl	84df4 <__aeabi_ddiv>
   876be:	462a      	mov	r2, r5
   876c0:	4633      	mov	r3, r6
   876c2:	f7fd f8b9 	bl	84838 <__aeabi_dsub>
   876c6:	4682      	mov	sl, r0
   876c8:	468b      	mov	fp, r1
   876ca:	4638      	mov	r0, r7
   876cc:	4641      	mov	r1, r8
   876ce:	f001 fe47 	bl	89360 <__aeabi_d2iz>
   876d2:	4605      	mov	r5, r0
   876d4:	f7fd f9fe 	bl	84ad4 <__aeabi_i2d>
   876d8:	4602      	mov	r2, r0
   876da:	460b      	mov	r3, r1
   876dc:	4638      	mov	r0, r7
   876de:	4641      	mov	r1, r8
   876e0:	f7fd f8aa 	bl	84838 <__aeabi_dsub>
   876e4:	3530      	adds	r5, #48	; 0x30
   876e6:	fa5f f885 	uxtb.w	r8, r5
   876ea:	9d04      	ldr	r5, [sp, #16]
   876ec:	4606      	mov	r6, r0
   876ee:	460f      	mov	r7, r1
   876f0:	f885 8000 	strb.w	r8, [r5]
   876f4:	4602      	mov	r2, r0
   876f6:	460b      	mov	r3, r1
   876f8:	4650      	mov	r0, sl
   876fa:	4659      	mov	r1, fp
   876fc:	3501      	adds	r5, #1
   876fe:	f001 fe0f 	bl	89320 <__aeabi_dcmpgt>
   87702:	2800      	cmp	r0, #0
   87704:	d154      	bne.n	877b0 <_dtoa_r+0x930>
   87706:	4632      	mov	r2, r6
   87708:	463b      	mov	r3, r7
   8770a:	2000      	movs	r0, #0
   8770c:	4976      	ldr	r1, [pc, #472]	; (878e8 <_dtoa_r+0xa68>)
   8770e:	f7fd f893 	bl	84838 <__aeabi_dsub>
   87712:	4602      	mov	r2, r0
   87714:	460b      	mov	r3, r1
   87716:	4650      	mov	r0, sl
   87718:	4659      	mov	r1, fp
   8771a:	f001 fe01 	bl	89320 <__aeabi_dcmpgt>
   8771e:	2800      	cmp	r0, #0
   87720:	f040 8270 	bne.w	87c04 <_dtoa_r+0xd84>
   87724:	9a12      	ldr	r2, [sp, #72]	; 0x48
   87726:	2a01      	cmp	r2, #1
   87728:	f000 8112 	beq.w	87950 <_dtoa_r+0xad0>
   8772c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8772e:	9a04      	ldr	r2, [sp, #16]
   87730:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
   87734:	4413      	add	r3, r2
   87736:	4699      	mov	r9, r3
   87738:	e00f      	b.n	8775a <_dtoa_r+0x8da>
   8773a:	4632      	mov	r2, r6
   8773c:	463b      	mov	r3, r7
   8773e:	2000      	movs	r0, #0
   87740:	4969      	ldr	r1, [pc, #420]	; (878e8 <_dtoa_r+0xa68>)
   87742:	f7fd f879 	bl	84838 <__aeabi_dsub>
   87746:	4652      	mov	r2, sl
   87748:	465b      	mov	r3, fp
   8774a:	f001 fdcb 	bl	892e4 <__aeabi_dcmplt>
   8774e:	2800      	cmp	r0, #0
   87750:	f040 8256 	bne.w	87c00 <_dtoa_r+0xd80>
   87754:	454d      	cmp	r5, r9
   87756:	f000 80f9 	beq.w	8794c <_dtoa_r+0xacc>
   8775a:	4650      	mov	r0, sl
   8775c:	4659      	mov	r1, fp
   8775e:	2200      	movs	r2, #0
   87760:	4b64      	ldr	r3, [pc, #400]	; (878f4 <_dtoa_r+0xa74>)
   87762:	f7fd fa1d 	bl	84ba0 <__aeabi_dmul>
   87766:	2200      	movs	r2, #0
   87768:	4b62      	ldr	r3, [pc, #392]	; (878f4 <_dtoa_r+0xa74>)
   8776a:	4682      	mov	sl, r0
   8776c:	468b      	mov	fp, r1
   8776e:	4630      	mov	r0, r6
   87770:	4639      	mov	r1, r7
   87772:	f7fd fa15 	bl	84ba0 <__aeabi_dmul>
   87776:	460f      	mov	r7, r1
   87778:	4606      	mov	r6, r0
   8777a:	f001 fdf1 	bl	89360 <__aeabi_d2iz>
   8777e:	4680      	mov	r8, r0
   87780:	f7fd f9a8 	bl	84ad4 <__aeabi_i2d>
   87784:	4602      	mov	r2, r0
   87786:	460b      	mov	r3, r1
   87788:	4630      	mov	r0, r6
   8778a:	4639      	mov	r1, r7
   8778c:	f7fd f854 	bl	84838 <__aeabi_dsub>
   87790:	f108 0830 	add.w	r8, r8, #48	; 0x30
   87794:	fa5f f888 	uxtb.w	r8, r8
   87798:	f805 8b01 	strb.w	r8, [r5], #1
   8779c:	4652      	mov	r2, sl
   8779e:	465b      	mov	r3, fp
   877a0:	4606      	mov	r6, r0
   877a2:	460f      	mov	r7, r1
   877a4:	f001 fd9e 	bl	892e4 <__aeabi_dcmplt>
   877a8:	2800      	cmp	r0, #0
   877aa:	d0c6      	beq.n	8773a <_dtoa_r+0x8ba>
   877ac:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   877b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
   877b2:	9302      	str	r3, [sp, #8]
   877b4:	e523      	b.n	871fe <_dtoa_r+0x37e>
   877b6:	2300      	movs	r3, #0
   877b8:	930b      	str	r3, [sp, #44]	; 0x2c
   877ba:	9b25      	ldr	r3, [sp, #148]	; 0x94
   877bc:	2b00      	cmp	r3, #0
   877be:	f340 80dd 	ble.w	8797c <_dtoa_r+0xafc>
   877c2:	461f      	mov	r7, r3
   877c4:	461e      	mov	r6, r3
   877c6:	930f      	str	r3, [sp, #60]	; 0x3c
   877c8:	9307      	str	r3, [sp, #28]
   877ca:	e6f6      	b.n	875ba <_dtoa_r+0x73a>
   877cc:	2301      	movs	r3, #1
   877ce:	930b      	str	r3, [sp, #44]	; 0x2c
   877d0:	e7f3      	b.n	877ba <_dtoa_r+0x93a>
   877d2:	f1ba 0f00 	cmp.w	sl, #0
   877d6:	f47f ada7 	bne.w	87328 <_dtoa_r+0x4a8>
   877da:	f3cb 0313 	ubfx	r3, fp, #0, #20
   877de:	2b00      	cmp	r3, #0
   877e0:	f47f adbc 	bne.w	8735c <_dtoa_r+0x4dc>
   877e4:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
   877e8:	0d3f      	lsrs	r7, r7, #20
   877ea:	053f      	lsls	r7, r7, #20
   877ec:	2f00      	cmp	r7, #0
   877ee:	f000 820d 	beq.w	87c0c <_dtoa_r+0xd8c>
   877f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   877f4:	3301      	adds	r3, #1
   877f6:	930a      	str	r3, [sp, #40]	; 0x28
   877f8:	9b08      	ldr	r3, [sp, #32]
   877fa:	3301      	adds	r3, #1
   877fc:	9308      	str	r3, [sp, #32]
   877fe:	2301      	movs	r3, #1
   87800:	930c      	str	r3, [sp, #48]	; 0x30
   87802:	e5ad      	b.n	87360 <_dtoa_r+0x4e0>
   87804:	9b07      	ldr	r3, [sp, #28]
   87806:	2b00      	cmp	r3, #0
   87808:	f73f ac48 	bgt.w	8709c <_dtoa_r+0x21c>
   8780c:	f040 8222 	bne.w	87c54 <_dtoa_r+0xdd4>
   87810:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   87814:	2200      	movs	r2, #0
   87816:	4b38      	ldr	r3, [pc, #224]	; (878f8 <_dtoa_r+0xa78>)
   87818:	f7fd f9c2 	bl	84ba0 <__aeabi_dmul>
   8781c:	4652      	mov	r2, sl
   8781e:	465b      	mov	r3, fp
   87820:	f001 fd74 	bl	8930c <__aeabi_dcmpge>
   87824:	f8dd 801c 	ldr.w	r8, [sp, #28]
   87828:	4646      	mov	r6, r8
   8782a:	2800      	cmp	r0, #0
   8782c:	d041      	beq.n	878b2 <_dtoa_r+0xa32>
   8782e:	9b25      	ldr	r3, [sp, #148]	; 0x94
   87830:	9d04      	ldr	r5, [sp, #16]
   87832:	43db      	mvns	r3, r3
   87834:	9302      	str	r3, [sp, #8]
   87836:	4641      	mov	r1, r8
   87838:	4620      	mov	r0, r4
   8783a:	f000 fd89 	bl	88350 <_Bfree>
   8783e:	2e00      	cmp	r6, #0
   87840:	f43f acdd 	beq.w	871fe <_dtoa_r+0x37e>
   87844:	e6a7      	b.n	87596 <_dtoa_r+0x716>
   87846:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   87848:	4649      	mov	r1, r9
   8784a:	4620      	mov	r0, r4
   8784c:	f000 feb8 	bl	885c0 <__pow5mult>
   87850:	4681      	mov	r9, r0
   87852:	e557      	b.n	87304 <_dtoa_r+0x484>
   87854:	9a14      	ldr	r2, [sp, #80]	; 0x50
   87856:	2a00      	cmp	r2, #0
   87858:	f000 8188 	beq.w	87b6c <_dtoa_r+0xcec>
   8785c:	f203 4333 	addw	r3, r3, #1075	; 0x433
   87860:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   87862:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   87864:	e4f2      	b.n	8724c <_dtoa_r+0x3cc>
   87866:	f1ba 0f00 	cmp.w	sl, #0
   8786a:	f47f ad77 	bne.w	8735c <_dtoa_r+0x4dc>
   8786e:	e7b4      	b.n	877da <_dtoa_r+0x95a>
   87870:	f000 fd78 	bl	88364 <__multadd>
   87874:	4647      	mov	r7, r8
   87876:	4606      	mov	r6, r0
   87878:	4683      	mov	fp, r0
   8787a:	e5c0      	b.n	873fe <_dtoa_r+0x57e>
   8787c:	4601      	mov	r1, r0
   8787e:	4620      	mov	r0, r4
   87880:	9308      	str	r3, [sp, #32]
   87882:	f000 fd65 	bl	88350 <_Bfree>
   87886:	2201      	movs	r2, #1
   87888:	9b08      	ldr	r3, [sp, #32]
   8788a:	e5e2      	b.n	87452 <_dtoa_r+0x5d2>
   8788c:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8788e:	2b02      	cmp	r3, #2
   87890:	f77f ad98 	ble.w	873c4 <_dtoa_r+0x544>
   87894:	9b07      	ldr	r3, [sp, #28]
   87896:	2b00      	cmp	r3, #0
   87898:	d1c9      	bne.n	8782e <_dtoa_r+0x9ae>
   8789a:	4641      	mov	r1, r8
   8789c:	2205      	movs	r2, #5
   8789e:	4620      	mov	r0, r4
   878a0:	f000 fd60 	bl	88364 <__multadd>
   878a4:	4601      	mov	r1, r0
   878a6:	4680      	mov	r8, r0
   878a8:	4648      	mov	r0, r9
   878aa:	f000 ff29 	bl	88700 <__mcmp>
   878ae:	2800      	cmp	r0, #0
   878b0:	ddbd      	ble.n	8782e <_dtoa_r+0x9ae>
   878b2:	2331      	movs	r3, #49	; 0x31
   878b4:	9a02      	ldr	r2, [sp, #8]
   878b6:	9904      	ldr	r1, [sp, #16]
   878b8:	3201      	adds	r2, #1
   878ba:	9202      	str	r2, [sp, #8]
   878bc:	700b      	strb	r3, [r1, #0]
   878be:	1c4d      	adds	r5, r1, #1
   878c0:	e7b9      	b.n	87836 <_dtoa_r+0x9b6>
   878c2:	2331      	movs	r3, #49	; 0x31
   878c4:	9a02      	ldr	r2, [sp, #8]
   878c6:	3201      	adds	r2, #1
   878c8:	9202      	str	r2, [sp, #8]
   878ca:	9a04      	ldr	r2, [sp, #16]
   878cc:	7013      	strb	r3, [r2, #0]
   878ce:	e652      	b.n	87576 <_dtoa_r+0x6f6>
   878d0:	2301      	movs	r3, #1
   878d2:	930b      	str	r3, [sp, #44]	; 0x2c
   878d4:	e666      	b.n	875a4 <_dtoa_r+0x724>
   878d6:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   878da:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   878dc:	e48f      	b.n	871fe <_dtoa_r+0x37e>
   878de:	bf00      	nop
   878e0:	000898f8 	.word	0x000898f8
   878e4:	000898d0 	.word	0x000898d0
   878e8:	3ff00000 	.word	0x3ff00000
   878ec:	401c0000 	.word	0x401c0000
   878f0:	3fe00000 	.word	0x3fe00000
   878f4:	40240000 	.word	0x40240000
   878f8:	40140000 	.word	0x40140000
   878fc:	4650      	mov	r0, sl
   878fe:	f7fd f8e9 	bl	84ad4 <__aeabi_i2d>
   87902:	463a      	mov	r2, r7
   87904:	4643      	mov	r3, r8
   87906:	f7fd f94b 	bl	84ba0 <__aeabi_dmul>
   8790a:	2200      	movs	r2, #0
   8790c:	4bc1      	ldr	r3, [pc, #772]	; (87c14 <_dtoa_r+0xd94>)
   8790e:	f7fc ff95 	bl	8483c <__adddf3>
   87912:	4605      	mov	r5, r0
   87914:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   87918:	4641      	mov	r1, r8
   8791a:	2200      	movs	r2, #0
   8791c:	4bbe      	ldr	r3, [pc, #760]	; (87c18 <_dtoa_r+0xd98>)
   8791e:	4638      	mov	r0, r7
   87920:	f7fc ff8a 	bl	84838 <__aeabi_dsub>
   87924:	462a      	mov	r2, r5
   87926:	4633      	mov	r3, r6
   87928:	4682      	mov	sl, r0
   8792a:	468b      	mov	fp, r1
   8792c:	f001 fcf8 	bl	89320 <__aeabi_dcmpgt>
   87930:	4680      	mov	r8, r0
   87932:	2800      	cmp	r0, #0
   87934:	f040 8110 	bne.w	87b58 <_dtoa_r+0xcd8>
   87938:	462a      	mov	r2, r5
   8793a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
   8793e:	4650      	mov	r0, sl
   87940:	4659      	mov	r1, fp
   87942:	f001 fccf 	bl	892e4 <__aeabi_dcmplt>
   87946:	b118      	cbz	r0, 87950 <_dtoa_r+0xad0>
   87948:	4646      	mov	r6, r8
   8794a:	e770      	b.n	8782e <_dtoa_r+0x9ae>
   8794c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   87950:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
   87954:	f7ff bb8f 	b.w	87076 <_dtoa_r+0x1f6>
   87958:	9804      	ldr	r0, [sp, #16]
   8795a:	f7ff bac0 	b.w	86ede <_dtoa_r+0x5e>
   8795e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   87960:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   87962:	1afb      	subs	r3, r7, r3
   87964:	441a      	add	r2, r3
   87966:	970c      	str	r7, [sp, #48]	; 0x30
   87968:	920d      	str	r2, [sp, #52]	; 0x34
   8796a:	2700      	movs	r7, #0
   8796c:	e468      	b.n	87240 <_dtoa_r+0x3c0>
   8796e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
   87972:	f04f 0a02 	mov.w	sl, #2
   87976:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   8797a:	e656      	b.n	8762a <_dtoa_r+0x7aa>
   8797c:	2100      	movs	r1, #0
   8797e:	2301      	movs	r3, #1
   87980:	4620      	mov	r0, r4
   87982:	6461      	str	r1, [r4, #68]	; 0x44
   87984:	9325      	str	r3, [sp, #148]	; 0x94
   87986:	f000 fcbd 	bl	88304 <_Balloc>
   8798a:	9b25      	ldr	r3, [sp, #148]	; 0x94
   8798c:	9004      	str	r0, [sp, #16]
   8798e:	9307      	str	r3, [sp, #28]
   87990:	9b25      	ldr	r3, [sp, #148]	; 0x94
   87992:	6420      	str	r0, [r4, #64]	; 0x40
   87994:	930f      	str	r3, [sp, #60]	; 0x3c
   87996:	e627      	b.n	875e8 <_dtoa_r+0x768>
   87998:	2a00      	cmp	r2, #0
   8799a:	46d0      	mov	r8, sl
   8799c:	f8cd b020 	str.w	fp, [sp, #32]
   879a0:	469a      	mov	sl, r3
   879a2:	dd11      	ble.n	879c8 <_dtoa_r+0xb48>
   879a4:	4649      	mov	r1, r9
   879a6:	2201      	movs	r2, #1
   879a8:	4620      	mov	r0, r4
   879aa:	f000 fe59 	bl	88660 <__lshift>
   879ae:	4641      	mov	r1, r8
   879b0:	4681      	mov	r9, r0
   879b2:	f000 fea5 	bl	88700 <__mcmp>
   879b6:	2800      	cmp	r0, #0
   879b8:	f340 8145 	ble.w	87c46 <_dtoa_r+0xdc6>
   879bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
   879c0:	f000 8105 	beq.w	87bce <_dtoa_r+0xd4e>
   879c4:	f105 0a31 	add.w	sl, r5, #49	; 0x31
   879c8:	46b3      	mov	fp, r6
   879ca:	f887 a000 	strb.w	sl, [r7]
   879ce:	1c7d      	adds	r5, r7, #1
   879d0:	9e08      	ldr	r6, [sp, #32]
   879d2:	e5d0      	b.n	87576 <_dtoa_r+0x6f6>
   879d4:	d104      	bne.n	879e0 <_dtoa_r+0xb60>
   879d6:	f01a 0f01 	tst.w	sl, #1
   879da:	d001      	beq.n	879e0 <_dtoa_r+0xb60>
   879dc:	e5bb      	b.n	87556 <_dtoa_r+0x6d6>
   879de:	4615      	mov	r5, r2
   879e0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
   879e4:	1e6a      	subs	r2, r5, #1
   879e6:	2b30      	cmp	r3, #48	; 0x30
   879e8:	d0f9      	beq.n	879de <_dtoa_r+0xb5e>
   879ea:	e5c4      	b.n	87576 <_dtoa_r+0x6f6>
   879ec:	2230      	movs	r2, #48	; 0x30
   879ee:	9904      	ldr	r1, [sp, #16]
   879f0:	700a      	strb	r2, [r1, #0]
   879f2:	9a02      	ldr	r2, [sp, #8]
   879f4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   879f8:	3201      	adds	r2, #1
   879fa:	9202      	str	r2, [sp, #8]
   879fc:	f7ff bbfb 	b.w	871f6 <_dtoa_r+0x376>
   87a00:	f000 80bb 	beq.w	87b7a <_dtoa_r+0xcfa>
   87a04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   87a08:	9b02      	ldr	r3, [sp, #8]
   87a0a:	f04f 0a02 	mov.w	sl, #2
   87a0e:	425d      	negs	r5, r3
   87a10:	4b82      	ldr	r3, [pc, #520]	; (87c1c <_dtoa_r+0xd9c>)
   87a12:	f005 020f 	and.w	r2, r5, #15
   87a16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   87a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
   87a1e:	f7fd f8bf 	bl	84ba0 <__aeabi_dmul>
   87a22:	112d      	asrs	r5, r5, #4
   87a24:	4607      	mov	r7, r0
   87a26:	4688      	mov	r8, r1
   87a28:	f43f ae1a 	beq.w	87660 <_dtoa_r+0x7e0>
   87a2c:	4e7c      	ldr	r6, [pc, #496]	; (87c20 <_dtoa_r+0xda0>)
   87a2e:	07eb      	lsls	r3, r5, #31
   87a30:	d509      	bpl.n	87a46 <_dtoa_r+0xbc6>
   87a32:	e9d6 2300 	ldrd	r2, r3, [r6]
   87a36:	4638      	mov	r0, r7
   87a38:	4641      	mov	r1, r8
   87a3a:	f7fd f8b1 	bl	84ba0 <__aeabi_dmul>
   87a3e:	4607      	mov	r7, r0
   87a40:	4688      	mov	r8, r1
   87a42:	f10a 0a01 	add.w	sl, sl, #1
   87a46:	106d      	asrs	r5, r5, #1
   87a48:	f106 0608 	add.w	r6, r6, #8
   87a4c:	d1ef      	bne.n	87a2e <_dtoa_r+0xbae>
   87a4e:	e607      	b.n	87660 <_dtoa_r+0x7e0>
   87a50:	6871      	ldr	r1, [r6, #4]
   87a52:	4620      	mov	r0, r4
   87a54:	f000 fc56 	bl	88304 <_Balloc>
   87a58:	4605      	mov	r5, r0
   87a5a:	6933      	ldr	r3, [r6, #16]
   87a5c:	f106 010c 	add.w	r1, r6, #12
   87a60:	3302      	adds	r3, #2
   87a62:	009a      	lsls	r2, r3, #2
   87a64:	300c      	adds	r0, #12
   87a66:	f7fd fdcf 	bl	85608 <memcpy>
   87a6a:	4629      	mov	r1, r5
   87a6c:	2201      	movs	r2, #1
   87a6e:	4620      	mov	r0, r4
   87a70:	f000 fdf6 	bl	88660 <__lshift>
   87a74:	9008      	str	r0, [sp, #32]
   87a76:	e4b6      	b.n	873e6 <_dtoa_r+0x566>
   87a78:	2b39      	cmp	r3, #57	; 0x39
   87a7a:	f8cd b020 	str.w	fp, [sp, #32]
   87a7e:	46d0      	mov	r8, sl
   87a80:	f000 80a5 	beq.w	87bce <_dtoa_r+0xd4e>
   87a84:	f103 0a01 	add.w	sl, r3, #1
   87a88:	46b3      	mov	fp, r6
   87a8a:	f887 a000 	strb.w	sl, [r7]
   87a8e:	1c7d      	adds	r5, r7, #1
   87a90:	9e08      	ldr	r6, [sp, #32]
   87a92:	e570      	b.n	87576 <_dtoa_r+0x6f6>
   87a94:	465a      	mov	r2, fp
   87a96:	46d0      	mov	r8, sl
   87a98:	46b3      	mov	fp, r6
   87a9a:	469a      	mov	sl, r3
   87a9c:	4616      	mov	r6, r2
   87a9e:	e54e      	b.n	8753e <_dtoa_r+0x6be>
   87aa0:	9812      	ldr	r0, [sp, #72]	; 0x48
   87aa2:	495e      	ldr	r1, [pc, #376]	; (87c1c <_dtoa_r+0xd9c>)
   87aa4:	462a      	mov	r2, r5
   87aa6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
   87aaa:	4633      	mov	r3, r6
   87aac:	e951 0102 	ldrd	r0, r1, [r1, #-8]
   87ab0:	f7fd f876 	bl	84ba0 <__aeabi_dmul>
   87ab4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
   87ab8:	4638      	mov	r0, r7
   87aba:	4641      	mov	r1, r8
   87abc:	f001 fc50 	bl	89360 <__aeabi_d2iz>
   87ac0:	4605      	mov	r5, r0
   87ac2:	f7fd f807 	bl	84ad4 <__aeabi_i2d>
   87ac6:	4602      	mov	r2, r0
   87ac8:	460b      	mov	r3, r1
   87aca:	4638      	mov	r0, r7
   87acc:	4641      	mov	r1, r8
   87ace:	f7fc feb3 	bl	84838 <__aeabi_dsub>
   87ad2:	4606      	mov	r6, r0
   87ad4:	9812      	ldr	r0, [sp, #72]	; 0x48
   87ad6:	9a04      	ldr	r2, [sp, #16]
   87ad8:	3530      	adds	r5, #48	; 0x30
   87ada:	2801      	cmp	r0, #1
   87adc:	7015      	strb	r5, [r2, #0]
   87ade:	460f      	mov	r7, r1
   87ae0:	f102 0501 	add.w	r5, r2, #1
   87ae4:	d026      	beq.n	87b34 <_dtoa_r+0xcb4>
   87ae6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   87ae8:	9a04      	ldr	r2, [sp, #16]
   87aea:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
   87aee:	4413      	add	r3, r2
   87af0:	f04f 0a00 	mov.w	sl, #0
   87af4:	4699      	mov	r9, r3
   87af6:	f8df b130 	ldr.w	fp, [pc, #304]	; 87c28 <_dtoa_r+0xda8>
   87afa:	4652      	mov	r2, sl
   87afc:	465b      	mov	r3, fp
   87afe:	4630      	mov	r0, r6
   87b00:	4639      	mov	r1, r7
   87b02:	f7fd f84d 	bl	84ba0 <__aeabi_dmul>
   87b06:	460f      	mov	r7, r1
   87b08:	4606      	mov	r6, r0
   87b0a:	f001 fc29 	bl	89360 <__aeabi_d2iz>
   87b0e:	4680      	mov	r8, r0
   87b10:	f7fc ffe0 	bl	84ad4 <__aeabi_i2d>
   87b14:	4602      	mov	r2, r0
   87b16:	460b      	mov	r3, r1
   87b18:	4630      	mov	r0, r6
   87b1a:	4639      	mov	r1, r7
   87b1c:	f7fc fe8c 	bl	84838 <__aeabi_dsub>
   87b20:	f108 0830 	add.w	r8, r8, #48	; 0x30
   87b24:	f805 8b01 	strb.w	r8, [r5], #1
   87b28:	454d      	cmp	r5, r9
   87b2a:	4606      	mov	r6, r0
   87b2c:	460f      	mov	r7, r1
   87b2e:	d1e4      	bne.n	87afa <_dtoa_r+0xc7a>
   87b30:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   87b34:	2200      	movs	r2, #0
   87b36:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   87b3a:	4b3a      	ldr	r3, [pc, #232]	; (87c24 <_dtoa_r+0xda4>)
   87b3c:	f7fc fe7e 	bl	8483c <__adddf3>
   87b40:	4632      	mov	r2, r6
   87b42:	463b      	mov	r3, r7
   87b44:	f001 fbce 	bl	892e4 <__aeabi_dcmplt>
   87b48:	2800      	cmp	r0, #0
   87b4a:	d046      	beq.n	87bda <_dtoa_r+0xd5a>
   87b4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   87b4e:	9302      	str	r3, [sp, #8]
   87b50:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   87b54:	f7ff bb42 	b.w	871dc <_dtoa_r+0x35c>
   87b58:	f04f 0800 	mov.w	r8, #0
   87b5c:	4646      	mov	r6, r8
   87b5e:	e6a8      	b.n	878b2 <_dtoa_r+0xa32>
   87b60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   87b62:	9a07      	ldr	r2, [sp, #28]
   87b64:	1a9d      	subs	r5, r3, r2
   87b66:	2300      	movs	r3, #0
   87b68:	f7ff bb70 	b.w	8724c <_dtoa_r+0x3cc>
   87b6c:	9b18      	ldr	r3, [sp, #96]	; 0x60
   87b6e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   87b70:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   87b74:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   87b76:	f7ff bb69 	b.w	8724c <_dtoa_r+0x3cc>
   87b7a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
   87b7e:	f04f 0a02 	mov.w	sl, #2
   87b82:	e56d      	b.n	87660 <_dtoa_r+0x7e0>
   87b84:	9b07      	ldr	r3, [sp, #28]
   87b86:	2b00      	cmp	r3, #0
   87b88:	f43f aeb8 	beq.w	878fc <_dtoa_r+0xa7c>
   87b8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   87b8e:	2b00      	cmp	r3, #0
   87b90:	f77f aede 	ble.w	87950 <_dtoa_r+0xad0>
   87b94:	2200      	movs	r2, #0
   87b96:	4b24      	ldr	r3, [pc, #144]	; (87c28 <_dtoa_r+0xda8>)
   87b98:	4638      	mov	r0, r7
   87b9a:	4641      	mov	r1, r8
   87b9c:	f7fd f800 	bl	84ba0 <__aeabi_dmul>
   87ba0:	4607      	mov	r7, r0
   87ba2:	4688      	mov	r8, r1
   87ba4:	f10a 0001 	add.w	r0, sl, #1
   87ba8:	f7fc ff94 	bl	84ad4 <__aeabi_i2d>
   87bac:	463a      	mov	r2, r7
   87bae:	4643      	mov	r3, r8
   87bb0:	f7fc fff6 	bl	84ba0 <__aeabi_dmul>
   87bb4:	2200      	movs	r2, #0
   87bb6:	4b17      	ldr	r3, [pc, #92]	; (87c14 <_dtoa_r+0xd94>)
   87bb8:	f7fc fe40 	bl	8483c <__adddf3>
   87bbc:	9a02      	ldr	r2, [sp, #8]
   87bbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   87bc0:	3a01      	subs	r2, #1
   87bc2:	4605      	mov	r5, r0
   87bc4:	9215      	str	r2, [sp, #84]	; 0x54
   87bc6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   87bca:	9312      	str	r3, [sp, #72]	; 0x48
   87bcc:	e569      	b.n	876a2 <_dtoa_r+0x822>
   87bce:	2239      	movs	r2, #57	; 0x39
   87bd0:	46b3      	mov	fp, r6
   87bd2:	703a      	strb	r2, [r7, #0]
   87bd4:	9e08      	ldr	r6, [sp, #32]
   87bd6:	1c7d      	adds	r5, r7, #1
   87bd8:	e4bf      	b.n	8755a <_dtoa_r+0x6da>
   87bda:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
   87bde:	2000      	movs	r0, #0
   87be0:	4910      	ldr	r1, [pc, #64]	; (87c24 <_dtoa_r+0xda4>)
   87be2:	f7fc fe29 	bl	84838 <__aeabi_dsub>
   87be6:	4632      	mov	r2, r6
   87be8:	463b      	mov	r3, r7
   87bea:	f001 fb99 	bl	89320 <__aeabi_dcmpgt>
   87bee:	b908      	cbnz	r0, 87bf4 <_dtoa_r+0xd74>
   87bf0:	e6ae      	b.n	87950 <_dtoa_r+0xad0>
   87bf2:	4615      	mov	r5, r2
   87bf4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
   87bf8:	1e6a      	subs	r2, r5, #1
   87bfa:	2b30      	cmp	r3, #48	; 0x30
   87bfc:	d0f9      	beq.n	87bf2 <_dtoa_r+0xd72>
   87bfe:	e5d7      	b.n	877b0 <_dtoa_r+0x930>
   87c00:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   87c04:	9b15      	ldr	r3, [sp, #84]	; 0x54
   87c06:	9302      	str	r3, [sp, #8]
   87c08:	f7ff bae8 	b.w	871dc <_dtoa_r+0x35c>
   87c0c:	970c      	str	r7, [sp, #48]	; 0x30
   87c0e:	f7ff bba7 	b.w	87360 <_dtoa_r+0x4e0>
   87c12:	bf00      	nop
   87c14:	401c0000 	.word	0x401c0000
   87c18:	40140000 	.word	0x40140000
   87c1c:	000898f8 	.word	0x000898f8
   87c20:	000898d0 	.word	0x000898d0
   87c24:	3fe00000 	.word	0x3fe00000
   87c28:	40240000 	.word	0x40240000
   87c2c:	2b39      	cmp	r3, #57	; 0x39
   87c2e:	f8cd b020 	str.w	fp, [sp, #32]
   87c32:	46d0      	mov	r8, sl
   87c34:	f8dd b01c 	ldr.w	fp, [sp, #28]
   87c38:	469a      	mov	sl, r3
   87c3a:	d0c8      	beq.n	87bce <_dtoa_r+0xd4e>
   87c3c:	f1bb 0f00 	cmp.w	fp, #0
   87c40:	f73f aec0 	bgt.w	879c4 <_dtoa_r+0xb44>
   87c44:	e6c0      	b.n	879c8 <_dtoa_r+0xb48>
   87c46:	f47f aebf 	bne.w	879c8 <_dtoa_r+0xb48>
   87c4a:	f01a 0f01 	tst.w	sl, #1
   87c4e:	f43f aebb 	beq.w	879c8 <_dtoa_r+0xb48>
   87c52:	e6b3      	b.n	879bc <_dtoa_r+0xb3c>
   87c54:	f04f 0800 	mov.w	r8, #0
   87c58:	4646      	mov	r6, r8
   87c5a:	e5e8      	b.n	8782e <_dtoa_r+0x9ae>
   87c5c:	4631      	mov	r1, r6
   87c5e:	2300      	movs	r3, #0
   87c60:	220a      	movs	r2, #10
   87c62:	4620      	mov	r0, r4
   87c64:	f000 fb7e 	bl	88364 <__multadd>
   87c68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   87c6a:	4606      	mov	r6, r0
   87c6c:	2b00      	cmp	r3, #0
   87c6e:	dd07      	ble.n	87c80 <_dtoa_r+0xe00>
   87c70:	9307      	str	r3, [sp, #28]
   87c72:	f7ff bbab 	b.w	873cc <_dtoa_r+0x54c>
   87c76:	9b24      	ldr	r3, [sp, #144]	; 0x90
   87c78:	2b02      	cmp	r3, #2
   87c7a:	dc1f      	bgt.n	87cbc <_dtoa_r+0xe3c>
   87c7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   87c7e:	e43c      	b.n	874fa <_dtoa_r+0x67a>
   87c80:	9b24      	ldr	r3, [sp, #144]	; 0x90
   87c82:	2b02      	cmp	r3, #2
   87c84:	dc1a      	bgt.n	87cbc <_dtoa_r+0xe3c>
   87c86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   87c88:	e7f2      	b.n	87c70 <_dtoa_r+0xdf0>
   87c8a:	f43f ab81 	beq.w	87390 <_dtoa_r+0x510>
   87c8e:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
   87c92:	e411      	b.n	874b8 <_dtoa_r+0x638>
   87c94:	2500      	movs	r5, #0
   87c96:	4620      	mov	r0, r4
   87c98:	6465      	str	r5, [r4, #68]	; 0x44
   87c9a:	4629      	mov	r1, r5
   87c9c:	f000 fb32 	bl	88304 <_Balloc>
   87ca0:	f04f 33ff 	mov.w	r3, #4294967295
   87ca4:	9307      	str	r3, [sp, #28]
   87ca6:	930f      	str	r3, [sp, #60]	; 0x3c
   87ca8:	2301      	movs	r3, #1
   87caa:	9004      	str	r0, [sp, #16]
   87cac:	9525      	str	r5, [sp, #148]	; 0x94
   87cae:	6420      	str	r0, [r4, #64]	; 0x40
   87cb0:	930b      	str	r3, [sp, #44]	; 0x2c
   87cb2:	f7ff b9e0 	b.w	87076 <_dtoa_r+0x1f6>
   87cb6:	2501      	movs	r5, #1
   87cb8:	f7ff b9a8 	b.w	8700c <_dtoa_r+0x18c>
   87cbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   87cbe:	9307      	str	r3, [sp, #28]
   87cc0:	e5e8      	b.n	87894 <_dtoa_r+0xa14>
   87cc2:	bf00      	nop

00087cc4 <__libc_fini_array>:
   87cc4:	b538      	push	{r3, r4, r5, lr}
   87cc6:	4c0a      	ldr	r4, [pc, #40]	; (87cf0 <__libc_fini_array+0x2c>)
   87cc8:	4d0a      	ldr	r5, [pc, #40]	; (87cf4 <__libc_fini_array+0x30>)
   87cca:	1b64      	subs	r4, r4, r5
   87ccc:	10a4      	asrs	r4, r4, #2
   87cce:	d00a      	beq.n	87ce6 <__libc_fini_array+0x22>
   87cd0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   87cd4:	3b01      	subs	r3, #1
   87cd6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   87cda:	3c01      	subs	r4, #1
   87cdc:	f855 3904 	ldr.w	r3, [r5], #-4
   87ce0:	4798      	blx	r3
   87ce2:	2c00      	cmp	r4, #0
   87ce4:	d1f9      	bne.n	87cda <__libc_fini_array+0x16>
   87ce6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   87cea:	f001 bf03 	b.w	89af4 <_fini>
   87cee:	bf00      	nop
   87cf0:	00089b04 	.word	0x00089b04
   87cf4:	00089b00 	.word	0x00089b00

00087cf8 <_localeconv_r>:
   87cf8:	4a04      	ldr	r2, [pc, #16]	; (87d0c <_localeconv_r+0x14>)
   87cfa:	4b05      	ldr	r3, [pc, #20]	; (87d10 <_localeconv_r+0x18>)
   87cfc:	6812      	ldr	r2, [r2, #0]
   87cfe:	6b50      	ldr	r0, [r2, #52]	; 0x34
   87d00:	2800      	cmp	r0, #0
   87d02:	bf08      	it	eq
   87d04:	4618      	moveq	r0, r3
   87d06:	30f0      	adds	r0, #240	; 0xf0
   87d08:	4770      	bx	lr
   87d0a:	bf00      	nop
   87d0c:	200701a4 	.word	0x200701a4
   87d10:	200709e4 	.word	0x200709e4

00087d14 <__retarget_lock_acquire_recursive>:
   87d14:	4770      	bx	lr
   87d16:	bf00      	nop

00087d18 <__retarget_lock_release_recursive>:
   87d18:	4770      	bx	lr
   87d1a:	bf00      	nop

00087d1c <_malloc_r>:
   87d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87d20:	f101 060b 	add.w	r6, r1, #11
   87d24:	2e16      	cmp	r6, #22
   87d26:	b083      	sub	sp, #12
   87d28:	4605      	mov	r5, r0
   87d2a:	f240 809e 	bls.w	87e6a <_malloc_r+0x14e>
   87d2e:	f036 0607 	bics.w	r6, r6, #7
   87d32:	f100 80bd 	bmi.w	87eb0 <_malloc_r+0x194>
   87d36:	42b1      	cmp	r1, r6
   87d38:	f200 80ba 	bhi.w	87eb0 <_malloc_r+0x194>
   87d3c:	f000 fad6 	bl	882ec <__malloc_lock>
   87d40:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   87d44:	f0c0 8285 	bcc.w	88252 <_malloc_r+0x536>
   87d48:	0a73      	lsrs	r3, r6, #9
   87d4a:	f000 80b8 	beq.w	87ebe <_malloc_r+0x1a2>
   87d4e:	2b04      	cmp	r3, #4
   87d50:	f200 816c 	bhi.w	8802c <_malloc_r+0x310>
   87d54:	09b3      	lsrs	r3, r6, #6
   87d56:	f103 0039 	add.w	r0, r3, #57	; 0x39
   87d5a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   87d5e:	00c1      	lsls	r1, r0, #3
   87d60:	4fb8      	ldr	r7, [pc, #736]	; (88044 <_malloc_r+0x328>)
   87d62:	4439      	add	r1, r7
   87d64:	684c      	ldr	r4, [r1, #4]
   87d66:	3908      	subs	r1, #8
   87d68:	42a1      	cmp	r1, r4
   87d6a:	d106      	bne.n	87d7a <_malloc_r+0x5e>
   87d6c:	e00c      	b.n	87d88 <_malloc_r+0x6c>
   87d6e:	2a00      	cmp	r2, #0
   87d70:	f280 80ab 	bge.w	87eca <_malloc_r+0x1ae>
   87d74:	68e4      	ldr	r4, [r4, #12]
   87d76:	42a1      	cmp	r1, r4
   87d78:	d006      	beq.n	87d88 <_malloc_r+0x6c>
   87d7a:	6863      	ldr	r3, [r4, #4]
   87d7c:	f023 0303 	bic.w	r3, r3, #3
   87d80:	1b9a      	subs	r2, r3, r6
   87d82:	2a0f      	cmp	r2, #15
   87d84:	ddf3      	ble.n	87d6e <_malloc_r+0x52>
   87d86:	4670      	mov	r0, lr
   87d88:	693c      	ldr	r4, [r7, #16]
   87d8a:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 88058 <_malloc_r+0x33c>
   87d8e:	4574      	cmp	r4, lr
   87d90:	f000 819e 	beq.w	880d0 <_malloc_r+0x3b4>
   87d94:	6863      	ldr	r3, [r4, #4]
   87d96:	f023 0303 	bic.w	r3, r3, #3
   87d9a:	1b9a      	subs	r2, r3, r6
   87d9c:	2a0f      	cmp	r2, #15
   87d9e:	f300 8183 	bgt.w	880a8 <_malloc_r+0x38c>
   87da2:	2a00      	cmp	r2, #0
   87da4:	f8c7 e014 	str.w	lr, [r7, #20]
   87da8:	f8c7 e010 	str.w	lr, [r7, #16]
   87dac:	f280 8091 	bge.w	87ed2 <_malloc_r+0x1b6>
   87db0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   87db4:	f080 8154 	bcs.w	88060 <_malloc_r+0x344>
   87db8:	2201      	movs	r2, #1
   87dba:	08db      	lsrs	r3, r3, #3
   87dbc:	6879      	ldr	r1, [r7, #4]
   87dbe:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   87dc2:	4413      	add	r3, r2
   87dc4:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   87dc8:	fa02 f20c 	lsl.w	r2, r2, ip
   87dcc:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   87dd0:	430a      	orrs	r2, r1
   87dd2:	f1ac 0108 	sub.w	r1, ip, #8
   87dd6:	60e1      	str	r1, [r4, #12]
   87dd8:	f8c4 8008 	str.w	r8, [r4, #8]
   87ddc:	607a      	str	r2, [r7, #4]
   87dde:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   87de2:	f8c8 400c 	str.w	r4, [r8, #12]
   87de6:	2401      	movs	r4, #1
   87de8:	1083      	asrs	r3, r0, #2
   87dea:	409c      	lsls	r4, r3
   87dec:	4294      	cmp	r4, r2
   87dee:	d87d      	bhi.n	87eec <_malloc_r+0x1d0>
   87df0:	4214      	tst	r4, r2
   87df2:	d106      	bne.n	87e02 <_malloc_r+0xe6>
   87df4:	f020 0003 	bic.w	r0, r0, #3
   87df8:	0064      	lsls	r4, r4, #1
   87dfa:	4214      	tst	r4, r2
   87dfc:	f100 0004 	add.w	r0, r0, #4
   87e00:	d0fa      	beq.n	87df8 <_malloc_r+0xdc>
   87e02:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   87e06:	46cc      	mov	ip, r9
   87e08:	4680      	mov	r8, r0
   87e0a:	f8dc 300c 	ldr.w	r3, [ip, #12]
   87e0e:	459c      	cmp	ip, r3
   87e10:	d107      	bne.n	87e22 <_malloc_r+0x106>
   87e12:	e15f      	b.n	880d4 <_malloc_r+0x3b8>
   87e14:	2a00      	cmp	r2, #0
   87e16:	f280 816d 	bge.w	880f4 <_malloc_r+0x3d8>
   87e1a:	68db      	ldr	r3, [r3, #12]
   87e1c:	459c      	cmp	ip, r3
   87e1e:	f000 8159 	beq.w	880d4 <_malloc_r+0x3b8>
   87e22:	6859      	ldr	r1, [r3, #4]
   87e24:	f021 0103 	bic.w	r1, r1, #3
   87e28:	1b8a      	subs	r2, r1, r6
   87e2a:	2a0f      	cmp	r2, #15
   87e2c:	ddf2      	ble.n	87e14 <_malloc_r+0xf8>
   87e2e:	68dc      	ldr	r4, [r3, #12]
   87e30:	f8d3 c008 	ldr.w	ip, [r3, #8]
   87e34:	f046 0801 	orr.w	r8, r6, #1
   87e38:	4628      	mov	r0, r5
   87e3a:	441e      	add	r6, r3
   87e3c:	f042 0501 	orr.w	r5, r2, #1
   87e40:	f8c3 8004 	str.w	r8, [r3, #4]
   87e44:	f8cc 400c 	str.w	r4, [ip, #12]
   87e48:	f8c4 c008 	str.w	ip, [r4, #8]
   87e4c:	617e      	str	r6, [r7, #20]
   87e4e:	613e      	str	r6, [r7, #16]
   87e50:	f8c6 e00c 	str.w	lr, [r6, #12]
   87e54:	f8c6 e008 	str.w	lr, [r6, #8]
   87e58:	6075      	str	r5, [r6, #4]
   87e5a:	505a      	str	r2, [r3, r1]
   87e5c:	9300      	str	r3, [sp, #0]
   87e5e:	f000 fa4b 	bl	882f8 <__malloc_unlock>
   87e62:	9b00      	ldr	r3, [sp, #0]
   87e64:	f103 0408 	add.w	r4, r3, #8
   87e68:	e01e      	b.n	87ea8 <_malloc_r+0x18c>
   87e6a:	2910      	cmp	r1, #16
   87e6c:	d820      	bhi.n	87eb0 <_malloc_r+0x194>
   87e6e:	f000 fa3d 	bl	882ec <__malloc_lock>
   87e72:	2610      	movs	r6, #16
   87e74:	2318      	movs	r3, #24
   87e76:	2002      	movs	r0, #2
   87e78:	4f72      	ldr	r7, [pc, #456]	; (88044 <_malloc_r+0x328>)
   87e7a:	443b      	add	r3, r7
   87e7c:	685c      	ldr	r4, [r3, #4]
   87e7e:	f1a3 0208 	sub.w	r2, r3, #8
   87e82:	4294      	cmp	r4, r2
   87e84:	f000 812f 	beq.w	880e6 <_malloc_r+0x3ca>
   87e88:	6863      	ldr	r3, [r4, #4]
   87e8a:	68e1      	ldr	r1, [r4, #12]
   87e8c:	f023 0303 	bic.w	r3, r3, #3
   87e90:	4423      	add	r3, r4
   87e92:	685a      	ldr	r2, [r3, #4]
   87e94:	68a6      	ldr	r6, [r4, #8]
   87e96:	f042 0201 	orr.w	r2, r2, #1
   87e9a:	60f1      	str	r1, [r6, #12]
   87e9c:	4628      	mov	r0, r5
   87e9e:	608e      	str	r6, [r1, #8]
   87ea0:	605a      	str	r2, [r3, #4]
   87ea2:	f000 fa29 	bl	882f8 <__malloc_unlock>
   87ea6:	3408      	adds	r4, #8
   87ea8:	4620      	mov	r0, r4
   87eaa:	b003      	add	sp, #12
   87eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87eb0:	2400      	movs	r4, #0
   87eb2:	230c      	movs	r3, #12
   87eb4:	4620      	mov	r0, r4
   87eb6:	602b      	str	r3, [r5, #0]
   87eb8:	b003      	add	sp, #12
   87eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87ebe:	2040      	movs	r0, #64	; 0x40
   87ec0:	f44f 7100 	mov.w	r1, #512	; 0x200
   87ec4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   87ec8:	e74a      	b.n	87d60 <_malloc_r+0x44>
   87eca:	4423      	add	r3, r4
   87ecc:	685a      	ldr	r2, [r3, #4]
   87ece:	68e1      	ldr	r1, [r4, #12]
   87ed0:	e7e0      	b.n	87e94 <_malloc_r+0x178>
   87ed2:	4423      	add	r3, r4
   87ed4:	685a      	ldr	r2, [r3, #4]
   87ed6:	4628      	mov	r0, r5
   87ed8:	f042 0201 	orr.w	r2, r2, #1
   87edc:	605a      	str	r2, [r3, #4]
   87ede:	3408      	adds	r4, #8
   87ee0:	f000 fa0a 	bl	882f8 <__malloc_unlock>
   87ee4:	4620      	mov	r0, r4
   87ee6:	b003      	add	sp, #12
   87ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87eec:	68bc      	ldr	r4, [r7, #8]
   87eee:	6863      	ldr	r3, [r4, #4]
   87ef0:	f023 0803 	bic.w	r8, r3, #3
   87ef4:	45b0      	cmp	r8, r6
   87ef6:	d304      	bcc.n	87f02 <_malloc_r+0x1e6>
   87ef8:	eba8 0306 	sub.w	r3, r8, r6
   87efc:	2b0f      	cmp	r3, #15
   87efe:	f300 8085 	bgt.w	8800c <_malloc_r+0x2f0>
   87f02:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8805c <_malloc_r+0x340>
   87f06:	4b50      	ldr	r3, [pc, #320]	; (88048 <_malloc_r+0x32c>)
   87f08:	f8d9 2000 	ldr.w	r2, [r9]
   87f0c:	681b      	ldr	r3, [r3, #0]
   87f0e:	3201      	adds	r2, #1
   87f10:	4433      	add	r3, r6
   87f12:	eb04 0a08 	add.w	sl, r4, r8
   87f16:	f000 8154 	beq.w	881c2 <_malloc_r+0x4a6>
   87f1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   87f1e:	330f      	adds	r3, #15
   87f20:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   87f24:	f02b 0b0f 	bic.w	fp, fp, #15
   87f28:	4659      	mov	r1, fp
   87f2a:	4628      	mov	r0, r5
   87f2c:	f000 fce6 	bl	888fc <_sbrk_r>
   87f30:	1c41      	adds	r1, r0, #1
   87f32:	4602      	mov	r2, r0
   87f34:	f000 80fb 	beq.w	8812e <_malloc_r+0x412>
   87f38:	4582      	cmp	sl, r0
   87f3a:	f200 80f6 	bhi.w	8812a <_malloc_r+0x40e>
   87f3e:	4b43      	ldr	r3, [pc, #268]	; (8804c <_malloc_r+0x330>)
   87f40:	6819      	ldr	r1, [r3, #0]
   87f42:	4459      	add	r1, fp
   87f44:	6019      	str	r1, [r3, #0]
   87f46:	f000 814c 	beq.w	881e2 <_malloc_r+0x4c6>
   87f4a:	f8d9 0000 	ldr.w	r0, [r9]
   87f4e:	3001      	adds	r0, #1
   87f50:	bf1b      	ittet	ne
   87f52:	eba2 0a0a 	subne.w	sl, r2, sl
   87f56:	4451      	addne	r1, sl
   87f58:	f8c9 2000 	streq.w	r2, [r9]
   87f5c:	6019      	strne	r1, [r3, #0]
   87f5e:	f012 0107 	ands.w	r1, r2, #7
   87f62:	f000 8114 	beq.w	8818e <_malloc_r+0x472>
   87f66:	f1c1 0008 	rsb	r0, r1, #8
   87f6a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   87f6e:	4402      	add	r2, r0
   87f70:	3108      	adds	r1, #8
   87f72:	eb02 090b 	add.w	r9, r2, fp
   87f76:	f3c9 090b 	ubfx	r9, r9, #0, #12
   87f7a:	eba1 0909 	sub.w	r9, r1, r9
   87f7e:	4649      	mov	r1, r9
   87f80:	4628      	mov	r0, r5
   87f82:	9301      	str	r3, [sp, #4]
   87f84:	9200      	str	r2, [sp, #0]
   87f86:	f000 fcb9 	bl	888fc <_sbrk_r>
   87f8a:	1c43      	adds	r3, r0, #1
   87f8c:	e89d 000c 	ldmia.w	sp, {r2, r3}
   87f90:	f000 8142 	beq.w	88218 <_malloc_r+0x4fc>
   87f94:	1a80      	subs	r0, r0, r2
   87f96:	4448      	add	r0, r9
   87f98:	f040 0001 	orr.w	r0, r0, #1
   87f9c:	6819      	ldr	r1, [r3, #0]
   87f9e:	42bc      	cmp	r4, r7
   87fa0:	4449      	add	r1, r9
   87fa2:	60ba      	str	r2, [r7, #8]
   87fa4:	6019      	str	r1, [r3, #0]
   87fa6:	6050      	str	r0, [r2, #4]
   87fa8:	d017      	beq.n	87fda <_malloc_r+0x2be>
   87faa:	f1b8 0f0f 	cmp.w	r8, #15
   87fae:	f240 80fa 	bls.w	881a6 <_malloc_r+0x48a>
   87fb2:	f04f 0c05 	mov.w	ip, #5
   87fb6:	6862      	ldr	r2, [r4, #4]
   87fb8:	f1a8 000c 	sub.w	r0, r8, #12
   87fbc:	f020 0007 	bic.w	r0, r0, #7
   87fc0:	f002 0201 	and.w	r2, r2, #1
   87fc4:	eb04 0e00 	add.w	lr, r4, r0
   87fc8:	4302      	orrs	r2, r0
   87fca:	280f      	cmp	r0, #15
   87fcc:	6062      	str	r2, [r4, #4]
   87fce:	f8ce c004 	str.w	ip, [lr, #4]
   87fd2:	f8ce c008 	str.w	ip, [lr, #8]
   87fd6:	f200 8116 	bhi.w	88206 <_malloc_r+0x4ea>
   87fda:	4b1d      	ldr	r3, [pc, #116]	; (88050 <_malloc_r+0x334>)
   87fdc:	68bc      	ldr	r4, [r7, #8]
   87fde:	681a      	ldr	r2, [r3, #0]
   87fe0:	4291      	cmp	r1, r2
   87fe2:	bf88      	it	hi
   87fe4:	6019      	strhi	r1, [r3, #0]
   87fe6:	4b1b      	ldr	r3, [pc, #108]	; (88054 <_malloc_r+0x338>)
   87fe8:	681a      	ldr	r2, [r3, #0]
   87fea:	4291      	cmp	r1, r2
   87fec:	6862      	ldr	r2, [r4, #4]
   87fee:	bf88      	it	hi
   87ff0:	6019      	strhi	r1, [r3, #0]
   87ff2:	f022 0203 	bic.w	r2, r2, #3
   87ff6:	4296      	cmp	r6, r2
   87ff8:	eba2 0306 	sub.w	r3, r2, r6
   87ffc:	d801      	bhi.n	88002 <_malloc_r+0x2e6>
   87ffe:	2b0f      	cmp	r3, #15
   88000:	dc04      	bgt.n	8800c <_malloc_r+0x2f0>
   88002:	4628      	mov	r0, r5
   88004:	f000 f978 	bl	882f8 <__malloc_unlock>
   88008:	2400      	movs	r4, #0
   8800a:	e74d      	b.n	87ea8 <_malloc_r+0x18c>
   8800c:	f046 0201 	orr.w	r2, r6, #1
   88010:	f043 0301 	orr.w	r3, r3, #1
   88014:	4426      	add	r6, r4
   88016:	6062      	str	r2, [r4, #4]
   88018:	4628      	mov	r0, r5
   8801a:	60be      	str	r6, [r7, #8]
   8801c:	3408      	adds	r4, #8
   8801e:	6073      	str	r3, [r6, #4]
   88020:	f000 f96a 	bl	882f8 <__malloc_unlock>
   88024:	4620      	mov	r0, r4
   88026:	b003      	add	sp, #12
   88028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8802c:	2b14      	cmp	r3, #20
   8802e:	d970      	bls.n	88112 <_malloc_r+0x3f6>
   88030:	2b54      	cmp	r3, #84	; 0x54
   88032:	f200 80a2 	bhi.w	8817a <_malloc_r+0x45e>
   88036:	0b33      	lsrs	r3, r6, #12
   88038:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   8803c:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   88040:	00c1      	lsls	r1, r0, #3
   88042:	e68d      	b.n	87d60 <_malloc_r+0x44>
   88044:	200705d4 	.word	0x200705d4
   88048:	20070e04 	.word	0x20070e04
   8804c:	20070dd4 	.word	0x20070dd4
   88050:	20070dfc 	.word	0x20070dfc
   88054:	20070e00 	.word	0x20070e00
   88058:	200705dc 	.word	0x200705dc
   8805c:	200709dc 	.word	0x200709dc
   88060:	0a5a      	lsrs	r2, r3, #9
   88062:	2a04      	cmp	r2, #4
   88064:	d95b      	bls.n	8811e <_malloc_r+0x402>
   88066:	2a14      	cmp	r2, #20
   88068:	f200 80ae 	bhi.w	881c8 <_malloc_r+0x4ac>
   8806c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   88070:	00c9      	lsls	r1, r1, #3
   88072:	325b      	adds	r2, #91	; 0x5b
   88074:	eb07 0c01 	add.w	ip, r7, r1
   88078:	5879      	ldr	r1, [r7, r1]
   8807a:	f1ac 0c08 	sub.w	ip, ip, #8
   8807e:	458c      	cmp	ip, r1
   88080:	f000 8088 	beq.w	88194 <_malloc_r+0x478>
   88084:	684a      	ldr	r2, [r1, #4]
   88086:	f022 0203 	bic.w	r2, r2, #3
   8808a:	4293      	cmp	r3, r2
   8808c:	d273      	bcs.n	88176 <_malloc_r+0x45a>
   8808e:	6889      	ldr	r1, [r1, #8]
   88090:	458c      	cmp	ip, r1
   88092:	d1f7      	bne.n	88084 <_malloc_r+0x368>
   88094:	f8dc 300c 	ldr.w	r3, [ip, #12]
   88098:	687a      	ldr	r2, [r7, #4]
   8809a:	60e3      	str	r3, [r4, #12]
   8809c:	f8c4 c008 	str.w	ip, [r4, #8]
   880a0:	609c      	str	r4, [r3, #8]
   880a2:	f8cc 400c 	str.w	r4, [ip, #12]
   880a6:	e69e      	b.n	87de6 <_malloc_r+0xca>
   880a8:	f046 0c01 	orr.w	ip, r6, #1
   880ac:	f042 0101 	orr.w	r1, r2, #1
   880b0:	4426      	add	r6, r4
   880b2:	f8c4 c004 	str.w	ip, [r4, #4]
   880b6:	4628      	mov	r0, r5
   880b8:	617e      	str	r6, [r7, #20]
   880ba:	613e      	str	r6, [r7, #16]
   880bc:	f8c6 e00c 	str.w	lr, [r6, #12]
   880c0:	f8c6 e008 	str.w	lr, [r6, #8]
   880c4:	6071      	str	r1, [r6, #4]
   880c6:	50e2      	str	r2, [r4, r3]
   880c8:	f000 f916 	bl	882f8 <__malloc_unlock>
   880cc:	3408      	adds	r4, #8
   880ce:	e6eb      	b.n	87ea8 <_malloc_r+0x18c>
   880d0:	687a      	ldr	r2, [r7, #4]
   880d2:	e688      	b.n	87de6 <_malloc_r+0xca>
   880d4:	f108 0801 	add.w	r8, r8, #1
   880d8:	f018 0f03 	tst.w	r8, #3
   880dc:	f10c 0c08 	add.w	ip, ip, #8
   880e0:	f47f ae93 	bne.w	87e0a <_malloc_r+0xee>
   880e4:	e02d      	b.n	88142 <_malloc_r+0x426>
   880e6:	68dc      	ldr	r4, [r3, #12]
   880e8:	42a3      	cmp	r3, r4
   880ea:	bf08      	it	eq
   880ec:	3002      	addeq	r0, #2
   880ee:	f43f ae4b 	beq.w	87d88 <_malloc_r+0x6c>
   880f2:	e6c9      	b.n	87e88 <_malloc_r+0x16c>
   880f4:	461c      	mov	r4, r3
   880f6:	4419      	add	r1, r3
   880f8:	684a      	ldr	r2, [r1, #4]
   880fa:	68db      	ldr	r3, [r3, #12]
   880fc:	f854 6f08 	ldr.w	r6, [r4, #8]!
   88100:	f042 0201 	orr.w	r2, r2, #1
   88104:	604a      	str	r2, [r1, #4]
   88106:	4628      	mov	r0, r5
   88108:	60f3      	str	r3, [r6, #12]
   8810a:	609e      	str	r6, [r3, #8]
   8810c:	f000 f8f4 	bl	882f8 <__malloc_unlock>
   88110:	e6ca      	b.n	87ea8 <_malloc_r+0x18c>
   88112:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   88116:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   8811a:	00c1      	lsls	r1, r0, #3
   8811c:	e620      	b.n	87d60 <_malloc_r+0x44>
   8811e:	099a      	lsrs	r2, r3, #6
   88120:	f102 0139 	add.w	r1, r2, #57	; 0x39
   88124:	00c9      	lsls	r1, r1, #3
   88126:	3238      	adds	r2, #56	; 0x38
   88128:	e7a4      	b.n	88074 <_malloc_r+0x358>
   8812a:	42bc      	cmp	r4, r7
   8812c:	d054      	beq.n	881d8 <_malloc_r+0x4bc>
   8812e:	68bc      	ldr	r4, [r7, #8]
   88130:	6862      	ldr	r2, [r4, #4]
   88132:	f022 0203 	bic.w	r2, r2, #3
   88136:	e75e      	b.n	87ff6 <_malloc_r+0x2da>
   88138:	f859 3908 	ldr.w	r3, [r9], #-8
   8813c:	4599      	cmp	r9, r3
   8813e:	f040 8086 	bne.w	8824e <_malloc_r+0x532>
   88142:	f010 0f03 	tst.w	r0, #3
   88146:	f100 30ff 	add.w	r0, r0, #4294967295
   8814a:	d1f5      	bne.n	88138 <_malloc_r+0x41c>
   8814c:	687b      	ldr	r3, [r7, #4]
   8814e:	ea23 0304 	bic.w	r3, r3, r4
   88152:	607b      	str	r3, [r7, #4]
   88154:	0064      	lsls	r4, r4, #1
   88156:	429c      	cmp	r4, r3
   88158:	f63f aec8 	bhi.w	87eec <_malloc_r+0x1d0>
   8815c:	2c00      	cmp	r4, #0
   8815e:	f43f aec5 	beq.w	87eec <_malloc_r+0x1d0>
   88162:	421c      	tst	r4, r3
   88164:	4640      	mov	r0, r8
   88166:	f47f ae4c 	bne.w	87e02 <_malloc_r+0xe6>
   8816a:	0064      	lsls	r4, r4, #1
   8816c:	421c      	tst	r4, r3
   8816e:	f100 0004 	add.w	r0, r0, #4
   88172:	d0fa      	beq.n	8816a <_malloc_r+0x44e>
   88174:	e645      	b.n	87e02 <_malloc_r+0xe6>
   88176:	468c      	mov	ip, r1
   88178:	e78c      	b.n	88094 <_malloc_r+0x378>
   8817a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8817e:	d815      	bhi.n	881ac <_malloc_r+0x490>
   88180:	0bf3      	lsrs	r3, r6, #15
   88182:	f103 0078 	add.w	r0, r3, #120	; 0x78
   88186:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   8818a:	00c1      	lsls	r1, r0, #3
   8818c:	e5e8      	b.n	87d60 <_malloc_r+0x44>
   8818e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   88192:	e6ee      	b.n	87f72 <_malloc_r+0x256>
   88194:	2101      	movs	r1, #1
   88196:	687b      	ldr	r3, [r7, #4]
   88198:	1092      	asrs	r2, r2, #2
   8819a:	fa01 f202 	lsl.w	r2, r1, r2
   8819e:	431a      	orrs	r2, r3
   881a0:	607a      	str	r2, [r7, #4]
   881a2:	4663      	mov	r3, ip
   881a4:	e779      	b.n	8809a <_malloc_r+0x37e>
   881a6:	2301      	movs	r3, #1
   881a8:	6053      	str	r3, [r2, #4]
   881aa:	e72a      	b.n	88002 <_malloc_r+0x2e6>
   881ac:	f240 5254 	movw	r2, #1364	; 0x554
   881b0:	4293      	cmp	r3, r2
   881b2:	d822      	bhi.n	881fa <_malloc_r+0x4de>
   881b4:	0cb3      	lsrs	r3, r6, #18
   881b6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   881ba:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   881be:	00c1      	lsls	r1, r0, #3
   881c0:	e5ce      	b.n	87d60 <_malloc_r+0x44>
   881c2:	f103 0b10 	add.w	fp, r3, #16
   881c6:	e6af      	b.n	87f28 <_malloc_r+0x20c>
   881c8:	2a54      	cmp	r2, #84	; 0x54
   881ca:	d829      	bhi.n	88220 <_malloc_r+0x504>
   881cc:	0b1a      	lsrs	r2, r3, #12
   881ce:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   881d2:	00c9      	lsls	r1, r1, #3
   881d4:	326e      	adds	r2, #110	; 0x6e
   881d6:	e74d      	b.n	88074 <_malloc_r+0x358>
   881d8:	4b20      	ldr	r3, [pc, #128]	; (8825c <_malloc_r+0x540>)
   881da:	6819      	ldr	r1, [r3, #0]
   881dc:	4459      	add	r1, fp
   881de:	6019      	str	r1, [r3, #0]
   881e0:	e6b3      	b.n	87f4a <_malloc_r+0x22e>
   881e2:	f3ca 000b 	ubfx	r0, sl, #0, #12
   881e6:	2800      	cmp	r0, #0
   881e8:	f47f aeaf 	bne.w	87f4a <_malloc_r+0x22e>
   881ec:	eb08 030b 	add.w	r3, r8, fp
   881f0:	68ba      	ldr	r2, [r7, #8]
   881f2:	f043 0301 	orr.w	r3, r3, #1
   881f6:	6053      	str	r3, [r2, #4]
   881f8:	e6ef      	b.n	87fda <_malloc_r+0x2be>
   881fa:	207f      	movs	r0, #127	; 0x7f
   881fc:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   88200:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   88204:	e5ac      	b.n	87d60 <_malloc_r+0x44>
   88206:	f104 0108 	add.w	r1, r4, #8
   8820a:	4628      	mov	r0, r5
   8820c:	9300      	str	r3, [sp, #0]
   8820e:	f000 fce7 	bl	88be0 <_free_r>
   88212:	9b00      	ldr	r3, [sp, #0]
   88214:	6819      	ldr	r1, [r3, #0]
   88216:	e6e0      	b.n	87fda <_malloc_r+0x2be>
   88218:	2001      	movs	r0, #1
   8821a:	f04f 0900 	mov.w	r9, #0
   8821e:	e6bd      	b.n	87f9c <_malloc_r+0x280>
   88220:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   88224:	d805      	bhi.n	88232 <_malloc_r+0x516>
   88226:	0bda      	lsrs	r2, r3, #15
   88228:	f102 0178 	add.w	r1, r2, #120	; 0x78
   8822c:	00c9      	lsls	r1, r1, #3
   8822e:	3277      	adds	r2, #119	; 0x77
   88230:	e720      	b.n	88074 <_malloc_r+0x358>
   88232:	f240 5154 	movw	r1, #1364	; 0x554
   88236:	428a      	cmp	r2, r1
   88238:	d805      	bhi.n	88246 <_malloc_r+0x52a>
   8823a:	0c9a      	lsrs	r2, r3, #18
   8823c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   88240:	00c9      	lsls	r1, r1, #3
   88242:	327c      	adds	r2, #124	; 0x7c
   88244:	e716      	b.n	88074 <_malloc_r+0x358>
   88246:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8824a:	227e      	movs	r2, #126	; 0x7e
   8824c:	e712      	b.n	88074 <_malloc_r+0x358>
   8824e:	687b      	ldr	r3, [r7, #4]
   88250:	e780      	b.n	88154 <_malloc_r+0x438>
   88252:	08f0      	lsrs	r0, r6, #3
   88254:	f106 0308 	add.w	r3, r6, #8
   88258:	e60e      	b.n	87e78 <_malloc_r+0x15c>
   8825a:	bf00      	nop
   8825c:	20070dd4 	.word	0x20070dd4

00088260 <memchr>:
   88260:	0783      	lsls	r3, r0, #30
   88262:	b470      	push	{r4, r5, r6}
   88264:	b2cd      	uxtb	r5, r1
   88266:	d03d      	beq.n	882e4 <memchr+0x84>
   88268:	1e54      	subs	r4, r2, #1
   8826a:	b30a      	cbz	r2, 882b0 <memchr+0x50>
   8826c:	7803      	ldrb	r3, [r0, #0]
   8826e:	42ab      	cmp	r3, r5
   88270:	d01f      	beq.n	882b2 <memchr+0x52>
   88272:	1c43      	adds	r3, r0, #1
   88274:	e005      	b.n	88282 <memchr+0x22>
   88276:	f114 34ff 	adds.w	r4, r4, #4294967295
   8827a:	d319      	bcc.n	882b0 <memchr+0x50>
   8827c:	7802      	ldrb	r2, [r0, #0]
   8827e:	42aa      	cmp	r2, r5
   88280:	d017      	beq.n	882b2 <memchr+0x52>
   88282:	f013 0f03 	tst.w	r3, #3
   88286:	4618      	mov	r0, r3
   88288:	f103 0301 	add.w	r3, r3, #1
   8828c:	d1f3      	bne.n	88276 <memchr+0x16>
   8828e:	2c03      	cmp	r4, #3
   88290:	d811      	bhi.n	882b6 <memchr+0x56>
   88292:	b34c      	cbz	r4, 882e8 <memchr+0x88>
   88294:	7803      	ldrb	r3, [r0, #0]
   88296:	42ab      	cmp	r3, r5
   88298:	d00b      	beq.n	882b2 <memchr+0x52>
   8829a:	4404      	add	r4, r0
   8829c:	1c43      	adds	r3, r0, #1
   8829e:	e002      	b.n	882a6 <memchr+0x46>
   882a0:	7802      	ldrb	r2, [r0, #0]
   882a2:	42aa      	cmp	r2, r5
   882a4:	d005      	beq.n	882b2 <memchr+0x52>
   882a6:	429c      	cmp	r4, r3
   882a8:	4618      	mov	r0, r3
   882aa:	f103 0301 	add.w	r3, r3, #1
   882ae:	d1f7      	bne.n	882a0 <memchr+0x40>
   882b0:	2000      	movs	r0, #0
   882b2:	bc70      	pop	{r4, r5, r6}
   882b4:	4770      	bx	lr
   882b6:	0209      	lsls	r1, r1, #8
   882b8:	b289      	uxth	r1, r1
   882ba:	4329      	orrs	r1, r5
   882bc:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   882c0:	6803      	ldr	r3, [r0, #0]
   882c2:	4606      	mov	r6, r0
   882c4:	404b      	eors	r3, r1
   882c6:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   882ca:	ea22 0303 	bic.w	r3, r2, r3
   882ce:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   882d2:	f100 0004 	add.w	r0, r0, #4
   882d6:	d103      	bne.n	882e0 <memchr+0x80>
   882d8:	3c04      	subs	r4, #4
   882da:	2c03      	cmp	r4, #3
   882dc:	d8f0      	bhi.n	882c0 <memchr+0x60>
   882de:	e7d8      	b.n	88292 <memchr+0x32>
   882e0:	4630      	mov	r0, r6
   882e2:	e7d7      	b.n	88294 <memchr+0x34>
   882e4:	4614      	mov	r4, r2
   882e6:	e7d2      	b.n	8828e <memchr+0x2e>
   882e8:	4620      	mov	r0, r4
   882ea:	e7e2      	b.n	882b2 <memchr+0x52>

000882ec <__malloc_lock>:
   882ec:	4801      	ldr	r0, [pc, #4]	; (882f4 <__malloc_lock+0x8>)
   882ee:	f7ff bd11 	b.w	87d14 <__retarget_lock_acquire_recursive>
   882f2:	bf00      	nop
   882f4:	20070ff8 	.word	0x20070ff8

000882f8 <__malloc_unlock>:
   882f8:	4801      	ldr	r0, [pc, #4]	; (88300 <__malloc_unlock+0x8>)
   882fa:	f7ff bd0d 	b.w	87d18 <__retarget_lock_release_recursive>
   882fe:	bf00      	nop
   88300:	20070ff8 	.word	0x20070ff8

00088304 <_Balloc>:
   88304:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   88306:	b570      	push	{r4, r5, r6, lr}
   88308:	4605      	mov	r5, r0
   8830a:	460c      	mov	r4, r1
   8830c:	b14b      	cbz	r3, 88322 <_Balloc+0x1e>
   8830e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   88312:	b180      	cbz	r0, 88336 <_Balloc+0x32>
   88314:	6802      	ldr	r2, [r0, #0]
   88316:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   8831a:	2300      	movs	r3, #0
   8831c:	6103      	str	r3, [r0, #16]
   8831e:	60c3      	str	r3, [r0, #12]
   88320:	bd70      	pop	{r4, r5, r6, pc}
   88322:	2221      	movs	r2, #33	; 0x21
   88324:	2104      	movs	r1, #4
   88326:	f000 fbdb 	bl	88ae0 <_calloc_r>
   8832a:	64e8      	str	r0, [r5, #76]	; 0x4c
   8832c:	4603      	mov	r3, r0
   8832e:	2800      	cmp	r0, #0
   88330:	d1ed      	bne.n	8830e <_Balloc+0xa>
   88332:	2000      	movs	r0, #0
   88334:	bd70      	pop	{r4, r5, r6, pc}
   88336:	2101      	movs	r1, #1
   88338:	fa01 f604 	lsl.w	r6, r1, r4
   8833c:	1d72      	adds	r2, r6, #5
   8833e:	4628      	mov	r0, r5
   88340:	0092      	lsls	r2, r2, #2
   88342:	f000 fbcd 	bl	88ae0 <_calloc_r>
   88346:	2800      	cmp	r0, #0
   88348:	d0f3      	beq.n	88332 <_Balloc+0x2e>
   8834a:	6044      	str	r4, [r0, #4]
   8834c:	6086      	str	r6, [r0, #8]
   8834e:	e7e4      	b.n	8831a <_Balloc+0x16>

00088350 <_Bfree>:
   88350:	b131      	cbz	r1, 88360 <_Bfree+0x10>
   88352:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   88354:	684a      	ldr	r2, [r1, #4]
   88356:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   8835a:	6008      	str	r0, [r1, #0]
   8835c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   88360:	4770      	bx	lr
   88362:	bf00      	nop

00088364 <__multadd>:
   88364:	b5f0      	push	{r4, r5, r6, r7, lr}
   88366:	460c      	mov	r4, r1
   88368:	4605      	mov	r5, r0
   8836a:	f04f 0e00 	mov.w	lr, #0
   8836e:	690e      	ldr	r6, [r1, #16]
   88370:	b083      	sub	sp, #12
   88372:	f101 0714 	add.w	r7, r1, #20
   88376:	6838      	ldr	r0, [r7, #0]
   88378:	f10e 0e01 	add.w	lr, lr, #1
   8837c:	b281      	uxth	r1, r0
   8837e:	fb02 3301 	mla	r3, r2, r1, r3
   88382:	0c01      	lsrs	r1, r0, #16
   88384:	0c18      	lsrs	r0, r3, #16
   88386:	fb02 0101 	mla	r1, r2, r1, r0
   8838a:	b29b      	uxth	r3, r3
   8838c:	eb03 4301 	add.w	r3, r3, r1, lsl #16
   88390:	4576      	cmp	r6, lr
   88392:	f847 3b04 	str.w	r3, [r7], #4
   88396:	ea4f 4311 	mov.w	r3, r1, lsr #16
   8839a:	dcec      	bgt.n	88376 <__multadd+0x12>
   8839c:	b13b      	cbz	r3, 883ae <__multadd+0x4a>
   8839e:	68a2      	ldr	r2, [r4, #8]
   883a0:	4296      	cmp	r6, r2
   883a2:	da07      	bge.n	883b4 <__multadd+0x50>
   883a4:	eb04 0286 	add.w	r2, r4, r6, lsl #2
   883a8:	3601      	adds	r6, #1
   883aa:	6153      	str	r3, [r2, #20]
   883ac:	6126      	str	r6, [r4, #16]
   883ae:	4620      	mov	r0, r4
   883b0:	b003      	add	sp, #12
   883b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   883b4:	6861      	ldr	r1, [r4, #4]
   883b6:	4628      	mov	r0, r5
   883b8:	3101      	adds	r1, #1
   883ba:	9301      	str	r3, [sp, #4]
   883bc:	f7ff ffa2 	bl	88304 <_Balloc>
   883c0:	4607      	mov	r7, r0
   883c2:	6922      	ldr	r2, [r4, #16]
   883c4:	f104 010c 	add.w	r1, r4, #12
   883c8:	3202      	adds	r2, #2
   883ca:	0092      	lsls	r2, r2, #2
   883cc:	300c      	adds	r0, #12
   883ce:	f7fd f91b 	bl	85608 <memcpy>
   883d2:	6cea      	ldr	r2, [r5, #76]	; 0x4c
   883d4:	6861      	ldr	r1, [r4, #4]
   883d6:	9b01      	ldr	r3, [sp, #4]
   883d8:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
   883dc:	6020      	str	r0, [r4, #0]
   883de:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
   883e2:	463c      	mov	r4, r7
   883e4:	e7de      	b.n	883a4 <__multadd+0x40>
   883e6:	bf00      	nop

000883e8 <__hi0bits>:
   883e8:	0c02      	lsrs	r2, r0, #16
   883ea:	0412      	lsls	r2, r2, #16
   883ec:	4603      	mov	r3, r0
   883ee:	b9b2      	cbnz	r2, 8841e <__hi0bits+0x36>
   883f0:	0403      	lsls	r3, r0, #16
   883f2:	2010      	movs	r0, #16
   883f4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   883f8:	bf04      	itt	eq
   883fa:	021b      	lsleq	r3, r3, #8
   883fc:	3008      	addeq	r0, #8
   883fe:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   88402:	bf04      	itt	eq
   88404:	011b      	lsleq	r3, r3, #4
   88406:	3004      	addeq	r0, #4
   88408:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   8840c:	bf04      	itt	eq
   8840e:	009b      	lsleq	r3, r3, #2
   88410:	3002      	addeq	r0, #2
   88412:	2b00      	cmp	r3, #0
   88414:	db02      	blt.n	8841c <__hi0bits+0x34>
   88416:	005b      	lsls	r3, r3, #1
   88418:	d403      	bmi.n	88422 <__hi0bits+0x3a>
   8841a:	2020      	movs	r0, #32
   8841c:	4770      	bx	lr
   8841e:	2000      	movs	r0, #0
   88420:	e7e8      	b.n	883f4 <__hi0bits+0xc>
   88422:	3001      	adds	r0, #1
   88424:	4770      	bx	lr
   88426:	bf00      	nop

00088428 <__lo0bits>:
   88428:	6803      	ldr	r3, [r0, #0]
   8842a:	4601      	mov	r1, r0
   8842c:	f013 0207 	ands.w	r2, r3, #7
   88430:	d007      	beq.n	88442 <__lo0bits+0x1a>
   88432:	07da      	lsls	r2, r3, #31
   88434:	d421      	bmi.n	8847a <__lo0bits+0x52>
   88436:	0798      	lsls	r0, r3, #30
   88438:	d421      	bmi.n	8847e <__lo0bits+0x56>
   8843a:	089b      	lsrs	r3, r3, #2
   8843c:	600b      	str	r3, [r1, #0]
   8843e:	2002      	movs	r0, #2
   88440:	4770      	bx	lr
   88442:	b298      	uxth	r0, r3
   88444:	b198      	cbz	r0, 8846e <__lo0bits+0x46>
   88446:	4610      	mov	r0, r2
   88448:	f013 0fff 	tst.w	r3, #255	; 0xff
   8844c:	bf04      	itt	eq
   8844e:	0a1b      	lsreq	r3, r3, #8
   88450:	3008      	addeq	r0, #8
   88452:	071a      	lsls	r2, r3, #28
   88454:	bf04      	itt	eq
   88456:	091b      	lsreq	r3, r3, #4
   88458:	3004      	addeq	r0, #4
   8845a:	079a      	lsls	r2, r3, #30
   8845c:	bf04      	itt	eq
   8845e:	089b      	lsreq	r3, r3, #2
   88460:	3002      	addeq	r0, #2
   88462:	07da      	lsls	r2, r3, #31
   88464:	d407      	bmi.n	88476 <__lo0bits+0x4e>
   88466:	085b      	lsrs	r3, r3, #1
   88468:	d104      	bne.n	88474 <__lo0bits+0x4c>
   8846a:	2020      	movs	r0, #32
   8846c:	4770      	bx	lr
   8846e:	0c1b      	lsrs	r3, r3, #16
   88470:	2010      	movs	r0, #16
   88472:	e7e9      	b.n	88448 <__lo0bits+0x20>
   88474:	3001      	adds	r0, #1
   88476:	600b      	str	r3, [r1, #0]
   88478:	4770      	bx	lr
   8847a:	2000      	movs	r0, #0
   8847c:	4770      	bx	lr
   8847e:	085b      	lsrs	r3, r3, #1
   88480:	600b      	str	r3, [r1, #0]
   88482:	2001      	movs	r0, #1
   88484:	4770      	bx	lr
   88486:	bf00      	nop

00088488 <__i2b>:
   88488:	b510      	push	{r4, lr}
   8848a:	460c      	mov	r4, r1
   8848c:	2101      	movs	r1, #1
   8848e:	f7ff ff39 	bl	88304 <_Balloc>
   88492:	2201      	movs	r2, #1
   88494:	6144      	str	r4, [r0, #20]
   88496:	6102      	str	r2, [r0, #16]
   88498:	bd10      	pop	{r4, pc}
   8849a:	bf00      	nop

0008849c <__multiply>:
   8849c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   884a0:	690c      	ldr	r4, [r1, #16]
   884a2:	6915      	ldr	r5, [r2, #16]
   884a4:	b083      	sub	sp, #12
   884a6:	42ac      	cmp	r4, r5
   884a8:	468b      	mov	fp, r1
   884aa:	4616      	mov	r6, r2
   884ac:	da04      	bge.n	884b8 <__multiply+0x1c>
   884ae:	4622      	mov	r2, r4
   884b0:	46b3      	mov	fp, r6
   884b2:	462c      	mov	r4, r5
   884b4:	460e      	mov	r6, r1
   884b6:	4615      	mov	r5, r2
   884b8:	f8db 3008 	ldr.w	r3, [fp, #8]
   884bc:	eb04 0805 	add.w	r8, r4, r5
   884c0:	f8db 1004 	ldr.w	r1, [fp, #4]
   884c4:	4598      	cmp	r8, r3
   884c6:	bfc8      	it	gt
   884c8:	3101      	addgt	r1, #1
   884ca:	f7ff ff1b 	bl	88304 <_Balloc>
   884ce:	f100 0914 	add.w	r9, r0, #20
   884d2:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
   884d6:	45d1      	cmp	r9, sl
   884d8:	9000      	str	r0, [sp, #0]
   884da:	d205      	bcs.n	884e8 <__multiply+0x4c>
   884dc:	464b      	mov	r3, r9
   884de:	2100      	movs	r1, #0
   884e0:	f843 1b04 	str.w	r1, [r3], #4
   884e4:	459a      	cmp	sl, r3
   884e6:	d8fb      	bhi.n	884e0 <__multiply+0x44>
   884e8:	f106 0c14 	add.w	ip, r6, #20
   884ec:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
   884f0:	f10b 0b14 	add.w	fp, fp, #20
   884f4:	459c      	cmp	ip, r3
   884f6:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
   884fa:	d24b      	bcs.n	88594 <__multiply+0xf8>
   884fc:	f8cd a004 	str.w	sl, [sp, #4]
   88500:	469a      	mov	sl, r3
   88502:	f8dc 5000 	ldr.w	r5, [ip]
   88506:	b2af      	uxth	r7, r5
   88508:	b1e7      	cbz	r7, 88544 <__multiply+0xa8>
   8850a:	464d      	mov	r5, r9
   8850c:	465e      	mov	r6, fp
   8850e:	2100      	movs	r1, #0
   88510:	f856 2b04 	ldr.w	r2, [r6], #4
   88514:	6828      	ldr	r0, [r5, #0]
   88516:	b293      	uxth	r3, r2
   88518:	b284      	uxth	r4, r0
   8851a:	0c12      	lsrs	r2, r2, #16
   8851c:	fb07 4303 	mla	r3, r7, r3, r4
   88520:	0c00      	lsrs	r0, r0, #16
   88522:	fb07 0202 	mla	r2, r7, r2, r0
   88526:	440b      	add	r3, r1
   88528:	eb02 4113 	add.w	r1, r2, r3, lsr #16
   8852c:	b29b      	uxth	r3, r3
   8852e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   88532:	45b6      	cmp	lr, r6
   88534:	f845 3b04 	str.w	r3, [r5], #4
   88538:	ea4f 4111 	mov.w	r1, r1, lsr #16
   8853c:	d8e8      	bhi.n	88510 <__multiply+0x74>
   8853e:	6029      	str	r1, [r5, #0]
   88540:	f8dc 5000 	ldr.w	r5, [ip]
   88544:	0c2d      	lsrs	r5, r5, #16
   88546:	d01d      	beq.n	88584 <__multiply+0xe8>
   88548:	f8d9 3000 	ldr.w	r3, [r9]
   8854c:	4648      	mov	r0, r9
   8854e:	461c      	mov	r4, r3
   88550:	4659      	mov	r1, fp
   88552:	2200      	movs	r2, #0
   88554:	880e      	ldrh	r6, [r1, #0]
   88556:	0c24      	lsrs	r4, r4, #16
   88558:	fb05 4406 	mla	r4, r5, r6, r4
   8855c:	b29b      	uxth	r3, r3
   8855e:	4422      	add	r2, r4
   88560:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   88564:	f840 3b04 	str.w	r3, [r0], #4
   88568:	f851 3b04 	ldr.w	r3, [r1], #4
   8856c:	6804      	ldr	r4, [r0, #0]
   8856e:	0c1b      	lsrs	r3, r3, #16
   88570:	b2a6      	uxth	r6, r4
   88572:	fb05 6303 	mla	r3, r5, r3, r6
   88576:	458e      	cmp	lr, r1
   88578:	eb03 4312 	add.w	r3, r3, r2, lsr #16
   8857c:	ea4f 4213 	mov.w	r2, r3, lsr #16
   88580:	d8e8      	bhi.n	88554 <__multiply+0xb8>
   88582:	6003      	str	r3, [r0, #0]
   88584:	f10c 0c04 	add.w	ip, ip, #4
   88588:	45e2      	cmp	sl, ip
   8858a:	f109 0904 	add.w	r9, r9, #4
   8858e:	d8b8      	bhi.n	88502 <__multiply+0x66>
   88590:	f8dd a004 	ldr.w	sl, [sp, #4]
   88594:	f1b8 0f00 	cmp.w	r8, #0
   88598:	dd0b      	ble.n	885b2 <__multiply+0x116>
   8859a:	f85a 3c04 	ldr.w	r3, [sl, #-4]
   8859e:	f1aa 0a04 	sub.w	sl, sl, #4
   885a2:	b11b      	cbz	r3, 885ac <__multiply+0x110>
   885a4:	e005      	b.n	885b2 <__multiply+0x116>
   885a6:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
   885aa:	b913      	cbnz	r3, 885b2 <__multiply+0x116>
   885ac:	f1b8 0801 	subs.w	r8, r8, #1
   885b0:	d1f9      	bne.n	885a6 <__multiply+0x10a>
   885b2:	9800      	ldr	r0, [sp, #0]
   885b4:	f8c0 8010 	str.w	r8, [r0, #16]
   885b8:	b003      	add	sp, #12
   885ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   885be:	bf00      	nop

000885c0 <__pow5mult>:
   885c0:	f012 0303 	ands.w	r3, r2, #3
   885c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   885c8:	4614      	mov	r4, r2
   885ca:	4607      	mov	r7, r0
   885cc:	d12e      	bne.n	8862c <__pow5mult+0x6c>
   885ce:	460d      	mov	r5, r1
   885d0:	10a4      	asrs	r4, r4, #2
   885d2:	d01c      	beq.n	8860e <__pow5mult+0x4e>
   885d4:	6cbe      	ldr	r6, [r7, #72]	; 0x48
   885d6:	b396      	cbz	r6, 8863e <__pow5mult+0x7e>
   885d8:	07e3      	lsls	r3, r4, #31
   885da:	f04f 0800 	mov.w	r8, #0
   885de:	d406      	bmi.n	885ee <__pow5mult+0x2e>
   885e0:	1064      	asrs	r4, r4, #1
   885e2:	d014      	beq.n	8860e <__pow5mult+0x4e>
   885e4:	6830      	ldr	r0, [r6, #0]
   885e6:	b1a8      	cbz	r0, 88614 <__pow5mult+0x54>
   885e8:	4606      	mov	r6, r0
   885ea:	07e3      	lsls	r3, r4, #31
   885ec:	d5f8      	bpl.n	885e0 <__pow5mult+0x20>
   885ee:	4632      	mov	r2, r6
   885f0:	4629      	mov	r1, r5
   885f2:	4638      	mov	r0, r7
   885f4:	f7ff ff52 	bl	8849c <__multiply>
   885f8:	b1b5      	cbz	r5, 88628 <__pow5mult+0x68>
   885fa:	686a      	ldr	r2, [r5, #4]
   885fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   885fe:	1064      	asrs	r4, r4, #1
   88600:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   88604:	6029      	str	r1, [r5, #0]
   88606:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
   8860a:	4605      	mov	r5, r0
   8860c:	d1ea      	bne.n	885e4 <__pow5mult+0x24>
   8860e:	4628      	mov	r0, r5
   88610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88614:	4632      	mov	r2, r6
   88616:	4631      	mov	r1, r6
   88618:	4638      	mov	r0, r7
   8861a:	f7ff ff3f 	bl	8849c <__multiply>
   8861e:	6030      	str	r0, [r6, #0]
   88620:	f8c0 8000 	str.w	r8, [r0]
   88624:	4606      	mov	r6, r0
   88626:	e7e0      	b.n	885ea <__pow5mult+0x2a>
   88628:	4605      	mov	r5, r0
   8862a:	e7d9      	b.n	885e0 <__pow5mult+0x20>
   8862c:	4a0b      	ldr	r2, [pc, #44]	; (8865c <__pow5mult+0x9c>)
   8862e:	3b01      	subs	r3, #1
   88630:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   88634:	2300      	movs	r3, #0
   88636:	f7ff fe95 	bl	88364 <__multadd>
   8863a:	4605      	mov	r5, r0
   8863c:	e7c8      	b.n	885d0 <__pow5mult+0x10>
   8863e:	2101      	movs	r1, #1
   88640:	4638      	mov	r0, r7
   88642:	f7ff fe5f 	bl	88304 <_Balloc>
   88646:	f240 2171 	movw	r1, #625	; 0x271
   8864a:	2201      	movs	r2, #1
   8864c:	2300      	movs	r3, #0
   8864e:	6141      	str	r1, [r0, #20]
   88650:	6102      	str	r2, [r0, #16]
   88652:	4606      	mov	r6, r0
   88654:	64b8      	str	r0, [r7, #72]	; 0x48
   88656:	6003      	str	r3, [r0, #0]
   88658:	e7be      	b.n	885d8 <__pow5mult+0x18>
   8865a:	bf00      	nop
   8865c:	000899c0 	.word	0x000899c0

00088660 <__lshift>:
   88660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   88664:	690b      	ldr	r3, [r1, #16]
   88666:	1154      	asrs	r4, r2, #5
   88668:	eb04 0803 	add.w	r8, r4, r3
   8866c:	688b      	ldr	r3, [r1, #8]
   8866e:	f108 0501 	add.w	r5, r8, #1
   88672:	429d      	cmp	r5, r3
   88674:	460e      	mov	r6, r1
   88676:	4691      	mov	r9, r2
   88678:	4607      	mov	r7, r0
   8867a:	6849      	ldr	r1, [r1, #4]
   8867c:	dd04      	ble.n	88688 <__lshift+0x28>
   8867e:	005b      	lsls	r3, r3, #1
   88680:	429d      	cmp	r5, r3
   88682:	f101 0101 	add.w	r1, r1, #1
   88686:	dcfa      	bgt.n	8867e <__lshift+0x1e>
   88688:	4638      	mov	r0, r7
   8868a:	f7ff fe3b 	bl	88304 <_Balloc>
   8868e:	2c00      	cmp	r4, #0
   88690:	f100 0314 	add.w	r3, r0, #20
   88694:	dd06      	ble.n	886a4 <__lshift+0x44>
   88696:	2100      	movs	r1, #0
   88698:	eb03 0284 	add.w	r2, r3, r4, lsl #2
   8869c:	f843 1b04 	str.w	r1, [r3], #4
   886a0:	429a      	cmp	r2, r3
   886a2:	d1fb      	bne.n	8869c <__lshift+0x3c>
   886a4:	6934      	ldr	r4, [r6, #16]
   886a6:	f106 0114 	add.w	r1, r6, #20
   886aa:	f019 091f 	ands.w	r9, r9, #31
   886ae:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
   886b2:	d01d      	beq.n	886f0 <__lshift+0x90>
   886b4:	2200      	movs	r2, #0
   886b6:	f1c9 0c20 	rsb	ip, r9, #32
   886ba:	680c      	ldr	r4, [r1, #0]
   886bc:	fa04 f409 	lsl.w	r4, r4, r9
   886c0:	4314      	orrs	r4, r2
   886c2:	f843 4b04 	str.w	r4, [r3], #4
   886c6:	f851 2b04 	ldr.w	r2, [r1], #4
   886ca:	458e      	cmp	lr, r1
   886cc:	fa22 f20c 	lsr.w	r2, r2, ip
   886d0:	d8f3      	bhi.n	886ba <__lshift+0x5a>
   886d2:	601a      	str	r2, [r3, #0]
   886d4:	b10a      	cbz	r2, 886da <__lshift+0x7a>
   886d6:	f108 0502 	add.w	r5, r8, #2
   886da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   886dc:	6872      	ldr	r2, [r6, #4]
   886de:	3d01      	subs	r5, #1
   886e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   886e4:	6105      	str	r5, [r0, #16]
   886e6:	6031      	str	r1, [r6, #0]
   886e8:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
   886ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   886f0:	3b04      	subs	r3, #4
   886f2:	f851 2b04 	ldr.w	r2, [r1], #4
   886f6:	458e      	cmp	lr, r1
   886f8:	f843 2f04 	str.w	r2, [r3, #4]!
   886fc:	d8f9      	bhi.n	886f2 <__lshift+0x92>
   886fe:	e7ec      	b.n	886da <__lshift+0x7a>

00088700 <__mcmp>:
   88700:	b430      	push	{r4, r5}
   88702:	690b      	ldr	r3, [r1, #16]
   88704:	4605      	mov	r5, r0
   88706:	6900      	ldr	r0, [r0, #16]
   88708:	1ac0      	subs	r0, r0, r3
   8870a:	d10f      	bne.n	8872c <__mcmp+0x2c>
   8870c:	009b      	lsls	r3, r3, #2
   8870e:	3514      	adds	r5, #20
   88710:	3114      	adds	r1, #20
   88712:	4419      	add	r1, r3
   88714:	442b      	add	r3, r5
   88716:	e001      	b.n	8871c <__mcmp+0x1c>
   88718:	429d      	cmp	r5, r3
   8871a:	d207      	bcs.n	8872c <__mcmp+0x2c>
   8871c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
   88720:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   88724:	4294      	cmp	r4, r2
   88726:	d0f7      	beq.n	88718 <__mcmp+0x18>
   88728:	d302      	bcc.n	88730 <__mcmp+0x30>
   8872a:	2001      	movs	r0, #1
   8872c:	bc30      	pop	{r4, r5}
   8872e:	4770      	bx	lr
   88730:	f04f 30ff 	mov.w	r0, #4294967295
   88734:	e7fa      	b.n	8872c <__mcmp+0x2c>
   88736:	bf00      	nop

00088738 <__mdiff>:
   88738:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8873c:	690c      	ldr	r4, [r1, #16]
   8873e:	4689      	mov	r9, r1
   88740:	6911      	ldr	r1, [r2, #16]
   88742:	4692      	mov	sl, r2
   88744:	1a64      	subs	r4, r4, r1
   88746:	2c00      	cmp	r4, #0
   88748:	d117      	bne.n	8877a <__mdiff+0x42>
   8874a:	0089      	lsls	r1, r1, #2
   8874c:	f109 0714 	add.w	r7, r9, #20
   88750:	f102 0614 	add.w	r6, r2, #20
   88754:	187b      	adds	r3, r7, r1
   88756:	4431      	add	r1, r6
   88758:	e001      	b.n	8875e <__mdiff+0x26>
   8875a:	429f      	cmp	r7, r3
   8875c:	d265      	bcs.n	8882a <__mdiff+0xf2>
   8875e:	f853 5d04 	ldr.w	r5, [r3, #-4]!
   88762:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   88766:	4295      	cmp	r5, r2
   88768:	d0f7      	beq.n	8875a <__mdiff+0x22>
   8876a:	d267      	bcs.n	8883c <__mdiff+0x104>
   8876c:	464b      	mov	r3, r9
   8876e:	46bb      	mov	fp, r7
   88770:	46d1      	mov	r9, sl
   88772:	4637      	mov	r7, r6
   88774:	469a      	mov	sl, r3
   88776:	2401      	movs	r4, #1
   88778:	e005      	b.n	88786 <__mdiff+0x4e>
   8877a:	db61      	blt.n	88840 <__mdiff+0x108>
   8877c:	2400      	movs	r4, #0
   8877e:	f109 0714 	add.w	r7, r9, #20
   88782:	f10a 0b14 	add.w	fp, sl, #20
   88786:	f8d9 1004 	ldr.w	r1, [r9, #4]
   8878a:	f7ff fdbb 	bl	88304 <_Balloc>
   8878e:	465d      	mov	r5, fp
   88790:	f04f 0800 	mov.w	r8, #0
   88794:	f8d9 e010 	ldr.w	lr, [r9, #16]
   88798:	f8da 3010 	ldr.w	r3, [sl, #16]
   8879c:	463e      	mov	r6, r7
   8879e:	60c4      	str	r4, [r0, #12]
   887a0:	eb0b 0c83 	add.w	ip, fp, r3, lsl #2
   887a4:	eb07 078e 	add.w	r7, r7, lr, lsl #2
   887a8:	f100 0414 	add.w	r4, r0, #20
   887ac:	f856 9b04 	ldr.w	r9, [r6], #4
   887b0:	f855 2b04 	ldr.w	r2, [r5], #4
   887b4:	fa1f f389 	uxth.w	r3, r9
   887b8:	4443      	add	r3, r8
   887ba:	fa1f f882 	uxth.w	r8, r2
   887be:	0c12      	lsrs	r2, r2, #16
   887c0:	eba3 0308 	sub.w	r3, r3, r8
   887c4:	ebc2 4219 	rsb	r2, r2, r9, lsr #16
   887c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
   887cc:	b29b      	uxth	r3, r3
   887ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   887d2:	45ac      	cmp	ip, r5
   887d4:	f844 3b04 	str.w	r3, [r4], #4
   887d8:	ea4f 4822 	mov.w	r8, r2, asr #16
   887dc:	d8e6      	bhi.n	887ac <__mdiff+0x74>
   887de:	42b7      	cmp	r7, r6
   887e0:	d917      	bls.n	88812 <__mdiff+0xda>
   887e2:	46a4      	mov	ip, r4
   887e4:	4635      	mov	r5, r6
   887e6:	f855 3b04 	ldr.w	r3, [r5], #4
   887ea:	b299      	uxth	r1, r3
   887ec:	4441      	add	r1, r8
   887ee:	140a      	asrs	r2, r1, #16
   887f0:	eb02 4213 	add.w	r2, r2, r3, lsr #16
   887f4:	b289      	uxth	r1, r1
   887f6:	ea41 4302 	orr.w	r3, r1, r2, lsl #16
   887fa:	42af      	cmp	r7, r5
   887fc:	f84c 3b04 	str.w	r3, [ip], #4
   88800:	ea4f 4822 	mov.w	r8, r2, asr #16
   88804:	d8ef      	bhi.n	887e6 <__mdiff+0xae>
   88806:	43f6      	mvns	r6, r6
   88808:	4437      	add	r7, r6
   8880a:	f027 0703 	bic.w	r7, r7, #3
   8880e:	3704      	adds	r7, #4
   88810:	443c      	add	r4, r7
   88812:	3c04      	subs	r4, #4
   88814:	b92b      	cbnz	r3, 88822 <__mdiff+0xea>
   88816:	f854 3d04 	ldr.w	r3, [r4, #-4]!
   8881a:	f10e 3eff 	add.w	lr, lr, #4294967295
   8881e:	2b00      	cmp	r3, #0
   88820:	d0f9      	beq.n	88816 <__mdiff+0xde>
   88822:	f8c0 e010 	str.w	lr, [r0, #16]
   88826:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8882a:	2100      	movs	r1, #0
   8882c:	f7ff fd6a 	bl	88304 <_Balloc>
   88830:	2201      	movs	r2, #1
   88832:	2300      	movs	r3, #0
   88834:	6102      	str	r2, [r0, #16]
   88836:	6143      	str	r3, [r0, #20]
   88838:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8883c:	46b3      	mov	fp, r6
   8883e:	e7a2      	b.n	88786 <__mdiff+0x4e>
   88840:	464b      	mov	r3, r9
   88842:	f109 0b14 	add.w	fp, r9, #20
   88846:	f102 0714 	add.w	r7, r2, #20
   8884a:	4691      	mov	r9, r2
   8884c:	2401      	movs	r4, #1
   8884e:	469a      	mov	sl, r3
   88850:	e799      	b.n	88786 <__mdiff+0x4e>
   88852:	bf00      	nop

00088854 <__d2b>:
   88854:	b5f0      	push	{r4, r5, r6, r7, lr}
   88856:	2101      	movs	r1, #1
   88858:	b083      	sub	sp, #12
   8885a:	461c      	mov	r4, r3
   8885c:	f3c3 550a 	ubfx	r5, r3, #20, #11
   88860:	4616      	mov	r6, r2
   88862:	f7ff fd4f 	bl	88304 <_Balloc>
   88866:	f3c4 0413 	ubfx	r4, r4, #0, #20
   8886a:	4607      	mov	r7, r0
   8886c:	b10d      	cbz	r5, 88872 <__d2b+0x1e>
   8886e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
   88872:	9401      	str	r4, [sp, #4]
   88874:	b306      	cbz	r6, 888b8 <__d2b+0x64>
   88876:	a802      	add	r0, sp, #8
   88878:	f840 6d08 	str.w	r6, [r0, #-8]!
   8887c:	f7ff fdd4 	bl	88428 <__lo0bits>
   88880:	2800      	cmp	r0, #0
   88882:	d130      	bne.n	888e6 <__d2b+0x92>
   88884:	e89d 000c 	ldmia.w	sp, {r2, r3}
   88888:	617a      	str	r2, [r7, #20]
   8888a:	2b00      	cmp	r3, #0
   8888c:	bf0c      	ite	eq
   8888e:	2101      	moveq	r1, #1
   88890:	2102      	movne	r1, #2
   88892:	61bb      	str	r3, [r7, #24]
   88894:	6139      	str	r1, [r7, #16]
   88896:	b9d5      	cbnz	r5, 888ce <__d2b+0x7a>
   88898:	9a08      	ldr	r2, [sp, #32]
   8889a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
   8889e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   888a2:	6010      	str	r0, [r2, #0]
   888a4:	6918      	ldr	r0, [r3, #16]
   888a6:	f7ff fd9f 	bl	883e8 <__hi0bits>
   888aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
   888ac:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
   888b0:	6018      	str	r0, [r3, #0]
   888b2:	4638      	mov	r0, r7
   888b4:	b003      	add	sp, #12
   888b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   888b8:	a801      	add	r0, sp, #4
   888ba:	f7ff fdb5 	bl	88428 <__lo0bits>
   888be:	2201      	movs	r2, #1
   888c0:	9b01      	ldr	r3, [sp, #4]
   888c2:	4611      	mov	r1, r2
   888c4:	3020      	adds	r0, #32
   888c6:	613a      	str	r2, [r7, #16]
   888c8:	617b      	str	r3, [r7, #20]
   888ca:	2d00      	cmp	r5, #0
   888cc:	d0e4      	beq.n	88898 <__d2b+0x44>
   888ce:	f2a5 4333 	subw	r3, r5, #1075	; 0x433
   888d2:	9a08      	ldr	r2, [sp, #32]
   888d4:	4403      	add	r3, r0
   888d6:	6013      	str	r3, [r2, #0]
   888d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   888da:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   888de:	6018      	str	r0, [r3, #0]
   888e0:	4638      	mov	r0, r7
   888e2:	b003      	add	sp, #12
   888e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   888e6:	9b01      	ldr	r3, [sp, #4]
   888e8:	f1c0 0220 	rsb	r2, r0, #32
   888ec:	9900      	ldr	r1, [sp, #0]
   888ee:	fa03 f202 	lsl.w	r2, r3, r2
   888f2:	430a      	orrs	r2, r1
   888f4:	40c3      	lsrs	r3, r0
   888f6:	9301      	str	r3, [sp, #4]
   888f8:	617a      	str	r2, [r7, #20]
   888fa:	e7c6      	b.n	8888a <__d2b+0x36>

000888fc <_sbrk_r>:
   888fc:	b538      	push	{r3, r4, r5, lr}
   888fe:	2300      	movs	r3, #0
   88900:	4c06      	ldr	r4, [pc, #24]	; (8891c <_sbrk_r+0x20>)
   88902:	4605      	mov	r5, r0
   88904:	4608      	mov	r0, r1
   88906:	6023      	str	r3, [r4, #0]
   88908:	f7fb fd0c 	bl	84324 <_sbrk>
   8890c:	1c43      	adds	r3, r0, #1
   8890e:	d000      	beq.n	88912 <_sbrk_r+0x16>
   88910:	bd38      	pop	{r3, r4, r5, pc}
   88912:	6823      	ldr	r3, [r4, #0]
   88914:	2b00      	cmp	r3, #0
   88916:	d0fb      	beq.n	88910 <_sbrk_r+0x14>
   88918:	602b      	str	r3, [r5, #0]
   8891a:	bd38      	pop	{r3, r4, r5, pc}
   8891c:	2007100c 	.word	0x2007100c

00088920 <__ssprint_r>:
   88920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88924:	6893      	ldr	r3, [r2, #8]
   88926:	b083      	sub	sp, #12
   88928:	4690      	mov	r8, r2
   8892a:	2b00      	cmp	r3, #0
   8892c:	d070      	beq.n	88a10 <__ssprint_r+0xf0>
   8892e:	4682      	mov	sl, r0
   88930:	460c      	mov	r4, r1
   88932:	6817      	ldr	r7, [r2, #0]
   88934:	688d      	ldr	r5, [r1, #8]
   88936:	6808      	ldr	r0, [r1, #0]
   88938:	e042      	b.n	889c0 <__ssprint_r+0xa0>
   8893a:	89a3      	ldrh	r3, [r4, #12]
   8893c:	f413 6f90 	tst.w	r3, #1152	; 0x480
   88940:	d02e      	beq.n	889a0 <__ssprint_r+0x80>
   88942:	6965      	ldr	r5, [r4, #20]
   88944:	6921      	ldr	r1, [r4, #16]
   88946:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   8894a:	eba0 0b01 	sub.w	fp, r0, r1
   8894e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
   88952:	f10b 0001 	add.w	r0, fp, #1
   88956:	106d      	asrs	r5, r5, #1
   88958:	4430      	add	r0, r6
   8895a:	42a8      	cmp	r0, r5
   8895c:	462a      	mov	r2, r5
   8895e:	bf84      	itt	hi
   88960:	4605      	movhi	r5, r0
   88962:	462a      	movhi	r2, r5
   88964:	055b      	lsls	r3, r3, #21
   88966:	d538      	bpl.n	889da <__ssprint_r+0xba>
   88968:	4611      	mov	r1, r2
   8896a:	4650      	mov	r0, sl
   8896c:	f7ff f9d6 	bl	87d1c <_malloc_r>
   88970:	2800      	cmp	r0, #0
   88972:	d03c      	beq.n	889ee <__ssprint_r+0xce>
   88974:	465a      	mov	r2, fp
   88976:	6921      	ldr	r1, [r4, #16]
   88978:	9001      	str	r0, [sp, #4]
   8897a:	f7fc fe45 	bl	85608 <memcpy>
   8897e:	89a2      	ldrh	r2, [r4, #12]
   88980:	9b01      	ldr	r3, [sp, #4]
   88982:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   88986:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   8898a:	81a2      	strh	r2, [r4, #12]
   8898c:	eba5 020b 	sub.w	r2, r5, fp
   88990:	eb03 000b 	add.w	r0, r3, fp
   88994:	6165      	str	r5, [r4, #20]
   88996:	46b3      	mov	fp, r6
   88998:	4635      	mov	r5, r6
   8899a:	6123      	str	r3, [r4, #16]
   8899c:	6020      	str	r0, [r4, #0]
   8899e:	60a2      	str	r2, [r4, #8]
   889a0:	465a      	mov	r2, fp
   889a2:	4649      	mov	r1, r9
   889a4:	f000 fa18 	bl	88dd8 <memmove>
   889a8:	f8d8 3008 	ldr.w	r3, [r8, #8]
   889ac:	68a2      	ldr	r2, [r4, #8]
   889ae:	6820      	ldr	r0, [r4, #0]
   889b0:	1b55      	subs	r5, r2, r5
   889b2:	4458      	add	r0, fp
   889b4:	1b9e      	subs	r6, r3, r6
   889b6:	60a5      	str	r5, [r4, #8]
   889b8:	6020      	str	r0, [r4, #0]
   889ba:	f8c8 6008 	str.w	r6, [r8, #8]
   889be:	b33e      	cbz	r6, 88a10 <__ssprint_r+0xf0>
   889c0:	687e      	ldr	r6, [r7, #4]
   889c2:	463b      	mov	r3, r7
   889c4:	3708      	adds	r7, #8
   889c6:	2e00      	cmp	r6, #0
   889c8:	d0fa      	beq.n	889c0 <__ssprint_r+0xa0>
   889ca:	42ae      	cmp	r6, r5
   889cc:	f8d3 9000 	ldr.w	r9, [r3]
   889d0:	46ab      	mov	fp, r5
   889d2:	d2b2      	bcs.n	8893a <__ssprint_r+0x1a>
   889d4:	4635      	mov	r5, r6
   889d6:	46b3      	mov	fp, r6
   889d8:	e7e2      	b.n	889a0 <__ssprint_r+0x80>
   889da:	4650      	mov	r0, sl
   889dc:	f000 fa60 	bl	88ea0 <_realloc_r>
   889e0:	4603      	mov	r3, r0
   889e2:	2800      	cmp	r0, #0
   889e4:	d1d2      	bne.n	8898c <__ssprint_r+0x6c>
   889e6:	6921      	ldr	r1, [r4, #16]
   889e8:	4650      	mov	r0, sl
   889ea:	f000 f8f9 	bl	88be0 <_free_r>
   889ee:	230c      	movs	r3, #12
   889f0:	2200      	movs	r2, #0
   889f2:	f04f 30ff 	mov.w	r0, #4294967295
   889f6:	f8ca 3000 	str.w	r3, [sl]
   889fa:	89a3      	ldrh	r3, [r4, #12]
   889fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   88a00:	81a3      	strh	r3, [r4, #12]
   88a02:	f8c8 2008 	str.w	r2, [r8, #8]
   88a06:	f8c8 2004 	str.w	r2, [r8, #4]
   88a0a:	b003      	add	sp, #12
   88a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88a10:	2000      	movs	r0, #0
   88a12:	f8c8 0004 	str.w	r0, [r8, #4]
   88a16:	b003      	add	sp, #12
   88a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00088a1c <__register_exitproc>:
   88a1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   88a20:	4d2c      	ldr	r5, [pc, #176]	; (88ad4 <__register_exitproc+0xb8>)
   88a22:	4606      	mov	r6, r0
   88a24:	6828      	ldr	r0, [r5, #0]
   88a26:	4698      	mov	r8, r3
   88a28:	460f      	mov	r7, r1
   88a2a:	4691      	mov	r9, r2
   88a2c:	f7ff f972 	bl	87d14 <__retarget_lock_acquire_recursive>
   88a30:	4b29      	ldr	r3, [pc, #164]	; (88ad8 <__register_exitproc+0xbc>)
   88a32:	681c      	ldr	r4, [r3, #0]
   88a34:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   88a38:	2b00      	cmp	r3, #0
   88a3a:	d03e      	beq.n	88aba <__register_exitproc+0x9e>
   88a3c:	685a      	ldr	r2, [r3, #4]
   88a3e:	2a1f      	cmp	r2, #31
   88a40:	dc1c      	bgt.n	88a7c <__register_exitproc+0x60>
   88a42:	f102 0e01 	add.w	lr, r2, #1
   88a46:	b176      	cbz	r6, 88a66 <__register_exitproc+0x4a>
   88a48:	2101      	movs	r1, #1
   88a4a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   88a4e:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   88a52:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   88a56:	4091      	lsls	r1, r2
   88a58:	4308      	orrs	r0, r1
   88a5a:	2e02      	cmp	r6, #2
   88a5c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   88a60:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   88a64:	d023      	beq.n	88aae <__register_exitproc+0x92>
   88a66:	3202      	adds	r2, #2
   88a68:	f8c3 e004 	str.w	lr, [r3, #4]
   88a6c:	6828      	ldr	r0, [r5, #0]
   88a6e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   88a72:	f7ff f951 	bl	87d18 <__retarget_lock_release_recursive>
   88a76:	2000      	movs	r0, #0
   88a78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   88a7c:	4b17      	ldr	r3, [pc, #92]	; (88adc <__register_exitproc+0xc0>)
   88a7e:	b30b      	cbz	r3, 88ac4 <__register_exitproc+0xa8>
   88a80:	f44f 70c8 	mov.w	r0, #400	; 0x190
   88a84:	f3af 8000 	nop.w
   88a88:	4603      	mov	r3, r0
   88a8a:	b1d8      	cbz	r0, 88ac4 <__register_exitproc+0xa8>
   88a8c:	2000      	movs	r0, #0
   88a8e:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   88a92:	f04f 0e01 	mov.w	lr, #1
   88a96:	6058      	str	r0, [r3, #4]
   88a98:	6019      	str	r1, [r3, #0]
   88a9a:	4602      	mov	r2, r0
   88a9c:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   88aa0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   88aa4:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   88aa8:	2e00      	cmp	r6, #0
   88aaa:	d0dc      	beq.n	88a66 <__register_exitproc+0x4a>
   88aac:	e7cc      	b.n	88a48 <__register_exitproc+0x2c>
   88aae:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   88ab2:	4301      	orrs	r1, r0
   88ab4:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   88ab8:	e7d5      	b.n	88a66 <__register_exitproc+0x4a>
   88aba:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   88abe:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   88ac2:	e7bb      	b.n	88a3c <__register_exitproc+0x20>
   88ac4:	6828      	ldr	r0, [r5, #0]
   88ac6:	f7ff f927 	bl	87d18 <__retarget_lock_release_recursive>
   88aca:	f04f 30ff 	mov.w	r0, #4294967295
   88ace:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   88ad2:	bf00      	nop
   88ad4:	200705d0 	.word	0x200705d0
   88ad8:	00089858 	.word	0x00089858
   88adc:	00000000 	.word	0x00000000

00088ae0 <_calloc_r>:
   88ae0:	b510      	push	{r4, lr}
   88ae2:	fb02 f101 	mul.w	r1, r2, r1
   88ae6:	f7ff f919 	bl	87d1c <_malloc_r>
   88aea:	4604      	mov	r4, r0
   88aec:	b1d8      	cbz	r0, 88b26 <_calloc_r+0x46>
   88aee:	f850 2c04 	ldr.w	r2, [r0, #-4]
   88af2:	f022 0203 	bic.w	r2, r2, #3
   88af6:	3a04      	subs	r2, #4
   88af8:	2a24      	cmp	r2, #36	; 0x24
   88afa:	d818      	bhi.n	88b2e <_calloc_r+0x4e>
   88afc:	2a13      	cmp	r2, #19
   88afe:	d914      	bls.n	88b2a <_calloc_r+0x4a>
   88b00:	2300      	movs	r3, #0
   88b02:	2a1b      	cmp	r2, #27
   88b04:	6003      	str	r3, [r0, #0]
   88b06:	6043      	str	r3, [r0, #4]
   88b08:	d916      	bls.n	88b38 <_calloc_r+0x58>
   88b0a:	2a24      	cmp	r2, #36	; 0x24
   88b0c:	6083      	str	r3, [r0, #8]
   88b0e:	60c3      	str	r3, [r0, #12]
   88b10:	bf11      	iteee	ne
   88b12:	f100 0210 	addne.w	r2, r0, #16
   88b16:	6103      	streq	r3, [r0, #16]
   88b18:	6143      	streq	r3, [r0, #20]
   88b1a:	f100 0218 	addeq.w	r2, r0, #24
   88b1e:	2300      	movs	r3, #0
   88b20:	6013      	str	r3, [r2, #0]
   88b22:	6053      	str	r3, [r2, #4]
   88b24:	6093      	str	r3, [r2, #8]
   88b26:	4620      	mov	r0, r4
   88b28:	bd10      	pop	{r4, pc}
   88b2a:	4602      	mov	r2, r0
   88b2c:	e7f7      	b.n	88b1e <_calloc_r+0x3e>
   88b2e:	2100      	movs	r1, #0
   88b30:	f7fc fde0 	bl	856f4 <memset>
   88b34:	4620      	mov	r0, r4
   88b36:	bd10      	pop	{r4, pc}
   88b38:	f100 0208 	add.w	r2, r0, #8
   88b3c:	e7ef      	b.n	88b1e <_calloc_r+0x3e>
   88b3e:	bf00      	nop

00088b40 <_malloc_trim_r>:
   88b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88b42:	460c      	mov	r4, r1
   88b44:	4f23      	ldr	r7, [pc, #140]	; (88bd4 <_malloc_trim_r+0x94>)
   88b46:	4606      	mov	r6, r0
   88b48:	f7ff fbd0 	bl	882ec <__malloc_lock>
   88b4c:	68bb      	ldr	r3, [r7, #8]
   88b4e:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   88b52:	685d      	ldr	r5, [r3, #4]
   88b54:	310f      	adds	r1, #15
   88b56:	f025 0503 	bic.w	r5, r5, #3
   88b5a:	4429      	add	r1, r5
   88b5c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   88b60:	f021 010f 	bic.w	r1, r1, #15
   88b64:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   88b68:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   88b6c:	db07      	blt.n	88b7e <_malloc_trim_r+0x3e>
   88b6e:	2100      	movs	r1, #0
   88b70:	4630      	mov	r0, r6
   88b72:	f7ff fec3 	bl	888fc <_sbrk_r>
   88b76:	68bb      	ldr	r3, [r7, #8]
   88b78:	442b      	add	r3, r5
   88b7a:	4298      	cmp	r0, r3
   88b7c:	d004      	beq.n	88b88 <_malloc_trim_r+0x48>
   88b7e:	4630      	mov	r0, r6
   88b80:	f7ff fbba 	bl	882f8 <__malloc_unlock>
   88b84:	2000      	movs	r0, #0
   88b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88b88:	4261      	negs	r1, r4
   88b8a:	4630      	mov	r0, r6
   88b8c:	f7ff feb6 	bl	888fc <_sbrk_r>
   88b90:	3001      	adds	r0, #1
   88b92:	d00d      	beq.n	88bb0 <_malloc_trim_r+0x70>
   88b94:	4b10      	ldr	r3, [pc, #64]	; (88bd8 <_malloc_trim_r+0x98>)
   88b96:	68ba      	ldr	r2, [r7, #8]
   88b98:	6819      	ldr	r1, [r3, #0]
   88b9a:	1b2d      	subs	r5, r5, r4
   88b9c:	f045 0501 	orr.w	r5, r5, #1
   88ba0:	4630      	mov	r0, r6
   88ba2:	1b09      	subs	r1, r1, r4
   88ba4:	6055      	str	r5, [r2, #4]
   88ba6:	6019      	str	r1, [r3, #0]
   88ba8:	f7ff fba6 	bl	882f8 <__malloc_unlock>
   88bac:	2001      	movs	r0, #1
   88bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88bb0:	2100      	movs	r1, #0
   88bb2:	4630      	mov	r0, r6
   88bb4:	f7ff fea2 	bl	888fc <_sbrk_r>
   88bb8:	68ba      	ldr	r2, [r7, #8]
   88bba:	1a83      	subs	r3, r0, r2
   88bbc:	2b0f      	cmp	r3, #15
   88bbe:	ddde      	ble.n	88b7e <_malloc_trim_r+0x3e>
   88bc0:	4c06      	ldr	r4, [pc, #24]	; (88bdc <_malloc_trim_r+0x9c>)
   88bc2:	4905      	ldr	r1, [pc, #20]	; (88bd8 <_malloc_trim_r+0x98>)
   88bc4:	6824      	ldr	r4, [r4, #0]
   88bc6:	f043 0301 	orr.w	r3, r3, #1
   88bca:	1b00      	subs	r0, r0, r4
   88bcc:	6053      	str	r3, [r2, #4]
   88bce:	6008      	str	r0, [r1, #0]
   88bd0:	e7d5      	b.n	88b7e <_malloc_trim_r+0x3e>
   88bd2:	bf00      	nop
   88bd4:	200705d4 	.word	0x200705d4
   88bd8:	20070dd4 	.word	0x20070dd4
   88bdc:	200709dc 	.word	0x200709dc

00088be0 <_free_r>:
   88be0:	2900      	cmp	r1, #0
   88be2:	d044      	beq.n	88c6e <_free_r+0x8e>
   88be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   88be8:	460d      	mov	r5, r1
   88bea:	4680      	mov	r8, r0
   88bec:	f7ff fb7e 	bl	882ec <__malloc_lock>
   88bf0:	f855 7c04 	ldr.w	r7, [r5, #-4]
   88bf4:	4969      	ldr	r1, [pc, #420]	; (88d9c <_free_r+0x1bc>)
   88bf6:	f1a5 0408 	sub.w	r4, r5, #8
   88bfa:	f027 0301 	bic.w	r3, r7, #1
   88bfe:	18e2      	adds	r2, r4, r3
   88c00:	688e      	ldr	r6, [r1, #8]
   88c02:	6850      	ldr	r0, [r2, #4]
   88c04:	42b2      	cmp	r2, r6
   88c06:	f020 0003 	bic.w	r0, r0, #3
   88c0a:	d05e      	beq.n	88cca <_free_r+0xea>
   88c0c:	07fe      	lsls	r6, r7, #31
   88c0e:	6050      	str	r0, [r2, #4]
   88c10:	d40b      	bmi.n	88c2a <_free_r+0x4a>
   88c12:	f855 7c08 	ldr.w	r7, [r5, #-8]
   88c16:	f101 0e08 	add.w	lr, r1, #8
   88c1a:	1be4      	subs	r4, r4, r7
   88c1c:	68a5      	ldr	r5, [r4, #8]
   88c1e:	443b      	add	r3, r7
   88c20:	4575      	cmp	r5, lr
   88c22:	d06d      	beq.n	88d00 <_free_r+0x120>
   88c24:	68e7      	ldr	r7, [r4, #12]
   88c26:	60ef      	str	r7, [r5, #12]
   88c28:	60bd      	str	r5, [r7, #8]
   88c2a:	1815      	adds	r5, r2, r0
   88c2c:	686d      	ldr	r5, [r5, #4]
   88c2e:	07ed      	lsls	r5, r5, #31
   88c30:	d53e      	bpl.n	88cb0 <_free_r+0xd0>
   88c32:	f043 0201 	orr.w	r2, r3, #1
   88c36:	6062      	str	r2, [r4, #4]
   88c38:	50e3      	str	r3, [r4, r3]
   88c3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   88c3e:	d217      	bcs.n	88c70 <_free_r+0x90>
   88c40:	2201      	movs	r2, #1
   88c42:	08db      	lsrs	r3, r3, #3
   88c44:	1098      	asrs	r0, r3, #2
   88c46:	684d      	ldr	r5, [r1, #4]
   88c48:	4413      	add	r3, r2
   88c4a:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   88c4e:	4082      	lsls	r2, r0
   88c50:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   88c54:	432a      	orrs	r2, r5
   88c56:	3808      	subs	r0, #8
   88c58:	60e0      	str	r0, [r4, #12]
   88c5a:	60a7      	str	r7, [r4, #8]
   88c5c:	604a      	str	r2, [r1, #4]
   88c5e:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   88c62:	60fc      	str	r4, [r7, #12]
   88c64:	4640      	mov	r0, r8
   88c66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   88c6a:	f7ff bb45 	b.w	882f8 <__malloc_unlock>
   88c6e:	4770      	bx	lr
   88c70:	0a5a      	lsrs	r2, r3, #9
   88c72:	2a04      	cmp	r2, #4
   88c74:	d852      	bhi.n	88d1c <_free_r+0x13c>
   88c76:	099a      	lsrs	r2, r3, #6
   88c78:	f102 0739 	add.w	r7, r2, #57	; 0x39
   88c7c:	00ff      	lsls	r7, r7, #3
   88c7e:	f102 0538 	add.w	r5, r2, #56	; 0x38
   88c82:	19c8      	adds	r0, r1, r7
   88c84:	59ca      	ldr	r2, [r1, r7]
   88c86:	3808      	subs	r0, #8
   88c88:	4290      	cmp	r0, r2
   88c8a:	d04f      	beq.n	88d2c <_free_r+0x14c>
   88c8c:	6851      	ldr	r1, [r2, #4]
   88c8e:	f021 0103 	bic.w	r1, r1, #3
   88c92:	428b      	cmp	r3, r1
   88c94:	d232      	bcs.n	88cfc <_free_r+0x11c>
   88c96:	6892      	ldr	r2, [r2, #8]
   88c98:	4290      	cmp	r0, r2
   88c9a:	d1f7      	bne.n	88c8c <_free_r+0xac>
   88c9c:	68c3      	ldr	r3, [r0, #12]
   88c9e:	60a0      	str	r0, [r4, #8]
   88ca0:	60e3      	str	r3, [r4, #12]
   88ca2:	609c      	str	r4, [r3, #8]
   88ca4:	60c4      	str	r4, [r0, #12]
   88ca6:	4640      	mov	r0, r8
   88ca8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   88cac:	f7ff bb24 	b.w	882f8 <__malloc_unlock>
   88cb0:	6895      	ldr	r5, [r2, #8]
   88cb2:	4f3b      	ldr	r7, [pc, #236]	; (88da0 <_free_r+0x1c0>)
   88cb4:	4403      	add	r3, r0
   88cb6:	42bd      	cmp	r5, r7
   88cb8:	d040      	beq.n	88d3c <_free_r+0x15c>
   88cba:	68d0      	ldr	r0, [r2, #12]
   88cbc:	f043 0201 	orr.w	r2, r3, #1
   88cc0:	60e8      	str	r0, [r5, #12]
   88cc2:	6085      	str	r5, [r0, #8]
   88cc4:	6062      	str	r2, [r4, #4]
   88cc6:	50e3      	str	r3, [r4, r3]
   88cc8:	e7b7      	b.n	88c3a <_free_r+0x5a>
   88cca:	07ff      	lsls	r7, r7, #31
   88ccc:	4403      	add	r3, r0
   88cce:	d407      	bmi.n	88ce0 <_free_r+0x100>
   88cd0:	f855 5c08 	ldr.w	r5, [r5, #-8]
   88cd4:	1b64      	subs	r4, r4, r5
   88cd6:	68e2      	ldr	r2, [r4, #12]
   88cd8:	68a0      	ldr	r0, [r4, #8]
   88cda:	442b      	add	r3, r5
   88cdc:	60c2      	str	r2, [r0, #12]
   88cde:	6090      	str	r0, [r2, #8]
   88ce0:	4a30      	ldr	r2, [pc, #192]	; (88da4 <_free_r+0x1c4>)
   88ce2:	f043 0001 	orr.w	r0, r3, #1
   88ce6:	6812      	ldr	r2, [r2, #0]
   88ce8:	6060      	str	r0, [r4, #4]
   88cea:	4293      	cmp	r3, r2
   88cec:	608c      	str	r4, [r1, #8]
   88cee:	d3b9      	bcc.n	88c64 <_free_r+0x84>
   88cf0:	4b2d      	ldr	r3, [pc, #180]	; (88da8 <_free_r+0x1c8>)
   88cf2:	4640      	mov	r0, r8
   88cf4:	6819      	ldr	r1, [r3, #0]
   88cf6:	f7ff ff23 	bl	88b40 <_malloc_trim_r>
   88cfa:	e7b3      	b.n	88c64 <_free_r+0x84>
   88cfc:	4610      	mov	r0, r2
   88cfe:	e7cd      	b.n	88c9c <_free_r+0xbc>
   88d00:	1811      	adds	r1, r2, r0
   88d02:	6849      	ldr	r1, [r1, #4]
   88d04:	07c9      	lsls	r1, r1, #31
   88d06:	d444      	bmi.n	88d92 <_free_r+0x1b2>
   88d08:	6891      	ldr	r1, [r2, #8]
   88d0a:	4403      	add	r3, r0
   88d0c:	68d2      	ldr	r2, [r2, #12]
   88d0e:	f043 0001 	orr.w	r0, r3, #1
   88d12:	60ca      	str	r2, [r1, #12]
   88d14:	6091      	str	r1, [r2, #8]
   88d16:	6060      	str	r0, [r4, #4]
   88d18:	50e3      	str	r3, [r4, r3]
   88d1a:	e7a3      	b.n	88c64 <_free_r+0x84>
   88d1c:	2a14      	cmp	r2, #20
   88d1e:	d816      	bhi.n	88d4e <_free_r+0x16e>
   88d20:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   88d24:	00ff      	lsls	r7, r7, #3
   88d26:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   88d2a:	e7aa      	b.n	88c82 <_free_r+0xa2>
   88d2c:	2301      	movs	r3, #1
   88d2e:	10aa      	asrs	r2, r5, #2
   88d30:	684d      	ldr	r5, [r1, #4]
   88d32:	4093      	lsls	r3, r2
   88d34:	432b      	orrs	r3, r5
   88d36:	604b      	str	r3, [r1, #4]
   88d38:	4603      	mov	r3, r0
   88d3a:	e7b0      	b.n	88c9e <_free_r+0xbe>
   88d3c:	f043 0201 	orr.w	r2, r3, #1
   88d40:	614c      	str	r4, [r1, #20]
   88d42:	610c      	str	r4, [r1, #16]
   88d44:	60e5      	str	r5, [r4, #12]
   88d46:	60a5      	str	r5, [r4, #8]
   88d48:	6062      	str	r2, [r4, #4]
   88d4a:	50e3      	str	r3, [r4, r3]
   88d4c:	e78a      	b.n	88c64 <_free_r+0x84>
   88d4e:	2a54      	cmp	r2, #84	; 0x54
   88d50:	d806      	bhi.n	88d60 <_free_r+0x180>
   88d52:	0b1a      	lsrs	r2, r3, #12
   88d54:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   88d58:	00ff      	lsls	r7, r7, #3
   88d5a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   88d5e:	e790      	b.n	88c82 <_free_r+0xa2>
   88d60:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   88d64:	d806      	bhi.n	88d74 <_free_r+0x194>
   88d66:	0bda      	lsrs	r2, r3, #15
   88d68:	f102 0778 	add.w	r7, r2, #120	; 0x78
   88d6c:	00ff      	lsls	r7, r7, #3
   88d6e:	f102 0577 	add.w	r5, r2, #119	; 0x77
   88d72:	e786      	b.n	88c82 <_free_r+0xa2>
   88d74:	f240 5054 	movw	r0, #1364	; 0x554
   88d78:	4282      	cmp	r2, r0
   88d7a:	d806      	bhi.n	88d8a <_free_r+0x1aa>
   88d7c:	0c9a      	lsrs	r2, r3, #18
   88d7e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   88d82:	00ff      	lsls	r7, r7, #3
   88d84:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   88d88:	e77b      	b.n	88c82 <_free_r+0xa2>
   88d8a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   88d8e:	257e      	movs	r5, #126	; 0x7e
   88d90:	e777      	b.n	88c82 <_free_r+0xa2>
   88d92:	f043 0101 	orr.w	r1, r3, #1
   88d96:	6061      	str	r1, [r4, #4]
   88d98:	6013      	str	r3, [r2, #0]
   88d9a:	e763      	b.n	88c64 <_free_r+0x84>
   88d9c:	200705d4 	.word	0x200705d4
   88da0:	200705dc 	.word	0x200705dc
   88da4:	200709e0 	.word	0x200709e0
   88da8:	20070e04 	.word	0x20070e04

00088dac <__ascii_mbtowc>:
   88dac:	b082      	sub	sp, #8
   88dae:	b149      	cbz	r1, 88dc4 <__ascii_mbtowc+0x18>
   88db0:	b15a      	cbz	r2, 88dca <__ascii_mbtowc+0x1e>
   88db2:	b16b      	cbz	r3, 88dd0 <__ascii_mbtowc+0x24>
   88db4:	7813      	ldrb	r3, [r2, #0]
   88db6:	600b      	str	r3, [r1, #0]
   88db8:	7812      	ldrb	r2, [r2, #0]
   88dba:	1c10      	adds	r0, r2, #0
   88dbc:	bf18      	it	ne
   88dbe:	2001      	movne	r0, #1
   88dc0:	b002      	add	sp, #8
   88dc2:	4770      	bx	lr
   88dc4:	a901      	add	r1, sp, #4
   88dc6:	2a00      	cmp	r2, #0
   88dc8:	d1f3      	bne.n	88db2 <__ascii_mbtowc+0x6>
   88dca:	4610      	mov	r0, r2
   88dcc:	b002      	add	sp, #8
   88dce:	4770      	bx	lr
   88dd0:	f06f 0001 	mvn.w	r0, #1
   88dd4:	e7f4      	b.n	88dc0 <__ascii_mbtowc+0x14>
   88dd6:	bf00      	nop

00088dd8 <memmove>:
   88dd8:	4288      	cmp	r0, r1
   88dda:	b5f0      	push	{r4, r5, r6, r7, lr}
   88ddc:	d90d      	bls.n	88dfa <memmove+0x22>
   88dde:	188b      	adds	r3, r1, r2
   88de0:	4298      	cmp	r0, r3
   88de2:	d20a      	bcs.n	88dfa <memmove+0x22>
   88de4:	1884      	adds	r4, r0, r2
   88de6:	2a00      	cmp	r2, #0
   88de8:	d051      	beq.n	88e8e <memmove+0xb6>
   88dea:	4622      	mov	r2, r4
   88dec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   88df0:	4299      	cmp	r1, r3
   88df2:	f802 4d01 	strb.w	r4, [r2, #-1]!
   88df6:	d1f9      	bne.n	88dec <memmove+0x14>
   88df8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   88dfa:	2a0f      	cmp	r2, #15
   88dfc:	d948      	bls.n	88e90 <memmove+0xb8>
   88dfe:	ea41 0300 	orr.w	r3, r1, r0
   88e02:	079b      	lsls	r3, r3, #30
   88e04:	d146      	bne.n	88e94 <memmove+0xbc>
   88e06:	4615      	mov	r5, r2
   88e08:	f100 0410 	add.w	r4, r0, #16
   88e0c:	f101 0310 	add.w	r3, r1, #16
   88e10:	f853 6c10 	ldr.w	r6, [r3, #-16]
   88e14:	3d10      	subs	r5, #16
   88e16:	f844 6c10 	str.w	r6, [r4, #-16]
   88e1a:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   88e1e:	2d0f      	cmp	r5, #15
   88e20:	f844 6c0c 	str.w	r6, [r4, #-12]
   88e24:	f853 6c08 	ldr.w	r6, [r3, #-8]
   88e28:	f104 0410 	add.w	r4, r4, #16
   88e2c:	f844 6c18 	str.w	r6, [r4, #-24]
   88e30:	f853 6c04 	ldr.w	r6, [r3, #-4]
   88e34:	f103 0310 	add.w	r3, r3, #16
   88e38:	f844 6c14 	str.w	r6, [r4, #-20]
   88e3c:	d8e8      	bhi.n	88e10 <memmove+0x38>
   88e3e:	f1a2 0310 	sub.w	r3, r2, #16
   88e42:	f023 030f 	bic.w	r3, r3, #15
   88e46:	f002 0e0f 	and.w	lr, r2, #15
   88e4a:	3310      	adds	r3, #16
   88e4c:	f1be 0f03 	cmp.w	lr, #3
   88e50:	4419      	add	r1, r3
   88e52:	4403      	add	r3, r0
   88e54:	d921      	bls.n	88e9a <memmove+0xc2>
   88e56:	460e      	mov	r6, r1
   88e58:	4674      	mov	r4, lr
   88e5a:	1f1d      	subs	r5, r3, #4
   88e5c:	f856 7b04 	ldr.w	r7, [r6], #4
   88e60:	3c04      	subs	r4, #4
   88e62:	2c03      	cmp	r4, #3
   88e64:	f845 7f04 	str.w	r7, [r5, #4]!
   88e68:	d8f8      	bhi.n	88e5c <memmove+0x84>
   88e6a:	f1ae 0404 	sub.w	r4, lr, #4
   88e6e:	f024 0403 	bic.w	r4, r4, #3
   88e72:	3404      	adds	r4, #4
   88e74:	4421      	add	r1, r4
   88e76:	4423      	add	r3, r4
   88e78:	f002 0203 	and.w	r2, r2, #3
   88e7c:	b162      	cbz	r2, 88e98 <memmove+0xc0>
   88e7e:	3b01      	subs	r3, #1
   88e80:	440a      	add	r2, r1
   88e82:	f811 4b01 	ldrb.w	r4, [r1], #1
   88e86:	428a      	cmp	r2, r1
   88e88:	f803 4f01 	strb.w	r4, [r3, #1]!
   88e8c:	d1f9      	bne.n	88e82 <memmove+0xaa>
   88e8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   88e90:	4603      	mov	r3, r0
   88e92:	e7f3      	b.n	88e7c <memmove+0xa4>
   88e94:	4603      	mov	r3, r0
   88e96:	e7f2      	b.n	88e7e <memmove+0xa6>
   88e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
   88e9a:	4672      	mov	r2, lr
   88e9c:	e7ee      	b.n	88e7c <memmove+0xa4>
   88e9e:	bf00      	nop

00088ea0 <_realloc_r>:
   88ea0:	2900      	cmp	r1, #0
   88ea2:	f000 8094 	beq.w	88fce <_realloc_r+0x12e>
   88ea6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88eaa:	460c      	mov	r4, r1
   88eac:	4615      	mov	r5, r2
   88eae:	b083      	sub	sp, #12
   88eb0:	4680      	mov	r8, r0
   88eb2:	f105 060b 	add.w	r6, r5, #11
   88eb6:	f7ff fa19 	bl	882ec <__malloc_lock>
   88eba:	f854 ec04 	ldr.w	lr, [r4, #-4]
   88ebe:	2e16      	cmp	r6, #22
   88ec0:	f02e 0703 	bic.w	r7, lr, #3
   88ec4:	f1a4 0908 	sub.w	r9, r4, #8
   88ec8:	d83c      	bhi.n	88f44 <_realloc_r+0xa4>
   88eca:	2210      	movs	r2, #16
   88ecc:	4616      	mov	r6, r2
   88ece:	42b5      	cmp	r5, r6
   88ed0:	d83d      	bhi.n	88f4e <_realloc_r+0xae>
   88ed2:	4297      	cmp	r7, r2
   88ed4:	da43      	bge.n	88f5e <_realloc_r+0xbe>
   88ed6:	4bc6      	ldr	r3, [pc, #792]	; (891f0 <_realloc_r+0x350>)
   88ed8:	eb09 0007 	add.w	r0, r9, r7
   88edc:	6899      	ldr	r1, [r3, #8]
   88ede:	4288      	cmp	r0, r1
   88ee0:	f000 80c3 	beq.w	8906a <_realloc_r+0x1ca>
   88ee4:	6843      	ldr	r3, [r0, #4]
   88ee6:	f023 0101 	bic.w	r1, r3, #1
   88eea:	4401      	add	r1, r0
   88eec:	6849      	ldr	r1, [r1, #4]
   88eee:	07c9      	lsls	r1, r1, #31
   88ef0:	d54d      	bpl.n	88f8e <_realloc_r+0xee>
   88ef2:	f01e 0f01 	tst.w	lr, #1
   88ef6:	f000 809b 	beq.w	89030 <_realloc_r+0x190>
   88efa:	4629      	mov	r1, r5
   88efc:	4640      	mov	r0, r8
   88efe:	f7fe ff0d 	bl	87d1c <_malloc_r>
   88f02:	4605      	mov	r5, r0
   88f04:	2800      	cmp	r0, #0
   88f06:	d03b      	beq.n	88f80 <_realloc_r+0xe0>
   88f08:	f854 3c04 	ldr.w	r3, [r4, #-4]
   88f0c:	f1a0 0208 	sub.w	r2, r0, #8
   88f10:	f023 0301 	bic.w	r3, r3, #1
   88f14:	444b      	add	r3, r9
   88f16:	429a      	cmp	r2, r3
   88f18:	f000 812b 	beq.w	89172 <_realloc_r+0x2d2>
   88f1c:	1f3a      	subs	r2, r7, #4
   88f1e:	2a24      	cmp	r2, #36	; 0x24
   88f20:	f200 8118 	bhi.w	89154 <_realloc_r+0x2b4>
   88f24:	2a13      	cmp	r2, #19
   88f26:	f200 80eb 	bhi.w	89100 <_realloc_r+0x260>
   88f2a:	4603      	mov	r3, r0
   88f2c:	4622      	mov	r2, r4
   88f2e:	6811      	ldr	r1, [r2, #0]
   88f30:	6019      	str	r1, [r3, #0]
   88f32:	6851      	ldr	r1, [r2, #4]
   88f34:	6059      	str	r1, [r3, #4]
   88f36:	6892      	ldr	r2, [r2, #8]
   88f38:	609a      	str	r2, [r3, #8]
   88f3a:	4621      	mov	r1, r4
   88f3c:	4640      	mov	r0, r8
   88f3e:	f7ff fe4f 	bl	88be0 <_free_r>
   88f42:	e01d      	b.n	88f80 <_realloc_r+0xe0>
   88f44:	f026 0607 	bic.w	r6, r6, #7
   88f48:	2e00      	cmp	r6, #0
   88f4a:	4632      	mov	r2, r6
   88f4c:	dabf      	bge.n	88ece <_realloc_r+0x2e>
   88f4e:	2500      	movs	r5, #0
   88f50:	230c      	movs	r3, #12
   88f52:	4628      	mov	r0, r5
   88f54:	f8c8 3000 	str.w	r3, [r8]
   88f58:	b003      	add	sp, #12
   88f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88f5e:	4625      	mov	r5, r4
   88f60:	1bbb      	subs	r3, r7, r6
   88f62:	2b0f      	cmp	r3, #15
   88f64:	f8d9 2004 	ldr.w	r2, [r9, #4]
   88f68:	d81d      	bhi.n	88fa6 <_realloc_r+0x106>
   88f6a:	f002 0201 	and.w	r2, r2, #1
   88f6e:	433a      	orrs	r2, r7
   88f70:	eb09 0107 	add.w	r1, r9, r7
   88f74:	f8c9 2004 	str.w	r2, [r9, #4]
   88f78:	684b      	ldr	r3, [r1, #4]
   88f7a:	f043 0301 	orr.w	r3, r3, #1
   88f7e:	604b      	str	r3, [r1, #4]
   88f80:	4640      	mov	r0, r8
   88f82:	f7ff f9b9 	bl	882f8 <__malloc_unlock>
   88f86:	4628      	mov	r0, r5
   88f88:	b003      	add	sp, #12
   88f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88f8e:	f023 0303 	bic.w	r3, r3, #3
   88f92:	18f9      	adds	r1, r7, r3
   88f94:	4291      	cmp	r1, r2
   88f96:	db1d      	blt.n	88fd4 <_realloc_r+0x134>
   88f98:	68c3      	ldr	r3, [r0, #12]
   88f9a:	6882      	ldr	r2, [r0, #8]
   88f9c:	4625      	mov	r5, r4
   88f9e:	60d3      	str	r3, [r2, #12]
   88fa0:	460f      	mov	r7, r1
   88fa2:	609a      	str	r2, [r3, #8]
   88fa4:	e7dc      	b.n	88f60 <_realloc_r+0xc0>
   88fa6:	f002 0201 	and.w	r2, r2, #1
   88faa:	eb09 0106 	add.w	r1, r9, r6
   88fae:	f043 0301 	orr.w	r3, r3, #1
   88fb2:	4332      	orrs	r2, r6
   88fb4:	f8c9 2004 	str.w	r2, [r9, #4]
   88fb8:	444f      	add	r7, r9
   88fba:	604b      	str	r3, [r1, #4]
   88fbc:	687b      	ldr	r3, [r7, #4]
   88fbe:	3108      	adds	r1, #8
   88fc0:	f043 0301 	orr.w	r3, r3, #1
   88fc4:	607b      	str	r3, [r7, #4]
   88fc6:	4640      	mov	r0, r8
   88fc8:	f7ff fe0a 	bl	88be0 <_free_r>
   88fcc:	e7d8      	b.n	88f80 <_realloc_r+0xe0>
   88fce:	4611      	mov	r1, r2
   88fd0:	f7fe bea4 	b.w	87d1c <_malloc_r>
   88fd4:	f01e 0f01 	tst.w	lr, #1
   88fd8:	d18f      	bne.n	88efa <_realloc_r+0x5a>
   88fda:	f854 1c08 	ldr.w	r1, [r4, #-8]
   88fde:	eba9 0a01 	sub.w	sl, r9, r1
   88fe2:	f8da 1004 	ldr.w	r1, [sl, #4]
   88fe6:	f021 0103 	bic.w	r1, r1, #3
   88fea:	440b      	add	r3, r1
   88fec:	443b      	add	r3, r7
   88fee:	4293      	cmp	r3, r2
   88ff0:	db26      	blt.n	89040 <_realloc_r+0x1a0>
   88ff2:	4655      	mov	r5, sl
   88ff4:	68c1      	ldr	r1, [r0, #12]
   88ff6:	6880      	ldr	r0, [r0, #8]
   88ff8:	1f3a      	subs	r2, r7, #4
   88ffa:	60c1      	str	r1, [r0, #12]
   88ffc:	6088      	str	r0, [r1, #8]
   88ffe:	f855 0f08 	ldr.w	r0, [r5, #8]!
   89002:	f8da 100c 	ldr.w	r1, [sl, #12]
   89006:	2a24      	cmp	r2, #36	; 0x24
   89008:	60c1      	str	r1, [r0, #12]
   8900a:	6088      	str	r0, [r1, #8]
   8900c:	d826      	bhi.n	8905c <_realloc_r+0x1bc>
   8900e:	2a13      	cmp	r2, #19
   89010:	f240 8081 	bls.w	89116 <_realloc_r+0x276>
   89014:	6821      	ldr	r1, [r4, #0]
   89016:	2a1b      	cmp	r2, #27
   89018:	f8ca 1008 	str.w	r1, [sl, #8]
   8901c:	6861      	ldr	r1, [r4, #4]
   8901e:	f8ca 100c 	str.w	r1, [sl, #12]
   89022:	f200 80ad 	bhi.w	89180 <_realloc_r+0x2e0>
   89026:	f104 0008 	add.w	r0, r4, #8
   8902a:	f10a 0210 	add.w	r2, sl, #16
   8902e:	e074      	b.n	8911a <_realloc_r+0x27a>
   89030:	f854 3c08 	ldr.w	r3, [r4, #-8]
   89034:	eba9 0a03 	sub.w	sl, r9, r3
   89038:	f8da 1004 	ldr.w	r1, [sl, #4]
   8903c:	f021 0103 	bic.w	r1, r1, #3
   89040:	187b      	adds	r3, r7, r1
   89042:	4293      	cmp	r3, r2
   89044:	f6ff af59 	blt.w	88efa <_realloc_r+0x5a>
   89048:	4655      	mov	r5, sl
   8904a:	f8da 100c 	ldr.w	r1, [sl, #12]
   8904e:	f855 0f08 	ldr.w	r0, [r5, #8]!
   89052:	1f3a      	subs	r2, r7, #4
   89054:	2a24      	cmp	r2, #36	; 0x24
   89056:	60c1      	str	r1, [r0, #12]
   89058:	6088      	str	r0, [r1, #8]
   8905a:	d9d8      	bls.n	8900e <_realloc_r+0x16e>
   8905c:	4621      	mov	r1, r4
   8905e:	4628      	mov	r0, r5
   89060:	461f      	mov	r7, r3
   89062:	46d1      	mov	r9, sl
   89064:	f7ff feb8 	bl	88dd8 <memmove>
   89068:	e77a      	b.n	88f60 <_realloc_r+0xc0>
   8906a:	6841      	ldr	r1, [r0, #4]
   8906c:	f106 0010 	add.w	r0, r6, #16
   89070:	f021 0b03 	bic.w	fp, r1, #3
   89074:	44bb      	add	fp, r7
   89076:	4583      	cmp	fp, r0
   89078:	da58      	bge.n	8912c <_realloc_r+0x28c>
   8907a:	f01e 0f01 	tst.w	lr, #1
   8907e:	f47f af3c 	bne.w	88efa <_realloc_r+0x5a>
   89082:	f854 1c08 	ldr.w	r1, [r4, #-8]
   89086:	eba9 0a01 	sub.w	sl, r9, r1
   8908a:	f8da 1004 	ldr.w	r1, [sl, #4]
   8908e:	f021 0103 	bic.w	r1, r1, #3
   89092:	448b      	add	fp, r1
   89094:	4558      	cmp	r0, fp
   89096:	dcd3      	bgt.n	89040 <_realloc_r+0x1a0>
   89098:	4655      	mov	r5, sl
   8909a:	f8da 100c 	ldr.w	r1, [sl, #12]
   8909e:	f855 0f08 	ldr.w	r0, [r5, #8]!
   890a2:	1f3a      	subs	r2, r7, #4
   890a4:	2a24      	cmp	r2, #36	; 0x24
   890a6:	60c1      	str	r1, [r0, #12]
   890a8:	6088      	str	r0, [r1, #8]
   890aa:	f200 808d 	bhi.w	891c8 <_realloc_r+0x328>
   890ae:	2a13      	cmp	r2, #19
   890b0:	f240 8087 	bls.w	891c2 <_realloc_r+0x322>
   890b4:	6821      	ldr	r1, [r4, #0]
   890b6:	2a1b      	cmp	r2, #27
   890b8:	f8ca 1008 	str.w	r1, [sl, #8]
   890bc:	6861      	ldr	r1, [r4, #4]
   890be:	f8ca 100c 	str.w	r1, [sl, #12]
   890c2:	f200 8088 	bhi.w	891d6 <_realloc_r+0x336>
   890c6:	f104 0108 	add.w	r1, r4, #8
   890ca:	f10a 0210 	add.w	r2, sl, #16
   890ce:	6808      	ldr	r0, [r1, #0]
   890d0:	6010      	str	r0, [r2, #0]
   890d2:	6848      	ldr	r0, [r1, #4]
   890d4:	6050      	str	r0, [r2, #4]
   890d6:	6889      	ldr	r1, [r1, #8]
   890d8:	6091      	str	r1, [r2, #8]
   890da:	ebab 0206 	sub.w	r2, fp, r6
   890de:	eb0a 0106 	add.w	r1, sl, r6
   890e2:	f042 0201 	orr.w	r2, r2, #1
   890e6:	6099      	str	r1, [r3, #8]
   890e8:	604a      	str	r2, [r1, #4]
   890ea:	f8da 3004 	ldr.w	r3, [sl, #4]
   890ee:	4640      	mov	r0, r8
   890f0:	f003 0301 	and.w	r3, r3, #1
   890f4:	431e      	orrs	r6, r3
   890f6:	f8ca 6004 	str.w	r6, [sl, #4]
   890fa:	f7ff f8fd 	bl	882f8 <__malloc_unlock>
   890fe:	e742      	b.n	88f86 <_realloc_r+0xe6>
   89100:	6823      	ldr	r3, [r4, #0]
   89102:	2a1b      	cmp	r2, #27
   89104:	6003      	str	r3, [r0, #0]
   89106:	6863      	ldr	r3, [r4, #4]
   89108:	6043      	str	r3, [r0, #4]
   8910a:	d827      	bhi.n	8915c <_realloc_r+0x2bc>
   8910c:	f100 0308 	add.w	r3, r0, #8
   89110:	f104 0208 	add.w	r2, r4, #8
   89114:	e70b      	b.n	88f2e <_realloc_r+0x8e>
   89116:	4620      	mov	r0, r4
   89118:	462a      	mov	r2, r5
   8911a:	6801      	ldr	r1, [r0, #0]
   8911c:	461f      	mov	r7, r3
   8911e:	6011      	str	r1, [r2, #0]
   89120:	6841      	ldr	r1, [r0, #4]
   89122:	46d1      	mov	r9, sl
   89124:	6051      	str	r1, [r2, #4]
   89126:	6883      	ldr	r3, [r0, #8]
   89128:	6093      	str	r3, [r2, #8]
   8912a:	e719      	b.n	88f60 <_realloc_r+0xc0>
   8912c:	ebab 0b06 	sub.w	fp, fp, r6
   89130:	eb09 0106 	add.w	r1, r9, r6
   89134:	f04b 0201 	orr.w	r2, fp, #1
   89138:	6099      	str	r1, [r3, #8]
   8913a:	604a      	str	r2, [r1, #4]
   8913c:	f854 3c04 	ldr.w	r3, [r4, #-4]
   89140:	4640      	mov	r0, r8
   89142:	f003 0301 	and.w	r3, r3, #1
   89146:	431e      	orrs	r6, r3
   89148:	f844 6c04 	str.w	r6, [r4, #-4]
   8914c:	f7ff f8d4 	bl	882f8 <__malloc_unlock>
   89150:	4625      	mov	r5, r4
   89152:	e718      	b.n	88f86 <_realloc_r+0xe6>
   89154:	4621      	mov	r1, r4
   89156:	f7ff fe3f 	bl	88dd8 <memmove>
   8915a:	e6ee      	b.n	88f3a <_realloc_r+0x9a>
   8915c:	68a3      	ldr	r3, [r4, #8]
   8915e:	2a24      	cmp	r2, #36	; 0x24
   89160:	6083      	str	r3, [r0, #8]
   89162:	68e3      	ldr	r3, [r4, #12]
   89164:	60c3      	str	r3, [r0, #12]
   89166:	d018      	beq.n	8919a <_realloc_r+0x2fa>
   89168:	f100 0310 	add.w	r3, r0, #16
   8916c:	f104 0210 	add.w	r2, r4, #16
   89170:	e6dd      	b.n	88f2e <_realloc_r+0x8e>
   89172:	f850 3c04 	ldr.w	r3, [r0, #-4]
   89176:	4625      	mov	r5, r4
   89178:	f023 0303 	bic.w	r3, r3, #3
   8917c:	441f      	add	r7, r3
   8917e:	e6ef      	b.n	88f60 <_realloc_r+0xc0>
   89180:	68a1      	ldr	r1, [r4, #8]
   89182:	2a24      	cmp	r2, #36	; 0x24
   89184:	f8ca 1010 	str.w	r1, [sl, #16]
   89188:	68e1      	ldr	r1, [r4, #12]
   8918a:	f8ca 1014 	str.w	r1, [sl, #20]
   8918e:	d00d      	beq.n	891ac <_realloc_r+0x30c>
   89190:	f104 0010 	add.w	r0, r4, #16
   89194:	f10a 0218 	add.w	r2, sl, #24
   89198:	e7bf      	b.n	8911a <_realloc_r+0x27a>
   8919a:	6922      	ldr	r2, [r4, #16]
   8919c:	f100 0318 	add.w	r3, r0, #24
   891a0:	6102      	str	r2, [r0, #16]
   891a2:	6961      	ldr	r1, [r4, #20]
   891a4:	f104 0218 	add.w	r2, r4, #24
   891a8:	6141      	str	r1, [r0, #20]
   891aa:	e6c0      	b.n	88f2e <_realloc_r+0x8e>
   891ac:	6922      	ldr	r2, [r4, #16]
   891ae:	f104 0018 	add.w	r0, r4, #24
   891b2:	f8ca 2018 	str.w	r2, [sl, #24]
   891b6:	6961      	ldr	r1, [r4, #20]
   891b8:	f10a 0220 	add.w	r2, sl, #32
   891bc:	f8ca 101c 	str.w	r1, [sl, #28]
   891c0:	e7ab      	b.n	8911a <_realloc_r+0x27a>
   891c2:	4621      	mov	r1, r4
   891c4:	462a      	mov	r2, r5
   891c6:	e782      	b.n	890ce <_realloc_r+0x22e>
   891c8:	4621      	mov	r1, r4
   891ca:	4628      	mov	r0, r5
   891cc:	9301      	str	r3, [sp, #4]
   891ce:	f7ff fe03 	bl	88dd8 <memmove>
   891d2:	9b01      	ldr	r3, [sp, #4]
   891d4:	e781      	b.n	890da <_realloc_r+0x23a>
   891d6:	68a1      	ldr	r1, [r4, #8]
   891d8:	2a24      	cmp	r2, #36	; 0x24
   891da:	f8ca 1010 	str.w	r1, [sl, #16]
   891de:	68e1      	ldr	r1, [r4, #12]
   891e0:	f8ca 1014 	str.w	r1, [sl, #20]
   891e4:	d006      	beq.n	891f4 <_realloc_r+0x354>
   891e6:	f104 0110 	add.w	r1, r4, #16
   891ea:	f10a 0218 	add.w	r2, sl, #24
   891ee:	e76e      	b.n	890ce <_realloc_r+0x22e>
   891f0:	200705d4 	.word	0x200705d4
   891f4:	6922      	ldr	r2, [r4, #16]
   891f6:	f104 0118 	add.w	r1, r4, #24
   891fa:	f8ca 2018 	str.w	r2, [sl, #24]
   891fe:	6960      	ldr	r0, [r4, #20]
   89200:	f10a 0220 	add.w	r2, sl, #32
   89204:	f8ca 001c 	str.w	r0, [sl, #28]
   89208:	e761      	b.n	890ce <_realloc_r+0x22e>
   8920a:	bf00      	nop

0008920c <__ascii_wctomb>:
   8920c:	b119      	cbz	r1, 89216 <__ascii_wctomb+0xa>
   8920e:	2aff      	cmp	r2, #255	; 0xff
   89210:	d803      	bhi.n	8921a <__ascii_wctomb+0xe>
   89212:	700a      	strb	r2, [r1, #0]
   89214:	2101      	movs	r1, #1
   89216:	4608      	mov	r0, r1
   89218:	4770      	bx	lr
   8921a:	238a      	movs	r3, #138	; 0x8a
   8921c:	f04f 31ff 	mov.w	r1, #4294967295
   89220:	6003      	str	r3, [r0, #0]
   89222:	e7f8      	b.n	89216 <__ascii_wctomb+0xa>

00089224 <__gedf2>:
   89224:	f04f 3cff 	mov.w	ip, #4294967295
   89228:	e006      	b.n	89238 <__cmpdf2+0x4>
   8922a:	bf00      	nop

0008922c <__ledf2>:
   8922c:	f04f 0c01 	mov.w	ip, #1
   89230:	e002      	b.n	89238 <__cmpdf2+0x4>
   89232:	bf00      	nop

00089234 <__cmpdf2>:
   89234:	f04f 0c01 	mov.w	ip, #1
   89238:	f84d cd04 	str.w	ip, [sp, #-4]!
   8923c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   89240:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   89244:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   89248:	bf18      	it	ne
   8924a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   8924e:	d01b      	beq.n	89288 <__cmpdf2+0x54>
   89250:	b001      	add	sp, #4
   89252:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   89256:	bf0c      	ite	eq
   89258:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   8925c:	ea91 0f03 	teqne	r1, r3
   89260:	bf02      	ittt	eq
   89262:	ea90 0f02 	teqeq	r0, r2
   89266:	2000      	moveq	r0, #0
   89268:	4770      	bxeq	lr
   8926a:	f110 0f00 	cmn.w	r0, #0
   8926e:	ea91 0f03 	teq	r1, r3
   89272:	bf58      	it	pl
   89274:	4299      	cmppl	r1, r3
   89276:	bf08      	it	eq
   89278:	4290      	cmpeq	r0, r2
   8927a:	bf2c      	ite	cs
   8927c:	17d8      	asrcs	r0, r3, #31
   8927e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   89282:	f040 0001 	orr.w	r0, r0, #1
   89286:	4770      	bx	lr
   89288:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8928c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   89290:	d102      	bne.n	89298 <__cmpdf2+0x64>
   89292:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   89296:	d107      	bne.n	892a8 <__cmpdf2+0x74>
   89298:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8929c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   892a0:	d1d6      	bne.n	89250 <__cmpdf2+0x1c>
   892a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   892a6:	d0d3      	beq.n	89250 <__cmpdf2+0x1c>
   892a8:	f85d 0b04 	ldr.w	r0, [sp], #4
   892ac:	4770      	bx	lr
   892ae:	bf00      	nop

000892b0 <__aeabi_cdrcmple>:
   892b0:	4684      	mov	ip, r0
   892b2:	4610      	mov	r0, r2
   892b4:	4662      	mov	r2, ip
   892b6:	468c      	mov	ip, r1
   892b8:	4619      	mov	r1, r3
   892ba:	4663      	mov	r3, ip
   892bc:	e000      	b.n	892c0 <__aeabi_cdcmpeq>
   892be:	bf00      	nop

000892c0 <__aeabi_cdcmpeq>:
   892c0:	b501      	push	{r0, lr}
   892c2:	f7ff ffb7 	bl	89234 <__cmpdf2>
   892c6:	2800      	cmp	r0, #0
   892c8:	bf48      	it	mi
   892ca:	f110 0f00 	cmnmi.w	r0, #0
   892ce:	bd01      	pop	{r0, pc}

000892d0 <__aeabi_dcmpeq>:
   892d0:	f84d ed08 	str.w	lr, [sp, #-8]!
   892d4:	f7ff fff4 	bl	892c0 <__aeabi_cdcmpeq>
   892d8:	bf0c      	ite	eq
   892da:	2001      	moveq	r0, #1
   892dc:	2000      	movne	r0, #0
   892de:	f85d fb08 	ldr.w	pc, [sp], #8
   892e2:	bf00      	nop

000892e4 <__aeabi_dcmplt>:
   892e4:	f84d ed08 	str.w	lr, [sp, #-8]!
   892e8:	f7ff ffea 	bl	892c0 <__aeabi_cdcmpeq>
   892ec:	bf34      	ite	cc
   892ee:	2001      	movcc	r0, #1
   892f0:	2000      	movcs	r0, #0
   892f2:	f85d fb08 	ldr.w	pc, [sp], #8
   892f6:	bf00      	nop

000892f8 <__aeabi_dcmple>:
   892f8:	f84d ed08 	str.w	lr, [sp, #-8]!
   892fc:	f7ff ffe0 	bl	892c0 <__aeabi_cdcmpeq>
   89300:	bf94      	ite	ls
   89302:	2001      	movls	r0, #1
   89304:	2000      	movhi	r0, #0
   89306:	f85d fb08 	ldr.w	pc, [sp], #8
   8930a:	bf00      	nop

0008930c <__aeabi_dcmpge>:
   8930c:	f84d ed08 	str.w	lr, [sp, #-8]!
   89310:	f7ff ffce 	bl	892b0 <__aeabi_cdrcmple>
   89314:	bf94      	ite	ls
   89316:	2001      	movls	r0, #1
   89318:	2000      	movhi	r0, #0
   8931a:	f85d fb08 	ldr.w	pc, [sp], #8
   8931e:	bf00      	nop

00089320 <__aeabi_dcmpgt>:
   89320:	f84d ed08 	str.w	lr, [sp, #-8]!
   89324:	f7ff ffc4 	bl	892b0 <__aeabi_cdrcmple>
   89328:	bf34      	ite	cc
   8932a:	2001      	movcc	r0, #1
   8932c:	2000      	movcs	r0, #0
   8932e:	f85d fb08 	ldr.w	pc, [sp], #8
   89332:	bf00      	nop

00089334 <__aeabi_dcmpun>:
   89334:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   89338:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8933c:	d102      	bne.n	89344 <__aeabi_dcmpun+0x10>
   8933e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   89342:	d10a      	bne.n	8935a <__aeabi_dcmpun+0x26>
   89344:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   89348:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8934c:	d102      	bne.n	89354 <__aeabi_dcmpun+0x20>
   8934e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   89352:	d102      	bne.n	8935a <__aeabi_dcmpun+0x26>
   89354:	f04f 0000 	mov.w	r0, #0
   89358:	4770      	bx	lr
   8935a:	f04f 0001 	mov.w	r0, #1
   8935e:	4770      	bx	lr

00089360 <__aeabi_d2iz>:
   89360:	ea4f 0241 	mov.w	r2, r1, lsl #1
   89364:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   89368:	d215      	bcs.n	89396 <__aeabi_d2iz+0x36>
   8936a:	d511      	bpl.n	89390 <__aeabi_d2iz+0x30>
   8936c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   89370:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   89374:	d912      	bls.n	8939c <__aeabi_d2iz+0x3c>
   89376:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8937a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8937e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   89382:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   89386:	fa23 f002 	lsr.w	r0, r3, r2
   8938a:	bf18      	it	ne
   8938c:	4240      	negne	r0, r0
   8938e:	4770      	bx	lr
   89390:	f04f 0000 	mov.w	r0, #0
   89394:	4770      	bx	lr
   89396:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8939a:	d105      	bne.n	893a8 <__aeabi_d2iz+0x48>
   8939c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   893a0:	bf08      	it	eq
   893a2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   893a6:	4770      	bx	lr
   893a8:	f04f 0000 	mov.w	r0, #0
   893ac:	4770      	bx	lr
   893ae:	bf00      	nop

000893b0 <__aeabi_uldivmod>:
   893b0:	b953      	cbnz	r3, 893c8 <__aeabi_uldivmod+0x18>
   893b2:	b94a      	cbnz	r2, 893c8 <__aeabi_uldivmod+0x18>
   893b4:	2900      	cmp	r1, #0
   893b6:	bf08      	it	eq
   893b8:	2800      	cmpeq	r0, #0
   893ba:	bf1c      	itt	ne
   893bc:	f04f 31ff 	movne.w	r1, #4294967295
   893c0:	f04f 30ff 	movne.w	r0, #4294967295
   893c4:	f000 b97a 	b.w	896bc <__aeabi_idiv0>
   893c8:	f1ad 0c08 	sub.w	ip, sp, #8
   893cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   893d0:	f000 f806 	bl	893e0 <__udivmoddi4>
   893d4:	f8dd e004 	ldr.w	lr, [sp, #4]
   893d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   893dc:	b004      	add	sp, #16
   893de:	4770      	bx	lr

000893e0 <__udivmoddi4>:
   893e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   893e4:	468c      	mov	ip, r1
   893e6:	460e      	mov	r6, r1
   893e8:	4604      	mov	r4, r0
   893ea:	9d08      	ldr	r5, [sp, #32]
   893ec:	2b00      	cmp	r3, #0
   893ee:	d150      	bne.n	89492 <__udivmoddi4+0xb2>
   893f0:	428a      	cmp	r2, r1
   893f2:	4617      	mov	r7, r2
   893f4:	d96c      	bls.n	894d0 <__udivmoddi4+0xf0>
   893f6:	fab2 fe82 	clz	lr, r2
   893fa:	f1be 0f00 	cmp.w	lr, #0
   893fe:	d00b      	beq.n	89418 <__udivmoddi4+0x38>
   89400:	f1ce 0c20 	rsb	ip, lr, #32
   89404:	fa01 f60e 	lsl.w	r6, r1, lr
   89408:	fa20 fc0c 	lsr.w	ip, r0, ip
   8940c:	fa02 f70e 	lsl.w	r7, r2, lr
   89410:	ea4c 0c06 	orr.w	ip, ip, r6
   89414:	fa00 f40e 	lsl.w	r4, r0, lr
   89418:	0c3a      	lsrs	r2, r7, #16
   8941a:	fbbc f9f2 	udiv	r9, ip, r2
   8941e:	b2bb      	uxth	r3, r7
   89420:	fb02 cc19 	mls	ip, r2, r9, ip
   89424:	fb09 fa03 	mul.w	sl, r9, r3
   89428:	ea4f 4814 	mov.w	r8, r4, lsr #16
   8942c:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   89430:	45b2      	cmp	sl, r6
   89432:	d90a      	bls.n	8944a <__udivmoddi4+0x6a>
   89434:	19f6      	adds	r6, r6, r7
   89436:	f109 31ff 	add.w	r1, r9, #4294967295
   8943a:	f080 8125 	bcs.w	89688 <__udivmoddi4+0x2a8>
   8943e:	45b2      	cmp	sl, r6
   89440:	f240 8122 	bls.w	89688 <__udivmoddi4+0x2a8>
   89444:	f1a9 0902 	sub.w	r9, r9, #2
   89448:	443e      	add	r6, r7
   8944a:	eba6 060a 	sub.w	r6, r6, sl
   8944e:	fbb6 f0f2 	udiv	r0, r6, r2
   89452:	fb02 6610 	mls	r6, r2, r0, r6
   89456:	fb00 f303 	mul.w	r3, r0, r3
   8945a:	b2a4      	uxth	r4, r4
   8945c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   89460:	42a3      	cmp	r3, r4
   89462:	d909      	bls.n	89478 <__udivmoddi4+0x98>
   89464:	19e4      	adds	r4, r4, r7
   89466:	f100 32ff 	add.w	r2, r0, #4294967295
   8946a:	f080 810b 	bcs.w	89684 <__udivmoddi4+0x2a4>
   8946e:	42a3      	cmp	r3, r4
   89470:	f240 8108 	bls.w	89684 <__udivmoddi4+0x2a4>
   89474:	3802      	subs	r0, #2
   89476:	443c      	add	r4, r7
   89478:	2100      	movs	r1, #0
   8947a:	1ae4      	subs	r4, r4, r3
   8947c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   89480:	2d00      	cmp	r5, #0
   89482:	d062      	beq.n	8954a <__udivmoddi4+0x16a>
   89484:	2300      	movs	r3, #0
   89486:	fa24 f40e 	lsr.w	r4, r4, lr
   8948a:	602c      	str	r4, [r5, #0]
   8948c:	606b      	str	r3, [r5, #4]
   8948e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   89492:	428b      	cmp	r3, r1
   89494:	d907      	bls.n	894a6 <__udivmoddi4+0xc6>
   89496:	2d00      	cmp	r5, #0
   89498:	d055      	beq.n	89546 <__udivmoddi4+0x166>
   8949a:	2100      	movs	r1, #0
   8949c:	e885 0041 	stmia.w	r5, {r0, r6}
   894a0:	4608      	mov	r0, r1
   894a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   894a6:	fab3 f183 	clz	r1, r3
   894aa:	2900      	cmp	r1, #0
   894ac:	f040 808f 	bne.w	895ce <__udivmoddi4+0x1ee>
   894b0:	42b3      	cmp	r3, r6
   894b2:	d302      	bcc.n	894ba <__udivmoddi4+0xda>
   894b4:	4282      	cmp	r2, r0
   894b6:	f200 80fc 	bhi.w	896b2 <__udivmoddi4+0x2d2>
   894ba:	1a84      	subs	r4, r0, r2
   894bc:	eb66 0603 	sbc.w	r6, r6, r3
   894c0:	2001      	movs	r0, #1
   894c2:	46b4      	mov	ip, r6
   894c4:	2d00      	cmp	r5, #0
   894c6:	d040      	beq.n	8954a <__udivmoddi4+0x16a>
   894c8:	e885 1010 	stmia.w	r5, {r4, ip}
   894cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   894d0:	b912      	cbnz	r2, 894d8 <__udivmoddi4+0xf8>
   894d2:	2701      	movs	r7, #1
   894d4:	fbb7 f7f2 	udiv	r7, r7, r2
   894d8:	fab7 fe87 	clz	lr, r7
   894dc:	f1be 0f00 	cmp.w	lr, #0
   894e0:	d135      	bne.n	8954e <__udivmoddi4+0x16e>
   894e2:	2101      	movs	r1, #1
   894e4:	1bf6      	subs	r6, r6, r7
   894e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   894ea:	fa1f f887 	uxth.w	r8, r7
   894ee:	fbb6 f2fc 	udiv	r2, r6, ip
   894f2:	fb0c 6612 	mls	r6, ip, r2, r6
   894f6:	fb08 f002 	mul.w	r0, r8, r2
   894fa:	0c23      	lsrs	r3, r4, #16
   894fc:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   89500:	42b0      	cmp	r0, r6
   89502:	d907      	bls.n	89514 <__udivmoddi4+0x134>
   89504:	19f6      	adds	r6, r6, r7
   89506:	f102 33ff 	add.w	r3, r2, #4294967295
   8950a:	d202      	bcs.n	89512 <__udivmoddi4+0x132>
   8950c:	42b0      	cmp	r0, r6
   8950e:	f200 80d2 	bhi.w	896b6 <__udivmoddi4+0x2d6>
   89512:	461a      	mov	r2, r3
   89514:	1a36      	subs	r6, r6, r0
   89516:	fbb6 f0fc 	udiv	r0, r6, ip
   8951a:	fb0c 6610 	mls	r6, ip, r0, r6
   8951e:	fb08 f800 	mul.w	r8, r8, r0
   89522:	b2a3      	uxth	r3, r4
   89524:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   89528:	45a0      	cmp	r8, r4
   8952a:	d907      	bls.n	8953c <__udivmoddi4+0x15c>
   8952c:	19e4      	adds	r4, r4, r7
   8952e:	f100 33ff 	add.w	r3, r0, #4294967295
   89532:	d202      	bcs.n	8953a <__udivmoddi4+0x15a>
   89534:	45a0      	cmp	r8, r4
   89536:	f200 80b9 	bhi.w	896ac <__udivmoddi4+0x2cc>
   8953a:	4618      	mov	r0, r3
   8953c:	eba4 0408 	sub.w	r4, r4, r8
   89540:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   89544:	e79c      	b.n	89480 <__udivmoddi4+0xa0>
   89546:	4629      	mov	r1, r5
   89548:	4628      	mov	r0, r5
   8954a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8954e:	fa07 f70e 	lsl.w	r7, r7, lr
   89552:	f1ce 0320 	rsb	r3, lr, #32
   89556:	fa26 f203 	lsr.w	r2, r6, r3
   8955a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8955e:	fbb2 f1fc 	udiv	r1, r2, ip
   89562:	fa1f f887 	uxth.w	r8, r7
   89566:	fb0c 2211 	mls	r2, ip, r1, r2
   8956a:	fa06 f60e 	lsl.w	r6, r6, lr
   8956e:	fa20 f303 	lsr.w	r3, r0, r3
   89572:	fb01 f908 	mul.w	r9, r1, r8
   89576:	4333      	orrs	r3, r6
   89578:	0c1e      	lsrs	r6, r3, #16
   8957a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   8957e:	45b1      	cmp	r9, r6
   89580:	fa00 f40e 	lsl.w	r4, r0, lr
   89584:	d909      	bls.n	8959a <__udivmoddi4+0x1ba>
   89586:	19f6      	adds	r6, r6, r7
   89588:	f101 32ff 	add.w	r2, r1, #4294967295
   8958c:	f080 808c 	bcs.w	896a8 <__udivmoddi4+0x2c8>
   89590:	45b1      	cmp	r9, r6
   89592:	f240 8089 	bls.w	896a8 <__udivmoddi4+0x2c8>
   89596:	3902      	subs	r1, #2
   89598:	443e      	add	r6, r7
   8959a:	eba6 0609 	sub.w	r6, r6, r9
   8959e:	fbb6 f0fc 	udiv	r0, r6, ip
   895a2:	fb0c 6210 	mls	r2, ip, r0, r6
   895a6:	fb00 f908 	mul.w	r9, r0, r8
   895aa:	b29e      	uxth	r6, r3
   895ac:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   895b0:	45b1      	cmp	r9, r6
   895b2:	d907      	bls.n	895c4 <__udivmoddi4+0x1e4>
   895b4:	19f6      	adds	r6, r6, r7
   895b6:	f100 33ff 	add.w	r3, r0, #4294967295
   895ba:	d271      	bcs.n	896a0 <__udivmoddi4+0x2c0>
   895bc:	45b1      	cmp	r9, r6
   895be:	d96f      	bls.n	896a0 <__udivmoddi4+0x2c0>
   895c0:	3802      	subs	r0, #2
   895c2:	443e      	add	r6, r7
   895c4:	eba6 0609 	sub.w	r6, r6, r9
   895c8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   895cc:	e78f      	b.n	894ee <__udivmoddi4+0x10e>
   895ce:	f1c1 0720 	rsb	r7, r1, #32
   895d2:	fa22 f807 	lsr.w	r8, r2, r7
   895d6:	408b      	lsls	r3, r1
   895d8:	ea48 0303 	orr.w	r3, r8, r3
   895dc:	fa26 f407 	lsr.w	r4, r6, r7
   895e0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   895e4:	fbb4 f9fe 	udiv	r9, r4, lr
   895e8:	fa1f fc83 	uxth.w	ip, r3
   895ec:	fb0e 4419 	mls	r4, lr, r9, r4
   895f0:	408e      	lsls	r6, r1
   895f2:	fa20 f807 	lsr.w	r8, r0, r7
   895f6:	fb09 fa0c 	mul.w	sl, r9, ip
   895fa:	ea48 0806 	orr.w	r8, r8, r6
   895fe:	ea4f 4618 	mov.w	r6, r8, lsr #16
   89602:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   89606:	45a2      	cmp	sl, r4
   89608:	fa02 f201 	lsl.w	r2, r2, r1
   8960c:	fa00 f601 	lsl.w	r6, r0, r1
   89610:	d908      	bls.n	89624 <__udivmoddi4+0x244>
   89612:	18e4      	adds	r4, r4, r3
   89614:	f109 30ff 	add.w	r0, r9, #4294967295
   89618:	d244      	bcs.n	896a4 <__udivmoddi4+0x2c4>
   8961a:	45a2      	cmp	sl, r4
   8961c:	d942      	bls.n	896a4 <__udivmoddi4+0x2c4>
   8961e:	f1a9 0902 	sub.w	r9, r9, #2
   89622:	441c      	add	r4, r3
   89624:	eba4 040a 	sub.w	r4, r4, sl
   89628:	fbb4 f0fe 	udiv	r0, r4, lr
   8962c:	fb0e 4410 	mls	r4, lr, r0, r4
   89630:	fb00 fc0c 	mul.w	ip, r0, ip
   89634:	fa1f f888 	uxth.w	r8, r8
   89638:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   8963c:	45a4      	cmp	ip, r4
   8963e:	d907      	bls.n	89650 <__udivmoddi4+0x270>
   89640:	18e4      	adds	r4, r4, r3
   89642:	f100 3eff 	add.w	lr, r0, #4294967295
   89646:	d229      	bcs.n	8969c <__udivmoddi4+0x2bc>
   89648:	45a4      	cmp	ip, r4
   8964a:	d927      	bls.n	8969c <__udivmoddi4+0x2bc>
   8964c:	3802      	subs	r0, #2
   8964e:	441c      	add	r4, r3
   89650:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   89654:	fba0 8902 	umull	r8, r9, r0, r2
   89658:	eba4 0c0c 	sub.w	ip, r4, ip
   8965c:	45cc      	cmp	ip, r9
   8965e:	46c2      	mov	sl, r8
   89660:	46ce      	mov	lr, r9
   89662:	d315      	bcc.n	89690 <__udivmoddi4+0x2b0>
   89664:	d012      	beq.n	8968c <__udivmoddi4+0x2ac>
   89666:	b155      	cbz	r5, 8967e <__udivmoddi4+0x29e>
   89668:	ebb6 030a 	subs.w	r3, r6, sl
   8966c:	eb6c 060e 	sbc.w	r6, ip, lr
   89670:	fa06 f707 	lsl.w	r7, r6, r7
   89674:	40cb      	lsrs	r3, r1
   89676:	431f      	orrs	r7, r3
   89678:	40ce      	lsrs	r6, r1
   8967a:	602f      	str	r7, [r5, #0]
   8967c:	606e      	str	r6, [r5, #4]
   8967e:	2100      	movs	r1, #0
   89680:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   89684:	4610      	mov	r0, r2
   89686:	e6f7      	b.n	89478 <__udivmoddi4+0x98>
   89688:	4689      	mov	r9, r1
   8968a:	e6de      	b.n	8944a <__udivmoddi4+0x6a>
   8968c:	4546      	cmp	r6, r8
   8968e:	d2ea      	bcs.n	89666 <__udivmoddi4+0x286>
   89690:	ebb8 0a02 	subs.w	sl, r8, r2
   89694:	eb69 0e03 	sbc.w	lr, r9, r3
   89698:	3801      	subs	r0, #1
   8969a:	e7e4      	b.n	89666 <__udivmoddi4+0x286>
   8969c:	4670      	mov	r0, lr
   8969e:	e7d7      	b.n	89650 <__udivmoddi4+0x270>
   896a0:	4618      	mov	r0, r3
   896a2:	e78f      	b.n	895c4 <__udivmoddi4+0x1e4>
   896a4:	4681      	mov	r9, r0
   896a6:	e7bd      	b.n	89624 <__udivmoddi4+0x244>
   896a8:	4611      	mov	r1, r2
   896aa:	e776      	b.n	8959a <__udivmoddi4+0x1ba>
   896ac:	3802      	subs	r0, #2
   896ae:	443c      	add	r4, r7
   896b0:	e744      	b.n	8953c <__udivmoddi4+0x15c>
   896b2:	4608      	mov	r0, r1
   896b4:	e706      	b.n	894c4 <__udivmoddi4+0xe4>
   896b6:	3a02      	subs	r2, #2
   896b8:	443e      	add	r6, r7
   896ba:	e72b      	b.n	89514 <__udivmoddi4+0x134>

000896bc <__aeabi_idiv0>:
   896bc:	4770      	bx	lr
   896be:	bf00      	nop
   896c0:	00000001 	.word	0x00000001
   896c4:	00000002 	.word	0x00000002
   896c8:	00000004 	.word	0x00000004
   896cc:	00000008 	.word	0x00000008
   896d0:	00000010 	.word	0x00000010
   896d4:	00000020 	.word	0x00000020
   896d8:	00000040 	.word	0x00000040
   896dc:	00000080 	.word	0x00000080
   896e0:	00000100 	.word	0x00000100
   896e4:	00000200 	.word	0x00000200
   896e8:	00000400 	.word	0x00000400
   896ec:	000f4240 	.word	0x000f4240
   896f0:	000000c0 	.word	0x000000c0
	...
   896fc:	69442020 	.word	0x69442020
   89700:	74636572 	.word	0x74636572
   89704:	3a6e6f69 	.word	0x3a6e6f69
   89708:	2e332520 	.word	0x2e332520
   8970c:	20206631 	.word	0x20206631
   89710:	00000000 	.word	0x00000000
   89714:	696c6163 	.word	0x696c6163
   89718:	74617262 	.word	0x74617262
   8971c:	6f632065 	.word	0x6f632065
   89720:	7361706d 	.word	0x7361706d
   89724:	00000073 	.word	0x00000073
   89728:	69442020 	.word	0x69442020
   8972c:	74636572 	.word	0x74636572
   89730:	3a6e6f69 	.word	0x3a6e6f69
   89734:	64312520 	.word	0x64312520
   89738:	00002020 	.word	0x00002020
   8973c:	3a656553 	.word	0x3a656553
   89740:	64312520 	.word	0x64312520
   89744:	00000000 	.word	0x00000000
   89748:	3a637345 	.word	0x3a637345
   8974c:	64342520 	.word	0x64342520
   89750:	00000000 	.word	0x00000000
   89754:	656e694c 	.word	0x656e694c
   89758:	3125203a 	.word	0x3125203a
   8975c:	64312564 	.word	0x64312564
   89760:	25643125 	.word	0x25643125
   89764:	31256431 	.word	0x31256431
   89768:	64312564 	.word	0x64312564
   8976c:	25643125 	.word	0x25643125
   89770:	31256431 	.word	0x31256431
   89774:	64312564 	.word	0x64312564
   89778:	25643125 	.word	0x25643125
   8977c:	00006431 	.word	0x00006431
   89780:	74756873 	.word	0x74756873
   89784:	676e6974 	.word	0x676e6974
   89788:	776f6420 	.word	0x776f6420
   8978c:	2e2e2e6e 	.word	0x2e2e2e6e
   89790:	00000000 	.word	0x00000000
   89794:	666e6f63 	.word	0x666e6f63
   89798:	206d7269 	.word	0x206d7269
   8979c:	74756873 	.word	0x74756873
   897a0:	6e776f64 	.word	0x6e776f64
   897a4:	0000003f 	.word	0x0000003f
   897a8:	20202020 	.word	0x20202020
   897ac:	534f6f6e 	.word	0x534f6f6e
   897b0:	454e4f20 	.word	0x454e4f20
   897b4:	00000000 	.word	0x00000000
   897b8:	74614d20 	.word	0x74614d20
   897bc:	00006863 	.word	0x00006863
   897c0:	6e655320 	.word	0x6e655320
   897c4:	73726f73 	.word	0x73726f73
   897c8:	00000000 	.word	0x00000000
   897cc:	74655320 	.word	0x74655320
   897d0:	676e6974 	.word	0x676e6974
   897d4:	00000073 	.word	0x00000073
   897d8:	000897a8 	.word	0x000897a8
   897dc:	000897b8 	.word	0x000897b8
   897e0:	000897c0 	.word	0x000897c0
   897e4:	000897cc 	.word	0x000897cc
   897e8:	6c614220 	.word	0x6c614220
   897ec:	0000006c 	.word	0x0000006c
   897f0:	6d6f4320 	.word	0x6d6f4320
   897f4:	73736170 	.word	0x73736170
   897f8:	00000000 	.word	0x00000000
   897fc:	6e694c20 	.word	0x6e694c20
   89800:	00000065 	.word	0x00000065
   89804:	00000020 	.word	0x00000020
   89808:	000897e8 	.word	0x000897e8
   8980c:	000897f0 	.word	0x000897f0
   89810:	000897fc 	.word	0x000897fc
   89814:	00089804 	.word	0x00089804
   89818:	00089804 	.word	0x00089804
   8981c:	00089804 	.word	0x00089804
   89820:	00089804 	.word	0x00089804
   89824:	00089804 	.word	0x00089804
   89828:	0000003e 	.word	0x0000003e
   8982c:	25753325 	.word	0x25753325
   89830:	00000025 	.word	0x00000025
   89834:	75322520 	.word	0x75322520
   89838:	00002525 	.word	0x00002525
   8983c:	31252020 	.word	0x31252020
   89840:	00252575 	.word	0x00252575
   89844:	746f6f62 	.word	0x746f6f62
   89848:	20676e69 	.word	0x20676e69
   8984c:	534f6f6e 	.word	0x534f6f6e
   89850:	00202020 	.word	0x00202020
   89854:	0000002e 	.word	0x0000002e

00089858 <_global_impure_ptr>:
   89858:	200701a8 00464e49 00666e69 004e414e     ... INF.inf.NAN.
   89868:	006e616e 33323130 37363534 42413938     nan.0123456789AB
   89878:	46454443 00000000 33323130 37363534     CDEF....01234567
   89888:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   89898:	0000296c 00000030                       l)..0...

000898a0 <blanks.7223>:
   898a0:	20202020 20202020 20202020 20202020                     

000898b0 <zeroes.7224>:
   898b0:	30303030 30303030 30303030 30303030     0000000000000000
   898c0:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

000898d0 <__mprec_bigtens>:
   898d0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   898e0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   898f0:	7f73bf3c 75154fdd                       <.s..O.u

000898f8 <__mprec_tens>:
   898f8:	00000000 3ff00000 00000000 40240000     .......?......$@
   89908:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   89918:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   89928:	00000000 412e8480 00000000 416312d0     .......A......cA
   89938:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   89948:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   89958:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   89968:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   89978:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   89988:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   89998:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   899a8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   899b8:	79d99db4 44ea7843                       ...yCx.D

000899c0 <p05.6055>:
   899c0:	00000005 00000019 0000007d 00000043     ........}...C...
   899d0:	49534f50 00000058 0000002e              POSIX.......

000899dc <_ctype_>:
   899dc:	20202000 20202020 28282020 20282828     .         ((((( 
   899ec:	20202020 20202020 20202020 20202020                     
   899fc:	10108820 10101010 10101010 10101010      ...............
   89a0c:	04040410 04040404 10040404 10101010     ................
   89a1c:	41411010 41414141 01010101 01010101     ..AAAAAA........
   89a2c:	01010101 01010101 01010101 10101010     ................
   89a3c:	42421010 42424242 02020202 02020202     ..BBBBBB........
   89a4c:	02020202 02020202 02020202 10101010     ................
   89a5c:	00000020 00000000 00000000 00000000      ...............
	...

00089ae0 <_init>:
   89ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   89ae2:	bf00      	nop
   89ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   89ae6:	bc08      	pop	{r3}
   89ae8:	469e      	mov	lr, r3
   89aea:	4770      	bx	lr

00089aec <__init_array_start>:
   89aec:	00086d39 	.word	0x00086d39

00089af0 <__frame_dummy_init_array_entry>:
   89af0:	00080119                                ....

00089af4 <_fini>:
   89af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   89af6:	bf00      	nop
   89af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   89afa:	bc08      	pop	{r3}
   89afc:	469e      	mov	lr, r3
   89afe:	4770      	bx	lr

00089b00 <__fini_array_start>:
   89b00:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
{
20070000:	b480      	push	{r7}
20070002:	af00      	add	r7, sp, #0
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070004:	4b2a      	ldr	r3, [pc, #168]	; (200700b0 <SystemInit+0xb0>)
20070006:	f44f 6280 	mov.w	r2, #1024	; 0x400
2007000a:	601a      	str	r2, [r3, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	4b29      	ldr	r3, [pc, #164]	; (200700b4 <SystemInit+0xb4>)
2007000e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20070012:	601a      	str	r2, [r3, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20070014:	4b28      	ldr	r3, [pc, #160]	; (200700b8 <SystemInit+0xb8>)
20070016:	6a1b      	ldr	r3, [r3, #32]
20070018:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
2007001c:	2b00      	cmp	r3, #0
2007001e:	d109      	bne.n	20070034 <SystemInit+0x34>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070020:	4b25      	ldr	r3, [pc, #148]	; (200700b8 <SystemInit+0xb8>)
20070022:	4a26      	ldr	r2, [pc, #152]	; (200700bc <SystemInit+0xbc>)
20070024:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
20070026:	bf00      	nop
20070028:	4b23      	ldr	r3, [pc, #140]	; (200700b8 <SystemInit+0xb8>)
2007002a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007002c:	f003 0301 	and.w	r3, r3, #1
20070030:	2b00      	cmp	r3, #0
20070032:	d0f9      	beq.n	20070028 <SystemInit+0x28>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4b20      	ldr	r3, [pc, #128]	; (200700b8 <SystemInit+0xb8>)
20070036:	4a22      	ldr	r2, [pc, #136]	; (200700c0 <SystemInit+0xc0>)
20070038:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	bf00      	nop
2007003c:	4b1e      	ldr	r3, [pc, #120]	; (200700b8 <SystemInit+0xb8>)
2007003e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070040:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
20070044:	2b00      	cmp	r3, #0
20070046:	d0f9      	beq.n	2007003c <SystemInit+0x3c>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070048:	4a1b      	ldr	r2, [pc, #108]	; (200700b8 <SystemInit+0xb8>)
2007004a:	4b1b      	ldr	r3, [pc, #108]	; (200700b8 <SystemInit+0xb8>)
2007004c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2007004e:	f023 0303 	bic.w	r3, r3, #3
20070052:	f043 0301 	orr.w	r3, r3, #1
20070056:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070058:	bf00      	nop
2007005a:	4b17      	ldr	r3, [pc, #92]	; (200700b8 <SystemInit+0xb8>)
2007005c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007005e:	f003 0308 	and.w	r3, r3, #8
20070062:	2b00      	cmp	r3, #0
20070064:	d0f9      	beq.n	2007005a <SystemInit+0x5a>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070066:	4b14      	ldr	r3, [pc, #80]	; (200700b8 <SystemInit+0xb8>)
20070068:	4a16      	ldr	r2, [pc, #88]	; (200700c4 <SystemInit+0xc4>)
2007006a:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
2007006c:	bf00      	nop
2007006e:	4b12      	ldr	r3, [pc, #72]	; (200700b8 <SystemInit+0xb8>)
20070070:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070072:	f003 0302 	and.w	r3, r3, #2
20070076:	2b00      	cmp	r3, #0
20070078:	d0f9      	beq.n	2007006e <SystemInit+0x6e>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007007a:	4b0f      	ldr	r3, [pc, #60]	; (200700b8 <SystemInit+0xb8>)
2007007c:	2211      	movs	r2, #17
2007007e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070080:	bf00      	nop
20070082:	4b0d      	ldr	r3, [pc, #52]	; (200700b8 <SystemInit+0xb8>)
20070084:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070086:	f003 0308 	and.w	r3, r3, #8
2007008a:	2b00      	cmp	r3, #0
2007008c:	d0f9      	beq.n	20070082 <SystemInit+0x82>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007008e:	4b0a      	ldr	r3, [pc, #40]	; (200700b8 <SystemInit+0xb8>)
20070090:	2212      	movs	r2, #18
20070092:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070094:	bf00      	nop
20070096:	4b08      	ldr	r3, [pc, #32]	; (200700b8 <SystemInit+0xb8>)
20070098:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007009a:	f003 0308 	and.w	r3, r3, #8
2007009e:	2b00      	cmp	r3, #0
200700a0:	d0f9      	beq.n	20070096 <SystemInit+0x96>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
200700a2:	4b09      	ldr	r3, [pc, #36]	; (200700c8 <SystemInit+0xc8>)
200700a4:	4a09      	ldr	r2, [pc, #36]	; (200700cc <SystemInit+0xcc>)
200700a6:	601a      	str	r2, [r3, #0]
}
200700a8:	bf00      	nop
200700aa:	46bd      	mov	sp, r7
200700ac:	bc80      	pop	{r7}
200700ae:	4770      	bx	lr
200700b0:	400e0a00 	.word	0x400e0a00
200700b4:	400e0c00 	.word	0x400e0c00
200700b8:	400e0600 	.word	0x400e0600
200700bc:	00370809 	.word	0x00370809
200700c0:	01370809 	.word	0x01370809
200700c4:	200d3f01 	.word	0x200d3f01
200700c8:	2007019c 	.word	0x2007019c
200700cc:	0501bd00 	.word	0x0501bd00

200700d0 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200700d0:	b480      	push	{r7}
200700d2:	b083      	sub	sp, #12
200700d4:	af00      	add	r7, sp, #0
200700d6:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700d8:	687b      	ldr	r3, [r7, #4]
200700da:	4a25      	ldr	r2, [pc, #148]	; (20070170 <system_init_flash+0xa0>)
200700dc:	4293      	cmp	r3, r2
200700de:	d806      	bhi.n	200700ee <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700e0:	4b24      	ldr	r3, [pc, #144]	; (20070174 <system_init_flash+0xa4>)
200700e2:	2200      	movs	r2, #0
200700e4:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700e6:	4b24      	ldr	r3, [pc, #144]	; (20070178 <system_init_flash+0xa8>)
200700e8:	2200      	movs	r2, #0
200700ea:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
	}
}
200700ec:	e03b      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700ee:	687b      	ldr	r3, [r7, #4]
200700f0:	4a22      	ldr	r2, [pc, #136]	; (2007017c <system_init_flash+0xac>)
200700f2:	4293      	cmp	r3, r2
200700f4:	d808      	bhi.n	20070108 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700f6:	4b1f      	ldr	r3, [pc, #124]	; (20070174 <system_init_flash+0xa4>)
200700f8:	f44f 7280 	mov.w	r2, #256	; 0x100
200700fc:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700fe:	4b1e      	ldr	r3, [pc, #120]	; (20070178 <system_init_flash+0xa8>)
20070100:	f44f 7280 	mov.w	r2, #256	; 0x100
20070104:	601a      	str	r2, [r3, #0]
}
20070106:	e02e      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
20070108:	687b      	ldr	r3, [r7, #4]
2007010a:	4a1d      	ldr	r2, [pc, #116]	; (20070180 <system_init_flash+0xb0>)
2007010c:	4293      	cmp	r3, r2
2007010e:	d808      	bhi.n	20070122 <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20070110:	4b18      	ldr	r3, [pc, #96]	; (20070174 <system_init_flash+0xa4>)
20070112:	f44f 7200 	mov.w	r2, #512	; 0x200
20070116:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20070118:	4b17      	ldr	r3, [pc, #92]	; (20070178 <system_init_flash+0xa8>)
2007011a:	f44f 7200 	mov.w	r2, #512	; 0x200
2007011e:	601a      	str	r2, [r3, #0]
}
20070120:	e021      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
20070122:	687b      	ldr	r3, [r7, #4]
20070124:	4a17      	ldr	r2, [pc, #92]	; (20070184 <system_init_flash+0xb4>)
20070126:	4293      	cmp	r3, r2
20070128:	d808      	bhi.n	2007013c <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
2007012a:	4b12      	ldr	r3, [pc, #72]	; (20070174 <system_init_flash+0xa4>)
2007012c:	f44f 7240 	mov.w	r2, #768	; 0x300
20070130:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
20070132:	4b11      	ldr	r3, [pc, #68]	; (20070178 <system_init_flash+0xa8>)
20070134:	f44f 7240 	mov.w	r2, #768	; 0x300
20070138:	601a      	str	r2, [r3, #0]
}
2007013a:	e014      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
2007013c:	687b      	ldr	r3, [r7, #4]
2007013e:	4a12      	ldr	r2, [pc, #72]	; (20070188 <system_init_flash+0xb8>)
20070140:	4293      	cmp	r3, r2
20070142:	d808      	bhi.n	20070156 <system_init_flash+0x86>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070144:	4b0b      	ldr	r3, [pc, #44]	; (20070174 <system_init_flash+0xa4>)
20070146:	f44f 6280 	mov.w	r2, #1024	; 0x400
2007014a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
2007014c:	4b0a      	ldr	r3, [pc, #40]	; (20070178 <system_init_flash+0xa8>)
2007014e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20070152:	601a      	str	r2, [r3, #0]
}
20070154:	e007      	b.n	20070166 <system_init_flash+0x96>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070156:	4b07      	ldr	r3, [pc, #28]	; (20070174 <system_init_flash+0xa4>)
20070158:	f44f 62a0 	mov.w	r2, #1280	; 0x500
2007015c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007015e:	4b06      	ldr	r3, [pc, #24]	; (20070178 <system_init_flash+0xa8>)
20070160:	f44f 62a0 	mov.w	r2, #1280	; 0x500
20070164:	601a      	str	r2, [r3, #0]
}
20070166:	bf00      	nop
20070168:	370c      	adds	r7, #12
2007016a:	46bd      	mov	sp, r7
2007016c:	bc80      	pop	{r7}
2007016e:	4770      	bx	lr
20070170:	0121eabf 	.word	0x0121eabf
20070174:	400e0a00 	.word	0x400e0a00
20070178:	400e0c00 	.word	0x400e0c00
2007017c:	02faf07f 	.word	0x02faf07f
20070180:	03d08fff 	.word	0x03d08fff
20070184:	04c4b3ff 	.word	0x04c4b3ff
20070188:	055d4a7f 	.word	0x055d4a7f

2007018c <print_menu>:
2007018c:	00000101                                         .

2007018d <allow_leds>:
2007018d:	02000001                                         ...

20070190 <menu_info>:
20070190:	04020202 03010101 01010101              ............

2007019c <SystemCoreClock>:
2007019c:	003d0900                                ..=.

200701a0 <update_dots>:
200701a0:	00000001                                ....

200701a4 <_impure_ptr>:
200701a4:	200701a8                                ... 

200701a8 <impure_data>:
200701a8:	00000000 20070494 200704fc 20070564     ....... ... d.. 
	...
20070250:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070260:	0005deec 0000000b 00000000 00000000     ................
	...

200705d0 <__atexit_recursive_mutex>:
200705d0:	20070fe8                                ... 

200705d4 <__malloc_av_>:
	...
200705dc:	200705d4 200705d4 200705dc 200705dc     ... ... ... ... 
200705ec:	200705e4 200705e4 200705ec 200705ec     ... ... ... ... 
200705fc:	200705f4 200705f4 200705fc 200705fc     ... ... ... ... 
2007060c:	20070604 20070604 2007060c 2007060c     ... ... ... ... 
2007061c:	20070614 20070614 2007061c 2007061c     ... ... ... ... 
2007062c:	20070624 20070624 2007062c 2007062c     $.. $.. ,.. ,.. 
2007063c:	20070634 20070634 2007063c 2007063c     4.. 4.. <.. <.. 
2007064c:	20070644 20070644 2007064c 2007064c     D.. D.. L.. L.. 
2007065c:	20070654 20070654 2007065c 2007065c     T.. T.. \.. \.. 
2007066c:	20070664 20070664 2007066c 2007066c     d.. d.. l.. l.. 
2007067c:	20070674 20070674 2007067c 2007067c     t.. t.. |.. |.. 
2007068c:	20070684 20070684 2007068c 2007068c     ... ... ... ... 
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 
2007096c:	20070964 20070964 2007096c 2007096c     d.. d.. l.. l.. 
2007097c:	20070974 20070974 2007097c 2007097c     t.. t.. |.. |.. 
2007098c:	20070984 20070984 2007098c 2007098c     ... ... ... ... 
2007099c:	20070994 20070994 2007099c 2007099c     ... ... ... ... 
200709ac:	200709a4 200709a4 200709ac 200709ac     ... ... ... ... 
200709bc:	200709b4 200709b4 200709bc 200709bc     ... ... ... ... 
200709cc:	200709c4 200709c4 200709cc 200709cc     ... ... ... ... 

200709dc <__malloc_sbrk_base>:
200709dc:	ffffffff                                ....

200709e0 <__malloc_trim_threshold>:
200709e0:	00020000                                ....

200709e4 <__global_locale>:
200709e4:	00000043 00000000 00000000 00000000     C...............
	...
20070a04:	00000043 00000000 00000000 00000000     C...............
	...
20070a24:	00000043 00000000 00000000 00000000     C...............
	...
20070a44:	00000043 00000000 00000000 00000000     C...............
	...
20070a64:	00000043 00000000 00000000 00000000     C...............
	...
20070a84:	00000043 00000000 00000000 00000000     C...............
	...
20070aa4:	00000043 00000000 00000000 00000000     C...............
	...
20070ac4:	0008920d 00088dad 00000000 000899dc     ................
20070ad4:	000899d8 0008987c 0008987c 0008987c     ....|...|...|...
20070ae4:	0008987c 0008987c 0008987c 0008987c     |...|...|...|...
20070af4:	0008987c 0008987c ffffffff ffffffff     |...|...........
20070b04:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20070b2c:	53410000 00494943 00000000 00000000     ..ASCII.........
	...
