# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do MIPS_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memInst
# -- Compiling architecture SYN of meminst
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# 
do MIPS_run_msim_rtl_vhdl1.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memInst
# -- Compiling architecture SYN of meminst
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/simulation/modelsim/MIPS.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_vhd_tst
# -- Compiling architecture MIPS_arch of MIPS_vhd_tst
# 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_vhd_tst(mips_arch)
# Loading ieee.numeric_std(body)
# Loading work.mips(rtl)
# ** Error: (vsim-3732) C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/simulation/modelsim/MIPS.vht(54): No default binding for component instance 'i1'.
# 
#    The following component port is not on the entity:
#           outf
# 
#         Region: /mips_vhd_tst/i1
# Loading work.pc(rtl)
# Loading work.mux2to1(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addsub(rtl)
# Loading work.meminst(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.flipflop(rtl)
# Loading work.controller(rtl)
# Loading work.array32(body)
# Loading work.regbank(rtl)
# Loading work.reg(rtl)
# Loading work.mux32to1(rtl)
# Loading work.dec5to1(rtl)
# Loading work.signalextensor(rtl)
# Loading work.opula(rtl)
# Loading work.ula(rtl)
# Loading work.memdata(syn)
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./MIPS_run_msim_rtl_vhdl1.do PAUSED at line 27
do MIPS_run_msim_rtl_vhdl1.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memInst
# -- Compiling architecture SYN of meminst
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/simulation/modelsim/MIPS.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_vhd_tst
# -- Compiling architecture MIPS_arch of MIPS_vhd_tst
# 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_vhd_tst(mips_arch)
# Loading ieee.numeric_std(body)
# Loading work.mips(rtl)
# ** Error: (vsim-3732) C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/simulation/modelsim/MIPS.vht(54): No default binding for component instance 'i1'.
# 
#    The following component port is not on the entity:
#           outf
# 
#         Region: /mips_vhd_tst/i1
# Loading work.pc(rtl)
# Loading work.mux2to1(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addsub(rtl)
# Loading work.meminst(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.flipflop(rtl)
# Loading work.controller(rtl)
# Loading work.array32(body)
# Loading work.regbank(rtl)
# Loading work.reg(rtl)
# Loading work.mux32to1(rtl)
# Loading work.dec5to1(rtl)
# Loading work.signalextensor(rtl)
# Loading work.opula(rtl)
# Loading work.ula(rtl)
# Loading work.memdata(syn)
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./MIPS_run_msim_rtl_vhdl1.do PAUSED at line 27
do MIPS_run_msim_rtl_vhdl1.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memInst
# -- Compiling architecture SYN of meminst
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/simulation/modelsim/MIPS.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_vhd_tst
# -- Compiling architecture MIPS_arch of MIPS_vhd_tst
# 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_vhd_tst(mips_arch)
# Loading ieee.numeric_std(body)
# Loading work.mips(rtl)
# ** Error: (vsim-3732) C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/simulation/modelsim/MIPS.vht(54): No default binding for component instance 'i1'.
# 
#    The following component port is not on the entity:
#           outf
# 
#         Region: /mips_vhd_tst/i1
# Loading work.pc(rtl)
# Loading work.mux2to1(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addsub(rtl)
# Loading work.meminst(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.flipflop(rtl)
# Loading work.controller(rtl)
# Loading work.array32(body)
# Loading work.regbank(rtl)
# Loading work.reg(rtl)
# Loading work.mux32to1(rtl)
# Loading work.dec5to1(rtl)
# Loading work.signalextensor(rtl)
# Loading work.opula(rtl)
# Loading work.ula(rtl)
# Loading work.memdata(syn)
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./MIPS_run_msim_rtl_vhdl1.do PAUSED at line 27
do MIPS_run_msim_rtl_vhdl1.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memInst
# -- Compiling architecture SYN of meminst
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/simulation/modelsim/MIPS.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_vhd_tst
# -- Compiling architecture MIPS_arch of MIPS_vhd_tst
# 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_vhd_tst(mips_arch)
# Loading ieee.numeric_std(body)
# Loading work.mips(rtl)
# Loading work.pc(rtl)
# Loading work.mux2to1(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addsub(rtl)
# Loading work.meminst(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.flipflop(rtl)
# Loading work.controller(rtl)
# Loading work.array32(body)
# Loading work.regbank(rtl)
# Loading work.reg(rtl)
# Loading work.mux32to1(rtl)
# Loading work.dec5to1(rtl)
# Loading work.signalextensor(rtl)
# Loading work.opula(rtl)
# Loading work.ula(rtl)
# Loading work.memdata(syn)
# ** Warning: (vsim-8683) Uninitialized out port /mips_vhd_tst/i1/ULA1/over has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# do MIPS_run_msim_rtl_vhdl.do 
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memInst
# -- Compiling architecture SYN of meminst
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# 
# 
# do wave.do
# ** Error: Cannot open macro file: wave.do
# Error in macro ./MIPS_run_msim_rtl_vhdl1.do line 29
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position end  sim:/mips_vhd_tst/rst
add wave -position end  sim:/mips_vhd_tst/clk
add wave -position end  sim:/mips_vhd_tst/i1/we3
add wave -position end  sim:/mips_vhd_tst/i1/sig_ulaOp_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_ulaOp
add wave -position end  sim:/mips_vhd_tst/i1/sig_ulaFonte_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_ulaFonte
add wave -position end  sim:/mips_vhd_tst/i1/sig_somInPC
add wave -position end  sim:/mips_vhd_tst/i1/sig_regDest_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_regDest
add wave -position end  sim:/mips_vhd_tst/i1/sig_regData
add wave -position end  sim:/mips_vhd_tst/i1/sig_out_PC
add wave -position end  sim:/mips_vhd_tst/i1/sig_operULA
add wave -position end  sim:/mips_vhd_tst/i1/sig_opcode
add wave -position end  sim:/mips_vhd_tst/i1/sig_memParaReg_3
add wave -position end  sim:/mips_vhd_tst/i1/sig_memParaReg_2
add wave -position end  sim:/mips_vhd_tst/i1/sig_memParaReg_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_memParaReg
add wave -position end  sim:/mips_vhd_tst/i1/sig_lerMem_2
add wave -position end  sim:/mips_vhd_tst/i1/sig_lerMem_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_lerMem
add wave -position end  sim:/mips_vhd_tst/i1/sig_inst
add wave -position end  sim:/mips_vhd_tst/i1/sig_in_PC
add wave -position end  sim:/mips_vhd_tst/i1/sig_imediate_ext_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_imediate_ext
add wave -position end  sim:/mips_vhd_tst/i1/sig_imediate
add wave -position end  sim:/mips_vhd_tst/i1/sig_function
add wave -position end  sim:/mips_vhd_tst/i1/sig_fontePC
add wave -position end  sim:/mips_vhd_tst/i1/sig_escReg_3
add wave -position end  sim:/mips_vhd_tst/i1/sig_escReg_2
add wave -position end  sim:/mips_vhd_tst/i1/sig_escReg_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_escReg
add wave -position end  sim:/mips_vhd_tst/i1/sig_escMem_2
add wave -position end  sim:/mips_vhd_tst/i1/sig_escMem_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_escMem
add wave -position end  sim:/mips_vhd_tst/i1/sig_dadoLido2_2
add wave -position end  sim:/mips_vhd_tst/i1/sig_dadoLido2_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_dadoLido2
add wave -position end  sim:/mips_vhd_tst/i1/sig_dadoLido1_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_dadoLido1
add wave -position end  sim:/mips_vhd_tst/i1/sig_ULA_zero_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_ULA_zero
add wave -position end  sim:/mips_vhd_tst/i1/sig_ULA_result_2
add wave -position end  sim:/mips_vhd_tst/i1/sig_ULA_result_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_ULA_result
add wave -position end  sim:/mips_vhd_tst/i1/sig_ULA_over
add wave -position end  sim:/mips_vhd_tst/i1/sig_RegEsc_2
add wave -position end  sim:/mips_vhd_tst/i1/sig_RegEsc_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_RegEsc_0
add wave -position end  sim:/mips_vhd_tst/i1/sig_RegEsc
add wave -position end  sim:/mips_vhd_tst/i1/sig_RegDST_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_RegDST
add wave -position end  sim:/mips_vhd_tst/i1/sig_ReadReg2_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_ReadReg2
add wave -position end  sim:/mips_vhd_tst/i1/sig_ReadReg1
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_memI_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_memD_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_memD
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_jump_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_jump
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_3
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_2
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_IN2_ULA
add wave -position end  sim:/mips_vhd_tst/i1/sig_DvC_2
add wave -position end  sim:/mips_vhd_tst/i1/sig_DvC_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_DvC
add wave -position end  sim:/mips_vhd_tst/i1/rst
add wave -position end  sim:/mips_vhd_tst/i1/out_pipe2
add wave -position end  sim:/mips_vhd_tst/i1/out_PIPE4
add wave -position end  sim:/mips_vhd_tst/i1/out_PIPE3
add wave -position end  sim:/mips_vhd_tst/i1/out_PIPE1
add wave -position end  sim:/mips_vhd_tst/i1/in_PIPE4
add wave -position end  sim:/mips_vhd_tst/i1/in_PIPE3
add wave -position end  sim:/mips_vhd_tst/i1/in_PIPE2
add wave -position end  sim:/mips_vhd_tst/i1/in_PIPE1
add wave -position end  sim:/mips_vhd_tst/i1/clk
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/simulation/modelsim/wave.do
do MIPS_run_msim_rtl_vhdl1.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memInst
# -- Compiling architecture SYN of meminst
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/simulation/modelsim/MIPS.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_vhd_tst
# -- Compiling architecture MIPS_arch of MIPS_vhd_tst
# 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_vhd_tst(mips_arch)
# Loading ieee.numeric_std(body)
# Loading work.mips(rtl)
# Loading work.pc(rtl)
# Loading work.mux2to1(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addsub(rtl)
# Loading work.meminst(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.flipflop(rtl)
# Loading work.controller(rtl)
# Loading work.array32(body)
# Loading work.regbank(rtl)
# Loading work.reg(rtl)
# Loading work.mux32to1(rtl)
# Loading work.dec5to1(rtl)
# Loading work.signalextensor(rtl)
# Loading work.opula(rtl)
# Loading work.ula(rtl)
# Loading work.memdata(syn)
# ** Warning: (vsim-8683) Uninitialized out port /mips_vhd_tst/i1/ULA1/over has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# do MIPS_run_msim_rtl_vhdl.do 
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memInst
# -- Compiling architecture SYN of meminst
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# 
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /mips_vhd_tst/rst
# add wave -noupdate /mips_vhd_tst/clk
# add wave -noupdate /mips_vhd_tst/i1/we3
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaOp_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaOp
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaFonte_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaFonte
# add wave -noupdate /mips_vhd_tst/i1/sig_somInPC
# add wave -noupdate /mips_vhd_tst/i1/sig_regDest_1
# add wave -noupdate /mips_vhd_tst/i1/sig_regDest
# add wave -noupdate /mips_vhd_tst/i1/sig_regData
# add wave -noupdate /mips_vhd_tst/i1/sig_out_PC
# add wave -noupdate /mips_vhd_tst/i1/sig_operULA
# add wave -noupdate /mips_vhd_tst/i1/sig_opcode
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg_3
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg_2
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg_1
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg
# add wave -noupdate /mips_vhd_tst/i1/sig_lerMem_2
# add wave -noupdate /mips_vhd_tst/i1/sig_lerMem_1
# add wave -noupdate /mips_vhd_tst/i1/sig_lerMem
# add wave -noupdate /mips_vhd_tst/i1/sig_inst
# add wave -noupdate /mips_vhd_tst/i1/sig_in_PC
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate_ext_1
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate_ext
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate
# add wave -noupdate /mips_vhd_tst/i1/sig_function
# add wave -noupdate /mips_vhd_tst/i1/sig_fontePC
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg_3
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg_2
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg_1
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg
# add wave -noupdate /mips_vhd_tst/i1/sig_escMem_2
# add wave -noupdate /mips_vhd_tst/i1/sig_escMem_1
# add wave -noupdate /mips_vhd_tst/i1/sig_escMem
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido2_2
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido2_1
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido2
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido1_1
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido1
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_zero_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_zero
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_result_2
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_result_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_result
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_over
# add wave -noupdate /mips_vhd_tst/i1/sig_RegEsc_2
# add wave -noupdate /mips_vhd_tst/i1/sig_RegEsc_1
# add wave -noupdate /mips_vhd_tst/i1/sig_RegEsc_0
# add wave -noupdate /mips_vhd_tst/i1/sig_RegEsc
# add wave -noupdate /mips_vhd_tst/i1/sig_RegDST_1
# add wave -noupdate /mips_vhd_tst/i1/sig_RegDST
# add wave -noupdate /mips_vhd_tst/i1/sig_ReadReg2_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ReadReg2
# add wave -noupdate /mips_vhd_tst/i1/sig_ReadReg1
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_memI_1
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_memD_1
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_memD
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_jump_1
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_jump
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_PCP4_3
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_PCP4_2
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_PCP4_1
# add wave -noupdate /mips_vhd_tst/i1/sig_IN2_ULA
# add wave -noupdate /mips_vhd_tst/i1/sig_DvC_2
# add wave -noupdate /mips_vhd_tst/i1/sig_DvC_1
# add wave -noupdate /mips_vhd_tst/i1/sig_DvC
# add wave -noupdate /mips_vhd_tst/i1/rst
# add wave -noupdate /mips_vhd_tst/i1/out_pipe2
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE4
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE3
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE1
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE4
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE3
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE2
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE1
# add wave -noupdate /mips_vhd_tst/i1/clk
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {880 ps}
# 
# run 1000ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/PCP4
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 5  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# 
# wave zoom full
# 0 ps
# 1050 ns
add wave -position 7  sim:/mips_vhd_tst/i1/sig_out_PC
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_fontePC
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_jump_1
add wave -position 11  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_in_PC
add wave -position end  sim:/mips_vhd_tst/i1/sig_out_PC
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_memI_1
add wave -position 15  sim:/mips_vhd_tst/i1/sig_out_PC
add wave -position 15  sim:/mips_vhd_tst/i1/sig_out_PC
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_2
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_jump
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_2
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_3
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_2
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_1
add wave -position end  sim:/mips_vhd_tst/i1/out_PIPE1
add wave -position end  sim:/mips_vhd_tst/i1/in_PIPE1
add wave -position 10  sim:/mips_vhd_tst/i1/sig_opcode
add wave -position 10  sim:/mips_vhd_tst/i1/sig_opcode
add wave -position 11  sim:/mips_vhd_tst/i1/sig_ulaOp
add wave -position 12  sim:/mips_vhd_tst/i1/sig_RegDST
add wave -position 13  sim:/mips_vhd_tst/i1/sig_ulaFonte
add wave -position 14  sim:/mips_vhd_tst/i1/sig_escMem
add wave -position 15  sim:/mips_vhd_tst/i1/sig_lerMem
add wave -position 16  sim:/mips_vhd_tst/i1/sig_DvC
add wave -position 17  sim:/mips_vhd_tst/i1/sig_memParaReg
add wave -position 18  sim:/mips_vhd_tst/i1/sig_escReg
add wave -position 11  sim:/mips_vhd_tst/i1/sig_ReadReg1
add wave -position 12  sim:/mips_vhd_tst/i1/sig_ReadReg2
add wave -position 13  sim:/mips_vhd_tst/i1/sig_escReg_2
add wave -position 14  sim:/mips_vhd_tst/i1/sig_escReg_3
add wave -position 15  sim:/mips_vhd_tst/i1/sig_regData
add wave -position 16  sim:/mips_vhd_tst/i1/sig_dadoLido1
add wave -position 17  sim:/mips_vhd_tst/i1/sig_dadoLido2
add wave -position 9  sim:/mips_vhd_tst/i1/sig_imediate_ext
add wave -position 9  sim:/mips_vhd_tst/i1/sig_imediate_ext
add wave -position 17  sim:/mips_vhd_tst/i1/sig_imediate_ext
add wave -position 10  sim:/mips_vhd_tst/i1/sig_imediate
add wave -position 11  sim:/mips_vhd_tst/i1/in_PIPE2
add wave -position 12  sim:/mips_vhd_tst/i1/out_pipe2
add wave -position 13  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_3
add wave -position 14  sim:/mips_vhd_tst/i1/sig_somInPC
add wave -position 15  sim:/mips_vhd_tst/i1/sig_OUT_jump
add wave -position 14  sim:/mips_vhd_tst/i1/sig_ulaFonte_1
add wave -position 15  sim:/mips_vhd_tst/i1/sig_dadoLido2_1
add wave -position 16  sim:/mips_vhd_tst/i1/sig_imediate_ext_1
add wave -position 17  sim:/mips_vhd_tst/i1/sig_IN2_ULA
add wave -position 15  sim:/mips_vhd_tst/i1/sig_ulaOp_1
add wave -position 16  sim:/mips_vhd_tst/i1/sig_function
add wave -position 17  sim:/mips_vhd_tst/i1/sig_operULA
add wave -position 16  sim:/mips_vhd_tst/i1/sig_dadoLido1_1
add wave -position 17  sim:/mips_vhd_tst/i1/sig_IN2_ULA
add wave -position 18  sim:/mips_vhd_tst/i1/sig_operULA
add wave -position 19  sim:/mips_vhd_tst/i1/sig_ULA_zero
add wave -position 20  sim:/mips_vhd_tst/i1/sig_ULA_over
add wave -position 21  sim:/mips_vhd_tst/i1/sig_ULA_result
add wave -position 17  sim:/mips_vhd_tst/i1/sig_RegDST_1
add wave -position 18  sim:/mips_vhd_tst/i1/sig_ReadReg2_1
add wave -position 19  sim:/mips_vhd_tst/i1/sig_regDest_1
add wave -position 20  sim:/mips_vhd_tst/i1/sig_RegEsc_0
add wave -position 18  sim:/mips_vhd_tst/i1/in_PIPE3
add wave -position 19  sim:/mips_vhd_tst/i1/out_PIPE3
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/simulation/modelsim/wave.do
add wave -position 20  sim:/mips_vhd_tst/i1/sig_ULA_result_1
add wave -position 21  sim:/mips_vhd_tst/i1/sig_dadoLido2_2
add wave -position 22  sim:/mips_vhd_tst/i1/sig_escMem_2
add wave -position 23  sim:/mips_vhd_tst/i1/sig_OUT_memD
add wave -position 20  sim:/mips_vhd_tst/i1/sig_DvC_2
add wave -position 21  sim:/mips_vhd_tst/i1/sig_ULA_zero_1
add wave -position 23  sim:/mips_vhd_tst/i1/sig_fontePC
add wave -position 22  sim:/mips_vhd_tst/i1/in_PIPE4
add wave -position 23  sim:/mips_vhd_tst/i1/out_PIPE4
add wave -position end  sim:/mips_vhd_tst/i1/sig_memParaReg_3
add wave -position end  sim:/mips_vhd_tst/i1/sig_OUT_memD_1
add wave -position end  sim:/mips_vhd_tst/i1/sig_ULA_result_2
add wave -position end  sim:/mips_vhd_tst/i1/sig_regData
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/simulation/modelsim/wave.do
add wave -position 7  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_1
add wave -position 7  sim:/mips_vhd_tst/i1/sig_OUT_memI_1
add wave -position 9  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_2
add wave -position 10  sim:/mips_vhd_tst/i1/sig_inst
add wave -position 11  sim:/mips_vhd_tst/i1/sig_opcode
add wave -position 12  sim:/mips_vhd_tst/i1/sig_ReadReg1
add wave -position 13  sim:/mips_vhd_tst/i1/sig_ReadReg2
add wave -position 14  sim:/mips_vhd_tst/i1/sig_imediate
add wave -position 15  sim:/mips_vhd_tst/i1/sig_regDest
add wave -position 13  sim:/mips_vhd_tst/i1/sig_ulaOp
add wave -position 14  sim:/mips_vhd_tst/i1/sig_RegDST
add wave -position 15  sim:/mips_vhd_tst/i1/sig_ulaFonte
add wave -position 16  sim:/mips_vhd_tst/i1/sig_escMem
add wave -position 17  sim:/mips_vhd_tst/i1/sig_lerMem
add wave -position 18  sim:/mips_vhd_tst/i1/sig_DvC
add wave -position 19  sim:/mips_vhd_tst/i1/sig_memParaReg
add wave -position 20  sim:/mips_vhd_tst/i1/sig_escReg
add wave -position 21  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_2
add wave -position 22  sim:/mips_vhd_tst/i1/sig_dadoLido1
add wave -position 23  sim:/mips_vhd_tst/i1/sig_dadoLido2
add wave -position 24  sim:/mips_vhd_tst/i1/sig_imediate_ext
add wave -position 25  sim:/mips_vhd_tst/i1/sig_ReadReg2
add wave -position 26  sim:/mips_vhd_tst/i1/sig_regDest
add wave -position 16  sim:/mips_vhd_tst/i1/sig_ulaOp_1
add wave -position 17  sim:/mips_vhd_tst/i1/sig_RegDST_1
add wave -position 18  sim:/mips_vhd_tst/i1/sig_ulaFonte_1
add wave -position 19  sim:/mips_vhd_tst/i1/sig_escMem_1
add wave -position 20  sim:/mips_vhd_tst/i1/sig_lerMem_1
add wave -position 21  sim:/mips_vhd_tst/i1/sig_DvC_1
add wave -position 22  sim:/mips_vhd_tst/i1/sig_memParaReg_1
add wave -position 23  sim:/mips_vhd_tst/i1/sig_escReg_1
add wave -position 24  sim:/mips_vhd_tst/i1/sig_OUT_PCP4_3
add wave -position 25  sim:/mips_vhd_tst/i1/sig_dadoLido1_1
add wave -position 26  sim:/mips_vhd_tst/i1/sig_dadoLido2_1
add wave -position 27  sim:/mips_vhd_tst/i1/sig_imediate_ext_1
add wave -position 28  sim:/mips_vhd_tst/i1/sig_function
add wave -position 29  sim:/mips_vhd_tst/i1/sig_ReadReg2_1
add wave -position 30  sim:/mips_vhd_tst/i1/sig_regDest_1
add wave -position 31  sim:/mips_vhd_tst/i1/sig_somInPC
add wave -position 22  sim:/mips_vhd_tst/i1/sig_escMem_1
add wave -position 23  sim:/mips_vhd_tst/i1/sig_lerMem_1
add wave -position 24  sim:/mips_vhd_tst/i1/sig_DvC_1
add wave -position 25  sim:/mips_vhd_tst/i1/sig_memParaReg_1
add wave -position 26  sim:/mips_vhd_tst/i1/sig_escReg_1
add wave -position 27  sim:/mips_vhd_tst/i1/sig_OUT_jump
add wave -position 28  sim:/mips_vhd_tst/i1/sig_ULA_zero
add wave -position 29  sim:/mips_vhd_tst/i1/sig_ULA_result
add wave -position 30  sim:/mips_vhd_tst/i1/sig_dadoLido2_1
add wave -position 31  sim:/mips_vhd_tst/i1/sig_RegEsc_0
add wave -position 25  sim:/mips_vhd_tst/i1/sig_escMem_2
add wave -position 26  sim:/mips_vhd_tst/i1/sig_lerMem_2
add wave -position 27  sim:/mips_vhd_tst/i1/sig_DvC_2
add wave -position 28  sim:/mips_vhd_tst/i1/sig_memParaReg_2
add wave -position 29  sim:/mips_vhd_tst/i1/sig_escReg_2
add wave -position 30  sim:/mips_vhd_tst/i1/sig_OUT_jump_1
add wave -position 31  sim:/mips_vhd_tst/i1/sig_ULA_zero_1
add wave -position 32  sim:/mips_vhd_tst/i1/sig_ULA_result_1
add wave -position 33  sim:/mips_vhd_tst/i1/sig_dadoLido2_2
add wave -position 34  sim:/mips_vhd_tst/i1/sig_RegEsc_1
add wave -position 25  sim:/mips_vhd_tst/i1/sig_fontePC
add wave -position 28  sim:/mips_vhd_tst/i1/sig_memParaReg_2
add wave -position 29  sim:/mips_vhd_tst/i1/sig_escReg_2
add wave -position 30  sim:/mips_vhd_tst/i1/sig_OUT_memD
add wave -position 31  sim:/mips_vhd_tst/i1/sig_ULA_result_1
add wave -position 32  sim:/mips_vhd_tst/i1/sig_RegEsc_1
add wave -position 31  sim:/mips_vhd_tst/i1/sig_memParaReg_3
add wave -position 32  sim:/mips_vhd_tst/i1/sig_escReg_3
add wave -position 33  sim:/mips_vhd_tst/i1/sig_OUT_memD_1
add wave -position 34  sim:/mips_vhd_tst/i1/sig_ULA_result_2
add wave -position 35  sim:/mips_vhd_tst/i1/sig_RegEsc_2
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/simulation/modelsim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/simulation/modelsim/wave.do
do MIPS_run_msim_rtl_vhdl1.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memInst
# -- Compiling architecture SYN of meminst
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/simulation/modelsim/MIPS.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_vhd_tst
# -- Compiling architecture MIPS_arch of MIPS_vhd_tst
# 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_vhd_tst(mips_arch)
# Loading ieee.numeric_std(body)
# Loading work.mips(rtl)
# Loading work.pc(rtl)
# Loading work.mux2to1(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addsub(rtl)
# Loading work.meminst(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.flipflop(rtl)
# Loading work.controller(rtl)
# Loading work.array32(body)
# Loading work.regbank(rtl)
# Loading work.reg(rtl)
# Loading work.mux32to1(rtl)
# Loading work.dec5to1(rtl)
# Loading work.signalextensor(rtl)
# Loading work.opula(rtl)
# Loading work.ula(rtl)
# Loading work.memdata(syn)
# ** Warning: (vsim-8683) Uninitialized out port /mips_vhd_tst/i1/ULA1/over has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# do MIPS_run_msim_rtl_vhdl.do 
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memInst
# -- Compiling architecture SYN of meminst
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# vcom -93 -work work {C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# 
# 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -group Geradores -label rst /mips_vhd_tst/rst
# add wave -noupdate -group Geradores -label clk /mips_vhd_tst/clk
# add wave -noupdate -divider {Estgio 1}
# add wave -noupdate -group PC1 -label sig_in_PC /mips_vhd_tst/i1/sig_in_PC
# add wave -noupdate -group PC1 -label sig_out_PC /mips_vhd_tst/i1/sig_out_PC
# add wave -noupdate -group PCP4/addsub -label sig_out_PC /mips_vhd_tst/i1/sig_out_PC
# add wave -noupdate -group PCP4/addsub -label sig_OUT_PCP4_1 /mips_vhd_tst/i1/sig_OUT_PCP4_1
# add wave -noupdate -group mux_IN_PC -label sig_fontePC /mips_vhd_tst/i1/sig_fontePC
# add wave -noupdate -group mux_IN_PC -label sig_OUT_PCP4_1 /mips_vhd_tst/i1/sig_OUT_PCP4_1
# add wave -noupdate -group mux_IN_PC -label sig_OUT_jump_1 /mips_vhd_tst/i1/sig_OUT_jump_1
# add wave -noupdate -group mux_IN_PC -label sig_in_PC /mips_vhd_tst/i1/sig_in_PC
# add wave -noupdate -group memInst -label sig_out_PC /mips_vhd_tst/i1/sig_out_PC
# add wave -noupdate -group memInst -label sig_OUT_memI_1 /mips_vhd_tst/i1/sig_OUT_memI_1
# add wave -noupdate -group {IN PIPE 1} -label sig_OUT_PCP4_1 /mips_vhd_tst/i1/sig_OUT_PCP4_1
# add wave -noupdate -group {IN PIPE 1} -label sig_OUT_memI_1 /mips_vhd_tst/i1/sig_OUT_memI_1
# add wave -noupdate -group {PIPE 1} -label in_PIPE1 /mips_vhd_tst/i1/in_PIPE1
# add wave -noupdate -group {PIPE 1} -label out_PIPE1 /mips_vhd_tst/i1/out_PIPE1
# add wave -noupdate -divider {Estgio 2}
# add wave -noupdate -group {OUT PIPE 1} -label sig_OUT_PCP4_2 /mips_vhd_tst/i1/sig_OUT_PCP4_2
# add wave -noupdate -group {OUT PIPE 1} -label sig_inst /mips_vhd_tst/i1/sig_inst
# add wave -noupdate -group {OUT PIPE 1} -label sig_opcode /mips_vhd_tst/i1/sig_opcode
# add wave -noupdate -group {OUT PIPE 1} -label sig_ReadReg1 /mips_vhd_tst/i1/sig_ReadReg1
# add wave -noupdate -group {OUT PIPE 1} -label sig_ReadReg2 /mips_vhd_tst/i1/sig_ReadReg2
# add wave -noupdate -group {OUT PIPE 1} -label sig_imediate /mips_vhd_tst/i1/sig_imediate
# add wave -noupdate -group {OUT PIPE 1} -label sig_regDest /mips_vhd_tst/i1/sig_regDest
# add wave -noupdate -group controle -label sig_opcode /mips_vhd_tst/i1/sig_opcode
# add wave -noupdate -group controle -label sig_ulaOp /mips_vhd_tst/i1/sig_ulaOp
# add wave -noupdate -group controle -label sig_RegDST /mips_vhd_tst/i1/sig_RegDST
# add wave -noupdate -group controle -label sig_ulaFonte /mips_vhd_tst/i1/sig_ulaFonte
# add wave -noupdate -group controle -label sig_escMem /mips_vhd_tst/i1/sig_escMem
# add wave -noupdate -group controle -label sig_lerMem /mips_vhd_tst/i1/sig_lerMem
# add wave -noupdate -group controle -label sig_DvC /mips_vhd_tst/i1/sig_DvC
# add wave -noupdate -group controle -label sig_memParaReg /mips_vhd_tst/i1/sig_memParaReg
# add wave -noupdate -group controle -label sig_escReg /mips_vhd_tst/i1/sig_escReg
# add wave -noupdate -group {Banco Registradores} -label sig_ReadReg1 /mips_vhd_tst/i1/sig_ReadReg1
# add wave -noupdate -group {Banco Registradores} -label sig_ReadReg2 /mips_vhd_tst/i1/sig_ReadReg2
# add wave -noupdate -group {Banco Registradores} -label sig_escReg_2 /mips_vhd_tst/i1/sig_escReg_2
# add wave -noupdate -group {Banco Registradores} -label sig_escReg_3 /mips_vhd_tst/i1/sig_escReg_3
# add wave -noupdate -group {Banco Registradores} -label sig_regData /mips_vhd_tst/i1/sig_regData
# add wave -noupdate -group {Banco Registradores} -label sig_dadoLido1 /mips_vhd_tst/i1/sig_dadoLido1
# add wave -noupdate -group {Banco Registradores} -label sig_dadoLido2 /mips_vhd_tst/i1/sig_dadoLido2
# add wave -noupdate -group {Extensor de sinal} -label sig_imediate /mips_vhd_tst/i1/sig_imediate
# add wave -noupdate -group {Extensor de sinal} -label sig_imediate_ext /mips_vhd_tst/i1/sig_imediate_ext
# add wave -noupdate -group {IN PIPE 2} -label sig_ulaOp /mips_vhd_tst/i1/sig_ulaOp
# add wave -noupdate -group {IN PIPE 2} -label sig_RegDST /mips_vhd_tst/i1/sig_RegDST
# add wave -noupdate -group {IN PIPE 2} -label sig_ulaFonte /mips_vhd_tst/i1/sig_ulaFonte
# add wave -noupdate -group {IN PIPE 2} -label sig_escMem /mips_vhd_tst/i1/sig_escMem
# add wave -noupdate -group {IN PIPE 2} -label sig_lerMem /mips_vhd_tst/i1/sig_lerMem
# add wave -noupdate -group {IN PIPE 2} -label sig_DvC /mips_vhd_tst/i1/sig_DvC
# add wave -noupdate -group {IN PIPE 2} -label sig_memParaReg /mips_vhd_tst/i1/sig_memParaReg
# add wave -noupdate -group {IN PIPE 2} -label sig_escReg /mips_vhd_tst/i1/sig_escReg
# add wave -noupdate -group {IN PIPE 2} -label sig_OUT_PCP4_2 /mips_vhd_tst/i1/sig_OUT_PCP4_2
# add wave -noupdate -group {IN PIPE 2} -label sig_dadoLido1 /mips_vhd_tst/i1/sig_dadoLido1
# add wave -noupdate -group {IN PIPE 2} -label sig_dadoLido2 /mips_vhd_tst/i1/sig_dadoLido2
# add wave -noupdate -group {IN PIPE 2} -label sig_imediate_ext /mips_vhd_tst/i1/sig_imediate_ext
# add wave -noupdate -group {IN PIPE 2} -label sig_ReadReg2 /mips_vhd_tst/i1/sig_ReadReg2
# add wave -noupdate -group {IN PIPE 2} -label sig_regDest /mips_vhd_tst/i1/sig_regDest
# add wave -noupdate -group {PIPE 2} -label in_PIPE2 /mips_vhd_tst/i1/in_PIPE2
# add wave -noupdate -group {PIPE 2} -label out_pipe2 /mips_vhd_tst/i1/out_pipe2
# add wave -noupdate -divider {Estgio 3}
# add wave -noupdate -group {OUT PIPE 2} -label sig_ulaOp_1 /mips_vhd_tst/i1/sig_ulaOp_1
# add wave -noupdate -group {OUT PIPE 2} -label sig_RegDST_1 /mips_vhd_tst/i1/sig_RegDST_1
# add wave -noupdate -group {OUT PIPE 2} -label sig_ulaFonte_1 /mips_vhd_tst/i1/sig_ulaFonte_1
# add wave -noupdate -group {OUT PIPE 2} -label sig_escMem_1 /mips_vhd_tst/i1/sig_escMem_1
# add wave -noupdate -group {OUT PIPE 2} -label sig_lerMem_1 /mips_vhd_tst/i1/sig_lerMem_1
# add wave -noupdate -group {OUT PIPE 2} -label sig_DvC_1 /mips_vhd_tst/i1/sig_DvC_1
# add wave -noupdate -group {OUT PIPE 2} -label sig_memParaReg_1 /mips_vhd_tst/i1/sig_memParaReg_1
# add wave -noupdate -group {OUT PIPE 2} -label sig_escReg_1 /mips_vhd_tst/i1/sig_escReg_1
# add wave -noupdate -group {OUT PIPE 2} -label sig_OUT_PCP4_3 /mips_vhd_tst/i1/sig_OUT_PCP4_3
# add wave -noupdate -group {OUT PIPE 2} -label sig_dadoLido1_1 /mips_vhd_tst/i1/sig_dadoLido1_1
# add wave -noupdate -group {OUT PIPE 2} -label sig_dadoLido2_1 /mips_vhd_tst/i1/sig_dadoLido2_1
# add wave -noupdate -group {OUT PIPE 2} -label sig_imediate_ext_1 /mips_vhd_tst/i1/sig_imediate_ext_1
# add wave -noupdate -group {OUT PIPE 2} -label sig_function /mips_vhd_tst/i1/sig_function
# add wave -noupdate -group {OUT PIPE 2} -label sig_ReadReg2_1 /mips_vhd_tst/i1/sig_ReadReg2_1
# add wave -noupdate -group {OUT PIPE 2} -label sig_regDest_1 /mips_vhd_tst/i1/sig_regDest_1
# add wave -noupdate -group {OUT PIPE 2} -label sig_somInPC /mips_vhd_tst/i1/sig_somInPC
# add wave -noupdate -group inPC/addsub -label sig_OUT_PCP4_3 /mips_vhd_tst/i1/sig_OUT_PCP4_3
# add wave -noupdate -group inPC/addsub -label sig_somInPC /mips_vhd_tst/i1/sig_somInPC
# add wave -noupdate -group inPC/addsub -label sig_OUT_jump /mips_vhd_tst/i1/sig_OUT_jump
# add wave -noupdate -group mux_IN_ULA_2 -label sig_ulaFonte_1 /mips_vhd_tst/i1/sig_ulaFonte_1
# add wave -noupdate -group mux_IN_ULA_2 -label sig_dadoLido2_1 /mips_vhd_tst/i1/sig_dadoLido2_1
# add wave -noupdate -group mux_IN_ULA_2 -label sig_imediate_ext_1 /mips_vhd_tst/i1/sig_imediate_ext_1
# add wave -noupdate -group mux_IN_ULA_2 -label sig_IN2_ULA /mips_vhd_tst/i1/sig_IN2_ULA
# add wave -noupdate -group opULA -label sig_ulaOp_1 /mips_vhd_tst/i1/sig_ulaOp_1
# add wave -noupdate -group opULA -label sig_function /mips_vhd_tst/i1/sig_function
# add wave -noupdate -group opULA -label sig_operULA /mips_vhd_tst/i1/sig_operULA
# add wave -noupdate -group ULA -label sig_dadoLido1_1 /mips_vhd_tst/i1/sig_dadoLido1_1
# add wave -noupdate -group ULA -label sig_IN2_ULA /mips_vhd_tst/i1/sig_IN2_ULA
# add wave -noupdate -group ULA -label sig_operULA /mips_vhd_tst/i1/sig_operULA
# add wave -noupdate -group ULA -label sig_ULA_zero /mips_vhd_tst/i1/sig_ULA_zero
# add wave -noupdate -group ULA -label sig_ULA_over /mips_vhd_tst/i1/sig_ULA_over
# add wave -noupdate -group ULA -label sig_ULA_result /mips_vhd_tst/i1/sig_ULA_result
# add wave -noupdate -group muxEscReg -label sig_RegDST_1 /mips_vhd_tst/i1/sig_RegDST_1
# add wave -noupdate -group muxEscReg -label sig_ReadReg2_1 /mips_vhd_tst/i1/sig_ReadReg2_1
# add wave -noupdate -group muxEscReg -label sig_regDest_1 /mips_vhd_tst/i1/sig_regDest_1
# add wave -noupdate -group muxEscReg -label sig_RegEsc_0 /mips_vhd_tst/i1/sig_RegEsc_0
# add wave -noupdate -group {IN PIPE 3} -label sig_escMem_1 /mips_vhd_tst/i1/sig_escMem_1
# add wave -noupdate -group {IN PIPE 3} -label sig_lerMem_1 /mips_vhd_tst/i1/sig_lerMem_1
# add wave -noupdate -group {IN PIPE 3} -label sig_DvC_1 /mips_vhd_tst/i1/sig_DvC_1
# add wave -noupdate -group {IN PIPE 3} -label sig_memParaReg_1 /mips_vhd_tst/i1/sig_memParaReg_1
# add wave -noupdate -group {IN PIPE 3} -label sig_escReg_1 /mips_vhd_tst/i1/sig_escReg_1
# add wave -noupdate -group {IN PIPE 3} -label sig_OUT_jump /mips_vhd_tst/i1/sig_OUT_jump
# add wave -noupdate -group {IN PIPE 3} -label sig_ULA_zero /mips_vhd_tst/i1/sig_ULA_zero
# add wave -noupdate -group {IN PIPE 3} -label sig_ULA_result /mips_vhd_tst/i1/sig_ULA_result
# add wave -noupdate -group {IN PIPE 3} -label sig_dadoLido2_1 /mips_vhd_tst/i1/sig_dadoLido2_1
# add wave -noupdate -group {IN PIPE 3} -label sig_RegEsc_0 /mips_vhd_tst/i1/sig_RegEsc_0
# add wave -noupdate -group {PIPE 3} -label in_PIPE3 /mips_vhd_tst/i1/in_PIPE3
# add wave -noupdate -group {PIPE 3} -label out_PIPE3 /mips_vhd_tst/i1/out_PIPE3
# add wave -noupdate -divider {Estgio 4}
# add wave -noupdate -group {OUT PIPE 3} -label sig_escMem_2 /mips_vhd_tst/i1/sig_escMem_2
# add wave -noupdate -group {OUT PIPE 3} -label sig_lerMem_2 /mips_vhd_tst/i1/sig_lerMem_2
# add wave -noupdate -group {OUT PIPE 3} -label sig_DvC_2 /mips_vhd_tst/i1/sig_DvC_2
# add wave -noupdate -group {OUT PIPE 3} -label sig_memParaReg_2 /mips_vhd_tst/i1/sig_memParaReg_2
# add wave -noupdate -group {OUT PIPE 3} -label sig_escReg_2 /mips_vhd_tst/i1/sig_escReg_2
# add wave -noupdate -group {OUT PIPE 3} -label sig_OUT_jump_1 /mips_vhd_tst/i1/sig_OUT_jump_1
# add wave -noupdate -group {OUT PIPE 3} -label sig_ULA_zero_1 /mips_vhd_tst/i1/sig_ULA_zero_1
# add wave -noupdate -group {OUT PIPE 3} -label sig_ULA_result_1 /mips_vhd_tst/i1/sig_ULA_result_1
# add wave -noupdate -group {OUT PIPE 3} -label sig_dadoLido2_2 /mips_vhd_tst/i1/sig_dadoLido2_2
# add wave -noupdate -group {OUT PIPE 3} -label sig_RegEsc_1 /mips_vhd_tst/i1/sig_RegEsc_1
# add wave -noupdate -group {OUT PIPE 3} -label sig_fontePC /mips_vhd_tst/i1/sig_fontePC
# add wave -noupdate -group fontePC -label sig_DvC_2 /mips_vhd_tst/i1/sig_DvC_2
# add wave -noupdate -group fontePC -label sig_ULA_zero_1 /mips_vhd_tst/i1/sig_ULA_zero_1
# add wave -noupdate -group fontePC -label sig_fontePC /mips_vhd_tst/i1/sig_fontePC
# add wave -noupdate -group memData -label sig_ULA_result_1 /mips_vhd_tst/i1/sig_ULA_result_1
# add wave -noupdate -group memData -label sig_dadoLido2_2 /mips_vhd_tst/i1/sig_dadoLido2_2
# add wave -noupdate -group memData -label sig_escMem_2 /mips_vhd_tst/i1/sig_escMem_2
# add wave -noupdate -group memData -label sig_OUT_memD /mips_vhd_tst/i1/sig_OUT_memD
# add wave -noupdate -group {IN PIPE 4} -label sig_memParaReg_2 /mips_vhd_tst/i1/sig_memParaReg_2
# add wave -noupdate -group {IN PIPE 4} -label sig_escReg_2 /mips_vhd_tst/i1/sig_escReg_2
# add wave -noupdate -group {IN PIPE 4} -label sig_OUT_memD /mips_vhd_tst/i1/sig_OUT_memD
# add wave -noupdate -group {IN PIPE 4} -label sig_ULA_result_1 /mips_vhd_tst/i1/sig_ULA_result_1
# add wave -noupdate -group {IN PIPE 4} -label sig_RegEsc_1 /mips_vhd_tst/i1/sig_RegEsc_1
# add wave -noupdate -group {PIPE 4} -label in_PIPE4 /mips_vhd_tst/i1/in_PIPE4
# add wave -noupdate -group {PIPE 4} -label out_PIPE4 /mips_vhd_tst/i1/out_PIPE4
# add wave -noupdate -divider {Estgio 5}
# add wave -noupdate -group {OUT PIPE 4} -label sig_memParaReg_3 /mips_vhd_tst/i1/sig_memParaReg_3
# add wave -noupdate -group {OUT PIPE 4} -label sig_escReg_3 /mips_vhd_tst/i1/sig_escReg_3
# add wave -noupdate -group {OUT PIPE 4} -label sig_OUT_memD_1 /mips_vhd_tst/i1/sig_OUT_memD_1
# add wave -noupdate -group {OUT PIPE 4} -label sig_ULA_result_2 /mips_vhd_tst/i1/sig_ULA_result_2
# add wave -noupdate -group {OUT PIPE 4} -label sig_RegEsc_2 /mips_vhd_tst/i1/sig_RegEsc_2
# add wave -noupdate -group muxEscReg2 -label sig_memParaReg_3 /mips_vhd_tst/i1/sig_memParaReg_3
# add wave -noupdate -group muxEscReg2 -label sig_OUT_memD_1 /mips_vhd_tst/i1/sig_OUT_memD_1
# add wave -noupdate -group muxEscReg2 -label sig_ULA_result_2 /mips_vhd_tst/i1/sig_ULA_result_2
# add wave -noupdate -group muxEscReg2 /mips_vhd_tst/i1/sig_regData
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {6694 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 172
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {36271 ps}
# 
# run 1000ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/PCP4
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 5  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 30 ns  Iteration: 2  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 35 ns  Iteration: 1  Instance: /mips_vhd_tst/i1/memD/altsyncram_component
# 
# wave zoom full
# 0 ps
# 1050 ns
