ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/thinpad_qusim_1.0/src/SysArr.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] thinpad_qusim_v1_0_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/gjz010/documents/github/ip_repo/thinpad_qusim_1.0/src/floating_point_4/sim/floating_point_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'floating_point_4'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/gjz010/documents/github/ip_repo/thinpad_qusim_1.0/src/floating_point_0/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'floating_point_0'
