<?xml version="1.0" encoding="UTF-8"?>

<package schemaVersion="1.6.0" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="PACK.xsd">
  <vendor>Keil</vendor>
  <name>STM32L4xx_DFP</name>
  <description>STMicroelectronics STM32L4 Series Device Support, Drivers and Examples</description>
  <url>http://www.keil.com/pack/</url>

  <releases>
    <release version="2.5.0"  date="2020-10-21">
      Updated Pack to STM32Cube_FW_L4 Firmware Package version V1.16.0 using HAL Drivers V1.12.0
      Package Description (pdsc): Added global define USE_HAL_DRIVER to the component ::Device:STM32Cube HAL:Common.
      Device support: Aligned devices with CubeMX DB.
      CMSIS Flash Algorithm:
      - Removed targets (STM32L4xx_512, STM32L4xx_256) from STM32L4Rx Flash Algorithm project.
      - Added source code for: STM32L476G-Disco QSPI, STM32L4P5G-DK OSPI, STM32L4P5G-DK PSRAM
      STM32L4R9I-DK PSRAM, STM32L4R9I-DK OSPI1 and STM32L4R9I-EVAL OSPI.
      - Added PSRAM external Loader support for STM32L4R9I-Disco.
      - Fixed STM32L4P5 1M internal flash Loader sector erase with DBANK mode.
      - Fixed STM32L4xx 512K and 128K internal flash Loader sector erase.
      CMSIS-Driver:
      - MCI:
      -- Replaced empty delay loops with _NOP().
      -- Added handling for separate SD and MMC HAL layers.
      -- Added busy signal handling after CMDREND interrupt.
      - SPI:
      -- Corrected PowerControl function (to return error if Initialize was
      not called, to abort active transfer if power off was requested).
      -- Updated GetDataCount function to give accurate count.
      -- Corrected Uninitialize function (to power off the peripheral if it is powered).
      - USART:
      -- Added Driver_USART6 (uses LPUART1).
      -- Corrected GetTxCount/GetRxCount implementation.
      - USBD: 
      -- Removed include of stm32l4xx_hal_pcd.h header.
      -- Corrected documentation of STM32CubeMx configuration.
      Updated Boards Examples:
      - Migrated CubeMX projects to V6.0.1.
      - Changed variant selection to "MDK-Plus" where possible.
      - Updated all USB Host/Device examples with user templates from MDK-Middleware v7.11.1.
    </release>
    <release version="2.4.0" date="2020-06-05">
      Updated STM32CubeL4 Firmware Package version to version 1.15.1 (using HAL Drivers V1.11.1)
      Board support for B-L475E-IOT01A got moved to dedicated board support pack Keil.B-L475E-IOT01A_BSP
      Flash Programming:
      - Adding support of the PSRAM loader for the STM32L4P5x Disco Board
      - Corrected: the OSPI loader for the STM32L4P5x Disco Board
      Package Description (pdsc):
      - Added missing devices: STM32L412R8Tx, STM32L412R8Ix, STM32L412RBTx, STM32L412RBTxP, STM32L412RBIx, STM32L412RBIxP
      - Renaming devices for:
        STM32L4P5 : STM32L4P5QGIx and STM32L4P5AGIx
        STM32L4Q5 : STM32L4Q5QGIx and STM32L4Q5AGIx
      - Eliminating Flash device and rename it to STM32L4S9VITx
      - Updating svd files: STM32L4x1 and STM32L412
      CMSIS-Driver:
      - Added I2C driver
      - USART:
      -- Added Hardware Flow Control RTS/CTS
      - MCI:
      -- Added DMA support for Transmit
      -- Added MCI driver for STM32L4Plus devices (STM32L4Px, STM32L4Rx, STM32L4Sx, STM32L4Qx)
    </release>
    <release version="2.3.0" date="2019-12-20">
      Updated STM32CubeL4 Firmware to version 1.15.0 (requires STM32CubeMX 5.5.0 or higher)
      Added device support for STM32L4P5 and STM32L4Q5 Series (reworked device descriptions)
      Flash Programming:
      - Added support to the OSPI loader for the STM32L4P5x Disco Board and STM32L4Pxx/L4Qxx.
      - Corrected: STM32L4Rx dualbank erase function
     Package Description (pdsc):
      - Added capability to launch the Option Byte Loading after a Flash Download.
      - Added new STM32Cube HAL Components: MMC, PKA and PSSI.
      - Added new STM32Cube LL Component: PKA.
      - Added a patch to stm32l4xx_hal_def.h to support ARM Compiler 6.
      - FrameworkCubeMX_gpdsc.ftl: Added support for Timebase Source TIMx.
      CMSIS-Driver:
      - USB Device:
      -- Updated USBD_EndpointConfigure function to check that maximum packet size requested fits into configured FIFO (compile time configured).
      -- Added driver for STM32L412, STM32L422, STM32L432, STM32L433, STM32L442, STM32L443, STM32L452 and STM32L462 devices.
      Board support:
      - Updated examples with CMSIS-RTOS terminating app_main thread with osThreadExit() to avoid endless loop.
      - Added B-L475E-IOT01 board.
      - Added Blinky Low Power for STM32L476G-EVAL board.
    </release>
    <release version="2.2.0" date="2019-01-11">
      Corrected: launching STM32CubeMX via "play" button for existing projects overwrites with a new STM32CubeMX project file instead of loading it.
      CMSIS Driver:
      - SPI: Removed __HAL_SPI_ENABLE from SPI_Control function.
    </release>
    <release version="2.1.0" date="2018-12-18">
      This DFP requires STM32CubeMX V5.0 and STM32Cube_FW_L4 V1.13.0 or higher to be installed.
      This pack only contains 'Drivers', 'Documentation' and 'Fonts' from Firmware Library pack.
      New projects require the component 'Device:STM32Cube Framework:STM32CubeMX' for configuration of pins and clocks.
      Device support:
      - Added STM32L412, STM32L422 device support.
      - Added some STM32L4R device variants.
      - Added STM32L4R 1024KB Flash variants.
      - Added device STM32L496VE.
      - Corrected dbgconf file selection.
      CMSIS Driver:
      - SPI: Corrected Slave select handling.
      - USART: Corrected UARTx/USARTx related typing mistakes.
      - USB Device:
      -- Updated to be compliant with HAL Driver version 1.9.0.
      -- USB Device: Corrected transmitted count for non-control IN endpoints.
      - USB Host: Corrected Device Family name in USBH CMSIS driver description.
      STM32CubeMX integration - MX_Device.h generation:
      - Updated parsing of USART virtual mode.
      - Updated generation of macros: Added handling for '(' and ')' symbols.
      Board example projects:
      - Updated Blinky example projects.
      - Updated board support LED_*.c files.
    </release>
    <release version="2.0.0" date="2017-10-06">
      This DFP requires STM32CubeMX V4.22.1 and STM32Cube_FW_L4 V1.9.0 or higher to be installed.
      Reduced overall pack size by extracting only 'Drivers', 'Documentation' and 'Fonts' from Firmware Library pack.
      Updated documentation for STM32Cube Framework usage.
      - New projects require the component 'Device:STM32Cube Framework:STM32CubeMX' for configuration of pins and clocks.
      Device support:
      - Added STM32L4Rx, STM32L4Sx device support.
      CMSIS Driver:
      - Added USART driver.
      - Added SPI driver.
      - Added USB Host and Device drivers without CMSIS-RTOS dependency.
      Example projects:
      - Introducing debug and release project targets focussing on debug visibility versus application performance.
      - Added STM32L4R9I-Eval board support.
      - Updated STM32L476G-EVAL board support.
      - Updated STM32L496G-DISCO board support.
    </release>
    <release version="1.5.0" date="2017-06-19">
      Added STM32CubeMX support based on STM32Cube_FW_L4_V1.8.0
      - Removed large media files to reduce the overall pack size
      - Added a patch to stm32l4xx_hal_def.h to support ARM Compiler 6.
      Added STM32L442 basic device support.
      Added STM32L496G-Discovery Board Support:
      - Added File_Demo Example
      - Added RTOS Blinky example
      Updated documentation.
      Updated Flash Programming Algorithms.
      Updated Pack Description (pdsc)
      - Added debug sequences and debug configuration
      - Corrected SRAM1/SRAM2 settings.
    </release>
    <release version="1.4.0" date="2017-02-24">
      Added basic device support for subfamilies STM32L4A6 and STM32L496
      Updated device support files to version V1.2.0 (except subfamilies STM32L4A6, STM32L496)
      Added QUADSPI peripheral to STM32L4x2.svd, STM32L4x3.svd
    </release>
    <release version="1.3.0" date="2016-11-14">
      Added device support for subfamilies STM32L462 STM32L452, STM32L451
      Updated documentation.
    </release>
    <release version="1.2.0" date="2016-03-03">
      Added device support for subfamilies STM32L431, STM32L432, STM32L433, STM32L443
      Updated documentation.
    </release>
    <release version="1.1.0" date="2016-02-19">
      Updated device support files and documentation
    </release>
    <release version="1.0.0" date="2015-07-28">
      Initial version of STM32L4 Device Family Pack.
    </release>
  </releases>

  <keywords>
    <!-- keywords for indexing -->
    <keyword>ST</keyword>
    <keyword>Device Support</keyword>
    <keyword>Device Family Package STMicroelectronics</keyword>
    <keyword>STM32L4</keyword>
    <keyword>STM32L4xx</keyword>
    <keyword>STM32L4+</keyword>
    <keyword>STM32L4P5x</keyword>
    <keyword>STM32L4Q5x</keyword>
  </keywords>

  <devices>
    <family Dfamily="STM32L4 Series" Dvendor="STMicroelectronics:13">
      <processor Dcore="Cortex-M4" DcoreVersion="r0p1" Dclock="80000000" Ddsp="DSP" Dfpu="SP_FPU" Dmpu="MPU" Dendian="Little-endian"/>
      <book name="Documentation/dui0553a_cortex_m4_dgug.pdf" title="Cortex-M4 Generic User Guide"/>
      <algorithm name="CMSIS/Flash/STM32L4R9I_EVAL.FLM"              start="0x90000000" size="0x04000000" RAMstart="0x20000000" RAMsize="0x000A0000" default="0" />
      <algorithm name="CMSIS/Flash/STM32L4R9I_DISCO_OSPI1.FLM"       start="0x90000000" size="0x04000000" RAMstart="0x20000000" RAMsize="0x000A0000" default="0" />
      <algorithm name="CMSIS/Flash/STM32L4R9I_DISCO_OSPI2.FLM"       start="0x70000000" size="0x04000000" RAMstart="0x20000000" RAMsize="0x000A0000" default="0" />
      <algorithm name="CMSIS/Flash/STM32L4R9I-DK_PSRAM.FLM"          start="0x60000000" size="0x00400000" RAMstart="0x20000000" RAMsize="0x000A0000" default="0" />
      <algorithm name="CMSIS/Flash/MX25LM51245G_STM32L4P5-Disco.FLM" start="0x70000000" size="0x04000000" RAMstart="0x20000000" RAMsize="0x000A0000" default="0" />
      <algorithm name="CMSIS/Flash/APS6408L-3OB_STM32L4P5G-DK.FLM"   start="0x90000000" size="0x00080000" RAMstart="0x20000000" RAMsize="0x000A0000" default="0" />
      <algorithm name="CMSIS/Flash/N25Q128A_STM32L476-Disco.FLM"     start="0x90000000" size="0x01000000" RAMstart="0x20000000" RAMsize="0x000A0000" default="0" />

      <description>
    ST has built a new architecture to reach best-in-class ultra-low-power figures thanks to its high flexibility.
    STM32L4 MCUs have scored 176.7 in the standardized EEMBC ULPBench tests that compare the efficiency of ultra-low-power microcontrollers.
    Moreover, the STM32L4 series shatters performance limits in the ultra-low-power world.
    It delivers 100 DMIPS based on its ARM Cortex-M4 core with FPU and ST ART Accelerator at 80 MHz.
    STM32L4 microcontrollers offer dynamic voltage scaling to balance power consumption with processing demand, low-power peripherals (LP UART, LP timers) available
    in Stop mode, safety and security features, smart and numerous peripherals, advanced and low-power analog peripherals such as op amps, comparators, LCD, 12-bit DACs and
    16-bit ADCs (hardware oversampling).
      </description>

      <environment name="uv">
        <LMisc>--branchpatch=sdcomp-29491-629360</LMisc>
      </environment>

      <sequences>
        <!-- Override for Pre-Defined Sequences -->
        <sequence name="DebugDeviceUnlock">
          <block>
            Sequence("CheckID");
          </block>
        </sequence>

        <sequence name="DebugCoreStart">
          <block>
            // Replication of Standard Functionality
            Write32(0xE000EDF0, 0xA05F0001);                                        // Enable Core Debug via DHCSR
          </block>

          <block info="DbgMCU registers">
            Write32(0xE0042004, DbgMCU_CR);                                         // DBGMCU_CR: Configure MCU Debug
            Write32(0xE0042008, DbgMCU_APB1_Fz1);                                   // DBGMCU_APB1_FZ1: Configure APB1 Peripheral Freeze Behavior
            Write32(0xE004200C, DbgMCU_APB1_Fz2);                                   // DBGMCU_APB1_FZ2: Configure APB1 Peripheral Freeze Behavior
            Write32(0xE0042010, DbgMCU_APB2_Fz);                                    // DBGMCU_APB2_FZ: Configure APB2 Peripheral Freeze Behavior
          </block>
        </sequence>

        <sequence name="TraceStart">
          <block>
            __var traceSWO    = (__traceout &amp; 0x1) != 0;                        // SWO (asynchronous) Trace Selected?
            __var traceTPIU   = (__traceout &amp; 0x2) != 0;                        // TPIU (synchronous) Trace Selected?
          </block>

          <control if="traceSWO">
            <block>
              Sequence("EnableTraceSWO");                                           // Call SWO Trace Setup
            </block>
          </control>

          <control if="traceTPIU">
            <block>
              Sequence("EnableTraceTPIU");                                          // Call TPIU Trace Setup
            </block>
          </control>
        </sequence>

        <sequence name="TraceStop">
          <block>
            // Nothing required for SWO Trace
            __var traceSWO    = (__traceout &amp; 0x1) != 0;                        // SWO enabled?
            __var traceTPIU   = (__traceout &amp; 0x2) != 0;                        // Synchronous trace port enabled?
          </block>

          <control if="traceSWO">
            <block>
              Sequence("DisableTraceSWO");
            </block>
          </control>

          <control if="traceTPIU">
            <block>
              Sequence("DisableTraceTPIU");
            </block>
          </control>
        </sequence>

        <!-- User-Defined Sequences -->
        <sequence name="CheckID">
          <block>
            __var pidr1 = 0;
            __var pidr2 = 0;
            __var jep106id = 0;
            __var ROMTableBase = 0;

            __ap = 0;      // AHB-AP

            ROMTableBase = ReadAP(0xF8) &amp; ~0x3;

            pidr1 = Read32(ROMTableBase + 0x0FE4);
            pidr2 = Read32(ROMTableBase + 0x0FE8);
            jep106id = ((pidr2 &amp; 0x7) &lt;&lt; 4 ) | ((pidr1 &gt;&gt; 4) &amp; 0xF);
          </block>

          <control if="jep106id != 0x20">
            <block>
              Query(0, "Not a genuine ST Device! Abort connection", 1);
              Message(2, "Not a genuine ST Device! Abort connection.");
            </block>
          </control>
        </sequence>

        <sequence name="EnableTraceSWO">
          <block>
            __var dbgmcu_val       = 0;                                                   // DBGMCU_CR Value
            __var dbgmcu_trace_val = 0;                                                   // DBGMCU_CR Value

            dbgmcu_val        = Read32(0xE0042004) &amp; (~0xE0);                         // Read DBGMCU_CR and clear trace setup
            dbgmcu_trace_val  = (1 &lt;&lt; 5);                                           // Trace I/O Enable + Trace Mode Asynchronous

            Sequence("ConfigureTraceSWOPin");
          </block>

          <block info="configure Trace I/O Enable + Trace Mode Asynchronous">
            Write32(0xE0042004, dbgmcu_val | dbgmcu_trace_val);                           // Write DBGMCU_CR: Trace Settings
          </block>
        </sequence>

        <sequence name="DisableTraceSWO">
          <block>
            __var dbgmcu_val       = 0;                                                   // DBGMCU_CR Value
          </block>

          <block info="unconfigure Trace I/O Enable + Trace Mode Asynchronous">
            dbgmcu_val = Read32(0xE0042004) &amp; (~0xE0);                                // Read DBGMCU_CR and clear trace setup
            Write32(0xE0042004, dbgmcu_val);                                              // Write DBGMCU_CR: Trace Settings
          </block>
        </sequence>

        <sequence name="EnableTraceTPIU">
          <block>
            __var width            = (__traceout &amp; 0x003F0000) &gt;&gt; 16;
            __var dbgmcu_val       = 0;                                                   // DBGMCU_CR Value
            __var dbgmcu_trace_val = 0;                                                   // DBGMCU_CR Value

            dbgmcu_val        = Read32(0xE0042004) &amp; (~0xE0);                         // Read DBGMCU_CR and clear trace setup

            Sequence("ConfigureTraceTPIUPins");
          </block>

          <control if="width &gt;= 1" info="TPIU port width 1">
            <block info="configure Trace I/O Enable + Trace Mode Synchronous 1 bit">
              dbgmcu_trace_val  = (3 &lt;&lt; 5);
            </block>
          </control>

          <control if="width &gt;= 2" info="TPIU port width 2">
            <block info="configure Trace I/O Enable + Trace Mode Synchronous 2 bit">
              dbgmcu_trace_val  = (5 &lt;&lt; 5);
            </block>
          </control>

          <control if="width &gt;= 4" info="TPIU port width 4">
            <block info="configure Trace I/O Enable + Trace Mode Synchronous 4 bit">
              dbgmcu_trace_val  = (7 &lt;&lt; 5);
            </block>
          </control>

          <block info="configure Trace I/O Enable + Trace Mode Asynchronous">
            Write32(0xE0042004, dbgmcu_val | dbgmcu_trace_val);                           // Write DBGMCU_CR: Trace Settings
          </block>
        </sequence>

        <sequence name="DisableTraceTPIU">
          <block>
            __var dbgmcu_val       = 0;                                                   // DBGMCU_CR Value
          </block>

          <block info="unconfigure Trace I/O Enable + Trace Mode Synchronous">
            dbgmcu_val = Read32(0xE0042004) &amp; (~0xE0);                                // Read DBGMCU_CR and clear trace setup
            Write32(0xE0042004, dbgmcu_val);                                              // Write DBGMCU_CR: Trace Settings
          </block>
        </sequence>

        <sequence name="ConfigureTraceSWOPin">
          <block>
            __var pin     = 0;
            __var port    = 0;
            __var portAdr = 0;
            __var pos     = 0;

            __var SWO_Pin = 0x00010003;          // PB3
          </block>

          <!-- configure SWO -->
          <block info="configure SWO">
            pin     =               ((SWO_Pin            ) &amp; 0x0000FFFF);
            port    =               ((SWO_Pin &gt;&gt; 16) &amp; 0x0000FFFF);
            portAdr = 0x48000000 + (((SWO_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

            pos = pin * 2;
            Write32(0x4002104C,     ((Read32(0x4002104C    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB2ENR:   IO port clock enable
            Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
            Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
            Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
          </block>
          <control if="pin &lt;  8">
            <block>
              pos = ((pin    ) &amp; 7) * 4;
              Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
            </block>
          </control>
          <control if="pin &gt;= 8">
            <block>
              pos = ((pin - 8) &amp; 7) * 4;
              Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
            </block>
          </control>
        </sequence>

        <sequence name="ConfigureTraceTPIUPins">
          <block>
            __var pin     = 8;
            __var port    = 0;
            __var portAdr = 0;
            __var pos     = 0;

            __var width   = (__traceout &amp; 0x003F0000) &gt;&gt; 16;
          </block>

          <!-- configure TRACECLK -->
          <block info="configure TRACECLK">
            pin     =                (TraceClk_Pin            ) &amp; 0x0000FFFF;
            port    =                (TraceClk_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
            portAdr = 0x48000000 + (((TraceClk_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

            pos = pin * 2;
            Write32(0x4002104C,     ((Read32(0x4002104C    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB2ENR:   IO port clock enable
            Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
            Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
            Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
          </block>
          <control if="pin &lt;  8">
            <block>
              pos = ((pin    ) &amp; 7) * 4;
              Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
            </block>
          </control>
          <control if="pin &gt;= 8">
            <block>
              pos = ((pin - 8) &amp; 7) * 4;
              Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
            </block>
          </control>

          <control if="width &gt;= 1" info="TPIU port width 1">
            <!-- configure TRACED0 -->
            <block info="configure TRACED0">
              pin     =                (TraceD0_Pin            ) &amp; 0x0000FFFF;
              port    =                (TraceD0_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
              portAdr = 0x48000000 + (((TraceD0_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

              pos = pin * 2;
              Write32(0x4002104C,     ((Read32(0x4002104C    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB2ENR:   IO port clock enable
              Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
              Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
              Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
            </block>
            <control if="pin &lt;  8">
              <block>
                pos = ((pin    ) &amp; 7) * 4;
                Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
              </block>
            </control>
            <control if="pin &gt;= 8">
              <block>
                pos = ((pin - 8) &amp; 7) * 4;
                Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
              </block>
            </control>
          </control>

          <control if="width &gt;= 2" info="TPIU port width 2">
            <!-- configure TRACED1 -->
            <block info="configure TRACED1">
              pin     =                (TraceD1_Pin            ) &amp; 0x0000FFFF;
              port    =                (TraceD1_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
              portAdr = 0x48000000 + (((TraceD1_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

              pos = pin * 2;
              Write32(0x4002104C,     ((Read32(0x4002104C    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB2ENR:   IO port clock enable
              Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
              Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
              Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
            </block>
            <control if="pin &lt;  8">
              <block>
                pos = ((pin    ) &amp; 7) * 4;
                Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
              </block>
            </control>
            <control if="pin &gt;= 8">
              <block>
                pos = ((pin - 8) &amp; 7) * 4;
                Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
              </block>
            </control>
          </control>

          <control if="width &gt;= 4" info="TPIU port width 4">
            <!-- configure TRACED2 -->
            <block info="configure TRACED2">
              pin     =                (TraceD2_Pin            ) &amp; 0x0000FFFF;
              port    =                (TraceD2_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
              portAdr = 0x48000000 + (((TraceD2_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

              pos = pin * 2;
              Write32(0x4002104C,     ((Read32(0x4002104C    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB2ENR:   IO port clock enable
              Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
              Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
              Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
            </block>
            <control if="pin &lt;  8">
              <block>
                pos = ((pin    ) &amp; 7) * 4;
                Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
              </block>
            </control>
            <control if="pin &gt;= 8">
              <block>
                pos = ((pin - 8) &amp; 7) * 4;
                Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
              </block>
            </control>

            <!-- configure TRACED3 -->
            <block info="configure TRACED3">
              pin     =                (TraceD3_Pin            ) &amp; 0x0000FFFF;
              port    =                (TraceD3_Pin &gt;&gt; 16) &amp; 0x0000FFFF;
              portAdr = 0x48000000 + (((TraceD3_Pin &gt;&gt; 16) &amp; 0x0000FFFF) * 0x400);

              pos = pin * 2;
              Write32(0x4002104C,     ((Read32(0x4002104C    )                         ) | (1 &lt;&lt; port)) );  // RCC_AHB2ENR:   IO port clock enable
              Write32(portAdr + 0x00, ((Read32(portAdr + 0x00) &amp; ~( 3 &lt;&lt; pos)) | (2 &lt;&lt; pos )) );  // GPIOx_MODER:   Set Mode (Alternate Function)
              Write32(portAdr + 0x08, ((Read32(portAdr + 0x08)                         ) | (3 &lt;&lt; pos )) );  // GPIOx_OSPEEDR: Set Speed (Very High Speed)
              Write32(portAdr + 0x0C, ((Read32(portAdr + 0x0C) &amp; ~( 3 &lt;&lt; pos))                    ) );  // GPIOx_PUPDR:   Set I/O to no pull-up/pull-down
            </block>
            <control if="pin &lt;  8">
              <block>
                pos = ((pin    ) &amp; 7) * 4;
                Write32(portAdr + 0x20, ((Read32(portAdr + 0x20) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRL:    Alternate Function to AF0
              </block>
            </control>
            <control if="pin &gt;= 8">
              <block>
                pos = ((pin - 8) &amp; 7) * 4;
                Write32(portAdr + 0x24, ((Read32(portAdr + 0x24) &amp; ~(15 &lt;&lt; pos))                    ) );  // GPIOx_AFRH:    Alternate Function to AF0
              </block>
            </control>
          </control>
        </sequence>

        <!-- default DebugPortStop extended with Option Byte Loading capability -->
        <sequence name="DebugPortStop">
          <block>
            __var connectionFlash = ( __connection &amp; 0xF ) == 2 ;
            __var FLASH_BASE = 0x40022000 ;
            __var FLASH_CR = FLASH_BASE + 0x14 ;
            __var OBL_LAUNCH_BIT = ( 1 &lt;&lt; 27 ) ;
            __var LOCK_BIT = ( 1 &lt;&lt; 31 ) ;
            __var OPTLOCK_BIT = ( 1 &lt;&lt; 30 ) ;
            __var FLASH_KEYR = FLASH_BASE + 0x08 ;
            __var FLASH_KEY1 = 0x45670123 ;
            __var FLASH_KEY2 = 0xCDEF89AB ;
            __var FLASH_OPTKEYR = FLASH_BASE + 0x0C ;
            __var FLASH_OPTKEY1 = 0x08192A3B ;
            __var FLASH_OPTKEY2 = 0x4C5D6E7F ;
            __var FLASH_CR_Value = 0 ;
            __var DoDebugPortStop = 1 ;
            __var DP_CTRL_STAT = 0x4 ;
            __var DP_SELECT = 0x8 ;
          </block>

          <control if="connectionFlash &amp;&amp; DoOptionByteLoading">
            <block>
              // unlock the FLASH_CR
              Write32( FLASH_KEYR, FLASH_KEY1 ) ;
              Write32( FLASH_KEYR, FLASH_KEY2 ) ;
              // unlock the option byte block
              Write32( FLASH_OPTKEYR, FLASH_OPTKEY1 ) ;
              Write32( FLASH_OPTKEYR, FLASH_OPTKEY2 ) ;
              FLASH_CR_Value = Read32( FLASH_CR ) ;
            </block>
            <control if="!( FLASH_CR_Value &amp; ( ( LOCK_BIT ) | ( OPTLOCK_BIT ) ) )">
              <block>
                DoDebugPortStop = 0 ;
                __errorcontrol = 1 ;
                // write OBL_LAUNCH bit (causes a reset)
                Write32( FLASH_CR, FLASH_CR_Value | ( OBL_LAUNCH_BIT ) ) ;
                __errorcontrol = 0 ;
              </block>
            </control>
          </control>
          <control if="DoDebugPortStop">
            <block>
              // Switch to DP Register Bank 0
              WriteDP(DP_SELECT, 0x00000000);
              // Power Down Debug port
              WriteDP(DP_CTRL_STAT, 0x00000000);
            </block>
          </control>
        </sequence>
      </sequences>

      <!-- device features -->
      <feature type="WDT"           n="2"/>
      <feature type="RTC"           n="32768"/>
      <feature type="I2S"           n="2"/>
      <feature type="Temp"          n="-40"     m="85"/>

      <!-- ************************  Subfamily 'STM32L412' ***** -->
      <subFamily DsubFamily="STM32L412">
        <book name="Documentation/DM00151940.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual" />
        <book name="Documentation/DM00481909.pdf" title="STM32L412xx Data Sheet" />

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L412xx"/>
        <debug svd="CMSIS/SVD/STM32L412.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L41x_42x.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                   id="IRAM1"  start="0x20000000" size="0x00008000" init="0" default="1"/>
        <memory                                   id="IRAM2"  start="0x10000000" size="0x00002000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM"    start="0x1FFF7800" size="0x00000014"          default="0"/>

        <feature type="Timer"    n="10"   m="16"/>
        <feature type="Timer"    n="1"    m="32"/>
        <feature type="ADC"      n="1"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"                  name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="4"    m="11250000"/>
        <feature type="USBD"     n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.71" m="3.60"/>

        <!-- ################ 64 KB ################ -->
        <!-- ***** Device 'STM32L412C8Tx' ***** -->
        <device Dname="STM32L412C8Tx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_64.FLM"     start="0x08000000" size="0x00010000"             default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L412C8Ux' ***** -->
        <device Dname="STM32L412C8Ux">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_64.FLM"     start="0x08000000" size="0x00010000"             default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L412K8Tx' ***** -->
        <device Dname="STM32L412K8Tx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_64.FLM"     start="0x08000000" size="0x00010000"             default="1"/>
          <feature type="QFP" n="32"/>
        </device>
        <!-- ***** Device 'STM32L412K8Ux' ***** -->
        <device Dname="STM32L412K8Ux">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_64.FLM"     start="0x08000000" size="0x00010000"             default="1"/>
          <feature type="QFN" n="32"/>
        </device>
        <!-- ***** Device 'STM32L412R8Tx' ***** -->
        <device Dname="STM32L412R8Tx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_64.FLM"     start="0x08000000" size="0x00010000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L412R8Ix' ***** -->
        <device Dname="STM32L412R8Ix">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_64.FLM"     start="0x08000000" size="0x00010000"             default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L412T8Yx' ***** -->
        <device Dname="STM32L412T8Yx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_64.FLM"     start="0x08000000" size="0x00010000"             default="1"/>
          <feature type="CSP" n="36"/>
        </device>

        <!-- ################ 128 KB ################ -->
        <!-- ***** Device 'STM32L412CBTx' ***** -->
        <device Dname="STM32L412CBTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L412CBTxP' ***** -->
        <device Dname="STM32L412CBTxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFP" n="48" />
        </device>
        <!-- ***** Device 'STM32L412CBUx' ***** -->
        <device Dname="STM32L412CBUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L412CBUxP' ***** -->
        <device Dname="STM32L412CBUxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFP" n="48" />
        </device>
        <!-- ***** Device 'STM32L412KBTx' ***** -->
        <device Dname="STM32L412KBTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFP" n="32"/>
        </device>
        <!-- ***** Device 'STM32L412KBUx' ***** -->
        <device Dname="STM32L412KBUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFN" n="32"/>
        </device>
        <!-- ***** Device 'STM32L412RBTx' ***** -->
        <device Dname="STM32L412RBTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L412RBTxP' ***** -->
        <device Dname="STM32L412RBTxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L412RBIx' ***** -->
        <device Dname="STM32L412RBIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L412RBIxP' ***** -->
        <device Dname="STM32L412RBIxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L412TBYx' ***** -->
        <device Dname="STM32L412TBYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="CSP" n="36"/>
        </device>
        <!-- ***** Device 'STM32L412TBYxP' ***** -->
        <device Dname="STM32L412TBYxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="CSP" n="36" />
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L422' ***** -->
      <subFamily DsubFamily="STM32L422">
        <book name="Documentation/DM00151940.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="Documentation/DM00481919.pdf" title="STM32L422xx Data Sheet"/>

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L422xx"/>
        <debug svd="CMSIS/SVD/STM32L412.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L41x_42x.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x00008000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00002000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <feature type="Timer"    n="10"   m="16"/>
        <feature type="Timer"    n="1"    m="32"/>
        <feature type="ADC"      n="1"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"                  name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="4"    m="11250000"/>
        <feature type="USBD"     n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.71" m="3.60"/>

        <!-- ################ 128 KB ################ -->
        <!-- ***** Device 'STM32L422CBTx' ***** -->
        <device Dname="STM32L422CBTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L422CBUx' ***** -->
        <device Dname="STM32L422CBUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L422KBTx' ***** -->
        <device Dname="STM32L422KBTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFP" n="32"/>
        </device>
        <!-- ***** Device 'STM32L422KBUx' ***** -->
        <device Dname="STM32L422KBUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFN" n="32"/>
        </device>
        <!-- ***** Device 'STM32L422RBIx' ***** -->
        <device Dname="STM32L422RBIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="BGA" n="64" />
        </device>
        <!-- ***** Device 'STM32L422RBTx' ***** -->
        <device Dname="STM32L422RBTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFP" n="64" />
        </device>
        <!-- ***** Device 'STM32L422TBYx' ***** -->
        <device Dname="STM32L422TBYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00008000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="CSP" n="36"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L431' ***** -->
      <subFamily DsubFamily="STM32L431">
        <book name="Documentation/DM00151940.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="Documentation/DM00257211.pdf" title="STM32L431xx Data Sheet"/>

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L431xx"/>
        <debug svd="CMSIS/SVD/STM32L4x1.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x0000C000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00004000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <feature type="Timer"    n="10"   m="16"/>
        <feature type="Timer"    n="1"    m="32"/>
        <feature type="ADC"      n="1"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="1"                  name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="4"    m="11250000"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.71" m="3.60"/>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L431CCTx' ***** -->
        <device Dname="STM32L431CCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="48"/>

        </device>
        <!-- ***** Device 'STM32L431CCUx' ***** -->
        <device Dname="STM32L431CCUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFN" n="48"/>

        </device>
        <!-- ***** Device 'STM32L431CCYx' ***** -->
        <device Dname="STM32L431CCYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="CSP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L431KCUx' ***** -->
        <device Dname="STM32L431KCUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFN" n="32"/>
        </device>
        <!-- ***** Device 'STM32L431RCTx' ***** -->
        <device Dname="STM32L431RCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L431RCYx' ***** -->
        <device Dname="STM32L431RCYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L431RCIx' ***** -->
        <device Dname="STM32L431RCIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L431VCTx' ***** -->
        <device Dname="STM32L431VCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L431VCIx' ***** -->
        <device Dname="STM32L431VCIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="BGA" n="100"/>
        </device>

        <!-- ################ 128 KB ################ -->
        <!-- ***** Device 'STM32L431CBTx' ***** -->
        <device Dname="STM32L431CBTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L431CBUx' ***** -->
        <device Dname="STM32L431CBUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L431CBYx' ***** -->
        <device Dname="STM32L431CBYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="CSP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L431KBUx' ***** -->
        <device Dname="STM32L431KBUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFN" n="32"/>
        </device>
        <!-- ***** Device 'STM32L431RBTx' ***** -->
        <device Dname="STM32L431RBTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L431RBYx' ***** -->
        <device Dname="STM32L431RBYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L431RBIx' ***** -->
        <device Dname="STM32L431RBIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="BGA" n="64"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L432' ***** -->
      <subFamily DsubFamily="STM32L432">
        <book name="Documentation/DM00151940.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="Documentation/DM00257205.pdf" title="STM32L432KB STM3L432KC Data Sheet"/>

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L432xx"/>
        <debug svd="CMSIS/SVD/STM32L4x2.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x0000C000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00004000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <feature type="Timer"    n="10"   m="16"/>
        <feature type="Timer"    n="1"    m="32"/>
        <feature type="ADC"      n="1"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="2"/>
        <feature type="ComOther" n="1"                  name="SAI Interface"/>
        <feature type="I2C"      n="2"/>
        <feature type="USART"    n="3"    m="11250000"/>
        <feature type="USBD"     n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.71" m="3.60"/>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L432KCUx' ***** -->
        <device Dname="STM32L432KCUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFN" n="32"/>
        </device>

        <!-- ################ 128 KB ################ -->
        <!-- ***** Device 'STM32L432KBUx' ***** -->
        <device Dname="STM32L432KBUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFN" n="32"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L433' ***** -->
      <subFamily DsubFamily="STM32L433">
        <book name="Documentation/DM00151940.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="Documentation/DM00257192.pdf" title="STM32L433xx Data Sheet"/>

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L433xx"/>
        <debug svd="CMSIS/SVD/STM32L4x3.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x0000C000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00004000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <feature type="Timer"    n="10"   m="16"/>
        <feature type="Timer"    n="1"    m="32"/>
        <feature type="ADC"      n="1"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"                  name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="4"    m="11250000"/>
        <feature type="USBD"     n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.71" m="3.60"/>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L433CCTx' ***** -->
        <device Dname="STM32L433CCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L433CCUx' ***** -->
        <device Dname="STM32L433CCUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L433CCYx' ***** -->
        <device Dname="STM32L433CCYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="CSP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L433RCIx' ***** -->
        <device Dname="STM32L433RCIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="BGA" n="64" />
        </device>
        <!-- ***** Device 'STM32L433RCTx' ***** -->
        <device Dname="STM32L433RCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L433RCTxP' ***** -->
        <device Dname="STM32L433RCTxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="64" />
        </device>
        <!-- ***** Device 'STM32L433RCYx' ***** -->
        <device Dname="STM32L433RCYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="CSP" n="64" />
        </device>
        <!-- ***** Device 'STM32L433VCTx' ***** -->
        <device Dname="STM32L433VCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L433VCIx' ***** -->
        <device Dname="STM32L433VCIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="BGA" n="100"/>
        </device>

        <!-- ################ 128 KB ################ -->
        <!-- ***** Device 'STM32L433CBTx' ***** -->
        <device Dname="STM32L433CBTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L433CBUx' ***** -->
        <device Dname="STM32L433CBUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L433CBYx' ***** -->
        <device Dname="STM32L433CBYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="CSP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L433RBTx' ***** -->
        <device Dname="STM32L433RBTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L433RBYx' ***** -->
        <device Dname="STM32L433RBYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L433RBIx' ***** -->
        <device Dname="STM32L433RBIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_128.FLM"    start="0x08000000" size="0x00020000"             default="1"/>
          <feature type="BGA" n="64"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L442' ***** -->
      <subFamily DsubFamily="STM32L442">
        <book name="Documentation/DM00151940.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="Documentation/DM00257195.pdf" title="STM32L442KC  Data Sheet"/>

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L442xx"/>
        <debug svd="CMSIS/SVD/STM32L4x2.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x0000C000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00004000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <feature type="Timer"    n="10"   m="16"/>
        <feature type="Timer"    n="1"    m="32"/>
        <feature type="ADC"      n="1"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"                  name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="4"    m="11250000"/>
        <feature type="USBD"     n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.71" m="3.60"/>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L442KCUx' ***** -->
        <device Dname="STM32L442KCUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFN" n="48" />
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L443' ***** -->
      <subFamily DsubFamily="STM32L443">
        <book name="Documentation/DM00151940.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="Documentation/DM00254865.pdf" title="STM32L443CC STM32L443RC STM32L443VC Data Sheet"/>

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L443xx"/>
        <debug svd="CMSIS/SVD/STM32L4x3.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x0000C000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00004000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <feature type="Timer"    n="10"   m="16"/>
        <feature type="Timer"    n="1"    m="32"/>
        <feature type="ADC"      n="1"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"                  name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="4"    m="11250000"/>
        <feature type="USBD"     n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.71" m="3.60"/>

        <!-- ***** Device 'STM32L443CCTx' ***** -->
        <device Dname="STM32L443CCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L443CCUx' ***** -->
        <device Dname="STM32L443CCUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L443CCYx' ***** -->
        <device Dname="STM32L443CCYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="CSP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L443RCTx' ***** -->
        <device Dname="STM32L443RCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L443RCYx' ***** -->
        <device Dname="STM32L443RCYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L443RCIx' ***** -->
        <device Dname="STM32L443RCIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L443VCTx' ***** -->
        <device Dname="STM32L443VCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L443VCIx' ***** -->
        <device Dname="STM32L443VCIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x0000C000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="BGA" n="100"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L451' ***** -->
      <subFamily DsubFamily="STM32L451">
        <book name="Documentation/DM00151940.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="Documentation/DM00340475.pdf" title="STM32L451xx Data Sheet"/>

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L451xx"/>
        <debug svd="CMSIS/SVD/STM32L4x1.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x00020000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00008000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L451RETx' ***** -->
        <device Dname="STM32L451RETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L451REYx' ***** -->
        <device Dname="STM32L451REYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L451REIx' ***** -->
        <device Dname="STM32L451REIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L451CEUx' ***** -->
        <device Dname="STM32L451CEUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L451VETx' ***** -->
        <device Dname="STM32L451VETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L451VEIx' ***** -->
        <device Dname="STM32L451VEIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="BGA" n="100"/>
        </device>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L451RCTx' ***** -->
        <device Dname="STM32L451RCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L451RCYx' ***** -->
        <device Dname="STM32L451RCYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L451RCIx' ***** -->
        <device Dname="STM32L451RCIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L451CCUx' ***** -->
        <device Dname="STM32L451CCUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L451VCTx' ***** -->
        <device Dname="STM32L451VCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L451VCIx' ***** -->
        <device Dname="STM32L451VCIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="BGA" n="100"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L452' ***** -->
      <subFamily DsubFamily="STM32L452">
        <book name="Documentation/DM00151940.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="Documentation/DM00340549.pdf" title="STM32L452xx Data Sheet"/>

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L452xx"/>
        <debug svd="CMSIS/SVD/STM32L4x2.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

<!-- correct memory layout
          <memory name="SRAM1"       access="rwx" start="0x20000000" size="0x00020000" default="1" init="0"/>
          <memory name="SRAM2"       access="rwx" start="0x20020000" size="0x00008000" default="1" init="0"/>
          <memory name="SRAM2alias"  access="rwx" start="0x10000000" size="0x00008000" default="0" alias="SRAM2"/>
  -->

        <memory                                  id="IRAM1"  start="0x20000000" size="0x00020000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00008000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L452RETx' ***** -->
        <device Dname="STM32L452RETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L452RETxP' ***** -->
        <device Dname="STM32L452RETxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="64" />
        </device>
        <!-- ***** Device 'STM32L452REYx' ***** -->
        <device Dname="STM32L452REYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L452REIx' ***** -->
        <device Dname="STM32L452REIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L452CEUx' ***** -->
        <device Dname="STM32L452CEUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L452VETx' ***** -->
        <device Dname="STM32L452VETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L452VEIx' ***** -->
        <device Dname="STM32L452VEIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="BGA" n="100"/>
        </device>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L452RCTx' ***** -->
        <device Dname="STM32L452RCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L452RCYx' ***** -->
        <device Dname="STM32L452RCYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L452RCIx' ***** -->
        <device Dname="STM32L452RCIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L452CCUx' ***** -->
        <device Dname="STM32L452CCUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L452VCTx' ***** -->
        <device Dname="STM32L452VCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L452VCIx' ***** -->
        <device Dname="STM32L452VCIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="BGA" n="100"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L462' ***** -->
      <subFamily DsubFamily="STM32L462">
        <book name="Documentation/DM00151940.pdf" title="STM32L41xxx STM32L42xxx STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx Reference Manual"/>
        <book name="Documentation/DM00340637.pdf" title="STM32L462CE STM32L462RE STM32L462VE Data Sheet"/>

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L462xx"/>
        <debug svd="CMSIS/SVD/STM32L4x2.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L43x_44x_45x_46x.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
        </debugvars>

        <memory id="IRAM1"                                 start="0x20000000" size="0x00020000" init="0" default="1"/>
        <memory id="IRAM2"                                 start="0x10000000" size="0x00008000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_SB_OPT.FLM" start="0x1FFF7800" size="0x00000014"          default="0"/>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L462RETx' ***** -->
        <device Dname="STM32L462RETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L462REYx' ***** -->
        <device Dname="STM32L462REYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="CSP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L462REIx' ***** -->
        <device Dname="STM32L462REIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="BGA" n="64"/>
        </device>
        <!-- ***** Device 'STM32L462CEUx' ***** -->
        <device Dname="STM32L462CEUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFN" n="48"/>
        </device>
        <!-- ***** Device 'STM32L462VETx' ***** -->
        <device Dname="STM32L462VETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L462VEIx' ***** -->
        <device Dname="STM32L462VEIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="BGA" n="100"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L471' ***** -->
      <subFamily DsubFamily="STM32L471">
        <book name="Documentation/DM00083560.pdf" title="STM32L47xxx, STM32L48xxx, STM32L49xxx and STM32L4Axxx Reference Manual" />
        <book name="Documentation/DM00149404.pdf" title="STM32L471xx Data Sheet"/>

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L471xx"/>
        <debug svd="CMSIS/SVD/STM32L4x1.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4x1.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x00018000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00008000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_DB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <feature type="Timer"    n="14"   m="16"/>
        <feature type="Timer"    n="2"    m="32"/>
        <feature type="ADC"      n="2"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"                   name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="6"    m="11250000"/>
        <feature type="USBOTG"   n="2"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.80" m="3.60"/>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L471RETx' ***** -->
        <device Dname="STM32L471RETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"     start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L471VETx' ***** -->
        <device Dname="STM32L471VETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L471QEIx' ***** -->
        <device Dname="STM32L471QEIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L471ZETx' ***** -->
        <device Dname="STM32L471ZETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L471RGTx' ***** -->
        <device Dname="STM32L471RGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L471VGTx' ***** -->
        <device Dname="STM32L471VGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L471QGIx' ***** -->
        <device Dname="STM32L471QGIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L471ZGTx' ***** -->
        <device Dname="STM32L471ZGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L471ZGJx' ***** -->
        <device Dname="STM32L471ZGJx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="BGA" n="144" />
        </device>
        <!-- ***** Device 'STM32L471ZEJx' ***** -->
        <device Dname="STM32L471ZEJx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="BGA" n="144" />
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L475' ***** -->
      <subFamily DsubFamily="STM32L475">
        <book name="Documentation/DM00083560.pdf" title="STM32L47xxx, STM32L48xxx, STM32L49xxx and STM32L4Axxx Reference Manual" />
        <book name="Documentation/DM00172872.pdf" title="STM32L475xx Data Sheet"/>

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L475xx"/>
        <debug svd="CMSIS/SVD/STM32L4x5.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4x5_4x6.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x00018000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00008000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_DB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <feature type="Timer"    n="14"   m="16"/>
        <feature type="Timer"    n="2"    m="32"/>
        <feature type="ADC"      n="2"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"               name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="6"    m="11250000"/>
        <feature type="USBOTG"   n="2"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.80" m="3.60"/>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L475RCTx' ***** -->
        <device Dname="STM32L475RCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L475VCTx' ***** -->
        <device Dname="STM32L475VCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L475RETx' ***** -->
        <device Dname="STM32L475RETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"     start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="64" />
        </device>
        <!-- ***** Device 'STM32L475VETx' ***** -->
        <device Dname="STM32L475VETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"     start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L475RGTx' ***** -->
        <device Dname="STM32L475RGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"    start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L475VGTx' ***** -->
        <device Dname="STM32L475VGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"    start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L476' ***** -->
      <subFamily DsubFamily="STM32L476">
        <book name="Documentation/DM00083560.pdf" title="STM32L47xxx, STM32L48xxx, STM32L49xxx and STM32L4Axxx Reference Manual" />
        <book name="Documentation/DM00108832.pdf" title="STM32L476xx Data Sheet"/>

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L476xx"/>
        <debug svd="CMSIS/SVD/STM32L4x6.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4x5_4x6.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x00018000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00008000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_DB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <feature type="Timer"    n="14"   m="16"/>
        <feature type="Timer"    n="2"    m="32"/>
        <feature type="ADC"      n="3"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"                  name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="6"    m="11250000"/>
        <feature type="USBOTG"   n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.80" m="3.60"/>

        <!-- ################ 256 KB ################ -->
        <!-- ***** Device 'STM32L476RCTx' ***** -->
        <device Dname="STM32L476RCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L476VCTx' ***** -->
        <device Dname="STM32L476VCTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"    start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L476RETx' ***** -->
        <device Dname="STM32L476RETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L476JEYx' ***** -->
        <device Dname="STM32L476JEYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="CSP" n="72"/>
        </device>
        <!-- ***** Device 'STM32L476MEYx' ***** -->
        <device Dname="STM32L476MEYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="CSP" n="81"/>
        </device>
        <!-- ***** Device 'STM32L476VETx' ***** -->
        <device Dname="STM32L476VETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L476QEIx' ***** -->
        <device Dname="STM32L476QEIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L476ZETx' ***** -->
        <device Dname="STM32L476ZETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L476RGTx' ***** -->
        <device Dname="STM32L476RGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L476ZGTx' ***** -->
        <device Dname="STM32L476ZGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L476ZGTxP' ***** -->
        <device Dname="STM32L476ZGTxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="QFP" n="144" />
        </device>
        <!-- ***** Device 'STM32L476JGYx' ***** -->
        <device Dname="STM32L476JGYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="CSP" n="72"/>
        </device>
        <!-- ***** Device 'STM32L476JGYxP' ***** -->
        <device Dname="STM32L476JGYxP">
          <memory name="Main_Flash" access="rx" id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"      access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"  start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="CSP" n="72" />
        </device>
        <!-- ***** Device 'STM32L476MGYx' ***** -->
        <device Dname="STM32L476MGYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="CSP" n="81"/>
        </device>
        <!-- ***** Device 'STM32L476VGTx' ***** -->
        <device Dname="STM32L476VGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L476QGIx' ***** -->
        <device Dname="STM32L476QGIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L476ZGJx' ***** -->
        <device Dname="STM32L476ZGJx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="BGA" n="144" />
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L485' ***** -->
      <subFamily DsubFamily="STM32L485">
        <book name="Documentation/DM00083560.pdf" title="STM32L47xxx, STM32L48xxx, STM32L49xxx and STM32L4Axxx Reference Manual" />
        <!--book name="Documentation/DM00108833.pdf" title="STM32L486xx Data Sheet"/-->

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L485xx"/>
        <debug svd="CMSIS/SVD/STM32L4x5.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4x5_4x6.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x00018000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00008000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_DB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <feature type="Timer"    n="14"   m="16"/>
        <feature type="Timer"    n="2"    m="32"/>
        <feature type="ADC"      n="2"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"               name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="6"    m="11250000"/>
        <feature type="USBOTG"   n="2"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.80" m="3.60"/>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L485JCYx' ***** -->
        <device Dname="STM32L485JCYx">
          <memory name="Main_Flash" access="rx"   id="IROM1"  start="0x08000000" size="0x00040000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx"  id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_256.FLM"     start="0x08000000" size="0x00040000"             default="1"/>
          <feature type="CSP" n="72"/>
        </device>
        <!-- ***** Device 'STM32L485JEYx' ***** -->
        <device Dname="STM32L485JEYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature type="CSP" n="72" />
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L486' ***** -->
      <subFamily DsubFamily="STM32L486">
        <book name="Documentation/DM00083560.pdf" title="STM32L47xxx, STM32L48xxx, STM32L49xxx and STM32L4Axxx Reference Manual" />
        <book name="Documentation/DM00108833.pdf" title="STM32L486xx Data Sheet"/>

        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"  define="STM32L486xx"/>
        <debug svd="CMSIS/SVD/STM32L4x6.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4x5_4x6.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x00018000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00008000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_DB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <feature type="Timer"    n="14"   m="16"/>
        <feature type="Timer"    n="2"    m="32"/>
        <feature type="ADC"      n="3"    m="12"/>
        <feature type="DAC"      n="2"    m="12"/>
        <feature type="SPI"      n="3"/>
        <feature type="ComOther" n="2"               name="SAI Interface"/>
        <feature type="I2C"      n="3"/>
        <feature type="USART"    n="6"    m="11250000"/>
        <feature type="USBOTG"   n="1"/>
        <feature type="CAN"      n="1"/>
        <feature type="VCC"      n="1.80" m="3.60"/>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L486RGTx' ***** -->
        <device Dname="STM32L486RGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L486JGYx' ***** -->
        <device Dname="STM32L486JGYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="CSP" n="72"/>
        </device>
        <!-- ***** Device 'STM32L486VGTx' ***** -->
        <device Dname="STM32L486VGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L486QGIx' ***** -->
        <device Dname="STM32L486QGIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L486ZGTx' ***** -->
        <device Dname="STM32L486ZGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00018000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L496' ***** -->
      <subFamily DsubFamily="STM32L496">
        <book name="Documentation/DM00083560.pdf" title="STM32L47xxx, STM32L48xxx, STM32L49xxx and STM32L4Axxx Reference Manual" />
        <book name="Documentation/DM00284211.pdf" title="STM32L496xx Data Sheet"/>

        <compile define="STM32L496xx" header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"/>
        <debug svd="CMSIS/SVD/STM32L4x6.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4x5_4x6.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x00040000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00010000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_DB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L496RGTx' ***** -->
        <device Dname="STM32L496RGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="64" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L496RGTxP' ***** -->
        <device Dname="STM32L496RGTxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="64" type="QFP" />
        </device>
        <!-- ***** Device 'STM32L496VGTx' ***** -->
        <device Dname="STM32L496VGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="100" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L496VGTxP' ***** -->
        <device Dname="STM32L496VGTxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="100" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L496VGYx' ***** -->
        <device Dname="STM32L496VGYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="100" type="CSP"/>
        </device>
        <!-- ***** Device 'STM32L496VGYxP' ***** -->
        <device Dname="STM32L496VGYxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="100" type="CSP" />
        </device>
        <!-- ***** Device 'STM32L496WGYxP' ***** -->
        <device Dname="STM32L496WGYxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="1115" type="CSP"/>
        </device>
        <!-- ***** Device 'STM32L496QGIx' ***** -->
        <device Dname="STM32L496QGIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="132" type="BGA"/>
        </device>
        <!-- ***** Device 'STM32L496QGIxP' ***** -->
        <device Dname="STM32L496QGIxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="132" type="BGA" />
        </device>
        <!-- ***** Device 'STM32L496ZGTx' ***** -->
        <device Dname="STM32L496ZGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="144" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L496ZGTxP' ***** -->
        <device Dname="STM32L496ZGTxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="144" type="QFP" />
        </device>
        <!-- ***** Device 'STM32L496AGIx' ***** -->
        <device Dname="STM32L496AGIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="169" type="BGA"/>
        </device>
        <!-- ***** Device 'STM32L496AGIxP' ***** -->
        <device Dname="STM32L496AGIxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="169" type="BGA" />
        </device>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L496VETx' ***** -->
        <device Dname="STM32L496VETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature n="100" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L496AEIx' ***** -->
        <device Dname="STM32L496AEIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="169" type="BGA" />
        </device>
        <!-- ***** Device 'STM32L496QEIx' ***** -->
        <device Dname="STM32L496QEIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature n="132" type="BGA"/>
        </device>
        <!-- ***** Device 'STM32L496RETx' ***** -->
        <device Dname="STM32L496RETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature n="64" type="QFP" />
        </device>
        <!-- ***** Device 'STM32L496ZETx' ***** -->
        <device Dname="STM32L496ZETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00080000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_512.FLM"    start="0x08000000" size="0x00080000"             default="1"/>
          <feature n="144" type="QFP" />
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4A6' ***** -->
      <subFamily DsubFamily="STM32L4A6">
        <book name="Documentation/DM00083560.pdf" title="STM32L47xxx, STM32L48xxx, STM32L49xxx and STM32L4Axxx Reference Manual" />
        <book name="Documentation/DM00284207.pdf" title="STM32L4A6xG Data Sheet" />

        <compile define="STM32L4A6xx" header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"/>
        <debug svd="CMSIS/SVD/STM32L4x6.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4x5_4x6.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x00040000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00010000" init="0" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4xx_DB_OPT.FLM"   start="0x1FFF7800" size="0x00000014"          default="0"/>

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L4A6RGTx' ***** -->
        <device Dname="STM32L4A6RGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="64" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L4A6RGTxP' ***** -->
        <device Dname="STM32L4A6RGTxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="64" type="QFP" />
        </device>
        <!-- ***** Device 'STM32L4A6VGTx' ***** -->
        <device Dname="STM32L4A6VGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="100" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L4A6VGTxP' ***** -->
        <device Dname="STM32L4A6VGTxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="100" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L4A6VGYx' ***** -->
        <device Dname="STM32L4A6VGYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="100" type="CSP"/>
        </device>
        <!-- ***** Device 'STM32L4A6VGYxP' ***** -->
        <device Dname="STM32L4A6VGYxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="100" type="CSP" />
        </device>
        <!-- ***** Device 'STM32L4A6QGIx' ***** -->
        <device Dname="STM32L4A6QGIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="132" type="BGA"/>
        </device>
        <!-- ***** Device 'STM32L4A6QGIxP' ***** -->
        <device Dname="STM32L4A6QGIxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="132" type="BGA" />
        </device>
        <!-- ***** Device 'STM32L4A6ZGTx' ***** -->
        <device Dname="STM32L4A6ZGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="144" type="QFP"/>
        </device>
        <!-- ***** Device 'STM32L4A6ZGTxP' ***** -->
        <device Dname="STM32L4A6ZGTxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="144" type="QFP" />
        </device>
        <!-- ***** Device 'STM32L4A6AGIx' ***** -->
        <device Dname="STM32L4A6AGIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="169" type="BGA" />
        </device>
        <!-- ***** Device 'STM32L4A6AGIxP' ***** -->
        <device Dname="STM32L4A6AGIxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"  start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"  start="0x20000000" size="0x00040000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4xx_1024.FLM"   start="0x08000000" size="0x00100000"             default="1"/>
          <feature n="169" type="BGA"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4R5' ***** -->
      <subFamily DsubFamily="STM32L4R5">
        <processor  Dclock="120000000"/>
        <compile define="STM32L4R5xx" header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"/>
        <debug svd="CMSIS/SVD/STM32L4R5.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x000A0000" init="0" default="1"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_SB_OPT.FLM"   start="0x1FF00000" size="0x00000014"          default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_DB_OPT.FLM"   start="0x1FF00000" size="0x00000024"          default="0"/>

        <book name="Documentation/DM00310109.pdf" title="STM32L4+ Reference Manual" />
        <book name="Documentation/DM00366448.pdf" title="STM32L4R5xx STM32L4R7xx STM32L4R9 Data Sheet" />

        <!-- add device features -->

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L4R5AGIx' ***** -->
        <device Dname="STM32L4R5AGIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="BGA" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4R5QGIx' ***** -->
        <device Dname="STM32L4R5QGIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L4R5VGTx' ***** -->
        <device Dname="STM32L4R5VGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4R5ZGTx' ***** -->
        <device Dname="STM32L4R5ZGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R5ZGYx' ***** -->
        <device Dname="STM32L4R5ZGYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="CSP" n="144"/>
        </device>

        <!-- ################ 2 MB ################ -->
        <!-- ***** Device 'STM32L4R5QIIx' ***** -->
        <device Dname="STM32L4R5QIIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L4R5VITx' ***** -->
        <device Dname="STM32L4R5VITx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4R5ZITx' ***** -->
        <device Dname="STM32L4R5ZITx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R5ZITxP' ***** -->
        <device Dname="STM32L4R5ZITxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="QFP" n="144" />
        </device>
        <!-- ***** Device 'STM32L4R5ZIYx' ***** -->
        <device Dname="STM32L4R5ZIYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="CSP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R5AIIx' ***** -->
        <device Dname="STM32L4R5AIIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="BGA" n="169"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4R7' ***** -->
      <subFamily DsubFamily="STM32L4R7">
        <processor  Dclock="120000000"/>
        <compile define="STM32L4R7xx" header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"/>
        <debug svd="CMSIS/SVD/STM32L4R7.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x000A0000" init="0" default="1"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_SB_OPT.FLM"   start="0x1FF00000" size="0x00000014"          default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_DB_OPT.FLM"   start="0x1FF00000" size="0x00000024"          default="0"/>

        <book name="Documentation/DM00310109.pdf" title="STM32L4+ Reference Manual" />
        <book name="Documentation/DM00366448.pdf" title="STM32L4R5xx STM32L4R7xx STM32L4R9 Data Sheet" />

        <!-- add device features -->

        <!-- ################ 2 MB ################ -->
        <!-- ***** Device 'STM32L4R7VITx' ***** -->
        <device Dname="STM32L4R7VITx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4R7ZITx' ***** -->
        <device Dname="STM32L4R7ZITx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R7AIIx' ***** -->
        <device Dname="STM32L4R7AIIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="BGA" n="169"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4R9' ***** -->
      <subFamily DsubFamily="STM32L4R9">
        <processor  Dclock="120000000"/>
        <compile define="STM32L4R9xx" header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"/>
        <debug svd="CMSIS/SVD/STM32L4R9.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x000A0000" init="0" default="1"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_SB_OPT.FLM"   start="0x1FF00000" size="0x00000014"          default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_DB_OPT.FLM"   start="0x1FF00000" size="0x00000024"          default="0"/>

        <book name="Documentation/DM00310109.pdf" title="STM32L4+ Reference Manual" />
        <book name="Documentation/DM00366448.pdf" title="STM32L4R5xx STM32L4R7xx STM32L4R9 Data Sheet" />

        <!-- add device features -->

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L4R9AGIx' ***** -->
        <device Dname="STM32L4R9AGIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="BGA" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4R9VGTx' ***** -->
        <device Dname="STM32L4R9VGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4R9ZGTx' ***** -->
        <device Dname="STM32L4R9ZGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R9ZGJx' ***** -->
        <device Dname="STM32L4R9ZGJx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="BGA" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R9ZGYx' ***** -->
        <device Dname="STM32L4R9ZGYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="CSP" n="144"/>
        </device>

        <!-- ################ 2 MB ################ -->
        <!-- ***** Device 'STM32L4R9VITx' ***** -->
        <device Dname="STM32L4R9VITx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4R9AIIx' ***** -->
        <device Dname="STM32L4R9AIIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="BGA" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4R9ZITx' ***** -->
        <device Dname="STM32L4R9ZITx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R9ZIJx' ***** -->
        <device Dname="STM32L4R9ZIJx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="BGA" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R9ZIYx' ***** -->
        <device Dname="STM32L4R9ZIYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="CSP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4R9ZIYxP' ***** -->
        <device Dname="STM32L4R9ZIYxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1" />
          <feature type="CSP" n="144" />
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4S5' ***** -->
      <subFamily DsubFamily="STM32L4S5">
        <processor  Dclock="120000000"/>
        <compile define="STM32L4S5xx" header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"/>
        <debug svd="CMSIS/SVD/STM32L4S5.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x000A0000" init="0" default="1"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_SB_OPT.FLM"   start="0x1FF00000" size="0x00000014"          default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_DB_OPT.FLM"   start="0x1FF00000" size="0x00000024"          default="0"/>

        <book name="Documentation/DM00310109.pdf" title="STM32L4+ Reference Manual" />
        <book name="Documentation/DM00366449.pdf" title="STM32L4S5xx STM32L4S7xx STM32L4S9xx Data Sheet" />

        <!-- add device features -->

        <!-- ################ 2 MB ################ -->
        <!-- ***** Device 'STM32L4S5AIIx' ***** -->
        <device Dname="STM32L4S5AIIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="BGA" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4S5QIIx' ***** -->
        <device Dname="STM32L4S5QIIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L4S5VITx' ***** -->
        <device Dname="STM32L4S5VITx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4S5ZITx' ***** -->
        <device Dname="STM32L4S5ZITx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4S5ZIYx' ***** -->
        <device Dname="STM32L4S5ZIYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="CSP" n="144"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4S7' ***** -->
      <subFamily DsubFamily="STM32L4S7">
        <processor  Dclock="120000000"/>
        <compile define="STM32L4S7xx" header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"/>
        <debug svd="CMSIS/SVD/STM32L4S7.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x000A0000" init="0" default="1"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_SB_OPT.FLM"   start="0x1FF00000" size="0x00000014"          default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_DB_OPT.FLM"   start="0x1FF00000" size="0x00000024"          default="0"/>

        <book name="Documentation/DM00310109.pdf" title="STM32L4+ Reference Manual" />
        <book name="Documentation/DM00366449.pdf" title="STM32L4S5xx STM32L4S7xx STM32L4S9xx Data Sheet" />

        <!-- add device features -->

        <!-- ################ 2 MB ################ -->
        <!-- ***** Device 'STM32L4S7AIIx' ***** -->
        <device Dname="STM32L4S7AIIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048.FLM"      start="0x08000000" size="0x00200000"             default="0" />
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="BGA" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4S7VITx' ***** -->
        <device Dname="STM32L4S7VITx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048.FLM"      start="0x08000000" size="0x00200000"             default="0" />
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4S7ZITx' ***** -->
        <device Dname="STM32L4S7ZITx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048.FLM"      start="0x08000000" size="0x00200000"             default="0" />
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4S9' ***** -->
      <subFamily DsubFamily="STM32L4S9">
        <processor  Dclock="120000000"/>
        <compile define="STM32L4S9xx" header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"/>
        <debug svd="CMSIS/SVD/STM32L4S9.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x000A0000" init="0" default="1"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_SB_OPT.FLM"   start="0x1FF00000" size="0x00000014"          default="0"/>
        <algorithm name="CMSIS/Flash/STM32L4Rx_DB_OPT.FLM"   start="0x1FF00000" size="0x00000024"          default="0"/>

        <book name="Documentation/DM00310109.pdf" title="STM32L4+ Reference Manual" />
        <book name="Documentation/DM00366449.pdf" title="STM32L4S5xx STM32L4S7xx STM32L4S9xx Data Sheet" />

        <!-- add device features -->

        <!-- ################ 2 MB ################ -->
        <!-- ***** Device 'STM32L4S9AIIx' ***** -->
        <device Dname="STM32L4S9AIIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048.FLM"      start="0x08000000" size="0x00200000"             default="0" />
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="BGA" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4S9VITx' ***** -->
        <device Dname="STM32L4S9VITx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048.FLM"      start="0x08000000" size="0x00200000"             default="0" />
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4S9ZITx' ***** -->
        <device Dname="STM32L4S9ZITx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048.FLM"      start="0x08000000" size="0x00200000"             default="0" />
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4S9ZIYx' ***** -->
        <device Dname="STM32L4S9ZIYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048.FLM"      start="0x08000000" size="0x00200000"             default="0" />
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="CSP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4S9ZIJx' ***** -->
        <device Dname="STM32L4S9ZIJx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00200000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x000A0000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048.FLM"      start="0x08000000" size="0x00200000"             default="0" />
          <algorithm name="CMSIS/Flash/STM32L4Rx_2048_Dual.FLM" start="0x08000000" size="0x00200000"             default="1"/>
          <feature type="BGA" n="144" />
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4Q5' ***** -->
      <subFamily DsubFamily="STM32L4Q5">
        <book name="Documentation/DM00310109.pdf" title="STM32L4+ Reference Manual" />
        <book name="Documentation/DM00596668.pdf" title="STM32L4Q5xx Data Sheet" />

        <debug svd="CMSIS/SVD/STM32L4Q5.svd"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h" define="STM32L4Q5xx"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

        <memory                                  id="IRAM1"  start="0x20000000" size="0x00020000" init="0" default="1"/>
        <memory                                  id="IRAM2"  start="0x10000000" size="0x00004000" init="0" default="0"/>

        <!-- ################# 1 MB ################################# -->
        <!-- ***** Device 'STM32L4Q5CGTx' ***** -->
        <device Dname="STM32L4Q5CGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L4Q5RGTx' ***** -->
        <device Dname="STM32L4Q5RGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L4Q5VGTx' ***** -->
        <device Dname="STM32L4Q5VGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4Q5QGIx' ***** -->
        <device Dname="STM32L4Q5QGIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="132"/>
        </device>
        <!-- ***** Device 'STM32L4Q5ZGTx' ***** -->
        <device Dname="STM32L4Q5ZGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4Q5AGIx' ***** -->
        <device Dname="STM32L4Q5AGIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4Q5CGUx' ***** -->
        <device Dname="STM32L4Q5CGUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1" />
          <feature type="QFP" n="48" />
        </device>
        <!-- ***** Device 'STM32L4Q5VGYx' ***** -->
        <device Dname="STM32L4Q5VGYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1" />
          <feature type="CSP" n="100" />
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L4P5' ***** -->
      <subFamily DsubFamily="STM32L4P5">
        <book name="Documentation/DM00310109.pdf" title="STM32L4+ Reference Manual" />
        <book name="Documentation/DM00596671.pdf" title="STM32L4P5xx Data Sheet" />

        <debug svd="CMSIS/SVD/STM32L4P5.svd"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h" define="STM32L4P5xx"/>

        <debugvars configfile="CMSIS/Debug/STM32L4Rx_4Sx.dbgconf">
          __var DbgMCU_CR       = 0x00000007;   // DBGMCU_CR: DBG_SLEEP, DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz1 = 0x00000000;   // DGBMCU_APB1_FZ1: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB1_Fz2 = 0x00000000;   // DGBMCU_APB1_FZ2: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz  = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
          __var TraceClk_Pin    = 0x00040002;   // PE2
          __var TraceD0_Pin     = 0x00040003;   // PE3
          __var TraceD1_Pin     = 0x00040004;   // PE4
          __var TraceD2_Pin     = 0x00040005;   // PE5
          __var TraceD3_Pin     = 0x00040006;   // PE6
          __var DoOptionByteLoading = 0;        // Disabled
        </debugvars>

<!-- correct memory layout
          <memory name="SRAM1"       access="rwx" start="0x20000000" size="0x00020000" default="1" init="0"/>
          <memory name="SRAM2"       access="rwx" start="0x20020000" size="0x00010000" default="1" init="0"/>
          <memory name="SRAM3"       access="rwx" start="0x20030000" size="0x00020000" default="1" init="0"/>
          <memory name="SRAM2alias"  access="rwx" start="0x10000000" size="0x00010000" default="0" alias="SRAM2"/>
  -->

        <!-- ################ 1 MB ################ -->
        <!-- ***** Device 'STM32L4P5CGTx' ***** -->
        <device Dname="STM32L4P5CGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L4P5CGTxP' ***** -->
        <device Dname="STM32L4P5CGTxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1" />
          <feature type="QFP" n="48" />
        </device>
        <!-- ***** Device 'STM32L4P5RGTx' ***** -->
        <device Dname="STM32L4P5RGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L4P5RGTxP' ***** -->
        <device Dname="STM32L4P5RGTxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1" />
          <feature type="QFP" n="64" />
        </device>
        <!-- ***** Device 'STM32L4P5VGTx' ***** -->
        <device Dname="STM32L4P5VGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4P5VGTxP' ***** -->
        <device Dname="STM32L4P5VGTxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1" />
          <feature type="QFP" n="100" />
        </device>
        <!-- ***** Device 'STM32L4P5QGIx' ***** -->
        <device Dname="STM32L4P5QGIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="132"/>
        </device>
        <!-- ***** Device 'STM32L4P5QGIxP' ***** -->
        <device Dname="STM32L4P5QGIxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1" />
          <feature type="BGA" n="132" />
        </device>
        <!-- ***** Device 'STM32L4P5ZGTx' ***** -->
        <device Dname="STM32L4P5ZGTx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="144"/>
        </device>
        <!-- ***** Device 'STM32L4P5ZGTxP' ***** -->
        <device Dname="STM32L4P5ZGTxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1" />
          <feature type="QFP" n="144" />
        </device>
        <!-- ***** Device 'STM32L4P5AGIx' ***** -->
        <device Dname="STM32L4P5AGIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1"/>
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1"/>
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1"/>
          <feature type="QFP" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4P5AGIxP' ***** -->
        <device Dname="STM32L4P5AGIxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1" />
          <feature type="BGA" n="169" />
        </device>
        <!-- ***** Device 'STM32L4P5CGUx' ***** -->
        <device Dname="STM32L4P5CGUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1" />
          <feature type="QFP" n="48" />
        </device>
        <!-- ***** Device 'STM32L4P5CGUxP' ***** -->
        <device Dname="STM32L4P5CGUxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1" />
          <feature type="QFP" n="48" />
        </device>
        <!-- ***** Device 'STM32L4P5VGYx' ***** -->
        <device Dname="STM32L4P5VGYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1" />
          <feature type="CSP" n="100" />
        </device>
        <!-- ***** Device 'STM32L4P5VGYxP' ***** -->
        <device Dname="STM32L4P5VGYxP">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00100000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_1M.FLM"      start="0x08000000" size="0x00100000"             default="1" />
          <feature type="CSP" n="100" />
        </device>

        <!-- ################ 512 KB ################ -->
        <!-- ***** Device 'STM32L4P5AEIx'  ****** -->
        <device Dname="STM32L4P5AEIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00080000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"     start="0x08000000" size="0x00080000"             default="1" />
          <feature type="BGA" n="169"/>
        </device>
        <!-- ***** Device 'STM32L4P5CETx'  ****** -->
        <device Dname="STM32L4P5CETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00080000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"     start="0x08000000" size="0x00080000"             default="1" />
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L4P5CEUx'  ****** -->
        <device Dname="STM32L4P5CEUx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00080000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"     start="0x08000000" size="0x00080000"             default="1" />
          <feature type="QFP" n="48"/>
        </device>
        <!-- ***** Device 'STM32L4P5QEIx'  ****** -->
        <device Dname="STM32L4P5QEIx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00080000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"     start="0x08000000" size="0x00080000"             default="1" />
          <feature type="BGA" n="132"/>
        </device>
        <!-- ***** Device 'STM32L4P5RETx'  ****** -->
        <device Dname="STM32L4P5RETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00080000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"     start="0x08000000" size="0x00080000"             default="1" />
          <feature type="QFP" n="64"/>
        </device>
        <!-- ***** Device 'STM32L4P5VETx'  ****** -->
        <device Dname="STM32L4P5VETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00080000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"     start="0x08000000" size="0x00080000"             default="1" />
          <feature type="QFP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4P5VEYx'  ****** -->
        <device Dname="STM32L4P5VEYx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00080000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"     start="0x08000000" size="0x00080000"             default="1" />
          <feature type="CSP" n="100"/>
        </device>
        <!-- ***** Device 'STM32L4P5ZE'  ****** -->
        <device Dname="STM32L4P5ZETx">
          <memory name="Main_Flash" access="rx"  id="IROM1"     start="0x08000000" size="0x00080000" startup="1" default="1" />
          <memory name="SRAM"       access="rwx" id="IRAM1"     start="0x20000000" size="0x00020000" init="0"    default="1" />
          <algorithm name="CMSIS/Flash/STM32L4P5xx_512.FLM"     start="0x08000000" size="0x00080000"             default="1" />
          <feature type="QFP" n="144"/>
        </device>
      </subFamily>

    </family>
  </devices>

  <conditions>
    <!-- Compiler Conditions -->
    <condition id="Compiler ARMCC">
      <require Tcompiler="ARMCC"/>
    </condition>

    <!-- Device Conditions -->
    <condition id="STM32L4">
      <description>STMicroelectronics STM32L4 Series Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L4*"/>
    </condition>
    <condition id="STM32L412">
      <description>STMicroelectronics STM32L412 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L412*"/>
    </condition>
    <condition id="STM32L422">
      <description>STMicroelectronics STM32L422 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L422*"/>
    </condition>
    <condition id="STM32L431">
      <description>STMicroelectronics STM32L431 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L431*"/>
    </condition>
    <condition id="STM32L432">
      <description>STMicroelectronics STM32L432 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L432*"/>
    </condition>
    <condition id="STM32L433">
      <description>STMicroelectronics STM32L433 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L433*"/>
    </condition>
    <condition id="STM32L442">
      <description>STMicroelectronics STM32L442 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L442*"/>
    </condition>
    <condition id="STM32L443">
      <description>STMicroelectronics STM32L443 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L443*"/>
    </condition>
    <condition id="STM32L471">
      <description>STMicroelectronics STM32L471 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L471*"/>
    </condition>
    <condition id="STM32L475">
      <description>STMicroelectronics STM32L475 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L475*"/>
    </condition>
    <condition id="STM32L476">
      <description>STMicroelectronics STM32L476 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L476*"/>
    </condition>
    <condition id="STM32L485">
      <description>STMicroelectronics STM32L485 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L485*"/>
    </condition>
    <condition id="STM32L486">
      <description>STMicroelectronics STM32L486 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L486*"/>
    </condition>
    <condition id="STM32L451">
      <description>STMicroelectronics STM32L451 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L451*"/>
    </condition>
    <condition id="STM32L452">
      <description>STMicroelectronics STM32L452 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L452*"/>
    </condition>
    <condition id="STM32L462">
      <description>STMicroelectronics STM32L462 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L462*"/>
    </condition>
    <condition id="STM32L4A6">
      <description>STMicroelectronics STM32L4A6 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L4A6*"/>
    </condition>
    <condition id="STM32L496">
      <description>STMicroelectronics STM32L496 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L496*"/>
    </condition>
    <condition id="STM32L4R5">
      <description>STMicroelectronics STM32L4R5 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L4R5*"/>
    </condition>
    <condition id="STM32L4R7">
      <description>STMicroelectronics STM32L4R7 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L4R7*"/>
    </condition>
    <condition id="STM32L4R9">
      <description>STMicroelectronics STM32L4R9 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L4R9*"/>
    </condition>
    <condition id="STM32L4S5">
      <description>STMicroelectronics STM32L4S5 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L4S5*"/>
    </condition>
    <condition id="STM32L4S7">
      <description>STMicroelectronics STM32L4S7 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L4S7*"/>
    </condition>
    <condition id="STM32L4S9">
      <description>STMicroelectronics STM32L4S9 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L4S9*"/>
    </condition>
    <condition id="STM32L4P5">
      <description>STMicroelectronics STM32L4P5 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L4P5*"/>
    </condition>
    <condition id="STM32L4Q5">
      <description>STMicroelectronics STM32L4Q5 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L4Q5*"/>
    </condition>

    <condition id="STM32L4A6_4R5_4R7_4R9_4S5_4S7_4S9">
      <description>STMicroelectronics STM32L4A6/4R5/4R7/4R9/4S5/4S7/4S9 Series devices</description>
      <accept  condition="STM32L4A6"/>
      <accept  condition="STM32L4R5"/>
      <accept  condition="STM32L4R7"/>
      <accept  condition="STM32L4R9"/>
      <accept  condition="STM32L4S5"/>
      <accept  condition="STM32L4S7"/>
      <accept  condition="STM32L4S9"/>
    </condition>
    <condition id="STM32L496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5">
      <description>STMicroelectronics STM32L496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Series devices</description>
      <accept  condition="STM32L496"/>
      <accept  condition="STM32L4A6"/>
      <accept  condition="STM32L4R5"/>
      <accept  condition="STM32L4R7"/>
      <accept  condition="STM32L4R9"/>
      <accept  condition="STM32L4S5"/>
      <accept  condition="STM32L4S7"/>
      <accept  condition="STM32L4S9"/>
      <accept  condition="STM32L4P5"/>
      <accept  condition="STM32L4Q5"/>
    </condition>
    <condition id="STM32L4R9_4S9">
      <description>STMicroelectronics STM32L4R9/4S9 Series devices</description>
      <accept  condition="STM32L4R9"/>
      <accept  condition="STM32L4S9"/>
    </condition>
    <condition id="STM32L4R7_4R9_4S7_4S9">
      <description>STMicroelectronics STM32L4R7/4R9/4S7/4S9 Series devices</description>
      <accept  condition="STM32L4R7"/>
      <accept  condition="STM32L4R9"/>
      <accept  condition="STM32L4S7"/>
      <accept  condition="STM32L4S9"/>
    </condition>
    <condition id="STM32L4R7_4R9_4S7_4S9_4P5_4Q5">
      <description>STMicroelectronics STM32L4R7/4R9/4S7/4S9/4P5/4Q5 Series devices</description>
      <accept  condition="STM32L4R7"/>
      <accept  condition="STM32L4R9"/>
      <accept  condition="STM32L4S7"/>
      <accept  condition="STM32L4S9"/>
      <accept  condition="STM32L4P5"/>
      <accept  condition="STM32L4Q5"/>
    </condition>
    <condition id="STM32L4R5_4R7_4R9_4S5_4S7_4S9">
      <description>STMicroelectronics L4R5/4R7/4R9/4S5/4S7/4S9 Series devices</description>
      <accept  condition="STM32L4R5"/>
      <accept  condition="STM32L4R7"/>
      <accept  condition="STM32L4R9"/>
      <accept  condition="STM32L4S5"/>
      <accept  condition="STM32L4S7"/>
      <accept  condition="STM32L4S9"/>
    </condition>
    <condition id="STM32L4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5">
      <description>STMicroelectronics L4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Series devices</description>
      <accept  condition="STM32L4R5"/>
      <accept  condition="STM32L4R7"/>
      <accept  condition="STM32L4R9"/>
      <accept  condition="STM32L4S5"/>
      <accept  condition="STM32L4S7"/>
      <accept  condition="STM32L4S9"/>
      <accept  condition="STM32L4P5"/>
      <accept  condition="STM32L4Q5"/>
    </condition>
    <condition id="STM32L422_442_443_462_485_486_4A6_4S5_4S7_4S9_4Q5">
      <description>STMicroelectronics STM32L422/442/443/462/485/486/4A6/4S5/4S7/4S9/4Q5 Series devices</description>
      <accept  condition="STM32L422"/>
      <accept  condition="STM32L442"/>
      <accept  condition="STM32L443"/>
      <accept  condition="STM32L462"/>
      <accept  condition="STM32L485"/>
      <accept  condition="STM32L486"/>
      <accept  condition="STM32L4A6"/>
      <accept  condition="STM32L4S5"/>
      <accept  condition="STM32L4S7"/>
      <accept  condition="STM32L4S9"/>
      <accept  condition="STM32L4Q5"/>
    </condition>
    <condition id="STM32L475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5">
      <description>STMicroelectronics STM32L475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Series devices</description>
      <accept  condition="STM32L475"/>
      <accept  condition="STM32L476"/>
      <accept  condition="STM32L485"/>
      <accept  condition="STM32L486"/>
      <accept  condition="STM32L496"/>
      <accept  condition="STM32L4A6"/>
      <accept  condition="STM32L4R5"/>
      <accept  condition="STM32L4R7"/>
      <accept  condition="STM32L4R9"/>
      <accept  condition="STM32L4S5"/>
      <accept  condition="STM32L4S7"/>
      <accept  condition="STM32L4S9"/>
      <accept  condition="STM32L4P5"/>
      <accept  condition="STM32L4Q5"/>
    </condition>
    <condition id="STM32L451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5">
      <description>STMicroelectronics STM32L451/452/462/471/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Series Devices</description>
      <accept condition="STM32L451"/>
      <accept condition="STM32L452"/>
      <accept condition="STM32L462"/>
      <accept condition="STM32L471"/>
      <accept condition="STM32L475"/>
      <accept condition="STM32L476"/>
      <accept condition="STM32L485"/>
      <accept condition="STM32L486"/>
      <accept condition="STM32L496"/>
      <accept condition="STM32L4A6"/>
      <accept condition="STM32L4R5"/>
      <accept condition="STM32L4R7"/>
      <accept condition="STM32L4R9"/>
      <accept condition="STM32L4S5"/>
      <accept condition="STM32L4S7"/>
      <accept condition="STM32L4S9"/>
      <accept condition="STM32L4P5"/>
      <accept condition="STM32L4Q5"/>
    </condition>
    <condition id="STM32L431_432_433_442_443_471_475_476_485_486_496_4A6">
      <description>STMicroelectronics STM32L431/432/433/442/443/471/475/476/485/486/496/4A6 Series Devices</description>
      <accept condition="STM32L431"/>
      <accept condition="STM32L432"/>
      <accept condition="STM32L433"/>
      <accept condition="STM32L442"/>
      <accept condition="STM32L443"/>
      <accept condition="STM32L471"/>
      <accept condition="STM32L475"/>
      <accept condition="STM32L476"/>
      <accept condition="STM32L485"/>
      <accept condition="STM32L486"/>
      <accept condition="STM32L496"/>
      <accept condition="STM32L4A6"/>
    </condition>
    <condition id="STM32L471_475_476_485_486_496_4A6">
      <description>STMicroelectronics STM32L471/475/476/485/486/496/4A6 Series Devices</description>
      <accept condition="STM32L471"/>
      <accept condition="STM32L475"/>
      <accept condition="STM32L476"/>
      <accept condition="STM32L485"/>
      <accept condition="STM32L486"/>
      <accept condition="STM32L496"/>
      <accept condition="STM32L4A6"/>
    </condition>
    <condition id="STM32L471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5">
      <description>STMicroelectronics STM32L471/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Series Devices</description>
      <accept condition="STM32L471"/>
      <accept condition="STM32L475"/>
      <accept condition="STM32L476"/>
      <accept condition="STM32L485"/>
      <accept condition="STM32L486"/>
      <accept condition="STM32L496"/>
      <accept condition="STM32L4A6"/>
      <accept condition="STM32L4R5"/>
      <accept condition="STM32L4R7"/>
      <accept condition="STM32L4R9"/>
      <accept condition="STM32L4S5"/>
      <accept condition="STM32L4S7"/>
      <accept condition="STM32L4S9"/>
      <accept condition="STM32L4P5"/>
      <accept condition="STM32L4Q5"/>
    </condition>
    <condition id="STM32L431_433_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5">
      <description>STMicroelectronics STM32L431/433/443/451/452/462/471/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Series Devices</description>
      <accept condition="STM32L431"/>
      <accept condition="STM32L433"/>
      <accept condition="STM32L443"/>
      <accept condition="STM32L451"/>
      <accept condition="STM32L452"/>
      <accept condition="STM32L462"/>
      <accept condition="STM32L471"/>
      <accept condition="STM32L475"/>
      <accept condition="STM32L476"/>
      <accept condition="STM32L485"/>
      <accept condition="STM32L486"/>
      <accept condition="STM32L496"/>
      <accept condition="STM32L4A6"/>
      <accept condition="STM32L4R5"/>
      <accept condition="STM32L4R7"/>
      <accept condition="STM32L4R9"/>
      <accept condition="STM32L4S5"/>
      <accept condition="STM32L4S7"/>
      <accept condition="STM32L4S9"/>
      <accept condition="STM32L4P5"/>
      <accept condition="STM32L4Q5"/>
    </condition>
    <condition id="STM32L431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5">
      <description>STMicroelectronics STM32L431/432//433/442/443/451/452/462/471/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Series Devices</description>
      <accept condition="STM32L431"/>
      <accept condition="STM32L432"/>
      <accept condition="STM32L433"/>
      <accept condition="STM32L442"/>
      <accept condition="STM32L443"/>
      <accept condition="STM32L451"/>
      <accept condition="STM32L452"/>
      <accept condition="STM32L462"/>
      <accept condition="STM32L471"/>
      <accept condition="STM32L475"/>
      <accept condition="STM32L476"/>
      <accept condition="STM32L485"/>
      <accept condition="STM32L486"/>
      <accept condition="STM32L496"/>
      <accept condition="STM32L4A6"/>
      <accept condition="STM32L4R5"/>
      <accept condition="STM32L4R7"/>
      <accept condition="STM32L4R9"/>
      <accept condition="STM32L4S5"/>
      <accept condition="STM32L4S7"/>
      <accept condition="STM32L4S9"/>
      <accept condition="STM32L4P5"/>
      <accept condition="STM32L4Q5"/>
    </condition>
    <condition id="STM32L412_422_432_433_442_443_452_462">
      <description>STMicroelectronics STM32L412/422/432/433/442/443/452/462 Series Devices</description>
      <accept condition="STM32L412"/>
      <accept condition="STM32L422"/>
      <accept condition="STM32L432"/>
      <accept condition="STM32L433"/>
      <accept condition="STM32L442"/>
      <accept condition="STM32L443"/>
      <accept condition="STM32L452"/>
      <accept condition="STM32L462"/>
    </condition>
    <condition id="STM32L412_422_432_433_442_443_452_462_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5">
      <description>STMicroelectronics STM32L412/422/432/433/442/443/452/462/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Series Devices</description>
      <accept condition="STM32L412"/>
      <accept condition="STM32L422"/>
      <accept condition="STM32L432"/>
      <accept condition="STM32L433"/>
      <accept condition="STM32L442"/>
      <accept condition="STM32L443"/>
      <accept condition="STM32L452"/>
      <accept condition="STM32L462"/>
      <accept condition="STM32L475"/>
      <accept condition="STM32L476"/>
      <accept condition="STM32L485"/>
      <accept condition="STM32L486"/>
      <accept condition="STM32L496"/>
      <accept condition="STM32L4A6"/>
      <accept condition="STM32L4R5"/>
      <accept condition="STM32L4R7"/>
      <accept condition="STM32L4R9"/>
      <accept condition="STM32L4S5"/>
      <accept condition="STM32L4S7"/>
      <accept condition="STM32L4S9"/>
      <accept condition="STM32L4P5"/>
      <accept condition="STM32L4Q5"/>
    </condition>
    <condition id="STM32L433_443_476_486_496_4A6">
      <description>STMicroelectronics STM32L433/443/476/486/496/4A6 Series Devices</description>
      <accept condition="STM32L433"/>
      <accept condition="STM32L443"/>
      <accept condition="STM32L476"/>
      <accept condition="STM32L486"/>
      <accept condition="STM32L496"/>
      <accept condition="STM32L4A6"/>
    </condition>
    <condition id="STM32L4A6_4S5_4S7_4S9_4P5_4Q5">
      <description>STMicroelectronics STM32L4A6/4S5/4S7/4S9/4P5/4Q5 Series Devices</description>
      <accept condition="STM32L4A6"/>
      <accept condition="STM32L4S5"/>
      <accept condition="STM32L4S7"/>
      <accept condition="STM32L4S9"/>
      <accept condition="STM32L4P5"/>
      <accept condition="STM32L4Q5"/>
    </condition>
    <condition id="STM32L431_432_433_442_443_451_452_462">
      <description>STMicroelectronics STM32L431/432/433/442/443/451/452/462 Series Devices</description>
      <accept condition="STM32L431"/>
      <accept condition="STM32L432"/>
      <accept condition="STM32L433"/>
      <accept condition="STM32L442"/>
      <accept condition="STM32L443"/>
      <accept condition="STM32L451"/>
      <accept condition="STM32L452"/>
      <accept condition="STM32L462"/>
    </condition>
    <condition id="STM32L412_422_431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6">
      <description>STMicroelectronics STM32L412/422/431/432/433/442/443/451/452/462/471/475/476/485/486/496/4A6 Series Devices</description>
      <accept condition="STM32L412"/>
      <accept condition="STM32L422"/>
      <accept condition="STM32L431"/>
      <accept condition="STM32L432"/>
      <accept condition="STM32L433"/>
      <accept condition="STM32L442"/>
      <accept condition="STM32L443"/>
      <accept condition="STM32L451"/>
      <accept condition="STM32L452"/>
      <accept condition="STM32L462"/>
      <accept condition="STM32L471"/>
      <accept condition="STM32L475"/>
      <accept condition="STM32L476"/>
      <accept condition="STM32L485"/>
      <accept condition="STM32L486"/>
      <accept condition="STM32L496"/>
      <accept condition="STM32L4A6"/>
    </condition>
    <condition id="STM32L412_422_431_432_433_442_443_451_452_462_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5">
      <description>STMicroelectronics STM32L412/422/431/432/433/442/443/451/452/462/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Series Devices</description>
      <accept condition="STM32L412"/>
      <accept condition="STM32L422"/>
      <accept condition="STM32L431"/>
      <accept condition="STM32L432"/>
      <accept condition="STM32L433"/>
      <accept condition="STM32L442"/>
      <accept condition="STM32L443"/>
      <accept condition="STM32L451"/>
      <accept condition="STM32L452"/>
      <accept condition="STM32L462"/>
      <accept condition="STM32L496"/>
      <accept condition="STM32L4A6"/>
      <accept condition="STM32L4R5"/>
      <accept condition="STM32L4R7"/>
      <accept condition="STM32L4R9"/>
      <accept condition="STM32L4S5"/>
      <accept condition="STM32L4S7"/>
      <accept condition="STM32L4S9"/>
      <accept condition="STM32L4P5"/>
      <accept condition="STM32L4Q5"/>
    </condition>
    <condition id="STM32L4P5_4Q5">
      <description>STMicroelectronics STM32L4P5/4Q5 Series devices</description>
      <accept  condition="STM32L4P5"/>
      <accept  condition="STM32L4Q5"/>
    </condition>

    <!-- Device + Compiler Conditions -->
    <condition id="STM32L412 ARMCC">
      <description>STMicroelectronics STM32L412 Series Devices and ARMCC</description>
      <require condition="STM32L412"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L422 ARMCC">
      <description>STMicroelectronics STM32L422 Series Devices and ARMCC</description>
      <require condition="STM32L422"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L431 ARMCC">
      <description>STMicroelectronics STM32L431 Series Devices and ARMCC</description>
      <require condition="STM32L431"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L432 ARMCC">
      <description>STMicroelectronics STM32L432 Series Devices and ARMCC</description>
      <require condition="STM32L432"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L433 ARMCC">
      <description>STMicroelectronics STM32L433 Series Devices and ARMCC</description>
      <require condition="STM32L433"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L442 ARMCC">
      <description>STMicroelectronics STM32L442 Series Devices and ARMCC</description>
      <require condition="STM32L442"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L443 ARMCC">
      <description>STMicroelectronics STM32L443 Series Devices and ARMCC</description>
      <require condition="STM32L443"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L451 ARMCC">
      <description>STMicroelectronics STM32L451 Series Devices and ARMCC</description>
      <require condition="STM32L451"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L452 ARMCC">
      <description>STMicroelectronics STM32L452 Series Devices and ARMCC</description>
      <require condition="STM32L452"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L462 ARMCC">
      <description>STMicroelectronics STM32L462 Series Devices and ARMCC</description>
      <require condition="STM32L462"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L471 ARMCC">
      <description>STMicroelectronics STM32L471 Series Devices and ARMCC</description>
      <require condition="STM32L471"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L475 ARMCC">
      <description>STMicroelectronics STM32L475 Series Devices and ARMCC</description>
      <require condition="STM32L475"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L476 ARMCC">
      <description>STMicroelectronics STM32L476 Series Devices and ARMCC</description>
      <require condition="STM32L476"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L485 ARMCC">
      <description>STMicroelectronics STM32L485 Series Devices and ARMCC</description>
      <require condition="STM32L485"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L486 ARMCC">
      <description>STMicroelectronics STM32L486 Series Devices and ARMCC</description>
      <require condition="STM32L486"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L496 ARMCC">
      <description>STMicroelectronics STM32L496 Series Devices and ARMCC</description>
      <require condition="STM32L496"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L4A6 ARMCC">
      <description>STMicroelectronics STM32L4A6 Series Devices and ARMCC</description>
      <require condition="STM32L4A6"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L4R5 ARMCC">
      <description>STMicroelectronics STM32L4R5 Series Devices and ARMCC</description>
      <require condition="STM32L4R5"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L4R7 ARMCC">
      <description>STMicroelectronics STM32L4R7 Series Devices and ARMCC</description>
      <require condition="STM32L4R7"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L4R9 ARMCC">
      <description>STMicroelectronics STM32L4R9 Series Devices and ARMCC</description>
      <require condition="STM32L4R9"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L4S5 ARMCC">
      <description>STMicroelectronics STM32L4S5 Series Devices and ARMCC</description>
      <require condition="STM32L4S5"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L4S7 ARMCC">
      <description>STMicroelectronics STM32L4S7 Series Devices and ARMCC</description>
      <require condition="STM32L4S7"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L4S9 ARMCC">
      <description>STMicroelectronics STM32L4S9 Series Devices and ARMCC</description>
      <require condition="STM32L4S9"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L4P5 ARMCC">
      <description>STMicroelectronics STM32L4P5 Series Devices and ARMCC</description>
      <require condition="STM32L4P5"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L4Q5 ARMCC">
      <description>STMicroelectronics STM32L4Q5 Series Devices and ARMCC</description>
      <require condition="STM32L4Q5"/>
      <require condition="Compiler ARMCC"/>
    </condition>

    <condition id="STM32L431_432_433_442_443_451_452_462 ARMCC">
      <description>STMicroelectronics STM32L431/432/433/442/443/451/452/462 Series Devices and ARMCC</description>
      <require condition="STM32L431_432_433_442_443_451_452_462"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L471_475_476_485_486_496_4A6 ARMCC">
      <description>STMicroelectronics STM32L471/475/476/485/486/496/4A6 Series Devices and ARMCC</description>
      <require condition="STM32L471_475_476_485_486_496_4A6"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L4R5_4R7_4R9_4S5_4S7_4S9 ARMCC">
      <description>STMicroelectronics L4R5/4R7/4R9/4S5/4S7/4S9 Series Devices and ARMCC</description>
      <require condition="STM32L4R5_4R7_4R9_4S5_4S7_4S9"/>
      <require condition="Compiler ARMCC"/>
    </condition>

    <!-- Device + CMSIS Conditions -->
    <condition id="STM32L4 CMSIS">
      <description>STMicroelectronics STM32L4 Series Devices and CMSIS-Core</description>
      <require condition="STM32L4"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>

    <!-- HAL Conditions -->
    <condition id="STM32L4 HAL">
      <description>STMicroelectronics STM32L4 Device and HAL</description>
      <require condition="STM32L4"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
    </condition>
    <condition id="STM32L4 HAL Common">
      <description>STMicroelectronics STM32L4 Device and HAL Common</description>
      <require condition="STM32L4"/>
      <require Cclass="CMSIS"  Cgroup="CORE"/>
      <require Cclass="Device" Cgroup="STM32Cube Framework"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Cortex"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="RCC"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="PWR"/>
    </condition>
    <condition id="STM32L4 HAL GPIO">
      <description>STMicroelectronics STM32L4 Device and HAL with GPIO</description>
      <require condition="STM32L4"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
    </condition>
    <condition id="STM32L4Q5 HAL">
      <description>STMicroelectronics STM32L4Q5 Device and HAL</description>
      <require condition="STM32L4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
    </condition>
    <condition id="STM32L496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL">
      <description>STMicroelectronics STM32L496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and HAL</description>
      <require condition="STM32L496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
    </condition>
    <condition id="STM32L4R9_4S9 HAL">
      <description>STMicroelectronics STM32L4R9/4S9 Device and HAL</description>
      <require condition="STM32L4R9_4S9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
    </condition>
    <condition id="STM32L4R7_4R9_4S7_4S9 HAL">
      <description>STMicroelectronics STM32L4R7/4R9/4S7/4S9 Device and HAL</description>
      <require condition="STM32L4R7_4R9_4S7_4S9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
    </condition>
    <condition id="STM32L4R7_4R9_4S7_4S9_4P5_4Q5 HAL">
      <description>STMicroelectronics STM32L4R7/4R9/4S7/4S9/4P5/4Q5 Device and HAL</description>
      <require condition="STM32L4R7_4R9_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
    </condition>
    <condition id="STM32L433_443_476_486_496_4A6 HAL">
      <description>STMicroelectronics STM32L433/443/476/486/496/4A6 Device and HAL</description>
      <require condition="STM32L433_443_476_486_496_4A6"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
    </condition>
    <condition id="STM32L475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL">
      <description>STMicroelectronics STM32L475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and HAL</description>
      <require condition="STM32L475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
    </condition>
    <condition id="STM32L471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL">
      <description>STMicroelectronics STM32L471/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and HAL</description>
      <require condition="STM32L471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
    </condition>
    <condition id="STM32L431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL">
      <description>STMicroelectronics STM32L431/432/433/442/443/451/452/462/471/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and HAL</description>
      <require condition="STM32L431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
    </condition>
    <condition id="STM32L412_422_432_433_442_443_452_462_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL">
      <description>STMicroelectronics STM32L412/422/432/433/442/443/452/462/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and HAL</description>
      <require condition="STM32L412_422_432_433_442_443_452_462_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
    </condition>
    <condition id="STM32L4 HAL DMA">
      <description>STMicroelectronics STM32L4 Device and HAL with DMA</description>
      <require condition="STM32L4"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L4A6_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>STMicroelectronics STM32L4A6/4S5/4S7/4S9/4P5/4Q5 Device and HAL with DMA</description>
      <require condition="STM32L4A6_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>STMicroelectronics STM32L496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and HAL with DMA</description>
      <require condition="STM32L496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>STMicroelectronics STM32L4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and HAL with DMA</description>
      <require condition="STM32L4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L422_442_443_462_485_486_4A6_4S5_4S7_4S9_4Q5 HAL DMA">
      <description>STMicroelectronics STM32L422_442/443/462/485/486/4A6/4S5/4S7/4S9/4Q5 Device and HAL with DMA</description>
      <require condition="STM32L422_442_443_462_485_486_4A6_4S5_4S7_4S9_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>STMicroelectronics STM32L451/452/462/471/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and HAL</description>
      <require condition="STM32L451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L431_432_433_442_443_471_475_476_485_486_496_4A6 HAL DMA">
      <description>STMicroelectronics STM32L431/432/433/442/443/471/475/476/485/486/496/4A6 Device and HAL with DMA</description>
      <require condition="STM32L431_432_433_442_443_471_475_476_485_486_496_4A6"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>STMicroelectronics STM32L471/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and HAL with DMA</description>
      <require condition="STM32L471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L431_433_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>STMicroelectronics STM32L431/433/443/451/452/462/471/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and HAL with DMA</description>
      <require condition="STM32L431_433_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>STMicroelectronics STM32L431/432/433/442/443/451/452/462/471/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and HAL with DMA</description>
      <require condition="STM32L431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L412_422_431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6 HAL DMA">
      <description>STMicroelectronics STM32L412/422/431/432/433/442/443/451/452/462/471/475/476/485/486/496/4A6 Device and HAL with DMA</description>
      <require condition="STM32L412_422_431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L4P5_4Q5 HAL DMA">
      <description>STMicroelectronics STM32L4P5/4Q5 Device and HAL with DMA</description>
      <require condition="STM32L4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>

    <!-- LL driver Conditions -->
    <condition id="STM32L4 LL">
      <description>STMicroelectronics STM32L4 Device and LL</description>
      <require condition="STM32L4"/>
      <require Cclass="Device" Cgroup="STM32Cube LL" Csub="Common"/>
    </condition>
    <condition id="STM32L4 LL Common">
      <description>STMicroelectronics STM32L4 Device and LL</description>
      <require condition="STM32L4"/>
      <require Cclass="CMSIS"  Cgroup="CORE"/>
      <require Cclass="Device" Cgroup="STM32Cube Framework"/>
      <require Cclass="Device" Cgroup="STM32Cube LL" Csub="UTILS"/>
      <require Cclass="Device" Cgroup="STM32Cube LL" Csub="RCC"/>
      <require Cclass="Device" Cgroup="STM32Cube LL" Csub="PWR"/>
    </condition>
    <condition id="STM32L496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 LL">
      <description>STMicroelectronics STM32L4496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and LL</description>
      <require condition="STM32L496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube LL" Csub="Common"/>
    </condition>
    <condition id="STM32L431_432_433_442_443_471_475_476_485_486_496_4A6 LL">
      <description>STMicroelectronics STM32L431/432/433/442/443/471/475/476/485/486/496/4A6 Device and LL</description>
      <require condition="STM32L431_432_433_442_443_471_475_476_485_486_496_4A6"/>
      <require Cclass="Device" Cgroup="STM32Cube LL" Csub="Common"/>
    </condition>
    <condition id="STM32L412_422_431_432_433_442_443_451_452_462_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 LL">
      <description>STMicroelectronics STM32L412/422/431/432/433/442/443/451/452/462/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and LL</description>
      <require condition="STM32L412_422_431_432_433_442_443_451_452_462_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube LL" Csub="Common"/>
    </condition>
    <condition id="STM32L471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 LL">
      <description>STMicroelectronics STM32L471/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and LL</description>
      <require condition="STM32L471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube LL" Csub="Common"/>
    </condition>
    <condition id="STM32L412_422_432_433_442_443_452_462_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 LL">
      <description>STMicroelectronics STM32L412/422/432/433/442/443/452/462/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and LL</description>
      <require condition="STM32L412_422_432_433_442_443_452_462_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube LL" Csub="Common"/>
    </condition>
    <condition id="STM32L431_433_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 LL">
      <description>STMicroelectronics STM32L431/433/443/451/452/462/471/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and LL</description>
      <require condition="STM32L431_433_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube LL" Csub="Common"/>
    </condition>
    <condition id="STM32L431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 LL">
      <description>STMicroelectronics STM32L431/432//433/442/443/451/452/462/471/475/476/485/486/496/4A6/4R5/4R7/4R9/4S5/4S7/4S9/4P5/4Q5 Device and LL</description>
      <require condition="STM32L431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube LL" Csub="Common"/>
    </condition>
    <condition id="STM32L4Q5 LL">
      <description>STMicroelectronics STM32L4Q5 Device and LL</description>
      <require condition="STM32L4Q5"/>
      <require Cclass="Device" Cgroup="STM32Cube LL" Csub="Common"/>
    </condition>

    <!-- CMSIS Driver Conditions -->
    <condition id="STM32L4 CMSIS_Driver I2C">
      <description>Requirement for CMSIS I2C Driver</description>
      <require condition="STM32L4"/>
      <require Cclass="CMSIS"  Cgroup="CORE"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="I2C"/>
    </condition>
    <condition id="STM32L4 CMSIS_Driver MCI">
      <description>Requirement for CMSIS MCI Driver</description>
      <require condition="STM32L412_422_431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6"/>
      <require Cclass="CMSIS"  Cgroup="CORE"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="SD"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="MMC"/>
    </condition>
    <condition id="STM32L4PLUS CMSIS_Driver MCI">
      <description>Requirement for CMSIS MCI Driver</description>
      <require condition="STM32L4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="CMSIS"  Cgroup="CORE"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="SD"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="MMC"/>
    </condition>
    <condition id="STM32L4 CMSIS_Driver USART">
      <description>Requirement for CMSIS USART Driver</description>
      <require condition="STM32L4"/>
      <require Cclass="CMSIS"  Cgroup="CORE"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="USART"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="UART"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="IRDA"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Smartcard"/>
    </condition>
    <condition id="STM32L4 CMSIS_Driver SPI">
      <description>Requirement for CMSIS SPI Driver</description>
      <require condition="STM32L4"/>
      <require Cclass="CMSIS"  Cgroup="CORE"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="SPI"/>
    </condition>
    <condition id="STM32L412_422_432_433_442_443_452_462 CMSIS_Driver USBD">
      <description>Requirement for CMSIS USB0 Device Driver</description>
      <require condition="STM32L412_422_432_433_442_443_452_462"/>
      <require Cclass="CMSIS"  Cgroup="CORE"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="PCD"/>
    </condition>
    <condition id="STM32L475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 CMSIS_Driver USBD">
      <description>Requirement for CMSIS USB0 Device Driver (OTG)</description>
      <require condition="STM32L475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="CMSIS"  Cgroup="CORE"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="PCD"/>
    </condition>
    <condition id="STM32L475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 CMSIS_Driver USBH">
      <description>Requirement for CMSIS USB0 Host Driver (OTG)</description>
      <require condition="STM32L475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      <require Cclass="CMSIS"  Cgroup="CORE"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="HCD"/>
    </condition>

    <!-- STM32L496G_Discovery BSP Conditions -->
    <condition id="STM32L476G-EVAL BSP">
      <description>STMicroelectronics STM32L496G-Discovery BSP</description>
      <require condition="STM32L476"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="I2C"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="SRAM"/>
    </condition>
    <condition id="STM32L476G-EVAL BSP Audio">
      <description>STMicroelectronics STM32L496G-Discovery BSP Audio</description>
      <require condition="STM32L476"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="SAI"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="TIM"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L476G-EVAL BSP EEPROM">
      <description>STMicroelectronics STM32L496G-Discovery BSP Camera</description>
      <require condition="STM32L476"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="I/O"/>
    </condition>
    <condition id="STM32L476G-EVAL BSP Glass-LCD">
      <description>STMicroelectronics STM32L496G-Discovery BSP Glass-LCD</description>
      <require condition="STM32L476"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L476G-EVAL BSP IDD">
      <description>STMicroelectronics STM32L496G-Discovery BSP IDD</description>
      <require condition="STM32L476"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L476G-EVAL BSP IO">
      <description>STMicroelectronics STM32L496G-Discovery BSP IO</description>
      <require condition="STM32L476"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L476G-EVAL BSP LCD">
      <description>STMicroelectronics STM32L496G-Discovery BSP LCD</description>
      <require condition="STM32L476"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="LCD"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA2D"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L476G-EVAL BSP NOR">
      <description>STMicroelectronics STM32L476G-EVAL BSP NOR</description>
      <require condition="STM32L476"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="NOR"/>
    </condition>
    <condition id="STM32L476G-EVAL BSP QSPI">
      <description>STMicroelectronics STM32L496G-Discovery BSP QSPI</description>
      <require condition="STM32L476"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="QSPI"/>
    </condition>
    <condition id="STM32L476G-EVAL BSP SD">
      <description>STMicroelectronics STM32L496G-Discovery BSP SD</description>
      <require condition="STM32L476"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="SD"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="I/O"/>
    </condition>
    <condition id="STM32L476G-EVAL BSP SRAM">
      <description>STMicroelectronics STM32L496G-Discovery BSP SRAM</description>
      <require condition="STM32L476"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="SRAM"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L476G-EVAL BSP TS">
      <description>STMicroelectronics STM32L496G-Discovery BSP TS</description>
      <require condition="STM32L476"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L476G-EVAL LED">
      <description>STMicroelectronics STM32L4R9I-Eval LED</description>
      <require condition="STM32L476"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L476G-EVAL Buttons">
      <description>STMicroelectronics STM32L4R9I-Eval Buttons</description>
      <require condition="STM32L476"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L476G-EVAL Joystick">
      <description>STMicroelectronics STM32L4R9I-Eval Joystick</description>
      <require condition="STM32L476"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L476G-EVAL ADC">
      <description>STMicroelectronics STM32L4R9I-Eval ADC</description>
      <require condition="STM32L476"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="ADC"/>
    </condition>

    <!-- STM32L496G_Discovery BSP Conditions -->
    <condition id="STM32L496G-Discovery BSP">
      <description>STMicroelectronics STM32L496G-Discovery BSP</description>
      <require condition="STM32L4"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="I2C"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="SRAM"/>
    </condition>
    <condition id="STM32L496G-Discovery BSP Audio">
      <description>STMicroelectronics STM32L496G-Discovery BSP Audio</description>
      <require condition="STM32L4"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="SAI"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="TIM"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L496G-Discovery BSP Camera">
      <description>STMicroelectronics STM32L496G-Discovery BSP Camera</description>
      <require condition="STM32L4"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DCMI"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="I/O"/>
    </condition>
    <condition id="STM32L496G-Discovery BSP IDD">
      <description>STMicroelectronics STM32L496G-Discovery BSP IDD</description>
      <require condition="STM32L4"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L496G-Discovery BSP IO">
      <description>STMicroelectronics STM32L496G-Discovery BSP IO</description>
      <require condition="STM32L4"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L496G-Discovery BSP LCD">
      <description>STMicroelectronics STM32L496G-Discovery BSP LCD</description>
      <require condition="STM32L4"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="LCD"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA2D"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L496G-Discovery BSP QSPI">
      <description>STMicroelectronics STM32L496G-Discovery BSP QSPI</description>
      <require condition="STM32L4"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="QSPI"/>
    </condition>
    <condition id="STM32L496G-Discovery BSP SD">
      <description>STMicroelectronics STM32L496G-Discovery BSP SD</description>
      <require condition="STM32L4"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="SD"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="I/O"/>
    </condition>
    <condition id="STM32L496G-Discovery BSP SRAM">
      <description>STMicroelectronics STM32L496G-Discovery BSP SRAM</description>
      <require condition="STM32L4"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="SRAM"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L496G-Discovery BSP TS">
      <description>STMicroelectronics STM32L496G-Discovery BSP TS</description>
      <require condition="STM32L4"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L496G-Discovery Joystick">
      <description>STMicroelectronics STM32L496G-Discovery Joystick</description>
      <require condition="STM32L4"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="I/O"/>
    </condition>

    <!-- STM32L4R9I-Eval BSP Conditions -->
    <condition id="STM32L4R9I-EVAL BSP">
      <description>STMicroelectronics STM32L4R9I-Eval BSP</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="I2C"/>
    </condition>
    <condition id="STM32L4R9I-EVAL BSP Audio">
      <description>STMicroelectronics STM32L4R9I-EVAL BSP Audio</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="SAI"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DFSDM"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="TIM"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L4R9I-EVAL BSP DSI-LCD">
      <description>STMicroelectronics STM32L4R9I-EVAL BSP DSI-LCD</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DSI"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GFXMMU"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="I/O"/>
    </condition>
    <condition id="STM32L4R9I-EVAL BSP DSI-TS">
      <description>STMicroelectronics STM32L4R9I-EVAL BSP DSI-TS</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="I/O"/>
    </condition>
    <condition id="STM32L4R9I-EVAL BSP EEPROM">
      <description>STMicroelectronics STM32L4R9I-EVAL BSP EEPROM</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L4R9I-EVAL BSP IDD">
      <description>STMicroelectronics STM32L4R9I-EVAL BSP IDD</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L4R9I-EVAL BSP IO">
      <description>STMicroelectronics STM32L4R9I-EVAL BSP IO</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L4R9I-EVAL BSP NOR">
      <description>STMicroelectronics STM32L4R9I-EVAL BSP NOR</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="NOR"/>
    </condition>
    <condition id="STM32L4R9I-EVAL BSP OSPI-NOR">
      <description>STMicroelectronics STM32L4R9I-EVAL BSP OSPI-NOR</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="OSPI"/>
    </condition>
    <condition id="STM32L4R9I-EVAL BSP OSPI-RAM">
      <description>STMicroelectronics STM32L4R9I-EVAL BSP OSPI-RAM</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="OSPI"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L4R9I-EVAL BSP RGB-LCD">
      <description>STMicroelectronics STM32L4R9I-EVAL BSP RGB-LCD</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="LTDC"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA2D"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="I/O"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="SDRAM"/>
    </condition>
    <condition id="STM32L4R9I-EVAL BSP RGB-TS">
      <description>STMicroelectronics STM32L4R9I-EVAL BSP RGB-TS</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="I/O"/>
    </condition>
    <condition id="STM32L4R9I-EVAL BSP SD">
      <description>STMicroelectronics STM32L4R9I-EVAL BSP SD</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="SD"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="I/O"/>
    </condition>
    <condition id="STM32L4R9I-EVAL BSP SRAM">
      <description>STMicroelectronics STM32L4R9I-EVAL BSP SRAM</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="SRAM"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L4R9I-EVAL LED">
      <description>STMicroelectronics STM32L4R9I-Eval LED</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L4R9I-EVAL Buttons">
      <description>STMicroelectronics STM32L4R9I-Eval Buttons</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L4R9I-EVAL Joystick">
      <description>STMicroelectronics STM32L4R9I-Eval Joystick</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Board Support" Cgroup="Drivers" Csub="Basic I/O"/>
    </condition>
    <condition id="STM32L4R9I-EVAL ADC">
      <description>STMicroelectronics STM32L4R9I-Eval ADC</description>
      <require condition="STM32L4R9"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cclass="Device" Cgroup="STM32Cube HAL" Csub="ADC"/>
    </condition>
  </conditions>

  <generators>
    <!-- This generator is launched if any component referencing this generator by 'id' is selected and the specified <gpdsc> file does not exist -->
    <generator id="STM32CubeMX">
      <description>ST Microelectronics: STCubeMX Environment</description>
      <command>MDK/CubeMX/STM32CubeMxLauncher.exe</command>
      <!-- path is specified either absolute or relative to PDSC or GPDSC file -->
      <workingDir>$PRTE/Device</workingDir>
      <!-- path is specified either absolute or relative to PDSC or GPDSC file. If not specified it is the project directory configured by the environment -->
      <arguments>
        <!-- D = Device (Dname/Dvariant as configured by environment) -->
        <argument>$D</argument>
        <!-- Project path and project name (as configured by environment) -->
        <argument>#P</argument>
        <!-- absolute or relative to workingDir. $S = Device Family Pack base folder -->
        <argument>$S</argument>
      </arguments>
      <!-- path is either absolute or relative to working directory -->
      <gpdsc name="$PRTE/Device/$D/FrameworkCubeMX.gpdsc"/>
    </generator>
  </generators>

  <taxonomy>
    <description Cclass="Device" Cgroup="STM32Cube HAL">STM32L4xx Hardware Abstraction Layer (HAL) Drivers</description>
  </taxonomy>

  <apis>
    <api Cclass="Device" Cgroup="STM32Cube Framework" Capiversion="1.1.0" exclusive="1" condition="STM32L4">
      <description>STM32Cube Framework</description>
      <files>
        <file category="doc" name="MDK/CubeMX/Documentation/index.html"/>
      </files>
    </api>
  </apis>

  <components>
    <component Cclass="Device" Cgroup="Startup" Cversion="1.3.1" condition="STM32L4 CMSIS">
      <!-- Cversion is necessary -->
      <description>System Startup for STMicroelectronics STM32L4 Series</description>
      <RTE_Components_h>
        <!-- the following content goes into file 'RTE_Components.h' -->
        #define RTE_DEVICE_STARTUP_STM32L4XX    /* Device Startup for STM32L4 */
      </RTE_Components_h>

      <files>
        <!--  include folder -->
        <file category="include" name="Drivers/CMSIS/Device/ST/STM32L4xx/Include/"/>

        <!-- Flash Option Bytes templates -->
        <file category="source" condition="STM32L431_432_433_442_443_451_452_462 ARMCC" name="MDK/Device/Source/ARM/STM32L4xx_SB_OPT.s" attr="template" select="Flash Option Bytes"/>
        <file category="source" condition="STM32L471_475_476_485_486_496_4A6 ARMCC"     name="MDK/Device/Source/ARM/STM32L4xx_DB_OPT.s" attr="template" select="Flash Option Bytes"/>
        <file category="source" condition="STM32L4R5_4R7_4R9_4S5_4S7_4S9 ARMCC"         name="MDK/Device/Source/ARM/STM32L4Rx_SB_OPT.s" attr="template" select="Flash Option Bytes"/>
        <file category="source" condition="STM32L4R5_4R7_4R9_4S5_4S7_4S9 ARMCC"         name="MDK/Device/Source/ARM/STM32L4Rx_DB_OPT.s" attr="template" select="Flash Option Bytes"/>

        <file category="header" name="Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"/>

        <!-- startup files -->
        <!-- ARM Compiler Toolchain -->
        <file category="source" condition="STM32L412 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l412xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L422 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l422xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L431 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l431xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L432 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l432xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L433 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l433xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L442 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l442xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L443 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l443xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L451 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l451xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L452 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l452xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L462 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l462xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L471 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l471xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L475 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l475xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L476 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l476xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L485 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l485xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L486 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l486xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L496 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l496xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L4A6 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l4a6xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L4R5 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l4r5xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L4R7 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l4r7xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L4R9 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l4r9xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L4S5 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l4s5xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L4S7 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l4s7xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L4S9 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l4s9xx.s" attr="config" version="1.3.1"/>
        <file category="source" condition="STM32L4P5 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l4p5xx.s" attr="config" version="1.6.0"/>
        <file category="source" condition="STM32L4Q5 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/arm/startup_stm32l4q5xx.s" attr="config" version="1.6.0"/>

        <!-- system file -->
        <file category="source" name="Drivers/CMSIS/Device/ST/STM32L4xx/Source/Templates/system_stm32l4xx.c" attr="config" version="1.3.1"/>
      </files>
    </component>

    <component generator="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX" Cversion="1.0.0" Capiversion="1.1.0" condition="STM32L4">
      <description>Configuration via STM32CubeMX</description>
      <RTE_Components_h>
        #define RTE_DEVICE_FRAMEWORK_CUBE_MX
      </RTE_Components_h>
      <files>
        <!-- this component will be replaced by the component described in gpdsc from generator -->
        <!--
        <file category="doc"     name="MDK/CubeMX/Documentation/cubemx.html"/>
-->
        <file category="source"  name="MDK/CubeMX/run_STM32CubeMX.c" version="1.0"/>
        <file category="other"   name="MDK/CubeMX/FrameworkCubeMX_gpdsc.ftl" version="1.0"/>
        <file category="other"   name="MDK/CubeMX/MX_Device_h.ftl" version ="1.0.2"/>
      </files>
    </component>

    <!-- START: STMicroelectronics STM32CubeL4 HAL -->
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="Common"    Cversion="1.12.0" condition="STM32L4 HAL Common">
      <description>Common HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_COMMON
      </RTE_Components_h>
      <Pre_Include_Global_h>
        #define USE_HAL_DRIVER
      </Pre_Include_Global_h>
      <files>
        <file category="include" name="Drivers/STM32L4xx_HAL_Driver/Inc/"/>
        <file category="include" name="Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/"/>
        <file category="header"  name="Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"/>
        <file category="source"  name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="ADC"       Cversion="1.12.0" condition="STM32L4 HAL DMA">
      <description>Analog-to-digital converter (ADC) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_ADC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_adc.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_adc_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="CAN"       Cversion="1.12.0" condition="STM32L431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL">
      <description>Controller area network (CAN) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_CAN
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_can.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="COMP"      Cversion="1.12.0" condition="STM32L4 HAL">
      <description>Analog Comparator (CRC) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_COMP
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_comp.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="Cortex"    Cversion="1.12.0" condition="STM32L4 HAL">
      <description>Cortex HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_CORTEX
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="CRC"       Cversion="1.12.0" condition="STM32L4 HAL">
      <description>CRC calculation unit (CRC) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_CRC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_crc.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_crc_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="CRYP"      Cversion="1.12.0" condition="STM32L422_442_443_462_485_486_4A6_4S5_4S7_4S9_4Q5 HAL DMA">
      <description>Cryptographic processor (CRYP) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_CRYP
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cryp.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cryp_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="DAC"       Cversion="1.12.0" condition="STM32L431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>Digital-to-analog converter (DAC) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_DAC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dac.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dac_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="DCMI"      Cversion="1.12.0" condition="STM32L496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>Digital camera interface (DCMI) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_DCMI
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dcmi.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="DFSDM"     Cversion="1.12.0" condition="STM32L451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>Digital Filter for Sigma-Delta Modulators (DFSDM) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_DFSDM
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dfsdm.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dfsdm_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"       Cversion="1.12.0" condition="STM32L4 HAL">
      <description>DMA controller (DMA) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_DMA
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA2D"     Cversion="1.12.0" condition="STM32L496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL">
      <description>Chrom-Art Accelerator (DMA2D) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_DMA2D
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dma2d.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="DSI"       Cversion="1.12.0" condition="STM32L4R9_4S9 HAL">
      <description>DSI HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_DSI
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_dsi.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="EXTI"      Cversion="1.12.0" condition="STM32L4 HAL">
      <description>EXTI HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_EXTI
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_exti.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="FIREWALL"  Cversion="1.12.0" condition="STM32L4 HAL">
      <description>Firewall HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_FIREWALL
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_firewall.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="Flash"     Cversion="1.12.0" condition="STM32L4 HAL">
      <description>Embedded Flash memory HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_FLASH
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ex.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_flash_ramfunc.c" condition="STM32L4A6_4R5_4R7_4R9_4S5_4S7_4S9"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="GFXMMU"    Cversion="1.12.0" condition="STM32L4R7_4R9_4S7_4S9 HAL">
      <description>GFXMMU HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_GFXMMU
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gfxmmu.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"      Cversion="1.12.0" condition="STM32L4 HAL">
      <description>General-purpose I/O (GPIO) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_GPIO
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_gpio.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="HASH"      Cversion="1.12.0" condition="STM32L4A6_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>Hash processor (HASH) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_HASH
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_hash.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_hash_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="HCD"       Cversion="1.12.0" condition="STM32L475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL">
      <description>USB Host controller (HCD) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_HCD
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_hcd.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_usb.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="I2C"       Cversion="1.12.0" condition="STM32L4 HAL DMA">
      <description>Inter-integrated circuit (I2C) interface HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_I2C
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_i2c_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="IRDA"      Cversion="1.12.0" condition="STM32L4 HAL DMA">
      <description>IrDA HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_IRDA
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_irda.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="IWDG"      Cversion="1.12.0" condition="STM32L4 HAL">
      <description>Independent watchdog (IWDG) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_IWDG
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_iwdg.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="LCD"       Cversion="1.12.0" condition="STM32L433_443_476_486_496_4A6 HAL">
      <description>LCD Controller (LCD) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_LCD
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_lcd.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="LPTIM"     Cversion="1.12.0" condition="STM32L4 HAL">
      <description>Low-power timer (LPTIM) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_LPTIM
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_lptim.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="LTDC"      Cversion="1.12.0" condition="STM32L4R7_4R9_4S7_4S9_4P5_4Q5 HAL">
      <description>LCD-TFT Controller (LTDC) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_LTDC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_ltdc.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_ltdc_ex.c" condition="STM32L4R9_4S9"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="MMC"      Cversion="1.10.0" condition="STM32L431_433_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>MMC Controller (MMC) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_MMC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_mmc.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_mmc_ex.c" condition="STM32L4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="NAND"      Cversion="1.10.0" condition="STM32L471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL">
      <description>NAND Flash controller HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_NAND
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nand.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="NOR"       Cversion="1.12.0" condition="STM32L471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL">
      <description>NOR Flash controller HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_NOR
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_nor.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="OPAMP"     Cversion="1.12.0" condition="STM32L4 HAL">
      <description>Operational amplifier peripheral HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_OPAMP
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_opamp.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_opamp_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="OSPI"      Cversion="1.12.0" condition="STM32L4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>Octo Serial peripheral interface (OSPI) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_OSPI
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_ospi.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="PCD"       Cversion="1.12.0" condition="STM32L412_422_432_433_442_443_452_462_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL">
      <description>USB Peripheral controller (PCD) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_PCD
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pcd.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pcd_ex.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_usb.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="PKA"       Cversion="1.12.0" condition="STM32L4Q5 HAL">
      <description>Public Key Accelerator (PKA) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_PKA
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pka.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="PSSI"      Cversion="1.12.0" condition="STM32L4P5_4Q5 HAL DMA">
      <description>Parallel Synchronous Slave Interface (PSSI) peripheral HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_PSSI
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pssi.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="PWR"       Cversion="1.12.0" condition="STM32L4 HAL">
      <description>Power controller (PWR) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_PWR
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_pwr_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="QSPI"      Cversion="1.12.0" condition="STM32L412_422_431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6 HAL DMA">
      <description>Quad Serial peripheral interface (QSPI) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_QSPI
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_qspi.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="RCC"       Cversion="1.12.0" condition="STM32L4 HAL GPIO">
      <description>Reset and clock control (RCC) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_RCC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="RNG"       Cversion="1.12.0" condition="STM32L4 HAL">
      <description>Random number generator (RNG) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_RNG
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rng.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rng_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="RTC"       Cversion="1.12.0" condition="STM32L4 HAL">
      <description>Real-time clock (RTC) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_RTC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rtc_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="SAI"       Cversion="1.12.0" condition="STM32L431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>Serial audio interface (SAI) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_SAI
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sai.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sai_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="SD"        Cversion="1.12.0" condition="STM32L431_433_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>Secure digital (SD) interface HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_SD
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sd.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sd_ex.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_sdmmc.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="Smartcard" Cversion="1.12.0" condition="STM32L4 HAL DMA">
      <description>Smartcard HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_SMARTCARD
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_smartcard.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_smartcard_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="SMBUS"     Cversion="1.12.0" condition="STM32L4 HAL">
      <description>System Management Bus (SMBus) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_SMBUS
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_smbus.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="SPI"       Cversion="1.12.0" condition="STM32L4 HAL DMA">
      <description>Serial peripheral interface (SPI) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_SPI
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_spi.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_spi_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="SRAM"      Cversion="1.12.0" condition="STM32L471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 HAL DMA">
      <description>SRAM controller (SRAM) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_SRAM
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_sram.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="SWPMI"     Cversion="1.12.0" condition="STM32L431_432_433_442_443_471_475_476_485_486_496_4A6 HAL DMA">
      <description>Single Wire Protocol Master Interface (SWPMI) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_SWPMI
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_swpmi.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="TIM"       Cversion="1.12.0" condition="STM32L4 HAL DMA">
      <description>Timers (TIM) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_TIM
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tim_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="TSC"       Cversion="1.12.0" condition="STM32L4 HAL">
      <description>Touch Sensing Controller (TSC) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_TSC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_tsc.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="UART"      Cversion="1.12.0" condition="STM32L4 HAL DMA">
      <description>Universal asynchronous receiver transmitter (UART) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_UART
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="USART"     Cversion="1.12.0" condition="STM32L4 HAL DMA">
      <description>Universal synchronous asynchronous receiver transmitter (USART) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_USART
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_usart.c"/>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_usart_ex.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube HAL" Csub="WWDG"      Cversion="1.12.0" condition="STM32L4 HAL">
      <description>Window watchdog (WWDG) HAL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_HAL_WWDG
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_wwdg.c"/>
      </files>
    </component>
    <!-- END: STMicroelectronics STM32CubeL4 HAL -->

    <!-- START: STMicroelectronics STM32CubeL4 LL -->
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="Common" Cversion="1.12.0" condition="STM32L4 LL Common">
      <description>Common LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_COMMON
      </RTE_Components_h>
      <files>
        <file category="include" name="Drivers/STM32L4xx_HAL_Driver/Inc/"/>
        <file category="include" name="Drivers/STM32L4xx_HAL_Driver/Inc/Legacy/"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="ADC"    Cversion="1.12.0" condition="STM32L4 LL">
      <description>Analog-to-digital converter (ADC) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_ADC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_adc.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="COMP"   Cversion="1.12.0" condition="STM32L4 LL">
      <description>Analog Comparator (CRC) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_COMP
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_comp.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="CRC"    Cversion="1.12.0" condition="STM32L4 LL">
      <description>CRC calculation unit (CRC) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_CRC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_crc.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="CRS"    Cversion="1.12.0" condition="STM32L412_422_431_432_433_442_443_451_452_462_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 LL">
      <description>Clock recovery system (CRS) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_CRS
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_crs.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="DAC"    Cversion="1.12.0" condition="STM32L431_432_433_442_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 LL">
      <description>Digital-to-analog converter (DAC) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_DAC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_dac.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="DMA"    Cversion="1.12.0" condition="STM32L4 LL">
      <description>DMA controller (DMA) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_DMA
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_dma.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="DMA2D"  Cversion="1.12.0" condition="STM32L496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 LL">
      <description>Chrom-Art Accelerator (DMA2D) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_DMA2D
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_dma2d.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="EXTI"   Cversion="1.12.0" condition="STM32L4 LL">
      <description>Extended interrupts and events controler (EXTI) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_EXTI
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_exti.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="FMC"    Cversion="1.12.0" condition="STM32L471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 LL">
      <description>Flexible memory controller (FMC) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_FMC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="GPIO"   Cversion="1.12.0" condition="STM32L4 LL">
      <description>General-purpose I/O (GPIO) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_GPIO
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_gpio.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="I2C"    Cversion="1.12.0" condition="STM32L4 LL">
      <description>Inter-integrated circuit (I2C) interface LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_I2C
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_i2c.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="LPTIM"  Cversion="1.12.0" condition="STM32L4 LL">
      <description>Low-power timer (LPTIM) interface LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_LPTIM
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_lptim.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="LPUART" Cversion="1.12.0" condition="STM32L4 LL">
      <description>Low-power universal asynchronous receiver transmitter (LPUART) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_LPUART
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_lpuart.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="OPAMP"  Cversion="1.12.0" condition="STM32L4 LL">
      <description>Operational amplifier (OPAMP) peripheral LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_OPAMP
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_opamp.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="PKA"       Cversion="1.12.0" condition="STM32L4Q5 LL">
      <description>Public Key Accelerator (PKA) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_PKA
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_pka.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="PWR"    Cversion="1.12.0" condition="STM32L4 LL">
      <description>Power controller (PWR) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_PWR
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_pwr.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="RCC"    Cversion="1.12.0" condition="STM32L4 LL">
      <description>Reset and clock control (RCC) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_RCC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_rcc.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="RNG"    Cversion="1.12.0" condition="STM32L4 LL">
      <description>Random number generator (RNG) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_RNG
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_rng.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="RTC"    Cversion="1.12.0" condition="STM32L4 LL">
      <description>Real-time clock (RTC) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_RTC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_rtc.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="SDMMC"  Cversion="1.12.0" condition="STM32L431_433_443_451_452_462_471_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 LL">
      <description>SD/SDIO/MMC card host interface (SDMMC) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_SDMMC
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_sdmmc.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="SPI"    Cversion="1.12.0" condition="STM32L4 LL">
      <description>Serial peripheral interface (SPI) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_SPI
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_spi.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="SWPMI"  Cversion="1.12.0" condition="STM32L431_432_433_442_443_471_475_476_485_486_496_4A6 LL">
      <description>Single Wire Protocol Master Interface (SWPMI) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_SWPMI
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_swpmi.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="TIM"    Cversion="1.12.0" condition="STM32L4 LL">
      <description>Timers (TIM) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_TIM
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_tim.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="USART"  Cversion="1.12.0" condition="STM32L4 LL">
      <description>Universal synchronous asynchronous receiver transmitter (USART) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_USART
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_usart.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="USB"    Cversion="1.12.0" condition="STM32L412_422_432_433_442_443_452_462_475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 LL">
      <description>Universal serial bus full-speed device interface (USB) LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_USB
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_usb.c"/>
      </files>
    </component>
    <component Cclass="Device" Cgroup="STM32Cube LL" Csub="UTILS"  Cversion="1.12.0" condition="STM32L4">
      <description>UTILS LL driver</description>
      <RTE_Components_h>
        #define RTE_DEVICE_LL_UTILS
      </RTE_Components_h>
      <files>
        <file category="source" name="Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_utils.c"/>
      </files>
    </component>
    <!-- END: STMicroelectronics STM32CubeL4 LL -->

    <!-- CMSIS drivers -->
    <component Cclass="CMSIS Driver" Cgroup="I2C" Capiversion="2.2.0" Cversion="1.0.0" condition="STM32L4 CMSIS_Driver I2C">
      <description>I2C Driver for STM32L4 Series</description>
      <RTE_Components_h>
        #define RTE_Drivers_I2C1                /* Driver I2C1 */
        #define RTE_Drivers_I2C2                /* Driver I2C2 */
        #define RTE_Drivers_I2C3                /* Driver I2C3 */
        #define RTE_Drivers_I2C4                /* Driver I2C4 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/I2C_STM32L4xx.c"/>
      </files>
    </component>
    <component Cclass="CMSIS Driver" Cgroup="MCI"                          Capiversion="2.2.0" Cversion="1.3.0" condition="STM32L4 CMSIS_Driver MCI">
      <description>MCI Driver for STM32L4 Series</description>
      <RTE_Components_h>
        #define RTE_Drivers_MCI0                /* Driver MCI0 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/MCI_STM32L4xx.c"/>
      </files>
    </component>
    <component Cclass="CMSIS Driver" Cgroup="MCI"                          Capiversion="2.2.0" Cversion="1.2.0" condition="STM32L4PLUS CMSIS_Driver MCI">
      <description>MCI Driver for STM32L4 Series</description>
      <RTE_Components_h>
        #define RTE_Drivers_MCI0                /* Driver MCI0 */
        #define RTE_Drivers_MCI1                /* Driver MCI1 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/MCI_STM32L4plus.c"/>
      </files>
    </component>
    <component Cclass="CMSIS Driver" Cgroup="SPI"                          Capiversion="2.1.0" Cversion="1.3.0" condition="STM32L4 CMSIS_Driver SPI">
      <description>SPI Driver for STM32L4 Series</description>
      <RTE_Components_h>
        #define RTE_Drivers_SPI1                /* Driver SPI1 */
        #define RTE_Drivers_SPI2                /* Driver SPI2 */
        #define RTE_Drivers_SPI3                /* Driver SPI3 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/SPI_STM32L4xx.c"/>
      </files>
    </component>
    <component Cclass="CMSIS Driver" Cgroup="USART"                        Capiversion="2.1.0" Cversion="1.4.0" condition="STM32L4 CMSIS_Driver USART">
      <description>USART Driver for STM32L4 Series</description>
      <RTE_Components_h>
        #define RTE_Drivers_USART1              /* Driver USART1 */
        #define RTE_Drivers_USART2              /* Driver USART2 */
        #define RTE_Drivers_USART3              /* Driver USART3 */
        #define RTE_Drivers_USART4              /* Driver USART4 */
        #define RTE_Drivers_USART5              /* Driver USART5 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/UART_STM32L4xx.c"/>
        <file category="source" name="CMSIS/Driver/USART_STM32L4xx.c"/>
        <file category="source" name="CMSIS/Driver/IrDA_STM32L4xx.c"/>
        <file category="source" name="CMSIS/Driver/SmartCard_STM32L4xx.c"/>
      </files>
    </component>
    <component Cclass="CMSIS Driver" Cgroup="USB Device" Csub="Full-speed" Capiversion="2.1.0" Cversion="1.3.0" condition="STM32L412_422_432_433_442_443_452_462 CMSIS_Driver USBD">
      <description>USB Device Full-Speed Driver for STM32L4 Series</description>
      <RTE_Components_h>
        #define RTE_Drivers_USBD0               /* Driver USBD0 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/USBD_STM32L4xx.c"/>
      </files>
    </component>
    <component Cclass="CMSIS Driver" Cgroup="USB Device" Csub="Full-speed" Capiversion="2.1.0" Cversion="1.4.0" condition="STM32L475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 CMSIS_Driver USBD">
      <description>USB Device Full-Speed Driver (OTG) for STM32L4 Series</description>
      <RTE_Components_h>  <!-- the following content goes into file 'RTE_Components.h' -->
        #define RTE_Drivers_USBD0               /* Driver USBD0 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/OTG_STM32L4xx.c"/>
        <file category="source" name="CMSIS/Driver/USBD_OTG_STM32L4xx.c"/>
      </files>
    </component>
    <component Cclass="CMSIS Driver" Cgroup="USB Host"   Csub="Full-speed" Capiversion="2.2.0" Cversion="1.1.0" condition="STM32L475_476_485_486_496_4A6_4R5_4R7_4R9_4S5_4S7_4S9_4P5_4Q5 CMSIS_Driver USBH">
      <description>USB Host Full-Speed Driver (OTG) for STM32L4 Series</description>
      <RTE_Components_h>
        #define RTE_Drivers_USBH0               /* Driver USBH0 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/OTG_STM32L4xx.c"/>
        <file category="source" name="CMSIS/Driver/USBH_OTG_STM32L4xx.c"/>
      </files>
    </component>

    <!-- STM32L476G-EVAL Board Support -->
    <bundle Cbundle="STM32L476G-EVAL" Cclass="Board Support" Cversion="1.0.0">
      <description>STMicroelectronics STM32L476G-EVAL Board</description>
      <doc>MDK/Boards/ST/STM32L476G-EVAL/Documentation/DM00155732.pdf</doc>
      <component Cgroup="Drivers" Csub="Basic I/O"          condition="STM32L476G-EVAL BSP">
        <description>LEDs, push-buttons and COM ports for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval.h"/>
          <file category="source" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="Audio"              condition="STM32L476G-EVAL BSP Audio">
        <description>Audio for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_audio.h"/>
          <file category="source" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_audio.c"/>
          <file category="source" name="Drivers/BSP/Components/wm8994/wm8994.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="EEPROM"             condition="STM32L476G-EVAL BSP EEPROM">
        <description>EEPROM for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_eeprom.h"/>
          <file category="source" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_eeprom.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="Glass-LCD"          condition="STM32L476G-EVAL BSP Glass-LCD">
        <description>Glass-LCD for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_glass_lcd.h"/>
          <file category="source" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_glass_lcd.c"/>
          <file category="source" name="Drivers/BSP/Components/mfxstm32l152/mfxstm32l152.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="IDD"                condition="STM32L476G-EVAL BSP IDD">
        <description>IDD for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_idd.h"/>
          <file category="source" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_idd.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="I/O"                condition="STM32L476G-EVAL BSP IO">
        <description>I/O for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_io.h"/>
          <file category="source" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_io.c"/>
          <file category="source" name="Drivers/BSP/Components/stmpe811/stmpe811.c"/>
          <file category="source" name="Drivers/BSP/Components/stmpe1600/stmpe1600.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="LCD"                condition="STM32L476G-EVAL BSP LCD">
        <description>LCD for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_lcd.h"/>
          <file category="source" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_lcd.c"/>
          <file category="source" name="Drivers/BSP/Components/hx8347g/hx8347g.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="NOR"                condition="STM32L476G-EVAL BSP NOR">
        <description>NOR Flash for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_nor.h"/>
          <file category="source" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_nor.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="QSPI"               condition="STM32L476G-EVAL BSP QSPI">
        <description>QSPI Flash for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_qspi.h"/>
          <file category="source" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_qspi.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="SD"                 condition="STM32L476G-EVAL BSP SD">
        <description>uSD for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_sd.h"/>
          <file category="source" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_sd.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="SRAM"               condition="STM32L476G-EVAL BSP SRAM">
        <description>SRAM for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_sram.h"/>
          <file category="source" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_sram.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="Touch Screen"       condition="STM32L476G-EVAL BSP TS">
        <description>Touch Screen for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_ts.h"/>
          <file category="source" name="Drivers/BSP/STM32L476G_EVAL/stm32l476g_eval_ts.c"/>
          <file category="source" name="Drivers/BSP/Components/stmpe811/stmpe811.c"/>
        </files>
      </component>
      <component Cgroup="LED"           Capiversion="1.0.0" condition="STM32L476G-EVAL LED">
        <description>LED driver for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="source" name="MDK/Boards/ST/STM32L476G-EVAL/Common/LED_STM32L476G-EVAL.c"/>
        </files>
      </component>
      <component Cgroup="Buttons"       Capiversion="1.0.0" condition="STM32L476G-EVAL Buttons">
        <description>Button driver for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="sourceC" name="MDK/Boards/ST/STM32L476G-EVAL/Common/Buttons_STM32L476G-EVAL.c"/>
        </files>
      </component>
      <component Cgroup="Joystick"      Capiversion="1.0.0" condition="STM32L476G-EVAL Joystick">
        <description>Joystick Interface for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="source" name="MDK/Boards/ST/STM32L476G-EVAL/Common/Joystick_STM32L476G-EVAL.c"/>
        </files>
      </component>
      <component Cgroup="A/D Converter" Capiversion="1.0.0" condition="STM32L476G-EVAL ADC">
        <description>A/D Converter Interface for STMicroelectronics STM32L476G-EVAL Board</description>
        <files>
          <file category="source" name="MDK/Boards/ST/STM32L476G-EVAL/Common/ADC_STM32L476G-EVAL.c"/>
        </files>
      </component>
    </bundle>

    <!-- STM32L496G_Discovery Board -->
    <bundle Cbundle="STM32L496G-Discovery" Cclass="Board Support" Cversion="1.1.0">
      <description>STMicroelectronics STM32L496G-Discovery Board</description>
      <doc>MDK/Boards/ST/STM32L496G-DISCO/Documentation/DM00353127.pdf</doc>
      <component Cgroup="Drivers" Csub="Basic I/O"     condition="STM32L496G-Discovery BSP">
        <description>LEDs, push-buttons and COM ports for STMicroelectronics STM32L496G-Discovery Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery.h"/>
          <file category="source" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="Audio"         condition="STM32L496G-Discovery BSP Audio">
        <description>Audio for STMicroelectronics STM32L496G-Discovery Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_audio.h"/>
          <file category="source" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_audio.c"/>
          <file category="source" name="Drivers/BSP/Components/cs42l51/cs42l51.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="Camera"        condition="STM32L496G-Discovery BSP Camera">
        <description>Camera for STMicroelectronics STM32L496G-Discovery Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_camera.h"/>
          <file category="source" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_camera.c"/>
          <file category="source" name="Drivers/BSP/Components/ov9655/ov9655.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="IDD"           condition="STM32L496G-Discovery BSP IDD">
        <description>IDD for STMicroelectronics STM32L496G-Discovery Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_idd.h"/>
          <file category="source" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_idd.c"/>
          <file category="source" name="Drivers/BSP/Components/mfxstm32l152/mfxstm32l152.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="I/O"           condition="STM32L496G-Discovery BSP IO">
        <description>I/O for STMicroelectronics STM32L496G-Discovery Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_io.h"/>
          <file category="source" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_io.c"/>
          <file category="source" name="Drivers/BSP/Components/mfxstm32l152/mfxstm32l152.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="LCD"           condition="STM32L496G-Discovery BSP LCD">
        <description>LCD for STMicroelectronics STM32L496G-Discovery Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_lcd.h"/>
          <file category="source" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_lcd.c"/>
          <file category="source" name="Drivers/BSP/Components/st7789h2/st7789h2.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="QSPI"          condition="STM32L496G-Discovery BSP QSPI">
        <description>QSPI Flash for STMicroelectronics STM32L496G-Discovery Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_qspi.h"/>
          <file category="source" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_qspi.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="SD"            condition="STM32L496G-Discovery BSP SD">
        <description>uSD for STMicroelectronics STM32L496G-Discovery Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_sd.h"/>
          <file category="source" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_sd.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="SRAM"          condition="STM32L496G-Discovery BSP SRAM">
        <description>SRAM for STMicroelectronics STM32L496G-Discovery Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_sram.h"/>
          <file category="source" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_sram.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="Touch Screen"  condition="STM32L496G-Discovery BSP TS">
        <description>Touch Screen for STMicroelectronics STM32L496G-Discovery Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_ts.h"/>
          <file category="source" name="Drivers/BSP/STM32L496G-Discovery/stm32l496g_discovery_ts.c"/>
          <file category="source" name="Drivers/BSP/Components/ft6x06/ft6x06.c"/>
        </files>
      </component>
      <component Cgroup="LED"      Capiversion="1.0.0" condition="STM32L4 HAL GPIO">
        <description>LED Interface for STMicroelectronics STM32L496G-Discovery Board</description>
        <files>
          <file category="source" name="MDK/Boards/ST/STM32L496G-DISCO/Common/LED_STM32L496G_Discovery.c"/>
        </files>
      </component>
      <component Cgroup="Joystick" Capiversion="1.0.0" condition="STM32L496G-Discovery Joystick">
        <description>Joystick Interface for STMicroelectronics STM32L496G-Discovery Board</description>
        <files>
          <file category="source" name="MDK/Boards/ST/STM32L496G-DISCO/Common/Joystick_STM32L496G_Discovery.c"/>
        </files>
      </component>
    </bundle>

    <!-- STM32L4R9I-EVAL Board -->
    <bundle Cbundle="STM32L4R9I-EVAL" Cclass="Board Support" Cversion="1.0.0">
      <description>STMicroelectronics STM32L4R9I-EVAL Board</description>
      <doc></doc>
      <component Cgroup="Drivers" Csub="Basic I/O"          condition="STM32L4R9I-EVAL BSP">
        <description>LEDs, push-buttons and COM ports for STM32L4R9I-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval.h"/>
          <file category="source" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="Audio"              condition="STM32L4R9I-EVAL BSP Audio">
        <description>Audio for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_audio.h"/>
          <file category="source" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_audio.c"/>
          <file category="source" name="Drivers/BSP/Components/wm8994/wm8994.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="DSI-LCD"            condition="STM32L4R9I-EVAL BSP DSI-LCD">
        <description>DSI-LCD for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_lcd.h"/>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_dsi_lcd.h"/>
          <file category="source" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_dsi_lcd.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="DSI-TS"             condition="STM32L4R9I-EVAL BSP DSI-TS">
        <description>DSI-TS for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_ts.h"/>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_dsi_ts.h"/>
          <file category="source" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_dsi_ts.c"/>
          <file category="source" name="Drivers/BSP/Components/ft3x67/ft3x67.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="EEPROM"             condition="STM32L4R9I-EVAL BSP EEPROM">
        <description>EEPROM for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_eeprom.h"/>
          <file category="source" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_eeprom.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="IDD"                condition="STM32L4R9I-EVAL BSP IDD">
        <description>IDD for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_idd.h"/>
          <file category="source" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_idd.c"/>
          <file category="source" name="Drivers/BSP/Components/mfxstm32l152/mfxstm32l152.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="I/O"                condition="STM32L4R9I-EVAL BSP IO">
        <description>I/O for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_io.h"/>
          <file category="source" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_io.c"/>
          <file category="source" name="Drivers/BSP/Components/mfxstm32l152/mfxstm32l152.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="NOR"                condition="STM32L4R9I-EVAL BSP NOR">
        <description>NOR Flash for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_nor.h"/>
          <file category="source" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_nor.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="OSPI-NOR"           condition="STM32L4R9I-EVAL BSP OSPI-NOR">
        <description>OSPI-NOR Flash for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_ospi_nor.h"/>
          <file category="source" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_ospi_nor.c"/>
          <!--file category="source" name="Drivers/BSP/Components/mx25lm51245g/mx25lm51245g.h"/-->
        </files>
      </component>
      <component Cgroup="Drivers" Csub="OSPI-RAM"           condition="STM32L4R9I-EVAL BSP OSPI-RAM">
        <description>OSPI-RAM Flash for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_ospi_ram.h"/>
          <file category="source" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_ospi_ram.c"/>
          <!--file category="source" name="Drivers/BSP/Components/iss66wvh8m8/iss66wvh8m8.h"/-->
        </files>
      </component>
      <component Cgroup="Drivers" Csub="RGB-LCD"            condition="STM32L4R9I-EVAL BSP RGB-LCD">
        <description>RGB-LCD for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_lcd.h"/>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_rgb_lcd.h"/>
          <file category="source" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_rgb_lcd.c"/>
          <!--file category="source" name="Drivers/BSP/Components/rk043fn48h/rk043fn48h.h"/-->
        </files>
      </component>
      <component Cgroup="Drivers" Csub="RGB-TS"             condition="STM32L4R9I-EVAL BSP RGB-TS">
        <description>RGB-TS for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_ts.h"/>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_rgb_ts.h"/>
          <file category="source" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_rgb_ts.c"/>
          <file category="source" name="Drivers/BSP/Components/ft5336/ft5336.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="SD"                 condition="STM32L4R9I-EVAL BSP SD">
        <description>uSD for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_sd.h"/>
          <file category="source" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_sd.c"/>
        </files>
      </component>
      <component Cgroup="Drivers" Csub="SRAM"               condition="STM32L4R9I-EVAL BSP SRAM">
        <description>SRAM for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="header" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_sram.h"/>
          <file category="source" name="Drivers/BSP/STM32L4R9I_EVAL/stm32l4r9i_eval_sram.c"/>
        </files>
      </component>
      <component Cgroup="LED"           Capiversion="1.0.0" condition="STM32L4R9I-EVAL LED">
        <description>LED Interface for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="source" name="MDK/Boards/ST/STM32L4R9I-EVAL/Common/LED_STM32L4R9I-EVAL.c"/>
        </files>
      </component>
      <component Cgroup="Buttons"       Capiversion="1.0.0" condition="STM32L4R9I-EVAL Buttons">
        <description>Buttons Interface for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="source" name="MDK/Boards/ST/STM32L4R9I-EVAL/Common/Buttons_STM32L4R9I-EVAL.c"/>
        </files>
      </component>
      <component Cgroup="Joystick"      Capiversion="1.0.0" condition="STM32L4R9I-EVAL Joystick">
        <description>Joystick Interface for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="source" name="MDK/Boards/ST/STM32L4R9I-EVAL/Common/Joystick_STM32L4R9I-EVAL.c"/>
        </files>
      </component>
      <component Cgroup="A/D Converter" Capiversion="1.0.0" condition="STM32L4R9I-EVAL ADC">
        <description>A/D Converter Interface for STMicroelectronics STM32L4R9I-EVAL Board</description>
        <files>
          <file category="source" name="MDK/Boards/ST/STM32L4R9I-EVAL/Common/ADC_STM32L4R9I-EVAL.c"/>
        </files>
      </component>
    </bundle>
  </components>

  <boards>
    <!-- STM32L476G-EVAL Board Support -->
    <board vendor="STMicroelectronics" name="STM32L476G-EVAL" revision="Rev.A" salesContact="https://www.st.com/content/st_com/en/contact-us.html"
           orderForm="https://www.st.com/en/evaluation-tools/stm32l476g-eval.html">
      <description>STMicroelectronics STM32L476G-EVAL</description>
      <image small="MDK/Boards/ST/STM32L476G-EVAL/Documentation/stm32l476g-eval_small.jpg"
             large="MDK/Boards/ST/STM32L476G-EVAL/Documentation/stm32l476g-eval_large.jpg"/>
      <book category="overview"  name="http://www.st.com/web/en/catalog/tools/PF261634" title="Web Page"/>
      <book category="schematic" name="MDK/Boards/ST/STM32L476G-EVAL/Documentation/MB1144B.pdf" title="Schematics"/>
      <book category="manual"    name="MDK/Boards/ST/STM32L476G-EVAL/Documentation/DM00155732.pdf" title="User Manual"/>
      <mountedDevice    deviceIndex="0" Dvendor="STMicroelectronics:13" Dname="STM32L476ZGTx"/>
      <compatibleDevice deviceIndex="0" Dvendor="STMicroelectronics:13" DsubFamily="STM32L476"/>
      <feature type="XTAL"            n="8000000"/>
      <feature type="PWR"             n="5"              name="USB Powered"/>
      <feature type="USB"             n="1"              name="USB 2.0 Full Speed"/>
      <feature type="CAN"             n="1"/>
      <feature type="RS232"           n="1"/>
      <feature type="GLCD"            n="1"  m="240.320" name="2.4 inch Color QVGA TFT LCD with resistive touchscreen"/>
      <feature type="Joystick"        n="1"              name="5-position Joystick"/>
      <feature type="Poti"            n="1"              name="Analog Voltage Control for ADC Input (potentiometer)"/>
      <feature type="Button"          n="4"              name="Push-Buttons for Reset, Tamper and User"/>
      <feature type="LED"             n="4"              name="LEDs directly connected to port pins"/>
      <debugInterface adapter="JTAG/SW" connector="20 pin JTAG (0.1 inch connector)"/>
      <debugInterface adapter="JTAG/SW" connector="20-pin Cortex debug + ETM Trace (0.05 inch connector)"/>
    </board>

    <!-- STM32L496G-Discovery Board Support -->
    <board vendor="STMicroelectronics" name="STM32L496G-Discovery" revision="Rev.1" salesContact="https://www.st.com/content/st_com/en/contact-us.html"
           orderForm="https://www.st.com/en/evaluation-tools/32l496gdiscovery.html">
      <description>STMicroelectronics STM32L496G-Discovery Board Support and Examples</description>
      <image small="MDK/Boards/ST/STM32L496G-DISCO/Documentation/stm32l496g_disco_small.jpg"
             large="MDK/Boards/ST/STM32L496G-DISCO/Documentation/stm32l496g_disco_large.jpg"/>
      <book category="overview"  name="http://www.st.com/en/evaluation-tools/32l496gdiscovery.html" title="STM32L496G-Discovery Web Page"/>
      <book category="setup"     name="MDK/Boards/ST/STM32L496G-DISCO/Documentation/DM00285842.pdf" title="Getting Started"/>
      <!--book category="schematic" name="MDK/Boards/ST/STM32L496G-DISCO/Documentation/stm32l496g-disco_sch.zip" title="Schematics"/-->
      <book category="manual"    name="MDK/Boards/ST/STM32L496G-DISCO/Documentation/DM00353127.pdf" title="User Manual"/>
      <book category="other"     name="MDK/Boards/ST/STM32L496G-DISCO/Documentation/stm32l496g-disco_gerber.zip" title="Gerber Files"/>
      <book category="other"     name="MDK/Boards/ST/STM32L496G-DISCO/Documentation/stm32l496g-disco_bom.zip" title="Bill of Materials"/>
      <mountedDevice    deviceIndex="0" Dvendor="STMicroelectronics:13" Dname="STM32L496AGIx"/>
      <compatibleDevice deviceIndex="0" Dvendor="STMicroelectronics:13" DsubFamily="STM32L496"/>
      <feature type="ODbg"      n="1"                name="On-board ST-LINK/V2"/>
      <feature type="ROM"       n="1"                name="64-Mbit Quad-SPI Flash memory"/>
      <feature type="MemCard"   n="1"                name="microSD card holder"/>
      <feature type="PWR"       n="5"                name="USB Powered"/>
      <feature type="PWR"       n="3"  m="5"         name="External Supply"/>
      <feature type="USB"       n="1"                name="USB OTG FS with Micro-AB connector"/>
      <feature type="CAN"       n="1"/>
      <feature type="GLCD"            n="1"  m="240.240" name="2.154 inch TFT color LCD with capacative touch panel"/>
      <feature type="I2C"       n="1"                name="I2C extension connector"/>
      <feature type="Button"    n="1"                name="Reset push button "/>
      <feature type="Joystick"  n="1"                name="4 direction-joystick with selection"/>
      <feature type="LED"       n="8"                name="2 User LEDs"/>
      <debugInterface adapter="ST-Link" connector="Mini-USB"/>
    </board>

    <!-- STM32L4R9I-EVAL Board Support -->
    <board vendor="STMicroelectronics" name="STM32L4R9I-EVAL" revision="Rev.B" salesContact="https://www.st.com/content/st_com/en/contact-us.html"
           orderForm="https://www.st.com/en/evaluation-tools/stm32l4r9i-eval.html">
      <description>STMicroelectronics STM32L4R9I-EVAL</description>
      <!--image small="MDK/Boards/ST/STM32L4R9I-EVAL/Documentation/stm32l4r9i-eval_small.jpg"
             large="MDK/Boards/ST/STM32L4R9I-EVAL/Documentation/stm32l4r9i-eval_large.jpg"/-->
      <!--book category="overview"  name="http://www.st.com/web/en/catalog/tools/PF261634" title="Web Page"/-->
      <!--book category="manual"    name="MDK/Boards/ST/STM32L4R9I-EVAL/Documentation/?.pdf" title="User Manual"/-->
      <book category="other"     name="MDK/Boards/ST/STM32L4R9I-EVAL/Documentation/stm32l4r9i-eval_gerber.zip" title="Gerber Files"/>
      <mountedDevice    deviceIndex="0" Dvendor="STMicroelectronics:13" Dname="STM32L4R9AIIx"/>
      <compatibleDevice deviceIndex="0" Dvendor="STMicroelectronics:13" DsubFamily="STM32L4R9"/>
      <!--
      <feature type="XTAL"            n="8000000"/>
      <feature type="PWR"             n="5"              name="USB Powered"/>
      <feature type="USB"             n="1"              name="USB 2.0 Full Speed"/>
      <feature type="CAN"             n="1"/>
      <feature type="RS232"           n="1"/>
      <feature type="GLCD"            n="1"  m="240.320" name="2.4 inch Color QVGA TFT LCD with resistive touchscreen"/>
      <feature type="Joystick"        n="1"              name="5-position Joystick"/>
      <feature type="Poti"            n="1"              name="Analog Voltage Control for ADC Input (potentiometer)"/>
      <feature type="Button"          n="4"              name="Push-Buttons for Reset, Tamper and User"/>
      <feature type="LED"             n="4"              name="LEDs directly connected to port pins"/>
-->
      <debugInterface adapter="JTAG/SW" connector="20 pin JTAG (0.1 inch connector)"/>
      <debugInterface adapter="JTAG/SW" connector="20-pin Cortex debug + ETM Trace (0.05 inch connector)"/>
      <debugInterface adapter="ST-Link" connector="Mini-USB"/>
    </board>
  </boards>

  <examples>
    <!-- STM32L476G-EVAL Board -->
    <example name="CMSIS-RTOS2 Blinky" doc="Abstract.txt" folder="MDK/Boards/ST/STM32L476G-EVAL/Blinky">
      <description>CMSIS-RTOS2 Blinky example</description>
      <board name="STM32L476G-EVAL" vendor="STMicroelectronics"/>
      <project>
        <environment name="uv" load="Blinky.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="CMSIS" Cgroup="CORE"/>
        <component Cclass="Device" Cgroup="Startup"/>
        <component Cclass="CMSIS" Cgroup="RTOS"/>
        <category>Getting Started</category>
        <category>CMSIS-RTX</category>
      </attributes>
    </example>

    <example name="CMSIS-RTOS2 Blinky Low Power" doc="Abstract.txt" folder="MDK/Boards/ST/STM32L476G-EVAL/Blinky_LP">
      <description>CMSIS-RTOS2 Blinky Low Power example</description>
      <board name="STM32L476G-EVAL" vendor="STMicroelectronics"/>
      <project>
        <environment name="uv" load="Blinky.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="CMSIS" Cgroup="CORE"/>
        <component Cclass="Device" Cgroup="Startup"/>
        <component Cclass="CMSIS" Cgroup="RTOS"/>
        <category>Getting Started</category>
        <category>CMSIS-RTX</category>
      </attributes>
    </example>

    <!-- STM32L496G-Discovery Board -->
    <example name="CMSIS-RTOS2 Blinky" doc="Abstract.txt" folder="MDK/Boards/ST/STM32L496G-DISCO/Blinky">
      <description>CMSIS-RTOS2 Blinky example</description>
      <board name="STM32L496G-Discovery" vendor="STMicroelectronics"/>
      <project>
        <environment name="uv" load="Blinky.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="CMSIS" Cgroup="CORE"/>
        <component Cclass="Device" Cgroup="Startup"/>
        <component Cclass="CMSIS" Cgroup="RTOS"/>
        <category>Getting Started</category>
        <category>CMSIS-RTX</category>
      </attributes>
    </example>

    <example name="File System Demo" doc="Abstract.txt" folder="MDK/Boards/ST/STM32L496G-DISCO/Middleware/FileSystem/File_Demo">
      <description>File manipulation example: create, read, copy, delete files on any enabled drive (SD/MMC Card) and format each drive</description>
      <board name="STM32L496G-Discovery" vendor="STMicroelectronics"/>
      <project>
        <environment name="uv" load="File_Demo.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="File System" Cgroup="Drive"/>
        <category>Middleware</category>
        <category>File System</category>
        <keyword>SD/MMC Card</keyword>
      </attributes>
    </example>

    <example name="USB Device HID" doc="Abstract.txt" folder="MDK/Boards/ST/STM32L496G-DISCO/Middleware/USB/Device/HID">
      <description>USB Human Interface Device providing access from PC to board LEDs and joystick</description>
      <board name="STM32L496G-Discovery" vendor="STMicroelectronics"/>
      <project>
        <environment name="uv" load="HID.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="USB" Cgroup="Device" Csub="HID"/>
        <category>Middleware</category>
        <category>USB Device</category>
        <keyword>HID</keyword>
      </attributes>
    </example>

    <example name="USB Device Mass Storage" doc="Abstract.txt" folder="MDK/Boards/ST/STM32L496G-DISCO/Middleware/USB/Device/MassStorage">
      <description>USB Mass Storage Device using SD Card as storage media</description>
      <board name="STM32L496G-Discovery" vendor="STMicroelectronics"/>
      <project>
        <environment name="uv" load="MassStorage.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="USB" Cgroup="Device" Csub="MSC"/>
        <category>Middleware</category>
        <category>USB Device</category>
        <keyword>Memory Disk</keyword>
      </attributes>
    </example>

    <example name="USB Host Mass Storage" doc="Abstract.txt" folder="MDK/Boards/ST/STM32L496G-DISCO/Middleware/USB/Host/MassStorage">
      <description>USB Host file manipulation example: create, read, copy, delete files from USB Mass Storage Device and format the storage device</description>
      <board name="STM32L496G-Discovery" vendor="STMicroelectronics"/>
      <project>
        <environment name="uv" load="MassStorage.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="USB" Cgroup="Host" Csub="MSC"/>
        <category>Middleware</category>
        <category>USB Host</category>
        <keyword>Mass Storage</keyword>
      </attributes>
    </example>

    <example name="USB Host Keyboard" doc="Abstract.txt" folder="MDK/Boards/ST/STM32L496G-DISCO/Middleware/USB/Host/Keyboard">
      <description>USB Host using USB HID Keyboard as input device</description>
      <board name="STM32L496G-Discovery" vendor="STMicroelectronics"/>
      <project>
        <environment name="uv" load="Keyboard.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="USB" Cgroup="Host" Csub="HID"/>
        <category>Middleware</category>
        <category>USB Host</category>
        <keyword>Keyboard</keyword>
      </attributes>
    </example>

    <!-- STM32L4R9I-EVAL Board -->
    <example name="CMSIS-RTOS2 Blinky" doc="Abstract.txt" folder="MDK/Boards/ST/STM32L4R9I-EVAL/Blinky">
      <description>CMSIS-RTOS2 Blinky example</description>
      <board name="STM32L4R9I-EVAL" vendor="STMicroelectronics"/>
      <project>
        <environment name="uv" load="Blinky.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="CMSIS" Cgroup="CORE"/>
        <component Cclass="Device" Cgroup="Startup"/>
        <component Cclass="CMSIS" Cgroup="RTOS"/>
        <category>Getting Started</category>
        <category>CMSIS-RTX</category>
      </attributes>
    </example>
  </examples>

</package>