{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573824367116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573824367125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 14:26:06 2019 " "Processing started: Fri Nov 15 14:26:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573824367125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824367125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8_del3 -c lab8_del3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8_del3 -c lab8_del3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824367126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573824367783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573824367783 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab8_del3.vhd 2 1 " "Using design file lab8_del3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab8_del3-arch " "Found design unit 1: lab8_del3-arch" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824378969 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab8_del3 " "Found entity 1: lab8_del3" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824378969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573824378969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8_del3 " "Elaborating entity \"lab8_del3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573824378975 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stop_bit lab8_del3.vhd(68) " "VHDL Signal Declaration warning at lab8_del3.vhd(68): used explicit default value for signal \"stop_bit\" because signal was never assigned a value" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1573824378975 "|lab8_del3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "start_bit lab8_del3.vhd(69) " "VHDL Signal Declaration warning at lab8_del3.vhd(69): used explicit default value for signal \"start_bit\" because signal was never assigned a value" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1573824378976 "|lab8_del3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[15..9\] lab8_del3.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[15..9\]\" at lab8_del3.vhd(11)" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824378976 "|lab8_del3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[0\] lab8_del3.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[0\]\" at lab8_del3.vhd(11)" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824378976 "|lab8_del3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..1\] lab8_del3.vhd(12) " "Using initial value X (don't care) for net \"LEDG\[7..1\]\" at lab8_del3.vhd(12)" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824378976 "|lab8_del3"}
{ "Warning" "WSGN_SEARCH_FILE" "enable_gen.vhd 2 1 " "Using design file enable_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enable_gen-rtl " "Found design unit 1: enable_gen-rtl" {  } { { "enable_gen.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/enable_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824378988 ""} { "Info" "ISGN_ENTITY_NAME" "1 enable_gen " "Found entity 1: enable_gen" {  } { { "enable_gen.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/enable_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824378988 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573824378988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable_gen enable_gen:enable_out_inst " "Elaborating entity \"enable_gen\" for hierarchy \"enable_gen:enable_out_inst\"" {  } { { "lab8_del3.vhd" "enable_out_inst" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573824378989 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reset_sync.vhd 2 1 " "Using design file reset_sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_sync-rtl " "Found design unit 1: reset_sync-rtl" {  } { { "reset_sync.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/reset_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824379003 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_sync " "Found entity 1: reset_sync" {  } { { "reset_sync.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/reset_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824379003 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573824379003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_sync reset_sync:reset_sync_inst " "Elaborating entity \"reset_sync\" for hierarchy \"reset_sync:reset_sync_inst\"" {  } { { "lab8_del3.vhd" "reset_sync_inst" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573824379004 ""}
{ "Warning" "WSGN_SEARCH_FILE" "baud_gen.vhd 2 1 " "Using design file baud_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_gen-arch " "Found design unit 1: baud_gen-arch" {  } { { "baud_gen.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/baud_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824379044 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_gen " "Found entity 1: baud_gen" {  } { { "baud_gen.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/baud_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824379044 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573824379044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_gen baud_gen:baud_gen_inst " "Elaborating entity \"baud_gen\" for hierarchy \"baud_gen:baud_gen_inst\"" {  } { { "lab8_del3.vhd" "baud_gen_inst" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573824379045 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "baud_gen:baud_gen_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"baud_gen:baud_gen_inst\|Div0\"" {  } { { "baud_gen.vhd" "Div0" { Text "C:/Dev/school/ele111/lab8/del3/baud_gen.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824379621 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573824379621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "baud_gen:baud_gen_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"baud_gen:baud_gen_inst\|lpm_divide:Div0\"" {  } { { "baud_gen.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/baud_gen.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573824380257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "baud_gen:baud_gen_inst\|lpm_divide:Div0 " "Instantiated megafunction \"baud_gen:baud_gen_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573824380257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573824380257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573824380257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573824380257 ""}  } { { "baud_gen.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/baud_gen.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573824380257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Dev/school/ele111/lab8/del3/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824380336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824380336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Dev/school/ele111/lab8/del3/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824380385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824380385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Dev/school/ele111/lab8/del3/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824380538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824380538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Dev/school/ele111/lab8/del3/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824380806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824380806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Dev/school/ele111/lab8/del3/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573824380925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824380925 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573824381401 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1573824381401 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573824386662 "|lab8_del3|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573824386662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573824386747 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "baud_gen:baud_gen_inst\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_12_result_int\[4\]~18 " "Logic cell \"baud_gen:baud_gen_inst\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_12_result_int\[4\]~18\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_12_result_int\[4\]~18" { Text "C:/Dev/school/ele111/lab8/del3/db/alt_u_div_6af.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824387363 ""} { "Info" "ISCL_SCL_CELL_NAME" "baud_gen:baud_gen_inst\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_5~22 " "Logic cell \"baud_gen:baud_gen_inst\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_5~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824387363 ""} { "Info" "ISCL_SCL_CELL_NAME" "baud_gen:baud_gen_inst\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_6~24 " "Logic cell \"baud_gen:baud_gen_inst\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_6~24\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824387363 ""} { "Info" "ISCL_SCL_CELL_NAME" "baud_gen:baud_gen_inst\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_7~26 " "Logic cell \"baud_gen:baud_gen_inst\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_7~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824387363 ""} { "Info" "ISCL_SCL_CELL_NAME" "baud_gen:baud_gen_inst\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_8~28 " "Logic cell \"baud_gen:baud_gen_inst\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_8~28\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824387363 ""} { "Info" "ISCL_SCL_CELL_NAME" "baud_gen:baud_gen_inst\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~34 " "Logic cell \"baud_gen:baud_gen_inst\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_14~34\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824387363 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1573824387363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573824387660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573824387660 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824387878 "|lab8_del3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824387878 "|lab8_del3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824387878 "|lab8_del3|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824387878 "|lab8_del3|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824387878 "|lab8_del3|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824387878 "|lab8_del3|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824387878 "|lab8_del3|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "lab8_del3.vhd" "" { Text "C:/Dev/school/ele111/lab8/del3/lab8_del3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573824387878 "|lab8_del3|SW[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573824387878 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "693 " "Implemented 693 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573824387879 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573824387879 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1573824387879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "608 " "Implemented 608 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573824387879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573824387879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573824387951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 14:26:27 2019 " "Processing ended: Fri Nov 15 14:26:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573824387951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573824387951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573824387951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573824387951 ""}
