
projekt_mikro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052b4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000224  080053c0  080053c0  000063c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055e4  080055e4  00007064  2**0
                  CONTENTS
  4 .ARM          00000008  080055e4  080055e4  000065e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055ec  080055ec  00007064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055ec  080055ec  000065ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080055f0  080055f0  000065f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080055f4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001404  20000064  08005658  00007064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001468  08005658  00007468  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dbf1  00000000  00000000  0000708d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024f3  00000000  00000000  00014c7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d20  00000000  00000000  00017178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a62  00000000  00000000  00017e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018786  00000000  00000000  000188fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ffef  00000000  00000000  00031080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b477  00000000  00000000  0004106f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cc4e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c0c  00000000  00000000  000cc52c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000d0138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	080053a8 	.word	0x080053a8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	080053a8 	.word	0x080053a8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <init_dht11>:
 *  Created on: Jan 11, 2025
 *      Author: witenberg
 */
#include "dht11.h"

void init_dht11(dht11_t *dht, GPIO_TypeDef* port, uint16_t pin, TIM_HandleTypeDef *htim){
 800015c:	b480      	push	{r7}
 800015e:	b085      	sub	sp, #20
 8000160:	af00      	add	r7, sp, #0
 8000162:	60f8      	str	r0, [r7, #12]
 8000164:	60b9      	str	r1, [r7, #8]
 8000166:	603b      	str	r3, [r7, #0]
 8000168:	4613      	mov	r3, r2
 800016a:	80fb      	strh	r3, [r7, #6]
	dht->htim = htim;
 800016c:	68fb      	ldr	r3, [r7, #12]
 800016e:	683a      	ldr	r2, [r7, #0]
 8000170:	609a      	str	r2, [r3, #8]
	dht->port = port;
 8000172:	68fb      	ldr	r3, [r7, #12]
 8000174:	68ba      	ldr	r2, [r7, #8]
 8000176:	601a      	str	r2, [r3, #0]
	dht->pin = pin;
 8000178:	68fb      	ldr	r3, [r7, #12]
 800017a:	88fa      	ldrh	r2, [r7, #6]
 800017c:	809a      	strh	r2, [r3, #4]
	dht->empty = 0;
 800017e:	68fb      	ldr	r3, [r7, #12]
 8000180:	2200      	movs	r2, #0
 8000182:	f8a3 2bc4 	strh.w	r2, [r3, #3012]	@ 0xbc4
	dht->busy = 0;
 8000186:	68fb      	ldr	r3, [r7, #12]
 8000188:	2200      	movs	r2, #0
 800018a:	f8a3 2bc6 	strh.w	r2, [r3, #3014]	@ 0xbc6
	dht->count = 0;
 800018e:	68fb      	ldr	r3, [r7, #12]
 8000190:	2200      	movs	r2, #0
 8000192:	f8a3 2bc8 	strh.w	r2, [r3, #3016]	@ 0xbc8
}
 8000196:	bf00      	nop
 8000198:	3714      	adds	r7, #20
 800019a:	46bd      	mov	sp, r7
 800019c:	bc80      	pop	{r7}
 800019e:	4770      	bx	lr

080001a0 <set_dht11_gpio_mode>:
	dht->empty = (dht->empty + 1) % DHT11_BUF_SIZE;
	if (dht->count < DHT11_BUF_SIZE) dht->count++;
}


void set_dht11_gpio_mode(dht11_t *dht, uint8_t mode) {
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b086      	sub	sp, #24
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
 80001a8:	460b      	mov	r3, r1
 80001aa:	70fb      	strb	r3, [r7, #3]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ac:	f107 0308 	add.w	r3, r7, #8
 80001b0:	2200      	movs	r2, #0
 80001b2:	601a      	str	r2, [r3, #0]
 80001b4:	605a      	str	r2, [r3, #4]
 80001b6:	609a      	str	r2, [r3, #8]
 80001b8:	60da      	str	r2, [r3, #12]

	if (mode == OUTPUT) {
 80001ba:	78fb      	ldrb	r3, [r7, #3]
 80001bc:	2b01      	cmp	r3, #1
 80001be:	d111      	bne.n	80001e4 <set_dht11_gpio_mode+0x44>
		GPIO_InitStruct.Pin = dht->pin;
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	889b      	ldrh	r3, [r3, #4]
 80001c4:	60bb      	str	r3, [r7, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001c6:	2301      	movs	r3, #1
 80001c8:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ca:	2300      	movs	r3, #0
 80001cc:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80001ce:	2303      	movs	r3, #3
 80001d0:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	681b      	ldr	r3, [r3, #0]
 80001d6:	f107 0208 	add.w	r2, r7, #8
 80001da:	4611      	mov	r1, r2
 80001dc:	4618      	mov	r0, r3
 80001de:	f001 fd1b 	bl	8001c18 <HAL_GPIO_Init>
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
		GPIO_InitStruct.Pull = GPIO_PULLUP;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
		HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
	}
}
 80001e2:	e013      	b.n	800020c <set_dht11_gpio_mode+0x6c>
	} else if (mode == INPUT) {
 80001e4:	78fb      	ldrb	r3, [r7, #3]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d110      	bne.n	800020c <set_dht11_gpio_mode+0x6c>
		GPIO_InitStruct.Pin = dht->pin;
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	889b      	ldrh	r3, [r3, #4]
 80001ee:	60bb      	str	r3, [r7, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80001f0:	2300      	movs	r3, #0
 80001f2:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 80001f4:	2301      	movs	r3, #1
 80001f6:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80001f8:	2303      	movs	r3, #3
 80001fa:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	f107 0208 	add.w	r2, r7, #8
 8000204:	4611      	mov	r1, r2
 8000206:	4618      	mov	r0, r3
 8000208:	f001 fd06 	bl	8001c18 <HAL_GPIO_Init>
}
 800020c:	bf00      	nop
 800020e:	3718      	adds	r7, #24
 8000210:	46bd      	mov	sp, r7
 8000212:	bd80      	pop	{r7, pc}

08000214 <readDHT11>:

uint8_t readDHT11(dht11_t *dht) {
 8000214:	b580      	push	{r7, lr}
 8000216:	b088      	sub	sp, #32
 8000218:	af02      	add	r7, sp, #8
 800021a:	6078      	str	r0, [r7, #4]
    uint8_t data[5] = {0};
 800021c:	2300      	movs	r3, #0
 800021e:	60fb      	str	r3, [r7, #12]
 8000220:	2300      	movs	r3, #0
 8000222:	743b      	strb	r3, [r7, #16]
    uint8_t bitIndex = 0;
 8000224:	2300      	movs	r3, #0
 8000226:	75fb      	strb	r3, [r7, #23]
    uint16_t high_time = 0;
 8000228:	2300      	movs	r3, #0
 800022a:	82bb      	strh	r3, [r7, #20]
//    uint16_t low_time = 0;

    // Start komunikacji
    set_dht11_gpio_mode(dht, OUTPUT);
 800022c:	2101      	movs	r1, #1
 800022e:	6878      	ldr	r0, [r7, #4]
 8000230:	f7ff ffb6 	bl	80001a0 <set_dht11_gpio_mode>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000234:	b672      	cpsid	i
}
 8000236:	bf00      	nop

    __disable_irq();
    HAL_GPIO_WritePin(dht->port, dht->pin, GPIO_PIN_RESET); // Stan niski na 18ms
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	6818      	ldr	r0, [r3, #0]
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	889b      	ldrh	r3, [r3, #4]
 8000240:	2200      	movs	r2, #0
 8000242:	4619      	mov	r1, r3
 8000244:	f001 fe83 	bl	8001f4e <HAL_GPIO_WritePin>
    delay_us(18000);
 8000248:	f244 6050 	movw	r0, #18000	@ 0x4650
 800024c:	f000 fad4 	bl	80007f8 <delay_us>
    HAL_GPIO_WritePin(dht->port, dht->pin, GPIO_PIN_SET);
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	6818      	ldr	r0, [r3, #0]
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	889b      	ldrh	r3, [r3, #4]
 8000258:	2201      	movs	r2, #1
 800025a:	4619      	mov	r1, r3
 800025c:	f001 fe77 	bl	8001f4e <HAL_GPIO_WritePin>
    delay_us(20);
 8000260:	2014      	movs	r0, #20
 8000262:	f000 fac9 	bl	80007f8 <delay_us>
    set_dht11_gpio_mode(dht, INPUT);
 8000266:	2100      	movs	r1, #0
 8000268:	6878      	ldr	r0, [r7, #4]
 800026a:	f7ff ff99 	bl	80001a0 <set_dht11_gpio_mode>


    count_us();
 800026e:	f000 fae3 	bl	8000838 <count_us>
    while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET) {
 8000272:	e009      	b.n	8000288 <readDHT11+0x74>
        if (__HAL_TIM_GET_COUNTER(&htim3) >= 2000) {
 8000274:	4b6f      	ldr	r3, [pc, #444]	@ (8000434 <readDHT11+0x220>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800027a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800027e:	d303      	bcc.n	8000288 <readDHT11+0x74>
  __ASM volatile ("cpsie i" : : : "memory");
 8000280:	b662      	cpsie	i
}
 8000282:	bf00      	nop
            __enable_irq();
            return 1; // Timeout
 8000284:	2301      	movs	r3, #1
 8000286:	e0d1      	b.n	800042c <readDHT11+0x218>
    while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET) {
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	681a      	ldr	r2, [r3, #0]
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	889b      	ldrh	r3, [r3, #4]
 8000290:	4619      	mov	r1, r3
 8000292:	4610      	mov	r0, r2
 8000294:	f001 fe44 	bl	8001f20 <HAL_GPIO_ReadPin>
 8000298:	4603      	mov	r3, r0
 800029a:	2b01      	cmp	r3, #1
 800029c:	d0ea      	beq.n	8000274 <readDHT11+0x60>
        }
    }

    count_us();
 800029e:	f000 facb 	bl	8000838 <count_us>
    while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET) {
 80002a2:	e009      	b.n	80002b8 <readDHT11+0xa4>
        if (__HAL_TIM_GET_COUNTER(&htim3) >= 2000) {
 80002a4:	4b63      	ldr	r3, [pc, #396]	@ (8000434 <readDHT11+0x220>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002aa:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80002ae:	d303      	bcc.n	80002b8 <readDHT11+0xa4>
  __ASM volatile ("cpsie i" : : : "memory");
 80002b0:	b662      	cpsie	i
}
 80002b2:	bf00      	nop
        	//USART_fsend("timeout2");
            __enable_irq();
            return 1; // Timeout
 80002b4:	2301      	movs	r3, #1
 80002b6:	e0b9      	b.n	800042c <readDHT11+0x218>
    while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET) {
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	681a      	ldr	r2, [r3, #0]
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	889b      	ldrh	r3, [r3, #4]
 80002c0:	4619      	mov	r1, r3
 80002c2:	4610      	mov	r0, r2
 80002c4:	f001 fe2c 	bl	8001f20 <HAL_GPIO_ReadPin>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d0ea      	beq.n	80002a4 <readDHT11+0x90>
        }
    }

    count_us();
 80002ce:	f000 fab3 	bl	8000838 <count_us>
    while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET) {
 80002d2:	e009      	b.n	80002e8 <readDHT11+0xd4>
        if (__HAL_TIM_GET_COUNTER(&htim3) >= 2000) {
 80002d4:	4b57      	ldr	r3, [pc, #348]	@ (8000434 <readDHT11+0x220>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80002da:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80002de:	d303      	bcc.n	80002e8 <readDHT11+0xd4>
  __ASM volatile ("cpsie i" : : : "memory");
 80002e0:	b662      	cpsie	i
}
 80002e2:	bf00      	nop
        	//USART_fsend("timeout3");
            __enable_irq();
            return 1; // Timeout
 80002e4:	2301      	movs	r3, #1
 80002e6:	e0a1      	b.n	800042c <readDHT11+0x218>
    while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET) {
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	681a      	ldr	r2, [r3, #0]
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	889b      	ldrh	r3, [r3, #4]
 80002f0:	4619      	mov	r1, r3
 80002f2:	4610      	mov	r0, r2
 80002f4:	f001 fe14 	bl	8001f20 <HAL_GPIO_ReadPin>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b01      	cmp	r3, #1
 80002fc:	d0ea      	beq.n	80002d4 <readDHT11+0xc0>
        }
    }

    HAL_TIM_PWM_Start(dht->htim, TIM_CHANNEL_1);
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	689b      	ldr	r3, [r3, #8]
 8000302:	2100      	movs	r1, #0
 8000304:	4618      	mov	r0, r3
 8000306:	f002 fbfd 	bl	8002b04 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(dht->htim, TIM_CHANNEL_2);
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	689b      	ldr	r3, [r3, #8]
 800030e:	2104      	movs	r1, #4
 8000310:	4618      	mov	r0, r3
 8000312:	f002 fbf7 	bl	8002b04 <HAL_TIM_PWM_Start>

    for (bitIndex = 0; bitIndex < 40; bitIndex++) {
 8000316:	2300      	movs	r3, #0
 8000318:	75fb      	strb	r3, [r7, #23]
 800031a:	e075      	b.n	8000408 <readDHT11+0x1f4>
        __HAL_TIM_CLEAR_FLAG(dht->htim, TIM_FLAG_CC1 | TIM_FLAG_CC2);
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	689b      	ldr	r3, [r3, #8]
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	f06f 0206 	mvn.w	r2, #6
 8000326:	611a      	str	r2, [r3, #16]

        count_us();
 8000328:	f000 fa86 	bl	8000838 <count_us>
        while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET) {
 800032c:	e009      	b.n	8000342 <readDHT11+0x12e>
            if (__HAL_TIM_GET_COUNTER(&htim3) >= 1000) {
 800032e:	4b41      	ldr	r3, [pc, #260]	@ (8000434 <readDHT11+0x220>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000334:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000338:	d303      	bcc.n	8000342 <readDHT11+0x12e>
  __ASM volatile ("cpsie i" : : : "memory");
 800033a:	b662      	cpsie	i
}
 800033c:	bf00      	nop
                //USART_fsend(" timeout i=%u ", bitIndex);
                __enable_irq();
                return 1;
 800033e:	2301      	movs	r3, #1
 8000340:	e074      	b.n	800042c <readDHT11+0x218>
        while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET) {
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	681a      	ldr	r2, [r3, #0]
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	889b      	ldrh	r3, [r3, #4]
 800034a:	4619      	mov	r1, r3
 800034c:	4610      	mov	r0, r2
 800034e:	f001 fde7 	bl	8001f20 <HAL_GPIO_ReadPin>
 8000352:	4603      	mov	r3, r0
 8000354:	2b00      	cmp	r3, #0
 8000356:	d0ea      	beq.n	800032e <readDHT11+0x11a>
            }
        }
//        low_time = __HAL_TIM_GET_COMPARE(dht->htim, TIM_CHANNEL_1);

        count_us();
 8000358:	f000 fa6e 	bl	8000838 <count_us>
        while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET) {
 800035c:	e009      	b.n	8000372 <readDHT11+0x15e>
            if (__HAL_TIM_GET_COUNTER(&htim3) >= 1000) {
 800035e:	4b35      	ldr	r3, [pc, #212]	@ (8000434 <readDHT11+0x220>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000364:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000368:	d303      	bcc.n	8000372 <readDHT11+0x15e>
  __ASM volatile ("cpsie i" : : : "memory");
 800036a:	b662      	cpsie	i
}
 800036c:	bf00      	nop
                //USART_fsend(" timeout i=%u ", bitIndex);
                __enable_irq();
                return 1;
 800036e:	2301      	movs	r3, #1
 8000370:	e05c      	b.n	800042c <readDHT11+0x218>
        while (HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET) {
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	681a      	ldr	r2, [r3, #0]
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	889b      	ldrh	r3, [r3, #4]
 800037a:	4619      	mov	r1, r3
 800037c:	4610      	mov	r0, r2
 800037e:	f001 fdcf 	bl	8001f20 <HAL_GPIO_ReadPin>
 8000382:	4603      	mov	r3, r0
 8000384:	2b01      	cmp	r3, #1
 8000386:	d0ea      	beq.n	800035e <readDHT11+0x14a>
            }
        }
        high_time = __HAL_TIM_GET_COMPARE(dht->htim, TIM_CHANNEL_2);
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	689b      	ldr	r3, [r3, #8]
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000390:	82bb      	strh	r3, [r7, #20]

        //USART_fsend("(%u - %u) ", low_time, high_time);

        if (high_time > 50) {
 8000392:	8abb      	ldrh	r3, [r7, #20]
 8000394:	2b32      	cmp	r3, #50	@ 0x32
 8000396:	d919      	bls.n	80003cc <readDHT11+0x1b8>
            data[bitIndex / 8] |= (1 << (7 - (bitIndex % 8))); // Ustawienie bitu
 8000398:	7dfb      	ldrb	r3, [r7, #23]
 800039a:	08db      	lsrs	r3, r3, #3
 800039c:	b2d8      	uxtb	r0, r3
 800039e:	4603      	mov	r3, r0
 80003a0:	3318      	adds	r3, #24
 80003a2:	443b      	add	r3, r7
 80003a4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80003a8:	b25a      	sxtb	r2, r3
 80003aa:	7dfb      	ldrb	r3, [r7, #23]
 80003ac:	43db      	mvns	r3, r3
 80003ae:	f003 0307 	and.w	r3, r3, #7
 80003b2:	2101      	movs	r1, #1
 80003b4:	fa01 f303 	lsl.w	r3, r1, r3
 80003b8:	b25b      	sxtb	r3, r3
 80003ba:	4313      	orrs	r3, r2
 80003bc:	b25a      	sxtb	r2, r3
 80003be:	4603      	mov	r3, r0
 80003c0:	b2d2      	uxtb	r2, r2
 80003c2:	3318      	adds	r3, #24
 80003c4:	443b      	add	r3, r7
 80003c6:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80003ca:	e01a      	b.n	8000402 <readDHT11+0x1ee>
        } else {
            data[bitIndex / 8] &= ~(1 << (7 - (bitIndex % 8))); // Wyzerowanie bitu
 80003cc:	7dfb      	ldrb	r3, [r7, #23]
 80003ce:	08db      	lsrs	r3, r3, #3
 80003d0:	b2d8      	uxtb	r0, r3
 80003d2:	4603      	mov	r3, r0
 80003d4:	3318      	adds	r3, #24
 80003d6:	443b      	add	r3, r7
 80003d8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80003dc:	b25a      	sxtb	r2, r3
 80003de:	7dfb      	ldrb	r3, [r7, #23]
 80003e0:	43db      	mvns	r3, r3
 80003e2:	f003 0307 	and.w	r3, r3, #7
 80003e6:	2101      	movs	r1, #1
 80003e8:	fa01 f303 	lsl.w	r3, r1, r3
 80003ec:	b25b      	sxtb	r3, r3
 80003ee:	43db      	mvns	r3, r3
 80003f0:	b25b      	sxtb	r3, r3
 80003f2:	4013      	ands	r3, r2
 80003f4:	b25a      	sxtb	r2, r3
 80003f6:	4603      	mov	r3, r0
 80003f8:	b2d2      	uxtb	r2, r2
 80003fa:	3318      	adds	r3, #24
 80003fc:	443b      	add	r3, r7
 80003fe:	f803 2c0c 	strb.w	r2, [r3, #-12]
    for (bitIndex = 0; bitIndex < 40; bitIndex++) {
 8000402:	7dfb      	ldrb	r3, [r7, #23]
 8000404:	3301      	adds	r3, #1
 8000406:	75fb      	strb	r3, [r7, #23]
 8000408:	7dfb      	ldrb	r3, [r7, #23]
 800040a:	2b27      	cmp	r3, #39	@ 0x27
 800040c:	d986      	bls.n	800031c <readDHT11+0x108>
        }
    }
    USART_fsend("DHT11 Data: Humidity=%u.%u%%, Temp=%u.%u ", data[0], data[1], data[2], data[3]);
 800040e:	7b3b      	ldrb	r3, [r7, #12]
 8000410:	4619      	mov	r1, r3
 8000412:	7b7b      	ldrb	r3, [r7, #13]
 8000414:	461a      	mov	r2, r3
 8000416:	7bbb      	ldrb	r3, [r7, #14]
 8000418:	4618      	mov	r0, r3
 800041a:	7bfb      	ldrb	r3, [r7, #15]
 800041c:	9300      	str	r3, [sp, #0]
 800041e:	4603      	mov	r3, r0
 8000420:	4805      	ldr	r0, [pc, #20]	@ (8000438 <readDHT11+0x224>)
 8000422:	f000 f8a9 	bl	8000578 <USART_fsend>
  __ASM volatile ("cpsie i" : : : "memory");
 8000426:	b662      	cpsie	i
}
 8000428:	bf00      	nop
    __enable_irq();

    return 0;
 800042a:	2300      	movs	r3, #0
}
 800042c:	4618      	mov	r0, r3
 800042e:	3718      	adds	r7, #24
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	20001244 	.word	0x20001244
 8000438:	080053c0 	.word	0x080053c0

0800043c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b088      	sub	sp, #32
 8000440:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000442:	f107 0310 	add.w	r3, r7, #16
 8000446:	2200      	movs	r2, #0
 8000448:	601a      	str	r2, [r3, #0]
 800044a:	605a      	str	r2, [r3, #4]
 800044c:	609a      	str	r2, [r3, #8]
 800044e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000450:	4b2d      	ldr	r3, [pc, #180]	@ (8000508 <MX_GPIO_Init+0xcc>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	4a2c      	ldr	r2, [pc, #176]	@ (8000508 <MX_GPIO_Init+0xcc>)
 8000456:	f043 0310 	orr.w	r3, r3, #16
 800045a:	6193      	str	r3, [r2, #24]
 800045c:	4b2a      	ldr	r3, [pc, #168]	@ (8000508 <MX_GPIO_Init+0xcc>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	f003 0310 	and.w	r3, r3, #16
 8000464:	60fb      	str	r3, [r7, #12]
 8000466:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000468:	4b27      	ldr	r3, [pc, #156]	@ (8000508 <MX_GPIO_Init+0xcc>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	4a26      	ldr	r2, [pc, #152]	@ (8000508 <MX_GPIO_Init+0xcc>)
 800046e:	f043 0320 	orr.w	r3, r3, #32
 8000472:	6193      	str	r3, [r2, #24]
 8000474:	4b24      	ldr	r3, [pc, #144]	@ (8000508 <MX_GPIO_Init+0xcc>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	f003 0320 	and.w	r3, r3, #32
 800047c:	60bb      	str	r3, [r7, #8]
 800047e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000480:	4b21      	ldr	r3, [pc, #132]	@ (8000508 <MX_GPIO_Init+0xcc>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	4a20      	ldr	r2, [pc, #128]	@ (8000508 <MX_GPIO_Init+0xcc>)
 8000486:	f043 0304 	orr.w	r3, r3, #4
 800048a:	6193      	str	r3, [r2, #24]
 800048c:	4b1e      	ldr	r3, [pc, #120]	@ (8000508 <MX_GPIO_Init+0xcc>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	f003 0304 	and.w	r3, r3, #4
 8000494:	607b      	str	r3, [r7, #4]
 8000496:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000498:	4b1b      	ldr	r3, [pc, #108]	@ (8000508 <MX_GPIO_Init+0xcc>)
 800049a:	699b      	ldr	r3, [r3, #24]
 800049c:	4a1a      	ldr	r2, [pc, #104]	@ (8000508 <MX_GPIO_Init+0xcc>)
 800049e:	f043 0308 	orr.w	r3, r3, #8
 80004a2:	6193      	str	r3, [r2, #24]
 80004a4:	4b18      	ldr	r3, [pc, #96]	@ (8000508 <MX_GPIO_Init+0xcc>)
 80004a6:	699b      	ldr	r3, [r3, #24]
 80004a8:	f003 0308 	and.w	r3, r3, #8
 80004ac:	603b      	str	r3, [r7, #0]
 80004ae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80004b0:	2200      	movs	r2, #0
 80004b2:	2120      	movs	r1, #32
 80004b4:	4815      	ldr	r0, [pc, #84]	@ (800050c <MX_GPIO_Init+0xd0>)
 80004b6:	f001 fd4a 	bl	8001f4e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004c0:	4b13      	ldr	r3, [pc, #76]	@ (8000510 <MX_GPIO_Init+0xd4>)
 80004c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c4:	2300      	movs	r3, #0
 80004c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004c8:	f107 0310 	add.w	r3, r7, #16
 80004cc:	4619      	mov	r1, r3
 80004ce:	4811      	ldr	r0, [pc, #68]	@ (8000514 <MX_GPIO_Init+0xd8>)
 80004d0:	f001 fba2 	bl	8001c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80004d4:	2320      	movs	r3, #32
 80004d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004d8:	2301      	movs	r3, #1
 80004da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004dc:	2300      	movs	r3, #0
 80004de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e0:	2302      	movs	r3, #2
 80004e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80004e4:	f107 0310 	add.w	r3, r7, #16
 80004e8:	4619      	mov	r1, r3
 80004ea:	4808      	ldr	r0, [pc, #32]	@ (800050c <MX_GPIO_Init+0xd0>)
 80004ec:	f001 fb94 	bl	8001c18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80004f0:	2200      	movs	r2, #0
 80004f2:	2100      	movs	r1, #0
 80004f4:	2028      	movs	r0, #40	@ 0x28
 80004f6:	f001 faa6 	bl	8001a46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80004fa:	2028      	movs	r0, #40	@ 0x28
 80004fc:	f001 fabf 	bl	8001a7e <HAL_NVIC_EnableIRQ>

}
 8000500:	bf00      	nop
 8000502:	3720      	adds	r7, #32
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}
 8000508:	40021000 	.word	0x40021000
 800050c:	40010800 	.word	0x40010800
 8000510:	10110000 	.word	0x10110000
 8000514:	40011000 	.word	0x40011000

08000518 <calculate_crc_byte>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* === CRC === */
uint16_t calculate_crc_byte(uint16_t crc, uint8_t data) {
 8000518:	b480      	push	{r7}
 800051a:	b085      	sub	sp, #20
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	460a      	mov	r2, r1
 8000522:	80fb      	strh	r3, [r7, #6]
 8000524:	4613      	mov	r3, r2
 8000526:	717b      	strb	r3, [r7, #5]
	crc ^= (data << 8);
 8000528:	797b      	ldrb	r3, [r7, #5]
 800052a:	021b      	lsls	r3, r3, #8
 800052c:	b21a      	sxth	r2, r3
 800052e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000532:	4053      	eors	r3, r2
 8000534:	b21b      	sxth	r3, r3
 8000536:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i < 8; i++) {
 8000538:	2300      	movs	r3, #0
 800053a:	73fb      	strb	r3, [r7, #15]
 800053c:	e013      	b.n	8000566 <calculate_crc_byte+0x4e>
		if (crc & 0x8000) crc = (crc << 1) ^ 0x1021;
 800053e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000542:	2b00      	cmp	r3, #0
 8000544:	da09      	bge.n	800055a <calculate_crc_byte+0x42>
 8000546:	88fb      	ldrh	r3, [r7, #6]
 8000548:	005b      	lsls	r3, r3, #1
 800054a:	b21b      	sxth	r3, r3
 800054c:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8000550:	f083 0301 	eor.w	r3, r3, #1
 8000554:	b21b      	sxth	r3, r3
 8000556:	80fb      	strh	r3, [r7, #6]
 8000558:	e002      	b.n	8000560 <calculate_crc_byte+0x48>
		else crc <<= 1;
 800055a:	88fb      	ldrh	r3, [r7, #6]
 800055c:	005b      	lsls	r3, r3, #1
 800055e:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i < 8; i++) {
 8000560:	7bfb      	ldrb	r3, [r7, #15]
 8000562:	3301      	adds	r3, #1
 8000564:	73fb      	strb	r3, [r7, #15]
 8000566:	7bfb      	ldrb	r3, [r7, #15]
 8000568:	2b07      	cmp	r3, #7
 800056a:	d9e8      	bls.n	800053e <calculate_crc_byte+0x26>
	}
	return crc;
 800056c:	88fb      	ldrh	r3, [r7, #6]
}
 800056e:	4618      	mov	r0, r3
 8000570:	3714      	adds	r7, #20
 8000572:	46bd      	mov	sp, r7
 8000574:	bc80      	pop	{r7}
 8000576:	4770      	bx	lr

08000578 <USART_fsend>:
	} else {
		return 1;
	}
}

void USART_fsend(char* format, ...) {
 8000578:	b40f      	push	{r0, r1, r2, r3}
 800057a:	b580      	push	{r7, lr}
 800057c:	b0c4      	sub	sp, #272	@ 0x110
 800057e:	af00      	add	r7, sp, #0
	char tmp[256];
	va_list arglist;
	va_start(arglist, format);
 8000580:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8000584:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000588:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800058c:	601a      	str	r2, [r3, #0]
	vsprintf(tmp, format, arglist);
 800058e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000592:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000596:	f107 000c 	add.w	r0, r7, #12
 800059a:	681a      	ldr	r2, [r3, #0]
 800059c:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 80005a0:	f004 fa48 	bl	8004a34 <vsiprintf>
	va_end(arglist);
	volatile int idx = USART_TX_EMPTY;
 80005a4:	4b44      	ldr	r3, [pc, #272]	@ (80006b8 <USART_fsend+0x140>)
 80005a6:	881b      	ldrh	r3, [r3, #0]
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	461a      	mov	r2, r3
 80005ac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80005b0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80005b4:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < strlen(tmp); i++) {
 80005b6:	2300      	movs	r3, #0
 80005b8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80005bc:	e025      	b.n	800060a <USART_fsend+0x92>
		USART_BUF_TX[idx] = tmp[i];
 80005be:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80005c2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80005cc:	f5a2 7182 	sub.w	r1, r2, #260	@ 0x104
 80005d0:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 80005d4:	440a      	add	r2, r1
 80005d6:	7811      	ldrb	r1, [r2, #0]
 80005d8:	4a38      	ldr	r2, [pc, #224]	@ (80006bc <USART_fsend+0x144>)
 80005da:	54d1      	strb	r1, [r2, r3]
		idx = (idx + 1) % USART_TXBUF_SIZE;
 80005dc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80005e0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	3301      	adds	r3, #1
 80005e8:	425a      	negs	r2, r3
 80005ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80005ee:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80005f2:	bf58      	it	pl
 80005f4:	4253      	negpl	r3, r2
 80005f6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80005fa:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80005fe:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < strlen(tmp); i++) {
 8000600:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000604:	3301      	adds	r3, #1
 8000606:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800060a:	f107 030c 	add.w	r3, r7, #12
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff fd9c 	bl	800014c <strlen>
 8000614:	4602      	mov	r2, r0
 8000616:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800061a:	429a      	cmp	r2, r3
 800061c:	d8cf      	bhi.n	80005be <USART_fsend+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 800061e:	b672      	cpsid	i
}
 8000620:	bf00      	nop
	}

	__disable_irq();
	if (USART_TX_EMPTY == USART_TX_BUSY && __HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET) {
 8000622:	4b25      	ldr	r3, [pc, #148]	@ (80006b8 <USART_fsend+0x140>)
 8000624:	881b      	ldrh	r3, [r3, #0]
 8000626:	b29a      	uxth	r2, r3
 8000628:	4b25      	ldr	r3, [pc, #148]	@ (80006c0 <USART_fsend+0x148>)
 800062a:	881b      	ldrh	r3, [r3, #0]
 800062c:	b29b      	uxth	r3, r3
 800062e:	429a      	cmp	r2, r3
 8000630:	d130      	bne.n	8000694 <USART_fsend+0x11c>
 8000632:	4b24      	ldr	r3, [pc, #144]	@ (80006c4 <USART_fsend+0x14c>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800063c:	2b80      	cmp	r3, #128	@ 0x80
 800063e:	d129      	bne.n	8000694 <USART_fsend+0x11c>
		USART_TX_EMPTY = idx;
 8000640:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000644:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	b29a      	uxth	r2, r3
 800064c:	4b1a      	ldr	r3, [pc, #104]	@ (80006b8 <USART_fsend+0x140>)
 800064e:	801a      	strh	r2, [r3, #0]
		uint8_t tmp = USART_BUF_TX[USART_TX_BUSY];
 8000650:	4b1b      	ldr	r3, [pc, #108]	@ (80006c0 <USART_fsend+0x148>)
 8000652:	881b      	ldrh	r3, [r3, #0]
 8000654:	b29b      	uxth	r3, r3
 8000656:	461a      	mov	r2, r3
 8000658:	4b18      	ldr	r3, [pc, #96]	@ (80006bc <USART_fsend+0x144>)
 800065a:	5c9a      	ldrb	r2, [r3, r2]
 800065c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000660:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000664:	701a      	strb	r2, [r3, #0]
		USART_TX_BUSY++;
 8000666:	4b16      	ldr	r3, [pc, #88]	@ (80006c0 <USART_fsend+0x148>)
 8000668:	881b      	ldrh	r3, [r3, #0]
 800066a:	b29b      	uxth	r3, r3
 800066c:	3301      	adds	r3, #1
 800066e:	b29a      	uxth	r2, r3
 8000670:	4b13      	ldr	r3, [pc, #76]	@ (80006c0 <USART_fsend+0x148>)
 8000672:	801a      	strh	r2, [r3, #0]
		if (USART_TX_BUSY >= USART_TXBUF_SIZE) USART_TX_BUSY = 0;
 8000674:	4b12      	ldr	r3, [pc, #72]	@ (80006c0 <USART_fsend+0x148>)
 8000676:	881b      	ldrh	r3, [r3, #0]
 8000678:	b29b      	uxth	r3, r3
 800067a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800067e:	d302      	bcc.n	8000686 <USART_fsend+0x10e>
 8000680:	4b0f      	ldr	r3, [pc, #60]	@ (80006c0 <USART_fsend+0x148>)
 8000682:	2200      	movs	r2, #0
 8000684:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000686:	1cfb      	adds	r3, r7, #3
 8000688:	2201      	movs	r2, #1
 800068a:	4619      	mov	r1, r3
 800068c:	480d      	ldr	r0, [pc, #52]	@ (80006c4 <USART_fsend+0x14c>)
 800068e:	f003 fb59 	bl	8003d44 <HAL_UART_Transmit_IT>
	if (USART_TX_EMPTY == USART_TX_BUSY && __HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET) {
 8000692:	e007      	b.n	80006a4 <USART_fsend+0x12c>
	}
	else USART_TX_EMPTY = idx;
 8000694:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000698:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	b29a      	uxth	r2, r3
 80006a0:	4b05      	ldr	r3, [pc, #20]	@ (80006b8 <USART_fsend+0x140>)
 80006a2:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80006a4:	b662      	cpsie	i
}
 80006a6:	bf00      	nop
	__enable_irq();
}
 80006a8:	bf00      	nop
 80006aa:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 80006ae:	46bd      	mov	sp, r7
 80006b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006b4:	b004      	add	sp, #16
 80006b6:	4770      	bx	lr
 80006b8:	20000504 	.word	0x20000504
 80006bc:	20000104 	.word	0x20000104
 80006c0:	20000506 	.word	0x20000506
 80006c4:	200012d4 	.word	0x200012d4

080006c8 <HAL_UART_RxCpltCallback>:

/* === USART CALLBACK RECEIVE === */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	4a10      	ldr	r2, [pc, #64]	@ (8000714 <HAL_UART_RxCpltCallback+0x4c>)
 80006d4:	4293      	cmp	r3, r2
 80006d6:	d119      	bne.n	800070c <HAL_UART_RxCpltCallback+0x44>
		USART_RX_EMPTY++;
 80006d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000718 <HAL_UART_RxCpltCallback+0x50>)
 80006da:	881b      	ldrh	r3, [r3, #0]
 80006dc:	b29b      	uxth	r3, r3
 80006de:	3301      	adds	r3, #1
 80006e0:	b29a      	uxth	r2, r3
 80006e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000718 <HAL_UART_RxCpltCallback+0x50>)
 80006e4:	801a      	strh	r2, [r3, #0]
		if (USART_RX_EMPTY >= USART_RXBUF_SIZE) USART_RX_EMPTY = 0;
 80006e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000718 <HAL_UART_RxCpltCallback+0x50>)
 80006e8:	881b      	ldrh	r3, [r3, #0]
 80006ea:	b29b      	uxth	r3, r3
 80006ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80006ee:	d902      	bls.n	80006f6 <HAL_UART_RxCpltCallback+0x2e>
 80006f0:	4b09      	ldr	r3, [pc, #36]	@ (8000718 <HAL_UART_RxCpltCallback+0x50>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &USART_BUF_RX[USART_RX_EMPTY], 1);
 80006f6:	4b08      	ldr	r3, [pc, #32]	@ (8000718 <HAL_UART_RxCpltCallback+0x50>)
 80006f8:	881b      	ldrh	r3, [r3, #0]
 80006fa:	b29b      	uxth	r3, r3
 80006fc:	461a      	mov	r2, r3
 80006fe:	4b07      	ldr	r3, [pc, #28]	@ (800071c <HAL_UART_RxCpltCallback+0x54>)
 8000700:	4413      	add	r3, r2
 8000702:	2201      	movs	r2, #1
 8000704:	4619      	mov	r1, r3
 8000706:	4803      	ldr	r0, [pc, #12]	@ (8000714 <HAL_UART_RxCpltCallback+0x4c>)
 8000708:	f003 fb51 	bl	8003dae <HAL_UART_Receive_IT>
	}
}
 800070c:	bf00      	nop
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	200012d4 	.word	0x200012d4
 8000718:	20000100 	.word	0x20000100
 800071c:	20000080 	.word	0x20000080

08000720 <HAL_UART_TxCpltCallback>:

/* === USART TRANSMIT CALLBACK === */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
    if (huart == &huart2) {
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	4a16      	ldr	r2, [pc, #88]	@ (8000784 <HAL_UART_TxCpltCallback+0x64>)
 800072c:	4293      	cmp	r3, r2
 800072e:	d125      	bne.n	800077c <HAL_UART_TxCpltCallback+0x5c>
        // sprawdzenie, czy są dane do wysłania
        if (USART_TX_EMPTY != USART_TX_BUSY) {
 8000730:	4b15      	ldr	r3, [pc, #84]	@ (8000788 <HAL_UART_TxCpltCallback+0x68>)
 8000732:	881b      	ldrh	r3, [r3, #0]
 8000734:	b29a      	uxth	r2, r3
 8000736:	4b15      	ldr	r3, [pc, #84]	@ (800078c <HAL_UART_TxCpltCallback+0x6c>)
 8000738:	881b      	ldrh	r3, [r3, #0]
 800073a:	b29b      	uxth	r3, r3
 800073c:	429a      	cmp	r2, r3
 800073e:	d01d      	beq.n	800077c <HAL_UART_TxCpltCallback+0x5c>
        	uint8_t tmp = USART_BUF_TX[USART_TX_BUSY];
 8000740:	4b12      	ldr	r3, [pc, #72]	@ (800078c <HAL_UART_TxCpltCallback+0x6c>)
 8000742:	881b      	ldrh	r3, [r3, #0]
 8000744:	b29b      	uxth	r3, r3
 8000746:	461a      	mov	r2, r3
 8000748:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <HAL_UART_TxCpltCallback+0x70>)
 800074a:	5c9b      	ldrb	r3, [r3, r2]
 800074c:	73fb      	strb	r3, [r7, #15]
        	USART_TX_BUSY++;
 800074e:	4b0f      	ldr	r3, [pc, #60]	@ (800078c <HAL_UART_TxCpltCallback+0x6c>)
 8000750:	881b      	ldrh	r3, [r3, #0]
 8000752:	b29b      	uxth	r3, r3
 8000754:	3301      	adds	r3, #1
 8000756:	b29a      	uxth	r2, r3
 8000758:	4b0c      	ldr	r3, [pc, #48]	@ (800078c <HAL_UART_TxCpltCallback+0x6c>)
 800075a:	801a      	strh	r2, [r3, #0]
        	if (USART_TX_BUSY >= USART_TXBUF_SIZE) USART_TX_BUSY = 0;
 800075c:	4b0b      	ldr	r3, [pc, #44]	@ (800078c <HAL_UART_TxCpltCallback+0x6c>)
 800075e:	881b      	ldrh	r3, [r3, #0]
 8000760:	b29b      	uxth	r3, r3
 8000762:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000766:	d302      	bcc.n	800076e <HAL_UART_TxCpltCallback+0x4e>
 8000768:	4b08      	ldr	r3, [pc, #32]	@ (800078c <HAL_UART_TxCpltCallback+0x6c>)
 800076a:	2200      	movs	r2, #0
 800076c:	801a      	strh	r2, [r3, #0]
            HAL_UART_Transmit_IT(&huart2, &tmp, 1); // bajt wysłany, można wysłać następny
 800076e:	f107 030f 	add.w	r3, r7, #15
 8000772:	2201      	movs	r2, #1
 8000774:	4619      	mov	r1, r3
 8000776:	4803      	ldr	r0, [pc, #12]	@ (8000784 <HAL_UART_TxCpltCallback+0x64>)
 8000778:	f003 fae4 	bl	8003d44 <HAL_UART_Transmit_IT>
        }
    }
}
 800077c:	bf00      	nop
 800077e:	3710      	adds	r7, #16
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	200012d4 	.word	0x200012d4
 8000788:	20000504 	.word	0x20000504
 800078c:	20000506 	.word	0x20000506
 8000790:	20000104 	.word	0x20000104

08000794 <USART_getchar>:

int16_t USART_getchar(){
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
	int16_t tmp;
	if (USART_RX_EMPTY != USART_RX_BUSY) {
 800079a:	4b14      	ldr	r3, [pc, #80]	@ (80007ec <USART_getchar+0x58>)
 800079c:	881b      	ldrh	r3, [r3, #0]
 800079e:	b29a      	uxth	r2, r3
 80007a0:	4b13      	ldr	r3, [pc, #76]	@ (80007f0 <USART_getchar+0x5c>)
 80007a2:	881b      	ldrh	r3, [r3, #0]
 80007a4:	b29b      	uxth	r3, r3
 80007a6:	429a      	cmp	r2, r3
 80007a8:	d018      	beq.n	80007dc <USART_getchar+0x48>
		 tmp = USART_BUF_RX[USART_RX_BUSY];
 80007aa:	4b11      	ldr	r3, [pc, #68]	@ (80007f0 <USART_getchar+0x5c>)
 80007ac:	881b      	ldrh	r3, [r3, #0]
 80007ae:	b29b      	uxth	r3, r3
 80007b0:	461a      	mov	r2, r3
 80007b2:	4b10      	ldr	r3, [pc, #64]	@ (80007f4 <USART_getchar+0x60>)
 80007b4:	5c9b      	ldrb	r3, [r3, r2]
 80007b6:	80fb      	strh	r3, [r7, #6]
		 USART_RX_BUSY++;
 80007b8:	4b0d      	ldr	r3, [pc, #52]	@ (80007f0 <USART_getchar+0x5c>)
 80007ba:	881b      	ldrh	r3, [r3, #0]
 80007bc:	b29b      	uxth	r3, r3
 80007be:	3301      	adds	r3, #1
 80007c0:	b29a      	uxth	r2, r3
 80007c2:	4b0b      	ldr	r3, [pc, #44]	@ (80007f0 <USART_getchar+0x5c>)
 80007c4:	801a      	strh	r2, [r3, #0]
		 if (USART_RX_BUSY >= USART_RXBUF_SIZE) USART_RX_BUSY = 0;
 80007c6:	4b0a      	ldr	r3, [pc, #40]	@ (80007f0 <USART_getchar+0x5c>)
 80007c8:	881b      	ldrh	r3, [r3, #0]
 80007ca:	b29b      	uxth	r3, r3
 80007cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80007ce:	d902      	bls.n	80007d6 <USART_getchar+0x42>
 80007d0:	4b07      	ldr	r3, [pc, #28]	@ (80007f0 <USART_getchar+0x5c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	801a      	strh	r2, [r3, #0]
		 return tmp;
 80007d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007da:	e001      	b.n	80007e0 <USART_getchar+0x4c>
	} else return -1;
 80007dc:	f04f 33ff 	mov.w	r3, #4294967295

}
 80007e0:	4618      	mov	r0, r3
 80007e2:	370c      	adds	r7, #12
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bc80      	pop	{r7}
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	20000100 	.word	0x20000100
 80007f0:	20000102 	.word	0x20000102
 80007f4:	20000080 	.word	0x20000080

080007f8 <delay_us>:

void delay_us(uint16_t us) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Stop(&htim3);
 8000802:	480c      	ldr	r0, [pc, #48]	@ (8000834 <delay_us+0x3c>)
 8000804:	f002 f888 	bl	8002918 <HAL_TIM_Base_Stop>
	__HAL_TIM_SET_COUNTER(&htim3,0);
 8000808:	4b0a      	ldr	r3, [pc, #40]	@ (8000834 <delay_us+0x3c>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2200      	movs	r2, #0
 800080e:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(&htim3);
 8000810:	4808      	ldr	r0, [pc, #32]	@ (8000834 <delay_us+0x3c>)
 8000812:	f002 f837 	bl	8002884 <HAL_TIM_Base_Start>

	while (__HAL_TIM_GET_COUNTER(&htim3) < us);
 8000816:	bf00      	nop
 8000818:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <delay_us+0x3c>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800081e:	88fb      	ldrh	r3, [r7, #6]
 8000820:	429a      	cmp	r2, r3
 8000822:	d3f9      	bcc.n	8000818 <delay_us+0x20>

	HAL_TIM_Base_Stop(&htim3);
 8000824:	4803      	ldr	r0, [pc, #12]	@ (8000834 <delay_us+0x3c>)
 8000826:	f002 f877 	bl	8002918 <HAL_TIM_Base_Stop>


}
 800082a:	bf00      	nop
 800082c:	3708      	adds	r7, #8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	20001244 	.word	0x20001244

08000838 <count_us>:

void count_us() {
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop(&htim3);
 800083c:	4805      	ldr	r0, [pc, #20]	@ (8000854 <count_us+0x1c>)
 800083e:	f002 f86b 	bl	8002918 <HAL_TIM_Base_Stop>
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000842:	4b04      	ldr	r3, [pc, #16]	@ (8000854 <count_us+0x1c>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	2200      	movs	r2, #0
 8000848:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(&htim3);
 800084a:	4802      	ldr	r0, [pc, #8]	@ (8000854 <count_us+0x1c>)
 800084c:	f002 f81a 	bl	8002884 <HAL_TIM_Base_Start>
}
 8000850:	bf00      	nop
 8000852:	bd80      	pop	{r7, pc}
 8000854:	20001244 	.word	0x20001244

08000858 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM4) {
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a05      	ldr	r2, [pc, #20]	@ (800087c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000866:	4293      	cmp	r3, r2
 8000868:	d102      	bne.n	8000870 <HAL_TIM_PeriodElapsedCallback+0x18>
    	DHT11_READ_FLAG = 1;
 800086a:	4b05      	ldr	r3, [pc, #20]	@ (8000880 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800086c:	2201      	movs	r2, #1
 800086e:	701a      	strb	r2, [r3, #0]
    }
}
 8000870:	bf00      	nop
 8000872:	370c      	adds	r7, #12
 8000874:	46bd      	mov	sp, r7
 8000876:	bc80      	pop	{r7}
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	40000800 	.word	0x40000800
 8000880:	20000508 	.word	0x20000508

08000884 <set_interval>:

void set_interval(uint32_t interval) {
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]

	// dodac interwal > 16 bitow

	measurement_interval = interval;
 800088c:	4a0e      	ldr	r2, [pc, #56]	@ (80008c8 <set_interval+0x44>)
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Stop_IT(&htim4);
 8000892:	480e      	ldr	r0, [pc, #56]	@ (80008cc <set_interval+0x48>)
 8000894:	f002 f8b8 	bl	8002a08 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8000898:	4b0c      	ldr	r3, [pc, #48]	@ (80008cc <set_interval+0x48>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2200      	movs	r2, #0
 800089e:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_AUTORELOAD(&htim4, interval - 1);
 80008a0:	4b0a      	ldr	r3, [pc, #40]	@ (80008cc <set_interval+0x48>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	687a      	ldr	r2, [r7, #4]
 80008a6:	3a01      	subs	r2, #1
 80008a8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	3b01      	subs	r3, #1
 80008ae:	4a07      	ldr	r2, [pc, #28]	@ (80008cc <set_interval+0x48>)
 80008b0:	60d3      	str	r3, [r2, #12]
	HAL_TIM_Base_Start_IT(&htim4);
 80008b2:	4806      	ldr	r0, [pc, #24]	@ (80008cc <set_interval+0x48>)
 80008b4:	f002 f856 	bl	8002964 <HAL_TIM_Base_Start_IT>

	USART_fsend("INTERVAL_OK");
 80008b8:	4805      	ldr	r0, [pc, #20]	@ (80008d0 <set_interval+0x4c>)
 80008ba:	f7ff fe5d 	bl	8000578 <USART_fsend>
}
 80008be:	bf00      	nop
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	20000000 	.word	0x20000000
 80008cc:	2000128c 	.word	0x2000128c
 80008d0:	080053ec 	.word	0x080053ec

080008d4 <get_interval>:

void get_interval() {
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
	// tutaj bedzie ramka
	USART_fsend("interval=%lu", measurement_interval);
 80008d8:	4b03      	ldr	r3, [pc, #12]	@ (80008e8 <get_interval+0x14>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4619      	mov	r1, r3
 80008de:	4803      	ldr	r0, [pc, #12]	@ (80008ec <get_interval+0x18>)
 80008e0:	f7ff fe4a 	bl	8000578 <USART_fsend>
}
 80008e4:	bf00      	nop
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20000000 	.word	0x20000000
 80008ec:	080053f8 	.word	0x080053f8

080008f0 <validate_and_atoi>:

uint16_t validate_and_atoi(const char *str, size_t length) {
 80008f0:	b480      	push	{r7}
 80008f2:	b085      	sub	sp, #20
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	6039      	str	r1, [r7, #0]
    uint16_t result = 0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	81fb      	strh	r3, [r7, #14]

    // sprawdzanie czy kazdy znak to cyfra
    for (size_t i = 0; i < length; i++) {
 80008fe:	2300      	movs	r3, #0
 8000900:	60bb      	str	r3, [r7, #8]
 8000902:	e01e      	b.n	8000942 <validate_and_atoi+0x52>
        if (str[i] < '0' || str[i] > '9') {
 8000904:	687a      	ldr	r2, [r7, #4]
 8000906:	68bb      	ldr	r3, [r7, #8]
 8000908:	4413      	add	r3, r2
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	2b2f      	cmp	r3, #47	@ 0x2f
 800090e:	d905      	bls.n	800091c <validate_and_atoi+0x2c>
 8000910:	687a      	ldr	r2, [r7, #4]
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	4413      	add	r3, r2
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	2b39      	cmp	r3, #57	@ 0x39
 800091a:	d901      	bls.n	8000920 <validate_and_atoi+0x30>
            //USART_fsend("invalid char '%c' during atoi\n", str[i]);
            return 0; // kod bledu
 800091c:	2300      	movs	r3, #0
 800091e:	e015      	b.n	800094c <validate_and_atoi+0x5c>
        }
        result = (result * 10) + (str[i] - '0');
 8000920:	89fb      	ldrh	r3, [r7, #14]
 8000922:	461a      	mov	r2, r3
 8000924:	0092      	lsls	r2, r2, #2
 8000926:	4413      	add	r3, r2
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	b29b      	uxth	r3, r3
 800092c:	6879      	ldr	r1, [r7, #4]
 800092e:	68ba      	ldr	r2, [r7, #8]
 8000930:	440a      	add	r2, r1
 8000932:	7812      	ldrb	r2, [r2, #0]
 8000934:	4413      	add	r3, r2
 8000936:	b29b      	uxth	r3, r3
 8000938:	3b30      	subs	r3, #48	@ 0x30
 800093a:	81fb      	strh	r3, [r7, #14]
    for (size_t i = 0; i < length; i++) {
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	3301      	adds	r3, #1
 8000940:	60bb      	str	r3, [r7, #8]
 8000942:	68ba      	ldr	r2, [r7, #8]
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	429a      	cmp	r2, r3
 8000948:	d3dc      	bcc.n	8000904 <validate_and_atoi+0x14>
    }

    return result;
 800094a:	89fb      	ldrh	r3, [r7, #14]
}
 800094c:	4618      	mov	r0, r3
 800094e:	3714      	adds	r7, #20
 8000950:	46bd      	mov	sp, r7
 8000952:	bc80      	pop	{r7}
 8000954:	4770      	bx	lr
	...

08000958 <process_frame>:

//void err01() {
//
//}

void process_frame() {
 8000958:	b580      	push	{r7, lr}
 800095a:	b08c      	sub	sp, #48	@ 0x30
 800095c:	af00      	add	r7, sp, #0

	if (frame.length_int < 5 || frame.length_int > 256) {
 800095e:	4b7b      	ldr	r3, [pc, #492]	@ (8000b4c <process_frame+0x1f4>)
 8000960:	f8b3 311a 	ldrh.w	r3, [r3, #282]	@ 0x11a
 8000964:	2b04      	cmp	r3, #4
 8000966:	f240 80e0 	bls.w	8000b2a <process_frame+0x1d2>
 800096a:	4b78      	ldr	r3, [pc, #480]	@ (8000b4c <process_frame+0x1f4>)
 800096c:	f8b3 311a 	ldrh.w	r3, [r3, #282]	@ 0x11a
 8000970:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000974:	f200 80d9 	bhi.w	8000b2a <process_frame+0x1d2>
		//err01();
		return;
	}

	uint8_t length = frame.length_int - frame.masked_counter; // dla odkodowanej ramki dlugosc musi byc pomniejszona o ilosc zamaskowanych znakow
 8000978:	4b74      	ldr	r3, [pc, #464]	@ (8000b4c <process_frame+0x1f4>)
 800097a:	f8b3 311a 	ldrh.w	r3, [r3, #282]	@ 0x11a
 800097e:	b2da      	uxtb	r2, r3
 8000980:	4b72      	ldr	r3, [pc, #456]	@ (8000b4c <process_frame+0x1f4>)
 8000982:	f8b3 311c 	ldrh.w	r3, [r3, #284]	@ 0x11c
 8000986:	b2db      	uxtb	r3, r3
 8000988:	1ad3      	subs	r3, r2, r3
 800098a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e


	if (strncmp((char *)frame.data, "READ", 4) == 0) {
 800098e:	2204      	movs	r2, #4
 8000990:	496f      	ldr	r1, [pc, #444]	@ (8000b50 <process_frame+0x1f8>)
 8000992:	4870      	ldr	r0, [pc, #448]	@ (8000b54 <process_frame+0x1fc>)
 8000994:	f004 f86d 	bl	8004a72 <strncmp>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d158      	bne.n	8000a50 <process_frame+0xf8>

		char *start_ptr = (char *)&frame.data[4];
 800099e:	4b6e      	ldr	r3, [pc, #440]	@ (8000b58 <process_frame+0x200>)
 80009a0:	61fb      	str	r3, [r7, #28]
		char *dash_ptr = strchr(start_ptr, '-');
 80009a2:	212d      	movs	r1, #45	@ 0x2d
 80009a4:	69f8      	ldr	r0, [r7, #28]
 80009a6:	f004 f857 	bl	8004a58 <strchr>
 80009aa:	61b8      	str	r0, [r7, #24]

		if (!dash_ptr) {
 80009ac:	69bb      	ldr	r3, [r7, #24]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d103      	bne.n	80009ba <process_frame+0x62>
			USART_fsend("brak myslnika");
 80009b2:	486a      	ldr	r0, [pc, #424]	@ (8000b5c <process_frame+0x204>)
 80009b4:	f7ff fde0 	bl	8000578 <USART_fsend>
			//err03();
			return;
 80009b8:	e0c4      	b.n	8000b44 <process_frame+0x1ec>
		}

		char start_str[4] = {0};
 80009ba:	2300      	movs	r3, #0
 80009bc:	60bb      	str	r3, [r7, #8]
		char count_str[3] = {0};
 80009be:	4b68      	ldr	r3, [pc, #416]	@ (8000b60 <process_frame+0x208>)
 80009c0:	881b      	ldrh	r3, [r3, #0]
 80009c2:	80bb      	strh	r3, [r7, #4]
 80009c4:	2300      	movs	r3, #0
 80009c6:	71bb      	strb	r3, [r7, #6]

		size_t start_length = dash_ptr - (char *)frame.data - 4;
 80009c8:	69bb      	ldr	r3, [r7, #24]
 80009ca:	4a62      	ldr	r2, [pc, #392]	@ (8000b54 <process_frame+0x1fc>)
 80009cc:	1a9b      	subs	r3, r3, r2
 80009ce:	3b04      	subs	r3, #4
 80009d0:	617b      	str	r3, [r7, #20]
		if (start_length >= sizeof(start_str)) {
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	2b03      	cmp	r3, #3
 80009d6:	d903      	bls.n	80009e0 <process_frame+0x88>
			USART_fsend("zly parametr");
 80009d8:	4862      	ldr	r0, [pc, #392]	@ (8000b64 <process_frame+0x20c>)
 80009da:	f7ff fdcd 	bl	8000578 <USART_fsend>
			//err03();
			return;
 80009de:	e0b1      	b.n	8000b44 <process_frame+0x1ec>
		}
		memcpy(start_str, frame.data + 4, start_length);
 80009e0:	495d      	ldr	r1, [pc, #372]	@ (8000b58 <process_frame+0x200>)
 80009e2:	f107 0308 	add.w	r3, r7, #8
 80009e6:	697a      	ldr	r2, [r7, #20]
 80009e8:	4618      	mov	r0, r3
 80009ea:	f004 f881 	bl	8004af0 <memcpy>

		size_t count_length = (uint8_t *)frame.data + length - ((uint8_t *)dash_ptr + 1);
 80009ee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80009f2:	4a58      	ldr	r2, [pc, #352]	@ (8000b54 <process_frame+0x1fc>)
 80009f4:	441a      	add	r2, r3
 80009f6:	69bb      	ldr	r3, [r7, #24]
 80009f8:	3301      	adds	r3, #1
 80009fa:	1ad3      	subs	r3, r2, r3
 80009fc:	613b      	str	r3, [r7, #16]
		if (count_length >= sizeof(count_str)) {
 80009fe:	693b      	ldr	r3, [r7, #16]
 8000a00:	2b02      	cmp	r3, #2
 8000a02:	f200 8094 	bhi.w	8000b2e <process_frame+0x1d6>
			//USART_fsend("zly parametr");
			//err03();
			return;
		}
		memcpy(count_str, dash_ptr + 1, count_length);
 8000a06:	69bb      	ldr	r3, [r7, #24]
 8000a08:	1c59      	adds	r1, r3, #1
 8000a0a:	1d3b      	adds	r3, r7, #4
 8000a0c:	693a      	ldr	r2, [r7, #16]
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f004 f86e 	bl	8004af0 <memcpy>

		uint8_t start = validate_and_atoi(start_str, start_length);
 8000a14:	f107 0308 	add.w	r3, r7, #8
 8000a18:	6979      	ldr	r1, [r7, #20]
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f7ff ff68 	bl	80008f0 <validate_and_atoi>
 8000a20:	4603      	mov	r3, r0
 8000a22:	73fb      	strb	r3, [r7, #15]
		uint8_t count = validate_and_atoi(count_str, count_length);
 8000a24:	1d3b      	adds	r3, r7, #4
 8000a26:	6939      	ldr	r1, [r7, #16]
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f7ff ff61 	bl	80008f0 <validate_and_atoi>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	73bb      	strb	r3, [r7, #14]

		if (start < 1 || start > 750 || count < 1 || count > 21 || (start + count - 1) > 750) {
 8000a32:	7bfb      	ldrb	r3, [r7, #15]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d07c      	beq.n	8000b32 <process_frame+0x1da>
 8000a38:	7bbb      	ldrb	r3, [r7, #14]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d079      	beq.n	8000b32 <process_frame+0x1da>
 8000a3e:	7bbb      	ldrb	r3, [r7, #14]
 8000a40:	2b15      	cmp	r3, #21
 8000a42:	d876      	bhi.n	8000b32 <process_frame+0x1da>
 8000a44:	7bfa      	ldrb	r2, [r7, #15]
 8000a46:	7bbb      	ldrb	r3, [r7, #14]
 8000a48:	4413      	add	r3, r2
 8000a4a:	f5b3 7f3c 	cmp.w	r3, #752	@ 0x2f0
			//err03();
			return;
		}

		//USART_fsend("READ(%d - %d)", start, count);
		return;
 8000a4e:	e079      	b.n	8000b44 <process_frame+0x1ec>
	}
	else if (strncmp((char *)frame.data, "COUNT_DATA", 10) == 0) {
 8000a50:	220a      	movs	r2, #10
 8000a52:	4945      	ldr	r1, [pc, #276]	@ (8000b68 <process_frame+0x210>)
 8000a54:	483f      	ldr	r0, [pc, #252]	@ (8000b54 <process_frame+0x1fc>)
 8000a56:	f004 f80c 	bl	8004a72 <strncmp>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d103      	bne.n	8000a68 <process_frame+0x110>
		if (length != 10) {
 8000a60:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000a64:	2b0a      	cmp	r3, #10
 8000a66:	e06d      	b.n	8000b44 <process_frame+0x1ec>
//			count_data();
//			return;
//		}
	}

	else if (strncmp((char *)frame.data, "SET_INTERVAL", 12) == 0) {
 8000a68:	220c      	movs	r2, #12
 8000a6a:	4940      	ldr	r1, [pc, #256]	@ (8000b6c <process_frame+0x214>)
 8000a6c:	4839      	ldr	r0, [pc, #228]	@ (8000b54 <process_frame+0x1fc>)
 8000a6e:	f004 f800 	bl	8004a72 <strncmp>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d148      	bne.n	8000b0a <process_frame+0x1b2>
		if (length < 16 || length > 22) {
 8000a78:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000a7c:	2b0f      	cmp	r3, #15
 8000a7e:	d95a      	bls.n	8000b36 <process_frame+0x1de>
 8000a80:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000a84:	2b16      	cmp	r3, #22
 8000a86:	d856      	bhi.n	8000b36 <process_frame+0x1de>
			//USART_fsend("wrong command");
			//err02();
			return;
		}

		char *numberStr = (char *)&frame.data[12];
 8000a88:	4b39      	ldr	r3, [pc, #228]	@ (8000b70 <process_frame+0x218>)
 8000a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
		uint8_t numberLength = length - 12;
 8000a8c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000a90:	3b0c      	subs	r3, #12
 8000a92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		for (uint8_t i = 0; i < numberLength; i++){
 8000a96:	2300      	movs	r3, #0
 8000a98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000a9c:	e011      	b.n	8000ac2 <process_frame+0x16a>
			if (!isdigit((unsigned char)numberStr[i])) {
 8000a9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000aa2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000aa4:	4413      	add	r3, r2
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	4a32      	ldr	r2, [pc, #200]	@ (8000b74 <process_frame+0x21c>)
 8000aac:	4413      	add	r3, r2
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	f003 0304 	and.w	r3, r3, #4
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d040      	beq.n	8000b3a <process_frame+0x1e2>
		for (uint8_t i = 0; i < numberLength; i++){
 8000ab8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000abc:	3301      	adds	r3, #1
 8000abe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000ac2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000ac6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000aca:	429a      	cmp	r2, r3
 8000acc:	d3e7      	bcc.n	8000a9e <process_frame+0x146>
				return;
			}
		}

		char *endptr;
		errno = 0; // globalna zmienna
 8000ace:	f003 ffe3 	bl	8004a98 <__errno>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
		uint32_t interval = strtoul(numberStr, &endptr, 10);
 8000ad8:	463b      	mov	r3, r7
 8000ada:	220a      	movs	r2, #10
 8000adc:	4619      	mov	r1, r3
 8000ade:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000ae0:	f003 ff88 	bl	80049f4 <strtoul>
 8000ae4:	6238      	str	r0, [r7, #32]
//			//err03();
//			//USART_fsend("blad przy konwersji");
//			return;
//		}

		if (*endptr == '\0' || interval < 2000 || errno == ERANGE) {
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d027      	beq.n	8000b3e <process_frame+0x1e6>
 8000aee:	6a3b      	ldr	r3, [r7, #32]
 8000af0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000af4:	d323      	bcc.n	8000b3e <process_frame+0x1e6>
 8000af6:	f003 ffcf 	bl	8004a98 <__errno>
 8000afa:	4603      	mov	r3, r0
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	2b22      	cmp	r3, #34	@ 0x22
 8000b00:	d01d      	beq.n	8000b3e <process_frame+0x1e6>
			//err03();
			return;
		}

		set_interval(interval);
 8000b02:	6a38      	ldr	r0, [r7, #32]
 8000b04:	f7ff febe 	bl	8000884 <set_interval>
		//USART_fsend("interval: %lu ", interval);
		return;
 8000b08:	e01c      	b.n	8000b44 <process_frame+0x1ec>
	}

	else if (strncmp((char *)frame.data, "GET_INTERVAL", 12) == 0) {
 8000b0a:	220c      	movs	r2, #12
 8000b0c:	491a      	ldr	r1, [pc, #104]	@ (8000b78 <process_frame+0x220>)
 8000b0e:	4811      	ldr	r0, [pc, #68]	@ (8000b54 <process_frame+0x1fc>)
 8000b10:	f003 ffaf 	bl	8004a72 <strncmp>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d114      	bne.n	8000b44 <process_frame+0x1ec>
		if (frame.length_int != 12) {
 8000b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b4c <process_frame+0x1f4>)
 8000b1c:	f8b3 311a 	ldrh.w	r3, [r3, #282]	@ 0x11a
 8000b20:	2b0c      	cmp	r3, #12
 8000b22:	d10e      	bne.n	8000b42 <process_frame+0x1ea>
			//USART_fsend("wrong command");
			//err02();
			return;
		}
		get_interval();
 8000b24:	f7ff fed6 	bl	80008d4 <get_interval>
		return;
 8000b28:	e00c      	b.n	8000b44 <process_frame+0x1ec>
		return;
 8000b2a:	bf00      	nop
 8000b2c:	e00a      	b.n	8000b44 <process_frame+0x1ec>
			return;
 8000b2e:	bf00      	nop
 8000b30:	e008      	b.n	8000b44 <process_frame+0x1ec>
			return;
 8000b32:	bf00      	nop
 8000b34:	e006      	b.n	8000b44 <process_frame+0x1ec>
			return;
 8000b36:	bf00      	nop
 8000b38:	e004      	b.n	8000b44 <process_frame+0x1ec>
				return;
 8000b3a:	bf00      	nop
 8000b3c:	e002      	b.n	8000b44 <process_frame+0x1ec>
			return;
 8000b3e:	bf00      	nop
 8000b40:	e000      	b.n	8000b44 <process_frame+0x1ec>
			return;
 8000b42:	bf00      	nop

	}
}
 8000b44:	3730      	adds	r7, #48	@ 0x30
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	2000050c 	.word	0x2000050c
 8000b50:	08005408 	.word	0x08005408
 8000b54:	20000516 	.word	0x20000516
 8000b58:	2000051a 	.word	0x2000051a
 8000b5c:	08005410 	.word	0x08005410
 8000b60:	0800545c 	.word	0x0800545c
 8000b64:	08005420 	.word	0x08005420
 8000b68:	08005430 	.word	0x08005430
 8000b6c:	0800543c 	.word	0x0800543c
 8000b70:	20000522 	.word	0x20000522
 8000b74:	080054ae 	.word	0x080054ae
 8000b78:	0800544c 	.word	0x0800544c

08000b7c <reset_frame>:

void reset_frame() {
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
	memset(&frame, 0, sizeof(Frame));
 8000b80:	f44f 7290 	mov.w	r2, #288	@ 0x120
 8000b84:	2100      	movs	r1, #0
 8000b86:	4807      	ldr	r0, [pc, #28]	@ (8000ba4 <reset_frame+0x28>)
 8000b88:	f003 ff5e 	bl	8004a48 <memset>
	frame.state = IDLE;
 8000b8c:	4b05      	ldr	r3, [pc, #20]	@ (8000ba4 <reset_frame+0x28>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
	frame.crc_calculated = 0xFFFF;
 8000b94:	4b03      	ldr	r3, [pc, #12]	@ (8000ba4 <reset_frame+0x28>)
 8000b96:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b9a:	f8a3 2110 	strh.w	r2, [r3, #272]	@ 0x110
}
 8000b9e:	bf00      	nop
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	2000050c 	.word	0x2000050c

08000ba8 <get_frame>:

void get_frame(uint8_t ch) {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	71fb      	strb	r3, [r7, #7]

	if (ch == FRAME_START) {
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	2b3a      	cmp	r3, #58	@ 0x3a
 8000bb6:	d106      	bne.n	8000bc6 <get_frame+0x1e>
		reset_frame();
 8000bb8:	f7ff ffe0 	bl	8000b7c <reset_frame>
		frame.state = FIND_SENDER;
 8000bbc:	4bb1      	ldr	r3, [pc, #708]	@ (8000e84 <get_frame+0x2dc>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
		return;
 8000bc4:	e229      	b.n	800101a <get_frame+0x472>
	}
	if (ch == '\0') {
 8000bc6:	79fb      	ldrb	r3, [r7, #7]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d104      	bne.n	8000bd6 <get_frame+0x2e>
		frame.state = IDLE;
 8000bcc:	4bad      	ldr	r3, [pc, #692]	@ (8000e84 <get_frame+0x2dc>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
		return;
 8000bd4:	e221      	b.n	800101a <get_frame+0x472>
	}

	switch (frame.state) {
 8000bd6:	4bab      	ldr	r3, [pc, #684]	@ (8000e84 <get_frame+0x2dc>)
 8000bd8:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8000bdc:	2b07      	cmp	r3, #7
 8000bde:	f200 821c 	bhi.w	800101a <get_frame+0x472>
 8000be2:	a201      	add	r2, pc, #4	@ (adr r2, 8000be8 <get_frame+0x40>)
 8000be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000be8:	0800101b 	.word	0x0800101b
 8000bec:	08000c09 	.word	0x08000c09
 8000bf0:	08000c8f 	.word	0x08000c8f
 8000bf4:	08000d17 	.word	0x08000d17
 8000bf8:	08000d95 	.word	0x08000d95
 8000bfc:	08000f77 	.word	0x08000f77
 8000c00:	08000ff5 	.word	0x08000ff5
 8000c04:	08000e5f 	.word	0x08000e5f
	case IDLE: {
		return;
	}

	case FIND_SENDER: {
		if (ch >= 'A' && ch <= 'Z') {
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	2b40      	cmp	r3, #64	@ 0x40
 8000c0c:	d93a      	bls.n	8000c84 <get_frame+0xdc>
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	2b5a      	cmp	r3, #90	@ 0x5a
 8000c12:	d837      	bhi.n	8000c84 <get_frame+0xdc>
			frame.sender[frame.sender_id] = ch;
 8000c14:	4b9b      	ldr	r3, [pc, #620]	@ (8000e84 <get_frame+0x2dc>)
 8000c16:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4a99      	ldr	r2, [pc, #612]	@ (8000e84 <get_frame+0x2dc>)
 8000c1e:	79fb      	ldrb	r3, [r7, #7]
 8000c20:	5453      	strb	r3, [r2, r1]
			frame.crc_calculated = calculate_crc_byte(frame.crc_calculated, ch);
 8000c22:	4b98      	ldr	r3, [pc, #608]	@ (8000e84 <get_frame+0x2dc>)
 8000c24:	f8b3 3110 	ldrh.w	r3, [r3, #272]	@ 0x110
 8000c28:	79fa      	ldrb	r2, [r7, #7]
 8000c2a:	4611      	mov	r1, r2
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff fc73 	bl	8000518 <calculate_crc_byte>
 8000c32:	4603      	mov	r3, r0
 8000c34:	461a      	mov	r2, r3
 8000c36:	4b93      	ldr	r3, [pc, #588]	@ (8000e84 <get_frame+0x2dc>)
 8000c38:	f8a3 2110 	strh.w	r2, [r3, #272]	@ 0x110
			if (frame.sender_id == 1) {
 8000c3c:	4b91      	ldr	r3, [pc, #580]	@ (8000e84 <get_frame+0x2dc>)
 8000c3e:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	d114      	bne.n	8000c70 <get_frame+0xc8>
				frame.sender[2] = '\0';
 8000c46:	4b8f      	ldr	r3, [pc, #572]	@ (8000e84 <get_frame+0x2dc>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	709a      	strb	r2, [r3, #2]
				if (strncmp((char *)frame.sender, SENDER, 2) == 0){
 8000c4c:	2202      	movs	r2, #2
 8000c4e:	498e      	ldr	r1, [pc, #568]	@ (8000e88 <get_frame+0x2e0>)
 8000c50:	488c      	ldr	r0, [pc, #560]	@ (8000e84 <get_frame+0x2dc>)
 8000c52:	f003 ff0e 	bl	8004a72 <strncmp>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d104      	bne.n	8000c66 <get_frame+0xbe>
					//USART_fsend("sender ok");
					frame.state = FIND_RECEIVER;
 8000c5c:	4b89      	ldr	r3, [pc, #548]	@ (8000e84 <get_frame+0x2dc>)
 8000c5e:	2202      	movs	r2, #2
 8000c60:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
					return;
 8000c64:	e1d9      	b.n	800101a <get_frame+0x472>
				}
				else {
					frame.state = IDLE;
 8000c66:	4b87      	ldr	r3, [pc, #540]	@ (8000e84 <get_frame+0x2dc>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
					return;
 8000c6e:	e1d4      	b.n	800101a <get_frame+0x472>
				}
			}
			else frame.sender_id++;
 8000c70:	4b84      	ldr	r3, [pc, #528]	@ (8000e84 <get_frame+0x2dc>)
 8000c72:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8000c76:	3301      	adds	r3, #1
 8000c78:	b2da      	uxtb	r2, r3
 8000c7a:	4b82      	ldr	r3, [pc, #520]	@ (8000e84 <get_frame+0x2dc>)
 8000c7c:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
			if (frame.sender_id == 1) {
 8000c80:	bf00      	nop
		}
		else frame.state = IDLE;
		return;
 8000c82:	e1ca      	b.n	800101a <get_frame+0x472>
		else frame.state = IDLE;
 8000c84:	4b7f      	ldr	r3, [pc, #508]	@ (8000e84 <get_frame+0x2dc>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
		return;
 8000c8c:	e1c5      	b.n	800101a <get_frame+0x472>
	}

	case FIND_RECEIVER: {
		if (ch >= 'A' && ch <= 'Z') {
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	2b40      	cmp	r3, #64	@ 0x40
 8000c92:	d93b      	bls.n	8000d0c <get_frame+0x164>
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	2b5a      	cmp	r3, #90	@ 0x5a
 8000c98:	d838      	bhi.n	8000d0c <get_frame+0x164>
			frame.receiver[frame.receiver_id] = ch;
 8000c9a:	4b7a      	ldr	r3, [pc, #488]	@ (8000e84 <get_frame+0x2dc>)
 8000c9c:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	4b78      	ldr	r3, [pc, #480]	@ (8000e84 <get_frame+0x2dc>)
 8000ca4:	4413      	add	r3, r2
 8000ca6:	79fa      	ldrb	r2, [r7, #7]
 8000ca8:	70da      	strb	r2, [r3, #3]
			frame.crc_calculated = calculate_crc_byte(frame.crc_calculated, ch);
 8000caa:	4b76      	ldr	r3, [pc, #472]	@ (8000e84 <get_frame+0x2dc>)
 8000cac:	f8b3 3110 	ldrh.w	r3, [r3, #272]	@ 0x110
 8000cb0:	79fa      	ldrb	r2, [r7, #7]
 8000cb2:	4611      	mov	r1, r2
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff fc2f 	bl	8000518 <calculate_crc_byte>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	4b71      	ldr	r3, [pc, #452]	@ (8000e84 <get_frame+0x2dc>)
 8000cc0:	f8a3 2110 	strh.w	r2, [r3, #272]	@ 0x110
			if (frame.receiver_id == 1) {
 8000cc4:	4b6f      	ldr	r3, [pc, #444]	@ (8000e84 <get_frame+0x2dc>)
 8000cc6:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d114      	bne.n	8000cf8 <get_frame+0x150>
				frame.receiver[2] = '\0';
 8000cce:	4b6d      	ldr	r3, [pc, #436]	@ (8000e84 <get_frame+0x2dc>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	715a      	strb	r2, [r3, #5]
				if (strncmp((char *)frame.receiver, RECEIVER, 2) == 0) {
 8000cd4:	2202      	movs	r2, #2
 8000cd6:	496d      	ldr	r1, [pc, #436]	@ (8000e8c <get_frame+0x2e4>)
 8000cd8:	486d      	ldr	r0, [pc, #436]	@ (8000e90 <get_frame+0x2e8>)
 8000cda:	f003 feca 	bl	8004a72 <strncmp>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d104      	bne.n	8000cee <get_frame+0x146>
					//USART_fsend("receiver ok");
					frame.state = FIND_LENGTH;
 8000ce4:	4b67      	ldr	r3, [pc, #412]	@ (8000e84 <get_frame+0x2dc>)
 8000ce6:	2203      	movs	r2, #3
 8000ce8:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
					return;
 8000cec:	e195      	b.n	800101a <get_frame+0x472>
				}
				else {
					frame.state = IDLE;
 8000cee:	4b65      	ldr	r3, [pc, #404]	@ (8000e84 <get_frame+0x2dc>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
					return;
 8000cf6:	e190      	b.n	800101a <get_frame+0x472>
				}
			}
			else frame.receiver_id++;
 8000cf8:	4b62      	ldr	r3, [pc, #392]	@ (8000e84 <get_frame+0x2dc>)
 8000cfa:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8000cfe:	3301      	adds	r3, #1
 8000d00:	b2da      	uxtb	r2, r3
 8000d02:	4b60      	ldr	r3, [pc, #384]	@ (8000e84 <get_frame+0x2dc>)
 8000d04:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			if (frame.receiver_id == 1) {
 8000d08:	bf00      	nop
		}
		else frame.state = IDLE;
		return;
 8000d0a:	e186      	b.n	800101a <get_frame+0x472>
		else frame.state = IDLE;
 8000d0c:	4b5d      	ldr	r3, [pc, #372]	@ (8000e84 <get_frame+0x2dc>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
		return;
 8000d14:	e181      	b.n	800101a <get_frame+0x472>
	}

	case FIND_LENGTH: {
		if (ch >= '0' && ch <= '9') {
 8000d16:	79fb      	ldrb	r3, [r7, #7]
 8000d18:	2b2f      	cmp	r3, #47	@ 0x2f
 8000d1a:	d936      	bls.n	8000d8a <get_frame+0x1e2>
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	2b39      	cmp	r3, #57	@ 0x39
 8000d20:	d833      	bhi.n	8000d8a <get_frame+0x1e2>
			frame.length[frame.length_id] = ch;
 8000d22:	4b58      	ldr	r3, [pc, #352]	@ (8000e84 <get_frame+0x2dc>)
 8000d24:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8000d28:	461a      	mov	r2, r3
 8000d2a:	4b56      	ldr	r3, [pc, #344]	@ (8000e84 <get_frame+0x2dc>)
 8000d2c:	4413      	add	r3, r2
 8000d2e:	79fa      	ldrb	r2, [r7, #7]
 8000d30:	719a      	strb	r2, [r3, #6]
			frame.crc_calculated = calculate_crc_byte(frame.crc_calculated, ch);
 8000d32:	4b54      	ldr	r3, [pc, #336]	@ (8000e84 <get_frame+0x2dc>)
 8000d34:	f8b3 3110 	ldrh.w	r3, [r3, #272]	@ 0x110
 8000d38:	79fa      	ldrb	r2, [r7, #7]
 8000d3a:	4611      	mov	r1, r2
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff fbeb 	bl	8000518 <calculate_crc_byte>
 8000d42:	4603      	mov	r3, r0
 8000d44:	461a      	mov	r2, r3
 8000d46:	4b4f      	ldr	r3, [pc, #316]	@ (8000e84 <get_frame+0x2dc>)
 8000d48:	f8a3 2110 	strh.w	r2, [r3, #272]	@ 0x110
			if (frame.length_id == 2) {
 8000d4c:	4b4d      	ldr	r3, [pc, #308]	@ (8000e84 <get_frame+0x2dc>)
 8000d4e:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8000d52:	2b02      	cmp	r3, #2
 8000d54:	d10f      	bne.n	8000d76 <get_frame+0x1ce>
				frame.length[3] = '\0';
 8000d56:	4b4b      	ldr	r3, [pc, #300]	@ (8000e84 <get_frame+0x2dc>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	725a      	strb	r2, [r3, #9]
				frame.length_int = atoi((char *)frame.length);
 8000d5c:	484d      	ldr	r0, [pc, #308]	@ (8000e94 <get_frame+0x2ec>)
 8000d5e:	f003 fd53 	bl	8004808 <atoi>
 8000d62:	4603      	mov	r3, r0
 8000d64:	b29a      	uxth	r2, r3
 8000d66:	4b47      	ldr	r3, [pc, #284]	@ (8000e84 <get_frame+0x2dc>)
 8000d68:	f8a3 211a 	strh.w	r2, [r3, #282]	@ 0x11a
				//USART_fsend("length ok");
				frame.state = FIND_DATA;
 8000d6c:	4b45      	ldr	r3, [pc, #276]	@ (8000e84 <get_frame+0x2dc>)
 8000d6e:	2204      	movs	r2, #4
 8000d70:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
				return;
 8000d74:	e151      	b.n	800101a <get_frame+0x472>
			}
			else frame.length_id++;
 8000d76:	4b43      	ldr	r3, [pc, #268]	@ (8000e84 <get_frame+0x2dc>)
 8000d78:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	b2da      	uxtb	r2, r3
 8000d80:	4b40      	ldr	r3, [pc, #256]	@ (8000e84 <get_frame+0x2dc>)
 8000d82:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			if (frame.length_id == 2) {
 8000d86:	bf00      	nop
		}
		else frame.state = IDLE;
		return;
 8000d88:	e147      	b.n	800101a <get_frame+0x472>
		else frame.state = IDLE;
 8000d8a:	4b3e      	ldr	r3, [pc, #248]	@ (8000e84 <get_frame+0x2dc>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
		return;
 8000d92:	e142      	b.n	800101a <get_frame+0x472>
	}

	case FIND_DATA: {

		if (frame.data_id + frame.masked_counter < frame.length_int) {
 8000d94:	4b3b      	ldr	r3, [pc, #236]	@ (8000e84 <get_frame+0x2dc>)
 8000d96:	f8b3 3116 	ldrh.w	r3, [r3, #278]	@ 0x116
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	4b39      	ldr	r3, [pc, #228]	@ (8000e84 <get_frame+0x2dc>)
 8000d9e:	f8b3 311c 	ldrh.w	r3, [r3, #284]	@ 0x11c
 8000da2:	4413      	add	r3, r2
 8000da4:	4a37      	ldr	r2, [pc, #220]	@ (8000e84 <get_frame+0x2dc>)
 8000da6:	f8b2 211a 	ldrh.w	r2, [r2, #282]	@ 0x11a
 8000daa:	4293      	cmp	r3, r2
 8000dac:	da52      	bge.n	8000e54 <get_frame+0x2ac>

			if (ch == FRAME_START || ch == FRAME_END) {
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	2b3a      	cmp	r3, #58	@ 0x3a
 8000db2:	d002      	beq.n	8000dba <get_frame+0x212>
 8000db4:	79fb      	ldrb	r3, [r7, #7]
 8000db6:	2b3b      	cmp	r3, #59	@ 0x3b
 8000db8:	d104      	bne.n	8000dc4 <get_frame+0x21c>
				frame.state = IDLE;
 8000dba:	4b32      	ldr	r3, [pc, #200]	@ (8000e84 <get_frame+0x2dc>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
				return;
 8000dc2:	e12a      	b.n	800101a <get_frame+0x472>
			}

			frame.crc_calculated = calculate_crc_byte(frame.crc_calculated, ch);
 8000dc4:	4b2f      	ldr	r3, [pc, #188]	@ (8000e84 <get_frame+0x2dc>)
 8000dc6:	f8b3 3110 	ldrh.w	r3, [r3, #272]	@ 0x110
 8000dca:	79fa      	ldrb	r2, [r7, #7]
 8000dcc:	4611      	mov	r1, r2
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff fba2 	bl	8000518 <calculate_crc_byte>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	4b2a      	ldr	r3, [pc, #168]	@ (8000e84 <get_frame+0x2dc>)
 8000dda:	f8a3 2110 	strh.w	r2, [r3, #272]	@ 0x110

			if (ch == MASK) {
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	2b2f      	cmp	r3, #47	@ 0x2f
 8000de2:	d10c      	bne.n	8000dfe <get_frame+0x256>
				frame.masked_counter++;
 8000de4:	4b27      	ldr	r3, [pc, #156]	@ (8000e84 <get_frame+0x2dc>)
 8000de6:	f8b3 311c 	ldrh.w	r3, [r3, #284]	@ 0x11c
 8000dea:	3301      	adds	r3, #1
 8000dec:	b29a      	uxth	r2, r3
 8000dee:	4b25      	ldr	r3, [pc, #148]	@ (8000e84 <get_frame+0x2dc>)
 8000df0:	f8a3 211c 	strh.w	r2, [r3, #284]	@ 0x11c
				frame.state = FIND_MASKED;
 8000df4:	4b23      	ldr	r3, [pc, #140]	@ (8000e84 <get_frame+0x2dc>)
 8000df6:	2207      	movs	r2, #7
 8000df8:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
				return;
 8000dfc:	e10d      	b.n	800101a <get_frame+0x472>
			}

			frame.data[frame.data_id++] = ch;
 8000dfe:	4b21      	ldr	r3, [pc, #132]	@ (8000e84 <get_frame+0x2dc>)
 8000e00:	f8b3 3116 	ldrh.w	r3, [r3, #278]	@ 0x116
 8000e04:	1c5a      	adds	r2, r3, #1
 8000e06:	b291      	uxth	r1, r2
 8000e08:	4a1e      	ldr	r2, [pc, #120]	@ (8000e84 <get_frame+0x2dc>)
 8000e0a:	f8a2 1116 	strh.w	r1, [r2, #278]	@ 0x116
 8000e0e:	461a      	mov	r2, r3
 8000e10:	4b1c      	ldr	r3, [pc, #112]	@ (8000e84 <get_frame+0x2dc>)
 8000e12:	4413      	add	r3, r2
 8000e14:	79fa      	ldrb	r2, [r7, #7]
 8000e16:	729a      	strb	r2, [r3, #10]

			if (frame.data_id + frame.masked_counter == frame.length_int) {
 8000e18:	4b1a      	ldr	r3, [pc, #104]	@ (8000e84 <get_frame+0x2dc>)
 8000e1a:	f8b3 3116 	ldrh.w	r3, [r3, #278]	@ 0x116
 8000e1e:	461a      	mov	r2, r3
 8000e20:	4b18      	ldr	r3, [pc, #96]	@ (8000e84 <get_frame+0x2dc>)
 8000e22:	f8b3 311c 	ldrh.w	r3, [r3, #284]	@ 0x11c
 8000e26:	4413      	add	r3, r2
 8000e28:	4a16      	ldr	r2, [pc, #88]	@ (8000e84 <get_frame+0x2dc>)
 8000e2a:	f8b2 211a 	ldrh.w	r2, [r2, #282]	@ 0x11a
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	f040 80f2 	bne.w	8001018 <get_frame+0x470>
				frame.data[frame.data_id] = '\0';
 8000e34:	4b13      	ldr	r3, [pc, #76]	@ (8000e84 <get_frame+0x2dc>)
 8000e36:	f8b3 3116 	ldrh.w	r3, [r3, #278]	@ 0x116
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	4b11      	ldr	r3, [pc, #68]	@ (8000e84 <get_frame+0x2dc>)
 8000e3e:	4413      	add	r3, r2
 8000e40:	2200      	movs	r2, #0
 8000e42:	729a      	strb	r2, [r3, #10]
				USART_fsend("data ok");
 8000e44:	4814      	ldr	r0, [pc, #80]	@ (8000e98 <get_frame+0x2f0>)
 8000e46:	f7ff fb97 	bl	8000578 <USART_fsend>
				frame.state = FIND_CRC;
 8000e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e84 <get_frame+0x2dc>)
 8000e4c:	2205      	movs	r2, #5
 8000e4e:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
			}
			return;
 8000e52:	e0e1      	b.n	8001018 <get_frame+0x470>
		}
		else {
			frame.state = IDLE;
 8000e54:	4b0b      	ldr	r3, [pc, #44]	@ (8000e84 <get_frame+0x2dc>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
			return;
 8000e5c:	e0dd      	b.n	800101a <get_frame+0x472>
		}
	}

	case FIND_MASKED: {

		if (frame.data_id + frame.masked_counter >= frame.length_int) {
 8000e5e:	4b09      	ldr	r3, [pc, #36]	@ (8000e84 <get_frame+0x2dc>)
 8000e60:	f8b3 3116 	ldrh.w	r3, [r3, #278]	@ 0x116
 8000e64:	461a      	mov	r2, r3
 8000e66:	4b07      	ldr	r3, [pc, #28]	@ (8000e84 <get_frame+0x2dc>)
 8000e68:	f8b3 311c 	ldrh.w	r3, [r3, #284]	@ 0x11c
 8000e6c:	4413      	add	r3, r2
 8000e6e:	4a05      	ldr	r2, [pc, #20]	@ (8000e84 <get_frame+0x2dc>)
 8000e70:	f8b2 211a 	ldrh.w	r2, [r2, #282]	@ 0x11a
 8000e74:	4293      	cmp	r3, r2
 8000e76:	db11      	blt.n	8000e9c <get_frame+0x2f4>
			frame.state = IDLE;
 8000e78:	4b02      	ldr	r3, [pc, #8]	@ (8000e84 <get_frame+0x2dc>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
			return;
 8000e80:	e0cb      	b.n	800101a <get_frame+0x472>
 8000e82:	bf00      	nop
 8000e84:	2000050c 	.word	0x2000050c
 8000e88:	08005460 	.word	0x08005460
 8000e8c:	08005464 	.word	0x08005464
 8000e90:	2000050f 	.word	0x2000050f
 8000e94:	20000512 	.word	0x20000512
 8000e98:	08005468 	.word	0x08005468
		}

		switch(ch) {
 8000e9c:	79fb      	ldrb	r3, [r7, #7]
 8000e9e:	2b2f      	cmp	r3, #47	@ 0x2f
 8000ea0:	d029      	beq.n	8000ef6 <get_frame+0x34e>
 8000ea2:	2b2f      	cmp	r3, #47	@ 0x2f
 8000ea4:	dc39      	bgt.n	8000f1a <get_frame+0x372>
 8000ea6:	2b2c      	cmp	r3, #44	@ 0x2c
 8000ea8:	d013      	beq.n	8000ed2 <get_frame+0x32a>
 8000eaa:	2b2e      	cmp	r3, #46	@ 0x2e
 8000eac:	d135      	bne.n	8000f1a <get_frame+0x372>
		case MASKED_START: {
			frame.data[frame.data_id++] = FRAME_START;
 8000eae:	4b5c      	ldr	r3, [pc, #368]	@ (8001020 <get_frame+0x478>)
 8000eb0:	f8b3 3116 	ldrh.w	r3, [r3, #278]	@ 0x116
 8000eb4:	1c5a      	adds	r2, r3, #1
 8000eb6:	b291      	uxth	r1, r2
 8000eb8:	4a59      	ldr	r2, [pc, #356]	@ (8001020 <get_frame+0x478>)
 8000eba:	f8a2 1116 	strh.w	r1, [r2, #278]	@ 0x116
 8000ebe:	461a      	mov	r2, r3
 8000ec0:	4b57      	ldr	r3, [pc, #348]	@ (8001020 <get_frame+0x478>)
 8000ec2:	4413      	add	r3, r2
 8000ec4:	223a      	movs	r2, #58	@ 0x3a
 8000ec6:	729a      	strb	r2, [r3, #10]
			frame.state = FIND_DATA;
 8000ec8:	4b55      	ldr	r3, [pc, #340]	@ (8001020 <get_frame+0x478>)
 8000eca:	2204      	movs	r2, #4
 8000ecc:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
			break;
 8000ed0:	e028      	b.n	8000f24 <get_frame+0x37c>
		}
		case MASKED_END: {
			frame.data[frame.data_id++] = FRAME_END;
 8000ed2:	4b53      	ldr	r3, [pc, #332]	@ (8001020 <get_frame+0x478>)
 8000ed4:	f8b3 3116 	ldrh.w	r3, [r3, #278]	@ 0x116
 8000ed8:	1c5a      	adds	r2, r3, #1
 8000eda:	b291      	uxth	r1, r2
 8000edc:	4a50      	ldr	r2, [pc, #320]	@ (8001020 <get_frame+0x478>)
 8000ede:	f8a2 1116 	strh.w	r1, [r2, #278]	@ 0x116
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	4b4e      	ldr	r3, [pc, #312]	@ (8001020 <get_frame+0x478>)
 8000ee6:	4413      	add	r3, r2
 8000ee8:	223b      	movs	r2, #59	@ 0x3b
 8000eea:	729a      	strb	r2, [r3, #10]
			frame.state = FIND_DATA;
 8000eec:	4b4c      	ldr	r3, [pc, #304]	@ (8001020 <get_frame+0x478>)
 8000eee:	2204      	movs	r2, #4
 8000ef0:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
			break;
 8000ef4:	e016      	b.n	8000f24 <get_frame+0x37c>
		}
		case MASK: {
			frame.data[frame.data_id++] = MASK;
 8000ef6:	4b4a      	ldr	r3, [pc, #296]	@ (8001020 <get_frame+0x478>)
 8000ef8:	f8b3 3116 	ldrh.w	r3, [r3, #278]	@ 0x116
 8000efc:	1c5a      	adds	r2, r3, #1
 8000efe:	b291      	uxth	r1, r2
 8000f00:	4a47      	ldr	r2, [pc, #284]	@ (8001020 <get_frame+0x478>)
 8000f02:	f8a2 1116 	strh.w	r1, [r2, #278]	@ 0x116
 8000f06:	461a      	mov	r2, r3
 8000f08:	4b45      	ldr	r3, [pc, #276]	@ (8001020 <get_frame+0x478>)
 8000f0a:	4413      	add	r3, r2
 8000f0c:	222f      	movs	r2, #47	@ 0x2f
 8000f0e:	729a      	strb	r2, [r3, #10]
			frame.state = FIND_DATA;
 8000f10:	4b43      	ldr	r3, [pc, #268]	@ (8001020 <get_frame+0x478>)
 8000f12:	2204      	movs	r2, #4
 8000f14:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
			break;
 8000f18:	e004      	b.n	8000f24 <get_frame+0x37c>
		}
		default: { // błąd, powrót do początku
			frame.state = IDLE;
 8000f1a:	4b41      	ldr	r3, [pc, #260]	@ (8001020 <get_frame+0x478>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
			return;
 8000f22:	e07a      	b.n	800101a <get_frame+0x472>
		}
		}

		frame.crc_calculated = calculate_crc_byte(frame.crc_calculated, ch);
 8000f24:	4b3e      	ldr	r3, [pc, #248]	@ (8001020 <get_frame+0x478>)
 8000f26:	f8b3 3110 	ldrh.w	r3, [r3, #272]	@ 0x110
 8000f2a:	79fa      	ldrb	r2, [r7, #7]
 8000f2c:	4611      	mov	r1, r2
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f7ff faf2 	bl	8000518 <calculate_crc_byte>
 8000f34:	4603      	mov	r3, r0
 8000f36:	461a      	mov	r2, r3
 8000f38:	4b39      	ldr	r3, [pc, #228]	@ (8001020 <get_frame+0x478>)
 8000f3a:	f8a3 2110 	strh.w	r2, [r3, #272]	@ 0x110

		if (frame.data_id < frame.length_int - 1) {
 8000f3e:	4b38      	ldr	r3, [pc, #224]	@ (8001020 <get_frame+0x478>)
 8000f40:	f8b3 3116 	ldrh.w	r3, [r3, #278]	@ 0x116
 8000f44:	461a      	mov	r2, r3
 8000f46:	4b36      	ldr	r3, [pc, #216]	@ (8001020 <get_frame+0x478>)
 8000f48:	f8b3 311a 	ldrh.w	r3, [r3, #282]	@ 0x11a
 8000f4c:	3b01      	subs	r3, #1
 8000f4e:	429a      	cmp	r2, r3
 8000f50:	da04      	bge.n	8000f5c <get_frame+0x3b4>
			frame.state = FIND_DATA;
 8000f52:	4b33      	ldr	r3, [pc, #204]	@ (8001020 <get_frame+0x478>)
 8000f54:	2204      	movs	r2, #4
 8000f56:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
		} else {
			frame.data[frame.data_id] = '\0';
			frame.state = FIND_CRC;
		}

		return;
 8000f5a:	e05e      	b.n	800101a <get_frame+0x472>
			frame.data[frame.data_id] = '\0';
 8000f5c:	4b30      	ldr	r3, [pc, #192]	@ (8001020 <get_frame+0x478>)
 8000f5e:	f8b3 3116 	ldrh.w	r3, [r3, #278]	@ 0x116
 8000f62:	461a      	mov	r2, r3
 8000f64:	4b2e      	ldr	r3, [pc, #184]	@ (8001020 <get_frame+0x478>)
 8000f66:	4413      	add	r3, r2
 8000f68:	2200      	movs	r2, #0
 8000f6a:	729a      	strb	r2, [r3, #10]
			frame.state = FIND_CRC;
 8000f6c:	4b2c      	ldr	r3, [pc, #176]	@ (8001020 <get_frame+0x478>)
 8000f6e:	2205      	movs	r2, #5
 8000f70:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
		return;
 8000f74:	e051      	b.n	800101a <get_frame+0x472>
	}

	case FIND_CRC: {
		if ((ch >= '0' && ch <= '9') || (ch >= 'A' && ch <= 'F')) {
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	2b2f      	cmp	r3, #47	@ 0x2f
 8000f7a:	d902      	bls.n	8000f82 <get_frame+0x3da>
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	2b39      	cmp	r3, #57	@ 0x39
 8000f80:	d905      	bls.n	8000f8e <get_frame+0x3e6>
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	2b40      	cmp	r3, #64	@ 0x40
 8000f86:	d92f      	bls.n	8000fe8 <get_frame+0x440>
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	2b46      	cmp	r3, #70	@ 0x46
 8000f8c:	d82c      	bhi.n	8000fe8 <get_frame+0x440>
			frame.crc_frame[frame.crc_id++] = ch;
 8000f8e:	4b24      	ldr	r3, [pc, #144]	@ (8001020 <get_frame+0x478>)
 8000f90:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8000f94:	1c5a      	adds	r2, r3, #1
 8000f96:	b2d1      	uxtb	r1, r2
 8000f98:	4a21      	ldr	r2, [pc, #132]	@ (8001020 <get_frame+0x478>)
 8000f9a:	f882 1118 	strb.w	r1, [r2, #280]	@ 0x118
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	4b1f      	ldr	r3, [pc, #124]	@ (8001020 <get_frame+0x478>)
 8000fa2:	4413      	add	r3, r2
 8000fa4:	79fa      	ldrb	r2, [r7, #7]
 8000fa6:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
			if (frame.crc_id == 4) {
 8000faa:	4b1d      	ldr	r3, [pc, #116]	@ (8001020 <get_frame+0x478>)
 8000fac:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8000fb0:	2b04      	cmp	r3, #4
 8000fb2:	d11e      	bne.n	8000ff2 <get_frame+0x44a>
				frame.crc_frame[4] = '\0';
 8000fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001020 <get_frame+0x478>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
				if ((uint16_t)strtol((char *)frame.crc_frame, NULL, 16) == frame.crc_calculated) {
 8000fbc:	2210      	movs	r2, #16
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	4818      	ldr	r0, [pc, #96]	@ (8001024 <get_frame+0x47c>)
 8000fc2:	f003 fc9f 	bl	8004904 <strtol>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	b29a      	uxth	r2, r3
 8000fca:	4b15      	ldr	r3, [pc, #84]	@ (8001020 <get_frame+0x478>)
 8000fcc:	f8b3 3110 	ldrh.w	r3, [r3, #272]	@ 0x110
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d104      	bne.n	8000fde <get_frame+0x436>
					//USART_fsend("crc ok");
					frame.state = FIND_END;
 8000fd4:	4b12      	ldr	r3, [pc, #72]	@ (8001020 <get_frame+0x478>)
 8000fd6:	2206      	movs	r2, #6
 8000fd8:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
					return;
 8000fdc:	e01d      	b.n	800101a <get_frame+0x472>
				}
				else {
					//USART_fsend("crc blad");
					frame.state = IDLE;
 8000fde:	4b10      	ldr	r3, [pc, #64]	@ (8001020 <get_frame+0x478>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
					return;
 8000fe6:	e018      	b.n	800101a <get_frame+0x472>
				}
			}
		}
		else frame.state = IDLE;
 8000fe8:	4b0d      	ldr	r3, [pc, #52]	@ (8001020 <get_frame+0x478>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
		return;
 8000ff0:	e013      	b.n	800101a <get_frame+0x472>
 8000ff2:	e012      	b.n	800101a <get_frame+0x472>
	}

	case FIND_END: {
		if (ch == FRAME_END) {
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	2b3b      	cmp	r3, #59	@ 0x3b
 8000ff8:	d109      	bne.n	800100e <get_frame+0x466>
			frame.complete = true;
 8000ffa:	4b09      	ldr	r3, [pc, #36]	@ (8001020 <get_frame+0x478>)
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
			USART_fsend("ramka ok");
 8001002:	4809      	ldr	r0, [pc, #36]	@ (8001028 <get_frame+0x480>)
 8001004:	f7ff fab8 	bl	8000578 <USART_fsend>
			process_frame();
 8001008:	f7ff fca6 	bl	8000958 <process_frame>
			return;
 800100c:	e005      	b.n	800101a <get_frame+0x472>
		}
		else frame.state = IDLE;
 800100e:	4b04      	ldr	r3, [pc, #16]	@ (8001020 <get_frame+0x478>)
 8001010:	2200      	movs	r2, #0
 8001012:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
		return;
 8001016:	e000      	b.n	800101a <get_frame+0x472>
			return;
 8001018:	bf00      	nop
	}
	}
}
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	2000050c 	.word	0x2000050c
 8001024:	20000617 	.word	0x20000617
 8001028:	08005470 	.word	0x08005470

0800102c <handle_char>:

void handle_char() {
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
	int16_t ch;
	if ((ch = USART_getchar()) >= 0) {
 8001032:	f7ff fbaf 	bl	8000794 <USART_getchar>
 8001036:	4603      	mov	r3, r0
 8001038:	80fb      	strh	r3, [r7, #6]
 800103a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800103e:	2b00      	cmp	r3, #0
 8001040:	db04      	blt.n	800104c <handle_char+0x20>
		//USART_fsend("  |%c|  ", ch);
		get_frame((uint8_t)ch);
 8001042:	88fb      	ldrh	r3, [r7, #6]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fdae 	bl	8000ba8 <get_frame>
	}
}
 800104c:	bf00      	nop
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}

08001054 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001058:	f000 fbbc 	bl	80017d4 <HAL_Init>

  /* USER CODE BEGIN Init */
  init_dht11(pDHT, GPIOA, GPIO_PIN_0, &htim2);
 800105c:	4b1d      	ldr	r3, [pc, #116]	@ (80010d4 <main+0x80>)
 800105e:	6818      	ldr	r0, [r3, #0]
 8001060:	4b1d      	ldr	r3, [pc, #116]	@ (80010d8 <main+0x84>)
 8001062:	2201      	movs	r2, #1
 8001064:	491d      	ldr	r1, [pc, #116]	@ (80010dc <main+0x88>)
 8001066:	f7ff f879 	bl	800015c <init_dht11>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800106a:	f000 f847 	bl	80010fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800106e:	f7ff f9e5 	bl	800043c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001072:	f000 fb19 	bl	80016a8 <MX_USART2_UART_Init>
  MX_TIM2_Init(); // pwm input
 8001076:	f000 f94f 	bl	8001318 <MX_TIM2_Init>
  MX_TIM3_Init(); // delay us, count us
 800107a:	f000 f9e9 	bl	8001450 <MX_TIM3_Init>
  MX_TIM4_Init(); // interval ms
 800107e:	f000 fa3d 	bl	80014fc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 8001082:	4817      	ldr	r0, [pc, #92]	@ (80010e0 <main+0x8c>)
 8001084:	f001 fbfe 	bl	8002884 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim4);
 8001088:	4816      	ldr	r0, [pc, #88]	@ (80010e4 <main+0x90>)
 800108a:	f001 fc6b 	bl	8002964 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2, &USART_BUF_RX[USART_RX_EMPTY], 1);
 800108e:	4b16      	ldr	r3, [pc, #88]	@ (80010e8 <main+0x94>)
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	b29b      	uxth	r3, r3
 8001094:	461a      	mov	r2, r3
 8001096:	4b15      	ldr	r3, [pc, #84]	@ (80010ec <main+0x98>)
 8001098:	4413      	add	r3, r2
 800109a:	2201      	movs	r2, #1
 800109c:	4619      	mov	r1, r3
 800109e:	4814      	ldr	r0, [pc, #80]	@ (80010f0 <main+0x9c>)
 80010a0:	f002 fe85 	bl	8003dae <HAL_UART_Receive_IT>
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  // flaga z przerwania tim4
	  if (DHT11_READ_FLAG) {
 80010a4:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <main+0xa0>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d007      	beq.n	80010be <main+0x6a>
		  readDHT11(pDHT);
 80010ae:	4b09      	ldr	r3, [pc, #36]	@ (80010d4 <main+0x80>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff f8ae 	bl	8000214 <readDHT11>
		  DHT11_READ_FLAG = 0;
 80010b8:	4b0e      	ldr	r3, [pc, #56]	@ (80010f4 <main+0xa0>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	701a      	strb	r2, [r3, #0]
	  }
	  // jeśli bufor nie jest pusty
	  if (USART_RX_EMPTY != USART_RX_BUSY) {
 80010be:	4b0a      	ldr	r3, [pc, #40]	@ (80010e8 <main+0x94>)
 80010c0:	881b      	ldrh	r3, [r3, #0]
 80010c2:	b29a      	uxth	r2, r3
 80010c4:	4b0c      	ldr	r3, [pc, #48]	@ (80010f8 <main+0xa4>)
 80010c6:	881b      	ldrh	r3, [r3, #0]
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d0ea      	beq.n	80010a4 <main+0x50>
		  handle_char();
 80010ce:	f7ff ffad 	bl	800102c <handle_char>
	  if (DHT11_READ_FLAG) {
 80010d2:	e7e7      	b.n	80010a4 <main+0x50>
 80010d4:	20000004 	.word	0x20000004
 80010d8:	200011fc 	.word	0x200011fc
 80010dc:	40010800 	.word	0x40010800
 80010e0:	20001244 	.word	0x20001244
 80010e4:	2000128c 	.word	0x2000128c
 80010e8:	20000100 	.word	0x20000100
 80010ec:	20000080 	.word	0x20000080
 80010f0:	200012d4 	.word	0x200012d4
 80010f4:	20000508 	.word	0x20000508
 80010f8:	20000102 	.word	0x20000102

080010fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b090      	sub	sp, #64	@ 0x40
 8001100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001102:	f107 0318 	add.w	r3, r7, #24
 8001106:	2228      	movs	r2, #40	@ 0x28
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f003 fc9c 	bl	8004a48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800111e:	2302      	movs	r3, #2
 8001120:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001122:	2301      	movs	r3, #1
 8001124:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001126:	2310      	movs	r3, #16
 8001128:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800112a:	2302      	movs	r3, #2
 800112c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800112e:	2300      	movs	r3, #0
 8001130:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001132:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001136:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001138:	f107 0318 	add.w	r3, r7, #24
 800113c:	4618      	mov	r0, r3
 800113e:	f000 ff41 	bl	8001fc4 <HAL_RCC_OscConfig>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001148:	f000 f81a 	bl	8001180 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800114c:	230f      	movs	r3, #15
 800114e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001150:	2302      	movs	r3, #2
 8001152:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001154:	2300      	movs	r3, #0
 8001156:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001158:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800115c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800115e:	2300      	movs	r3, #0
 8001160:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001162:	1d3b      	adds	r3, r7, #4
 8001164:	2102      	movs	r1, #2
 8001166:	4618      	mov	r0, r3
 8001168:	f001 f9ae 	bl	80024c8 <HAL_RCC_ClockConfig>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001172:	f000 f805 	bl	8001180 <Error_Handler>
  }
}
 8001176:	bf00      	nop
 8001178:	3740      	adds	r7, #64	@ 0x40
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
	...

08001180 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	USART_fsend("problem");
 8001184:	4803      	ldr	r0, [pc, #12]	@ (8001194 <Error_Handler+0x14>)
 8001186:	f7ff f9f7 	bl	8000578 <USART_fsend>
  __ASM volatile ("cpsid i" : : : "memory");
 800118a:	b672      	cpsid	i
}
 800118c:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800118e:	bf00      	nop
 8001190:	e7fd      	b.n	800118e <Error_Handler+0xe>
 8001192:	bf00      	nop
 8001194:	0800547c 	.word	0x0800547c

08001198 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001198:	b480      	push	{r7}
 800119a:	b085      	sub	sp, #20
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800119e:	4b15      	ldr	r3, [pc, #84]	@ (80011f4 <HAL_MspInit+0x5c>)
 80011a0:	699b      	ldr	r3, [r3, #24]
 80011a2:	4a14      	ldr	r2, [pc, #80]	@ (80011f4 <HAL_MspInit+0x5c>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	6193      	str	r3, [r2, #24]
 80011aa:	4b12      	ldr	r3, [pc, #72]	@ (80011f4 <HAL_MspInit+0x5c>)
 80011ac:	699b      	ldr	r3, [r3, #24]
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011b6:	4b0f      	ldr	r3, [pc, #60]	@ (80011f4 <HAL_MspInit+0x5c>)
 80011b8:	69db      	ldr	r3, [r3, #28]
 80011ba:	4a0e      	ldr	r2, [pc, #56]	@ (80011f4 <HAL_MspInit+0x5c>)
 80011bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011c0:	61d3      	str	r3, [r2, #28]
 80011c2:	4b0c      	ldr	r3, [pc, #48]	@ (80011f4 <HAL_MspInit+0x5c>)
 80011c4:	69db      	ldr	r3, [r3, #28]
 80011c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80011ce:	4b0a      	ldr	r3, [pc, #40]	@ (80011f8 <HAL_MspInit+0x60>)
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	60fb      	str	r3, [r7, #12]
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	4a04      	ldr	r2, [pc, #16]	@ (80011f8 <HAL_MspInit+0x60>)
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ea:	bf00      	nop
 80011ec:	3714      	adds	r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bc80      	pop	{r7}
 80011f2:	4770      	bx	lr
 80011f4:	40021000 	.word	0x40021000
 80011f8:	40010000 	.word	0x40010000

080011fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <NMI_Handler+0x4>

08001204 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001208:	bf00      	nop
 800120a:	e7fd      	b.n	8001208 <HardFault_Handler+0x4>

0800120c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <MemManage_Handler+0x4>

08001214 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001218:	bf00      	nop
 800121a:	e7fd      	b.n	8001218 <BusFault_Handler+0x4>

0800121c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001220:	bf00      	nop
 8001222:	e7fd      	b.n	8001220 <UsageFault_Handler+0x4>

08001224 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr

08001230 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	bc80      	pop	{r7}
 800123a:	4770      	bx	lr

0800123c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr

08001248 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800124c:	f000 fb08 	bl	8001860 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}

08001254 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001258:	4802      	ldr	r0, [pc, #8]	@ (8001264 <TIM2_IRQHandler+0x10>)
 800125a:	f001 fd4d 	bl	8002cf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	200011fc 	.word	0x200011fc

08001268 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800126c:	4802      	ldr	r0, [pc, #8]	@ (8001278 <TIM4_IRQHandler+0x10>)
 800126e:	f001 fd43 	bl	8002cf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	2000128c 	.word	0x2000128c

0800127c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001280:	4802      	ldr	r0, [pc, #8]	@ (800128c <USART2_IRQHandler+0x10>)
 8001282:	f002 fdb9 	bl	8003df8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	200012d4 	.word	0x200012d4

08001290 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001294:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001298:	f000 fe72 	bl	8001f80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}

080012a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012a8:	4a14      	ldr	r2, [pc, #80]	@ (80012fc <_sbrk+0x5c>)
 80012aa:	4b15      	ldr	r3, [pc, #84]	@ (8001300 <_sbrk+0x60>)
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012b4:	4b13      	ldr	r3, [pc, #76]	@ (8001304 <_sbrk+0x64>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d102      	bne.n	80012c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012bc:	4b11      	ldr	r3, [pc, #68]	@ (8001304 <_sbrk+0x64>)
 80012be:	4a12      	ldr	r2, [pc, #72]	@ (8001308 <_sbrk+0x68>)
 80012c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012c2:	4b10      	ldr	r3, [pc, #64]	@ (8001304 <_sbrk+0x64>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4413      	add	r3, r2
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d207      	bcs.n	80012e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012d0:	f003 fbe2 	bl	8004a98 <__errno>
 80012d4:	4603      	mov	r3, r0
 80012d6:	220c      	movs	r2, #12
 80012d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012da:	f04f 33ff 	mov.w	r3, #4294967295
 80012de:	e009      	b.n	80012f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012e0:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <_sbrk+0x64>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012e6:	4b07      	ldr	r3, [pc, #28]	@ (8001304 <_sbrk+0x64>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4413      	add	r3, r2
 80012ee:	4a05      	ldr	r2, [pc, #20]	@ (8001304 <_sbrk+0x64>)
 80012f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012f2:	68fb      	ldr	r3, [r7, #12]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3718      	adds	r7, #24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20005000 	.word	0x20005000
 8001300:	00000400 	.word	0x00000400
 8001304:	200011f8 	.word	0x200011f8
 8001308:	20001468 	.word	0x20001468

0800130c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr

08001318 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b090      	sub	sp, #64	@ 0x40
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800131e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
 800132a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800132c:	f107 031c 	add.w	r3, r7, #28
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
 800133a:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800133c:	f107 030c 	add.w	r3, r7, #12
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001352:	4b3e      	ldr	r3, [pc, #248]	@ (800144c <MX_TIM2_Init+0x134>)
 8001354:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001358:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 800135a:	4b3c      	ldr	r3, [pc, #240]	@ (800144c <MX_TIM2_Init+0x134>)
 800135c:	223f      	movs	r2, #63	@ 0x3f
 800135e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001360:	4b3a      	ldr	r3, [pc, #232]	@ (800144c <MX_TIM2_Init+0x134>)
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001366:	4b39      	ldr	r3, [pc, #228]	@ (800144c <MX_TIM2_Init+0x134>)
 8001368:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800136c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800136e:	4b37      	ldr	r3, [pc, #220]	@ (800144c <MX_TIM2_Init+0x134>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001374:	4b35      	ldr	r3, [pc, #212]	@ (800144c <MX_TIM2_Init+0x134>)
 8001376:	2200      	movs	r2, #0
 8001378:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800137a:	4834      	ldr	r0, [pc, #208]	@ (800144c <MX_TIM2_Init+0x134>)
 800137c:	f001 fa32 	bl	80027e4 <HAL_TIM_Base_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001386:	f7ff fefb 	bl	8001180 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800138a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800138e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001390:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001394:	4619      	mov	r1, r3
 8001396:	482d      	ldr	r0, [pc, #180]	@ (800144c <MX_TIM2_Init+0x134>)
 8001398:	f001 fe96 	bl	80030c8 <HAL_TIM_ConfigClockSource>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80013a2:	f7ff feed 	bl	8001180 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80013a6:	4829      	ldr	r0, [pc, #164]	@ (800144c <MX_TIM2_Init+0x134>)
 80013a8:	f001 fc4e 	bl	8002c48 <HAL_TIM_IC_Init>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80013b2:	f7ff fee5 	bl	8001180 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80013b6:	2304      	movs	r3, #4
 80013b8:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80013ba:	2350      	movs	r3, #80	@ 0x50
 80013bc:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80013be:	2300      	movs	r3, #0
 80013c0:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80013c2:	2300      	movs	r3, #0
 80013c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80013ca:	f107 031c 	add.w	r3, r7, #28
 80013ce:	4619      	mov	r1, r3
 80013d0:	481e      	ldr	r0, [pc, #120]	@ (800144c <MX_TIM2_Init+0x134>)
 80013d2:	f001 ff40 	bl	8003256 <HAL_TIM_SlaveConfigSynchro>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_TIM2_Init+0xc8>
  {
    Error_Handler();
 80013dc:	f7ff fed0 	bl	8001180 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80013e4:	2301      	movs	r3, #1
 80013e6:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80013f0:	f107 030c 	add.w	r3, r7, #12
 80013f4:	2200      	movs	r2, #0
 80013f6:	4619      	mov	r1, r3
 80013f8:	4814      	ldr	r0, [pc, #80]	@ (800144c <MX_TIM2_Init+0x134>)
 80013fa:	f001 fdc9 	bl	8002f90 <HAL_TIM_IC_ConfigChannel>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8001404:	f7ff febc 	bl	8001180 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001408:	2302      	movs	r3, #2
 800140a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800140c:	2302      	movs	r3, #2
 800140e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001410:	f107 030c 	add.w	r3, r7, #12
 8001414:	2204      	movs	r2, #4
 8001416:	4619      	mov	r1, r3
 8001418:	480c      	ldr	r0, [pc, #48]	@ (800144c <MX_TIM2_Init+0x134>)
 800141a:	f001 fdb9 	bl	8002f90 <HAL_TIM_IC_ConfigChannel>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 8001424:	f7ff feac 	bl	8001180 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001428:	2300      	movs	r3, #0
 800142a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800142c:	2300      	movs	r3, #0
 800142e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001430:	1d3b      	adds	r3, r7, #4
 8001432:	4619      	mov	r1, r3
 8001434:	4805      	ldr	r0, [pc, #20]	@ (800144c <MX_TIM2_Init+0x134>)
 8001436:	f002 fbc5 	bl	8003bc4 <HAL_TIMEx_MasterConfigSynchronization>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_TIM2_Init+0x12c>
  {
    Error_Handler();
 8001440:	f7ff fe9e 	bl	8001180 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001444:	bf00      	nop
 8001446:	3740      	adds	r7, #64	@ 0x40
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	200011fc 	.word	0x200011fc

08001450 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08a      	sub	sp, #40	@ 0x28
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001456:	f107 0320 	add.w	r3, r7, #32
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001460:	1d3b      	adds	r3, r7, #4
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]
 8001468:	609a      	str	r2, [r3, #8]
 800146a:	60da      	str	r2, [r3, #12]
 800146c:	611a      	str	r2, [r3, #16]
 800146e:	615a      	str	r2, [r3, #20]
 8001470:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001472:	4b20      	ldr	r3, [pc, #128]	@ (80014f4 <MX_TIM3_Init+0xa4>)
 8001474:	4a20      	ldr	r2, [pc, #128]	@ (80014f8 <MX_TIM3_Init+0xa8>)
 8001476:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 8001478:	4b1e      	ldr	r3, [pc, #120]	@ (80014f4 <MX_TIM3_Init+0xa4>)
 800147a:	223f      	movs	r2, #63	@ 0x3f
 800147c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800147e:	4b1d      	ldr	r3, [pc, #116]	@ (80014f4 <MX_TIM3_Init+0xa4>)
 8001480:	2200      	movs	r2, #0
 8001482:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001484:	4b1b      	ldr	r3, [pc, #108]	@ (80014f4 <MX_TIM3_Init+0xa4>)
 8001486:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800148a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800148c:	4b19      	ldr	r3, [pc, #100]	@ (80014f4 <MX_TIM3_Init+0xa4>)
 800148e:	2200      	movs	r2, #0
 8001490:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001492:	4b18      	ldr	r3, [pc, #96]	@ (80014f4 <MX_TIM3_Init+0xa4>)
 8001494:	2200      	movs	r2, #0
 8001496:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001498:	4816      	ldr	r0, [pc, #88]	@ (80014f4 <MX_TIM3_Init+0xa4>)
 800149a:	f001 fae3 	bl	8002a64 <HAL_TIM_OC_Init>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80014a4:	f7ff fe6c 	bl	8001180 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a8:	2300      	movs	r3, #0
 80014aa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ac:	2300      	movs	r3, #0
 80014ae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014b0:	f107 0320 	add.w	r3, r7, #32
 80014b4:	4619      	mov	r1, r3
 80014b6:	480f      	ldr	r0, [pc, #60]	@ (80014f4 <MX_TIM3_Init+0xa4>)
 80014b8:	f002 fb84 	bl	8003bc4 <HAL_TIMEx_MasterConfigSynchronization>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80014c2:	f7ff fe5d 	bl	8001180 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80014c6:	2300      	movs	r3, #0
 80014c8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014ce:	2300      	movs	r3, #0
 80014d0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014d2:	2300      	movs	r3, #0
 80014d4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014d6:	1d3b      	adds	r3, r7, #4
 80014d8:	2200      	movs	r2, #0
 80014da:	4619      	mov	r1, r3
 80014dc:	4805      	ldr	r0, [pc, #20]	@ (80014f4 <MX_TIM3_Init+0xa4>)
 80014de:	f001 fcfb 	bl	8002ed8 <HAL_TIM_OC_ConfigChannel>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80014e8:	f7ff fe4a 	bl	8001180 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014ec:	bf00      	nop
 80014ee:	3728      	adds	r7, #40	@ 0x28
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	20001244 	.word	0x20001244
 80014f8:	40000400 	.word	0x40000400

080014fc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b08a      	sub	sp, #40	@ 0x28
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001502:	f107 0320 	add.w	r3, r7, #32
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800150c:	1d3b      	adds	r3, r7, #4
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	609a      	str	r2, [r3, #8]
 8001516:	60da      	str	r2, [r3, #12]
 8001518:	611a      	str	r2, [r3, #16]
 800151a:	615a      	str	r2, [r3, #20]
 800151c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800151e:	4b21      	ldr	r3, [pc, #132]	@ (80015a4 <MX_TIM4_Init+0xa8>)
 8001520:	4a21      	ldr	r2, [pc, #132]	@ (80015a8 <MX_TIM4_Init+0xac>)
 8001522:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 63999;
 8001524:	4b1f      	ldr	r3, [pc, #124]	@ (80015a4 <MX_TIM4_Init+0xa8>)
 8001526:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 800152a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800152c:	4b1d      	ldr	r3, [pc, #116]	@ (80015a4 <MX_TIM4_Init+0xa8>)
 800152e:	2200      	movs	r2, #0
 8001530:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 5000;
 8001532:	4b1c      	ldr	r3, [pc, #112]	@ (80015a4 <MX_TIM4_Init+0xa8>)
 8001534:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001538:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800153a:	4b1a      	ldr	r3, [pc, #104]	@ (80015a4 <MX_TIM4_Init+0xa8>)
 800153c:	2200      	movs	r2, #0
 800153e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001540:	4b18      	ldr	r3, [pc, #96]	@ (80015a4 <MX_TIM4_Init+0xa8>)
 8001542:	2200      	movs	r2, #0
 8001544:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001546:	4817      	ldr	r0, [pc, #92]	@ (80015a4 <MX_TIM4_Init+0xa8>)
 8001548:	f001 fa8c 	bl	8002a64 <HAL_TIM_OC_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001552:	f7ff fe15 	bl	8001180 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001556:	2300      	movs	r3, #0
 8001558:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800155a:	2300      	movs	r3, #0
 800155c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800155e:	f107 0320 	add.w	r3, r7, #32
 8001562:	4619      	mov	r1, r3
 8001564:	480f      	ldr	r0, [pc, #60]	@ (80015a4 <MX_TIM4_Init+0xa8>)
 8001566:	f002 fb2d 	bl	8003bc4 <HAL_TIMEx_MasterConfigSynchronization>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001570:	f7ff fe06 	bl	8001180 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001574:	2300      	movs	r3, #0
 8001576:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001578:	2300      	movs	r3, #0
 800157a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800157c:	2300      	movs	r3, #0
 800157e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	2200      	movs	r2, #0
 8001588:	4619      	mov	r1, r3
 800158a:	4806      	ldr	r0, [pc, #24]	@ (80015a4 <MX_TIM4_Init+0xa8>)
 800158c:	f001 fca4 	bl	8002ed8 <HAL_TIM_OC_ConfigChannel>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001596:	f7ff fdf3 	bl	8001180 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800159a:	bf00      	nop
 800159c:	3728      	adds	r7, #40	@ 0x28
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	2000128c 	.word	0x2000128c
 80015a8:	40000800 	.word	0x40000800

080015ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b088      	sub	sp, #32
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b4:	f107 0310 	add.w	r3, r7, #16
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
 80015be:	609a      	str	r2, [r3, #8]
 80015c0:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015ca:	d12b      	bne.n	8001624 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015cc:	4b17      	ldr	r3, [pc, #92]	@ (800162c <HAL_TIM_Base_MspInit+0x80>)
 80015ce:	69db      	ldr	r3, [r3, #28]
 80015d0:	4a16      	ldr	r2, [pc, #88]	@ (800162c <HAL_TIM_Base_MspInit+0x80>)
 80015d2:	f043 0301 	orr.w	r3, r3, #1
 80015d6:	61d3      	str	r3, [r2, #28]
 80015d8:	4b14      	ldr	r3, [pc, #80]	@ (800162c <HAL_TIM_Base_MspInit+0x80>)
 80015da:	69db      	ldr	r3, [r3, #28]
 80015dc:	f003 0301 	and.w	r3, r3, #1
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e4:	4b11      	ldr	r3, [pc, #68]	@ (800162c <HAL_TIM_Base_MspInit+0x80>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	4a10      	ldr	r2, [pc, #64]	@ (800162c <HAL_TIM_Base_MspInit+0x80>)
 80015ea:	f043 0304 	orr.w	r3, r3, #4
 80015ee:	6193      	str	r3, [r2, #24]
 80015f0:	4b0e      	ldr	r3, [pc, #56]	@ (800162c <HAL_TIM_Base_MspInit+0x80>)
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	f003 0304 	and.w	r3, r3, #4
 80015f8:	60bb      	str	r3, [r7, #8]
 80015fa:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015fc:	2301      	movs	r3, #1
 80015fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001604:	2300      	movs	r3, #0
 8001606:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001608:	f107 0310 	add.w	r3, r7, #16
 800160c:	4619      	mov	r1, r3
 800160e:	4808      	ldr	r0, [pc, #32]	@ (8001630 <HAL_TIM_Base_MspInit+0x84>)
 8001610:	f000 fb02 	bl	8001c18 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001614:	2200      	movs	r2, #0
 8001616:	2100      	movs	r1, #0
 8001618:	201c      	movs	r0, #28
 800161a:	f000 fa14 	bl	8001a46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800161e:	201c      	movs	r0, #28
 8001620:	f000 fa2d 	bl	8001a7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001624:	bf00      	nop
 8001626:	3720      	adds	r7, #32
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40021000 	.word	0x40021000
 8001630:	40010800 	.word	0x40010800

08001634 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM3)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a16      	ldr	r2, [pc, #88]	@ (800169c <HAL_TIM_OC_MspInit+0x68>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d10c      	bne.n	8001660 <HAL_TIM_OC_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001646:	4b16      	ldr	r3, [pc, #88]	@ (80016a0 <HAL_TIM_OC_MspInit+0x6c>)
 8001648:	69db      	ldr	r3, [r3, #28]
 800164a:	4a15      	ldr	r2, [pc, #84]	@ (80016a0 <HAL_TIM_OC_MspInit+0x6c>)
 800164c:	f043 0302 	orr.w	r3, r3, #2
 8001650:	61d3      	str	r3, [r2, #28]
 8001652:	4b13      	ldr	r3, [pc, #76]	@ (80016a0 <HAL_TIM_OC_MspInit+0x6c>)
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800165e:	e018      	b.n	8001692 <HAL_TIM_OC_MspInit+0x5e>
  else if(tim_ocHandle->Instance==TIM4)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a0f      	ldr	r2, [pc, #60]	@ (80016a4 <HAL_TIM_OC_MspInit+0x70>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d113      	bne.n	8001692 <HAL_TIM_OC_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800166a:	4b0d      	ldr	r3, [pc, #52]	@ (80016a0 <HAL_TIM_OC_MspInit+0x6c>)
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	4a0c      	ldr	r2, [pc, #48]	@ (80016a0 <HAL_TIM_OC_MspInit+0x6c>)
 8001670:	f043 0304 	orr.w	r3, r3, #4
 8001674:	61d3      	str	r3, [r2, #28]
 8001676:	4b0a      	ldr	r3, [pc, #40]	@ (80016a0 <HAL_TIM_OC_MspInit+0x6c>)
 8001678:	69db      	ldr	r3, [r3, #28]
 800167a:	f003 0304 	and.w	r3, r3, #4
 800167e:	60bb      	str	r3, [r7, #8]
 8001680:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	2100      	movs	r1, #0
 8001686:	201e      	movs	r0, #30
 8001688:	f000 f9dd 	bl	8001a46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800168c:	201e      	movs	r0, #30
 800168e:	f000 f9f6 	bl	8001a7e <HAL_NVIC_EnableIRQ>
}
 8001692:	bf00      	nop
 8001694:	3710      	adds	r7, #16
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40000400 	.word	0x40000400
 80016a0:	40021000 	.word	0x40021000
 80016a4:	40000800 	.word	0x40000800

080016a8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016ac:	4b11      	ldr	r3, [pc, #68]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016ae:	4a12      	ldr	r2, [pc, #72]	@ (80016f8 <MX_USART2_UART_Init+0x50>)
 80016b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016b2:	4b10      	ldr	r3, [pc, #64]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016ba:	4b0e      	ldr	r3, [pc, #56]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016bc:	2200      	movs	r2, #0
 80016be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016c0:	4b0c      	ldr	r3, [pc, #48]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016c6:	4b0b      	ldr	r3, [pc, #44]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016cc:	4b09      	ldr	r3, [pc, #36]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016ce:	220c      	movs	r2, #12
 80016d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016d2:	4b08      	ldr	r3, [pc, #32]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016d8:	4b06      	ldr	r3, [pc, #24]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016da:	2200      	movs	r2, #0
 80016dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016de:	4805      	ldr	r0, [pc, #20]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016e0:	f002 fae0 	bl	8003ca4 <HAL_UART_Init>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016ea:	f7ff fd49 	bl	8001180 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	200012d4 	.word	0x200012d4
 80016f8:	40004400 	.word	0x40004400

080016fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b088      	sub	sp, #32
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	609a      	str	r2, [r3, #8]
 8001710:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a19      	ldr	r2, [pc, #100]	@ (800177c <HAL_UART_MspInit+0x80>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d12b      	bne.n	8001774 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800171c:	4b18      	ldr	r3, [pc, #96]	@ (8001780 <HAL_UART_MspInit+0x84>)
 800171e:	69db      	ldr	r3, [r3, #28]
 8001720:	4a17      	ldr	r2, [pc, #92]	@ (8001780 <HAL_UART_MspInit+0x84>)
 8001722:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001726:	61d3      	str	r3, [r2, #28]
 8001728:	4b15      	ldr	r3, [pc, #84]	@ (8001780 <HAL_UART_MspInit+0x84>)
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001734:	4b12      	ldr	r3, [pc, #72]	@ (8001780 <HAL_UART_MspInit+0x84>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	4a11      	ldr	r2, [pc, #68]	@ (8001780 <HAL_UART_MspInit+0x84>)
 800173a:	f043 0304 	orr.w	r3, r3, #4
 800173e:	6193      	str	r3, [r2, #24]
 8001740:	4b0f      	ldr	r3, [pc, #60]	@ (8001780 <HAL_UART_MspInit+0x84>)
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	f003 0304 	and.w	r3, r3, #4
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800174c:	230c      	movs	r3, #12
 800174e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001750:	2302      	movs	r3, #2
 8001752:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001754:	2302      	movs	r3, #2
 8001756:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001758:	f107 0310 	add.w	r3, r7, #16
 800175c:	4619      	mov	r1, r3
 800175e:	4809      	ldr	r0, [pc, #36]	@ (8001784 <HAL_UART_MspInit+0x88>)
 8001760:	f000 fa5a 	bl	8001c18 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001764:	2200      	movs	r2, #0
 8001766:	2100      	movs	r1, #0
 8001768:	2026      	movs	r0, #38	@ 0x26
 800176a:	f000 f96c 	bl	8001a46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800176e:	2026      	movs	r0, #38	@ 0x26
 8001770:	f000 f985 	bl	8001a7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001774:	bf00      	nop
 8001776:	3720      	adds	r7, #32
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40004400 	.word	0x40004400
 8001780:	40021000 	.word	0x40021000
 8001784:	40010800 	.word	0x40010800

08001788 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001788:	f7ff fdc0 	bl	800130c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800178c:	480b      	ldr	r0, [pc, #44]	@ (80017bc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800178e:	490c      	ldr	r1, [pc, #48]	@ (80017c0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001790:	4a0c      	ldr	r2, [pc, #48]	@ (80017c4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001792:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001794:	e002      	b.n	800179c <LoopCopyDataInit>

08001796 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001796:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001798:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800179a:	3304      	adds	r3, #4

0800179c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800179c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800179e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017a0:	d3f9      	bcc.n	8001796 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017a2:	4a09      	ldr	r2, [pc, #36]	@ (80017c8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017a4:	4c09      	ldr	r4, [pc, #36]	@ (80017cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a8:	e001      	b.n	80017ae <LoopFillZerobss>

080017aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017ac:	3204      	adds	r2, #4

080017ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017b0:	d3fb      	bcc.n	80017aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017b2:	f003 f977 	bl	8004aa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017b6:	f7ff fc4d 	bl	8001054 <main>
  bx lr
 80017ba:	4770      	bx	lr
  ldr r0, =_sdata
 80017bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017c0:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80017c4:	080055f4 	.word	0x080055f4
  ldr r2, =_sbss
 80017c8:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80017cc:	20001468 	.word	0x20001468

080017d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017d0:	e7fe      	b.n	80017d0 <ADC1_2_IRQHandler>
	...

080017d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017d8:	4b08      	ldr	r3, [pc, #32]	@ (80017fc <HAL_Init+0x28>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a07      	ldr	r2, [pc, #28]	@ (80017fc <HAL_Init+0x28>)
 80017de:	f043 0310 	orr.w	r3, r3, #16
 80017e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017e4:	2003      	movs	r0, #3
 80017e6:	f000 f923 	bl	8001a30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017ea:	2000      	movs	r0, #0
 80017ec:	f000 f808 	bl	8001800 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017f0:	f7ff fcd2 	bl	8001198 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	40022000 	.word	0x40022000

08001800 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001808:	4b12      	ldr	r3, [pc, #72]	@ (8001854 <HAL_InitTick+0x54>)
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	4b12      	ldr	r3, [pc, #72]	@ (8001858 <HAL_InitTick+0x58>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	4619      	mov	r1, r3
 8001812:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001816:	fbb3 f3f1 	udiv	r3, r3, r1
 800181a:	fbb2 f3f3 	udiv	r3, r2, r3
 800181e:	4618      	mov	r0, r3
 8001820:	f000 f93b 	bl	8001a9a <HAL_SYSTICK_Config>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e00e      	b.n	800184c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2b0f      	cmp	r3, #15
 8001832:	d80a      	bhi.n	800184a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001834:	2200      	movs	r2, #0
 8001836:	6879      	ldr	r1, [r7, #4]
 8001838:	f04f 30ff 	mov.w	r0, #4294967295
 800183c:	f000 f903 	bl	8001a46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001840:	4a06      	ldr	r2, [pc, #24]	@ (800185c <HAL_InitTick+0x5c>)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001846:	2300      	movs	r3, #0
 8001848:	e000      	b.n	800184c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
}
 800184c:	4618      	mov	r0, r3
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	20000008 	.word	0x20000008
 8001858:	20000010 	.word	0x20000010
 800185c:	2000000c 	.word	0x2000000c

08001860 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001864:	4b05      	ldr	r3, [pc, #20]	@ (800187c <HAL_IncTick+0x1c>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	461a      	mov	r2, r3
 800186a:	4b05      	ldr	r3, [pc, #20]	@ (8001880 <HAL_IncTick+0x20>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4413      	add	r3, r2
 8001870:	4a03      	ldr	r2, [pc, #12]	@ (8001880 <HAL_IncTick+0x20>)
 8001872:	6013      	str	r3, [r2, #0]
}
 8001874:	bf00      	nop
 8001876:	46bd      	mov	sp, r7
 8001878:	bc80      	pop	{r7}
 800187a:	4770      	bx	lr
 800187c:	20000010 	.word	0x20000010
 8001880:	2000131c 	.word	0x2000131c

08001884 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  return uwTick;
 8001888:	4b02      	ldr	r3, [pc, #8]	@ (8001894 <HAL_GetTick+0x10>)
 800188a:	681b      	ldr	r3, [r3, #0]
}
 800188c:	4618      	mov	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr
 8001894:	2000131c 	.word	0x2000131c

08001898 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018a8:	4b0c      	ldr	r3, [pc, #48]	@ (80018dc <__NVIC_SetPriorityGrouping+0x44>)
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ae:	68ba      	ldr	r2, [r7, #8]
 80018b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018b4:	4013      	ands	r3, r2
 80018b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ca:	4a04      	ldr	r2, [pc, #16]	@ (80018dc <__NVIC_SetPriorityGrouping+0x44>)
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	60d3      	str	r3, [r2, #12]
}
 80018d0:	bf00      	nop
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bc80      	pop	{r7}
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	e000ed00 	.word	0xe000ed00

080018e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018e4:	4b04      	ldr	r3, [pc, #16]	@ (80018f8 <__NVIC_GetPriorityGrouping+0x18>)
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	0a1b      	lsrs	r3, r3, #8
 80018ea:	f003 0307 	and.w	r3, r3, #7
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bc80      	pop	{r7}
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	e000ed00 	.word	0xe000ed00

080018fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190a:	2b00      	cmp	r3, #0
 800190c:	db0b      	blt.n	8001926 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	f003 021f 	and.w	r2, r3, #31
 8001914:	4906      	ldr	r1, [pc, #24]	@ (8001930 <__NVIC_EnableIRQ+0x34>)
 8001916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191a:	095b      	lsrs	r3, r3, #5
 800191c:	2001      	movs	r0, #1
 800191e:	fa00 f202 	lsl.w	r2, r0, r2
 8001922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr
 8001930:	e000e100 	.word	0xe000e100

08001934 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	6039      	str	r1, [r7, #0]
 800193e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001944:	2b00      	cmp	r3, #0
 8001946:	db0a      	blt.n	800195e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	b2da      	uxtb	r2, r3
 800194c:	490c      	ldr	r1, [pc, #48]	@ (8001980 <__NVIC_SetPriority+0x4c>)
 800194e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001952:	0112      	lsls	r2, r2, #4
 8001954:	b2d2      	uxtb	r2, r2
 8001956:	440b      	add	r3, r1
 8001958:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800195c:	e00a      	b.n	8001974 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	b2da      	uxtb	r2, r3
 8001962:	4908      	ldr	r1, [pc, #32]	@ (8001984 <__NVIC_SetPriority+0x50>)
 8001964:	79fb      	ldrb	r3, [r7, #7]
 8001966:	f003 030f 	and.w	r3, r3, #15
 800196a:	3b04      	subs	r3, #4
 800196c:	0112      	lsls	r2, r2, #4
 800196e:	b2d2      	uxtb	r2, r2
 8001970:	440b      	add	r3, r1
 8001972:	761a      	strb	r2, [r3, #24]
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	e000e100 	.word	0xe000e100
 8001984:	e000ed00 	.word	0xe000ed00

08001988 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001988:	b480      	push	{r7}
 800198a:	b089      	sub	sp, #36	@ 0x24
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f003 0307 	and.w	r3, r3, #7
 800199a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	f1c3 0307 	rsb	r3, r3, #7
 80019a2:	2b04      	cmp	r3, #4
 80019a4:	bf28      	it	cs
 80019a6:	2304      	movcs	r3, #4
 80019a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	3304      	adds	r3, #4
 80019ae:	2b06      	cmp	r3, #6
 80019b0:	d902      	bls.n	80019b8 <NVIC_EncodePriority+0x30>
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	3b03      	subs	r3, #3
 80019b6:	e000      	b.n	80019ba <NVIC_EncodePriority+0x32>
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019bc:	f04f 32ff 	mov.w	r2, #4294967295
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	fa02 f303 	lsl.w	r3, r2, r3
 80019c6:	43da      	mvns	r2, r3
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	401a      	ands	r2, r3
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019d0:	f04f 31ff 	mov.w	r1, #4294967295
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	fa01 f303 	lsl.w	r3, r1, r3
 80019da:	43d9      	mvns	r1, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e0:	4313      	orrs	r3, r2
         );
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3724      	adds	r7, #36	@ 0x24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr

080019ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	3b01      	subs	r3, #1
 80019f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019fc:	d301      	bcc.n	8001a02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019fe:	2301      	movs	r3, #1
 8001a00:	e00f      	b.n	8001a22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a02:	4a0a      	ldr	r2, [pc, #40]	@ (8001a2c <SysTick_Config+0x40>)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	3b01      	subs	r3, #1
 8001a08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a0a:	210f      	movs	r1, #15
 8001a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a10:	f7ff ff90 	bl	8001934 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a14:	4b05      	ldr	r3, [pc, #20]	@ (8001a2c <SysTick_Config+0x40>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a1a:	4b04      	ldr	r3, [pc, #16]	@ (8001a2c <SysTick_Config+0x40>)
 8001a1c:	2207      	movs	r2, #7
 8001a1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	e000e010 	.word	0xe000e010

08001a30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f7ff ff2d 	bl	8001898 <__NVIC_SetPriorityGrouping>
}
 8001a3e:	bf00      	nop
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}

08001a46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b086      	sub	sp, #24
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	60b9      	str	r1, [r7, #8]
 8001a50:	607a      	str	r2, [r7, #4]
 8001a52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a58:	f7ff ff42 	bl	80018e0 <__NVIC_GetPriorityGrouping>
 8001a5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	68b9      	ldr	r1, [r7, #8]
 8001a62:	6978      	ldr	r0, [r7, #20]
 8001a64:	f7ff ff90 	bl	8001988 <NVIC_EncodePriority>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a6e:	4611      	mov	r1, r2
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff ff5f 	bl	8001934 <__NVIC_SetPriority>
}
 8001a76:	bf00      	nop
 8001a78:	3718      	adds	r7, #24
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b082      	sub	sp, #8
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	4603      	mov	r3, r0
 8001a86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff ff35 	bl	80018fc <__NVIC_EnableIRQ>
}
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b082      	sub	sp, #8
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f7ff ffa2 	bl	80019ec <SysTick_Config>
 8001aa8:	4603      	mov	r3, r0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	b085      	sub	sp, #20
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001aba:	2300      	movs	r3, #0
 8001abc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d008      	beq.n	8001adc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2204      	movs	r2, #4
 8001ace:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e020      	b.n	8001b1e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f022 020e 	bic.w	r2, r2, #14
 8001aea:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f022 0201 	bic.w	r2, r2, #1
 8001afa:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b04:	2101      	movs	r1, #1
 8001b06:	fa01 f202 	lsl.w	r2, r1, r2
 8001b0a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2201      	movs	r2, #1
 8001b10:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3714      	adds	r7, #20
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bc80      	pop	{r7}
 8001b26:	4770      	bx	lr

08001b28 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b30:	2300      	movs	r3, #0
 8001b32:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d005      	beq.n	8001b4c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2204      	movs	r2, #4
 8001b44:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	73fb      	strb	r3, [r7, #15]
 8001b4a:	e051      	b.n	8001bf0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f022 020e 	bic.w	r2, r2, #14
 8001b5a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f022 0201 	bic.w	r2, r2, #1
 8001b6a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a22      	ldr	r2, [pc, #136]	@ (8001bfc <HAL_DMA_Abort_IT+0xd4>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d029      	beq.n	8001bca <HAL_DMA_Abort_IT+0xa2>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a21      	ldr	r2, [pc, #132]	@ (8001c00 <HAL_DMA_Abort_IT+0xd8>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d022      	beq.n	8001bc6 <HAL_DMA_Abort_IT+0x9e>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a1f      	ldr	r2, [pc, #124]	@ (8001c04 <HAL_DMA_Abort_IT+0xdc>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d01a      	beq.n	8001bc0 <HAL_DMA_Abort_IT+0x98>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a1e      	ldr	r2, [pc, #120]	@ (8001c08 <HAL_DMA_Abort_IT+0xe0>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d012      	beq.n	8001bba <HAL_DMA_Abort_IT+0x92>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a1c      	ldr	r2, [pc, #112]	@ (8001c0c <HAL_DMA_Abort_IT+0xe4>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d00a      	beq.n	8001bb4 <HAL_DMA_Abort_IT+0x8c>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a1b      	ldr	r2, [pc, #108]	@ (8001c10 <HAL_DMA_Abort_IT+0xe8>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d102      	bne.n	8001bae <HAL_DMA_Abort_IT+0x86>
 8001ba8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001bac:	e00e      	b.n	8001bcc <HAL_DMA_Abort_IT+0xa4>
 8001bae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001bb2:	e00b      	b.n	8001bcc <HAL_DMA_Abort_IT+0xa4>
 8001bb4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001bb8:	e008      	b.n	8001bcc <HAL_DMA_Abort_IT+0xa4>
 8001bba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bbe:	e005      	b.n	8001bcc <HAL_DMA_Abort_IT+0xa4>
 8001bc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bc4:	e002      	b.n	8001bcc <HAL_DMA_Abort_IT+0xa4>
 8001bc6:	2310      	movs	r3, #16
 8001bc8:	e000      	b.n	8001bcc <HAL_DMA_Abort_IT+0xa4>
 8001bca:	2301      	movs	r3, #1
 8001bcc:	4a11      	ldr	r2, [pc, #68]	@ (8001c14 <HAL_DMA_Abort_IT+0xec>)
 8001bce:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d003      	beq.n	8001bf0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	4798      	blx	r3
    } 
  }
  return status;
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40020008 	.word	0x40020008
 8001c00:	4002001c 	.word	0x4002001c
 8001c04:	40020030 	.word	0x40020030
 8001c08:	40020044 	.word	0x40020044
 8001c0c:	40020058 	.word	0x40020058
 8001c10:	4002006c 	.word	0x4002006c
 8001c14:	40020000 	.word	0x40020000

08001c18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b08b      	sub	sp, #44	@ 0x2c
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c22:	2300      	movs	r3, #0
 8001c24:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c26:	2300      	movs	r3, #0
 8001c28:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c2a:	e169      	b.n	8001f00 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	69fa      	ldr	r2, [r7, #28]
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	69fb      	ldr	r3, [r7, #28]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	f040 8158 	bne.w	8001efa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	4a9a      	ldr	r2, [pc, #616]	@ (8001eb8 <HAL_GPIO_Init+0x2a0>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d05e      	beq.n	8001d12 <HAL_GPIO_Init+0xfa>
 8001c54:	4a98      	ldr	r2, [pc, #608]	@ (8001eb8 <HAL_GPIO_Init+0x2a0>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d875      	bhi.n	8001d46 <HAL_GPIO_Init+0x12e>
 8001c5a:	4a98      	ldr	r2, [pc, #608]	@ (8001ebc <HAL_GPIO_Init+0x2a4>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d058      	beq.n	8001d12 <HAL_GPIO_Init+0xfa>
 8001c60:	4a96      	ldr	r2, [pc, #600]	@ (8001ebc <HAL_GPIO_Init+0x2a4>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d86f      	bhi.n	8001d46 <HAL_GPIO_Init+0x12e>
 8001c66:	4a96      	ldr	r2, [pc, #600]	@ (8001ec0 <HAL_GPIO_Init+0x2a8>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d052      	beq.n	8001d12 <HAL_GPIO_Init+0xfa>
 8001c6c:	4a94      	ldr	r2, [pc, #592]	@ (8001ec0 <HAL_GPIO_Init+0x2a8>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d869      	bhi.n	8001d46 <HAL_GPIO_Init+0x12e>
 8001c72:	4a94      	ldr	r2, [pc, #592]	@ (8001ec4 <HAL_GPIO_Init+0x2ac>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d04c      	beq.n	8001d12 <HAL_GPIO_Init+0xfa>
 8001c78:	4a92      	ldr	r2, [pc, #584]	@ (8001ec4 <HAL_GPIO_Init+0x2ac>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d863      	bhi.n	8001d46 <HAL_GPIO_Init+0x12e>
 8001c7e:	4a92      	ldr	r2, [pc, #584]	@ (8001ec8 <HAL_GPIO_Init+0x2b0>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d046      	beq.n	8001d12 <HAL_GPIO_Init+0xfa>
 8001c84:	4a90      	ldr	r2, [pc, #576]	@ (8001ec8 <HAL_GPIO_Init+0x2b0>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d85d      	bhi.n	8001d46 <HAL_GPIO_Init+0x12e>
 8001c8a:	2b12      	cmp	r3, #18
 8001c8c:	d82a      	bhi.n	8001ce4 <HAL_GPIO_Init+0xcc>
 8001c8e:	2b12      	cmp	r3, #18
 8001c90:	d859      	bhi.n	8001d46 <HAL_GPIO_Init+0x12e>
 8001c92:	a201      	add	r2, pc, #4	@ (adr r2, 8001c98 <HAL_GPIO_Init+0x80>)
 8001c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c98:	08001d13 	.word	0x08001d13
 8001c9c:	08001ced 	.word	0x08001ced
 8001ca0:	08001cff 	.word	0x08001cff
 8001ca4:	08001d41 	.word	0x08001d41
 8001ca8:	08001d47 	.word	0x08001d47
 8001cac:	08001d47 	.word	0x08001d47
 8001cb0:	08001d47 	.word	0x08001d47
 8001cb4:	08001d47 	.word	0x08001d47
 8001cb8:	08001d47 	.word	0x08001d47
 8001cbc:	08001d47 	.word	0x08001d47
 8001cc0:	08001d47 	.word	0x08001d47
 8001cc4:	08001d47 	.word	0x08001d47
 8001cc8:	08001d47 	.word	0x08001d47
 8001ccc:	08001d47 	.word	0x08001d47
 8001cd0:	08001d47 	.word	0x08001d47
 8001cd4:	08001d47 	.word	0x08001d47
 8001cd8:	08001d47 	.word	0x08001d47
 8001cdc:	08001cf5 	.word	0x08001cf5
 8001ce0:	08001d09 	.word	0x08001d09
 8001ce4:	4a79      	ldr	r2, [pc, #484]	@ (8001ecc <HAL_GPIO_Init+0x2b4>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d013      	beq.n	8001d12 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cea:	e02c      	b.n	8001d46 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	623b      	str	r3, [r7, #32]
          break;
 8001cf2:	e029      	b.n	8001d48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	3304      	adds	r3, #4
 8001cfa:	623b      	str	r3, [r7, #32]
          break;
 8001cfc:	e024      	b.n	8001d48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	3308      	adds	r3, #8
 8001d04:	623b      	str	r3, [r7, #32]
          break;
 8001d06:	e01f      	b.n	8001d48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	330c      	adds	r3, #12
 8001d0e:	623b      	str	r3, [r7, #32]
          break;
 8001d10:	e01a      	b.n	8001d48 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d102      	bne.n	8001d20 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d1a:	2304      	movs	r3, #4
 8001d1c:	623b      	str	r3, [r7, #32]
          break;
 8001d1e:	e013      	b.n	8001d48 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d105      	bne.n	8001d34 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d28:	2308      	movs	r3, #8
 8001d2a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	69fa      	ldr	r2, [r7, #28]
 8001d30:	611a      	str	r2, [r3, #16]
          break;
 8001d32:	e009      	b.n	8001d48 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d34:	2308      	movs	r3, #8
 8001d36:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	69fa      	ldr	r2, [r7, #28]
 8001d3c:	615a      	str	r2, [r3, #20]
          break;
 8001d3e:	e003      	b.n	8001d48 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d40:	2300      	movs	r3, #0
 8001d42:	623b      	str	r3, [r7, #32]
          break;
 8001d44:	e000      	b.n	8001d48 <HAL_GPIO_Init+0x130>
          break;
 8001d46:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	2bff      	cmp	r3, #255	@ 0xff
 8001d4c:	d801      	bhi.n	8001d52 <HAL_GPIO_Init+0x13a>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	e001      	b.n	8001d56 <HAL_GPIO_Init+0x13e>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	3304      	adds	r3, #4
 8001d56:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	2bff      	cmp	r3, #255	@ 0xff
 8001d5c:	d802      	bhi.n	8001d64 <HAL_GPIO_Init+0x14c>
 8001d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	e002      	b.n	8001d6a <HAL_GPIO_Init+0x152>
 8001d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d66:	3b08      	subs	r3, #8
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	210f      	movs	r1, #15
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	fa01 f303 	lsl.w	r3, r1, r3
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	6a39      	ldr	r1, [r7, #32]
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	fa01 f303 	lsl.w	r3, r1, r3
 8001d84:	431a      	orrs	r2, r3
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	f000 80b1 	beq.w	8001efa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d98:	4b4d      	ldr	r3, [pc, #308]	@ (8001ed0 <HAL_GPIO_Init+0x2b8>)
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	4a4c      	ldr	r2, [pc, #304]	@ (8001ed0 <HAL_GPIO_Init+0x2b8>)
 8001d9e:	f043 0301 	orr.w	r3, r3, #1
 8001da2:	6193      	str	r3, [r2, #24]
 8001da4:	4b4a      	ldr	r3, [pc, #296]	@ (8001ed0 <HAL_GPIO_Init+0x2b8>)
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	f003 0301 	and.w	r3, r3, #1
 8001dac:	60bb      	str	r3, [r7, #8]
 8001dae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001db0:	4a48      	ldr	r2, [pc, #288]	@ (8001ed4 <HAL_GPIO_Init+0x2bc>)
 8001db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db4:	089b      	lsrs	r3, r3, #2
 8001db6:	3302      	adds	r3, #2
 8001db8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dbc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc0:	f003 0303 	and.w	r3, r3, #3
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	220f      	movs	r2, #15
 8001dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dcc:	43db      	mvns	r3, r3
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	4a40      	ldr	r2, [pc, #256]	@ (8001ed8 <HAL_GPIO_Init+0x2c0>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d013      	beq.n	8001e04 <HAL_GPIO_Init+0x1ec>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4a3f      	ldr	r2, [pc, #252]	@ (8001edc <HAL_GPIO_Init+0x2c4>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d00d      	beq.n	8001e00 <HAL_GPIO_Init+0x1e8>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4a3e      	ldr	r2, [pc, #248]	@ (8001ee0 <HAL_GPIO_Init+0x2c8>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d007      	beq.n	8001dfc <HAL_GPIO_Init+0x1e4>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a3d      	ldr	r2, [pc, #244]	@ (8001ee4 <HAL_GPIO_Init+0x2cc>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d101      	bne.n	8001df8 <HAL_GPIO_Init+0x1e0>
 8001df4:	2303      	movs	r3, #3
 8001df6:	e006      	b.n	8001e06 <HAL_GPIO_Init+0x1ee>
 8001df8:	2304      	movs	r3, #4
 8001dfa:	e004      	b.n	8001e06 <HAL_GPIO_Init+0x1ee>
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	e002      	b.n	8001e06 <HAL_GPIO_Init+0x1ee>
 8001e00:	2301      	movs	r3, #1
 8001e02:	e000      	b.n	8001e06 <HAL_GPIO_Init+0x1ee>
 8001e04:	2300      	movs	r3, #0
 8001e06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e08:	f002 0203 	and.w	r2, r2, #3
 8001e0c:	0092      	lsls	r2, r2, #2
 8001e0e:	4093      	lsls	r3, r2
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e16:	492f      	ldr	r1, [pc, #188]	@ (8001ed4 <HAL_GPIO_Init+0x2bc>)
 8001e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1a:	089b      	lsrs	r3, r3, #2
 8001e1c:	3302      	adds	r3, #2
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d006      	beq.n	8001e3e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e30:	4b2d      	ldr	r3, [pc, #180]	@ (8001ee8 <HAL_GPIO_Init+0x2d0>)
 8001e32:	689a      	ldr	r2, [r3, #8]
 8001e34:	492c      	ldr	r1, [pc, #176]	@ (8001ee8 <HAL_GPIO_Init+0x2d0>)
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	608b      	str	r3, [r1, #8]
 8001e3c:	e006      	b.n	8001e4c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e3e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ee8 <HAL_GPIO_Init+0x2d0>)
 8001e40:	689a      	ldr	r2, [r3, #8]
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	43db      	mvns	r3, r3
 8001e46:	4928      	ldr	r1, [pc, #160]	@ (8001ee8 <HAL_GPIO_Init+0x2d0>)
 8001e48:	4013      	ands	r3, r2
 8001e4a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d006      	beq.n	8001e66 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e58:	4b23      	ldr	r3, [pc, #140]	@ (8001ee8 <HAL_GPIO_Init+0x2d0>)
 8001e5a:	68da      	ldr	r2, [r3, #12]
 8001e5c:	4922      	ldr	r1, [pc, #136]	@ (8001ee8 <HAL_GPIO_Init+0x2d0>)
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	60cb      	str	r3, [r1, #12]
 8001e64:	e006      	b.n	8001e74 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e66:	4b20      	ldr	r3, [pc, #128]	@ (8001ee8 <HAL_GPIO_Init+0x2d0>)
 8001e68:	68da      	ldr	r2, [r3, #12]
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	491e      	ldr	r1, [pc, #120]	@ (8001ee8 <HAL_GPIO_Init+0x2d0>)
 8001e70:	4013      	ands	r3, r2
 8001e72:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d006      	beq.n	8001e8e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e80:	4b19      	ldr	r3, [pc, #100]	@ (8001ee8 <HAL_GPIO_Init+0x2d0>)
 8001e82:	685a      	ldr	r2, [r3, #4]
 8001e84:	4918      	ldr	r1, [pc, #96]	@ (8001ee8 <HAL_GPIO_Init+0x2d0>)
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	604b      	str	r3, [r1, #4]
 8001e8c:	e006      	b.n	8001e9c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e8e:	4b16      	ldr	r3, [pc, #88]	@ (8001ee8 <HAL_GPIO_Init+0x2d0>)
 8001e90:	685a      	ldr	r2, [r3, #4]
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	43db      	mvns	r3, r3
 8001e96:	4914      	ldr	r1, [pc, #80]	@ (8001ee8 <HAL_GPIO_Init+0x2d0>)
 8001e98:	4013      	ands	r3, r2
 8001e9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d021      	beq.n	8001eec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ee8 <HAL_GPIO_Init+0x2d0>)
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	490e      	ldr	r1, [pc, #56]	@ (8001ee8 <HAL_GPIO_Init+0x2d0>)
 8001eae:	69bb      	ldr	r3, [r7, #24]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	600b      	str	r3, [r1, #0]
 8001eb4:	e021      	b.n	8001efa <HAL_GPIO_Init+0x2e2>
 8001eb6:	bf00      	nop
 8001eb8:	10320000 	.word	0x10320000
 8001ebc:	10310000 	.word	0x10310000
 8001ec0:	10220000 	.word	0x10220000
 8001ec4:	10210000 	.word	0x10210000
 8001ec8:	10120000 	.word	0x10120000
 8001ecc:	10110000 	.word	0x10110000
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	40010000 	.word	0x40010000
 8001ed8:	40010800 	.word	0x40010800
 8001edc:	40010c00 	.word	0x40010c00
 8001ee0:	40011000 	.word	0x40011000
 8001ee4:	40011400 	.word	0x40011400
 8001ee8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001eec:	4b0b      	ldr	r3, [pc, #44]	@ (8001f1c <HAL_GPIO_Init+0x304>)
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	43db      	mvns	r3, r3
 8001ef4:	4909      	ldr	r1, [pc, #36]	@ (8001f1c <HAL_GPIO_Init+0x304>)
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efc:	3301      	adds	r3, #1
 8001efe:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f06:	fa22 f303 	lsr.w	r3, r2, r3
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	f47f ae8e 	bne.w	8001c2c <HAL_GPIO_Init+0x14>
  }
}
 8001f10:	bf00      	nop
 8001f12:	bf00      	nop
 8001f14:	372c      	adds	r7, #44	@ 0x2c
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bc80      	pop	{r7}
 8001f1a:	4770      	bx	lr
 8001f1c:	40010400 	.word	0x40010400

08001f20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	460b      	mov	r3, r1
 8001f2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	689a      	ldr	r2, [r3, #8]
 8001f30:	887b      	ldrh	r3, [r7, #2]
 8001f32:	4013      	ands	r3, r2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d002      	beq.n	8001f3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	73fb      	strb	r3, [r7, #15]
 8001f3c:	e001      	b.n	8001f42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3714      	adds	r7, #20
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bc80      	pop	{r7}
 8001f4c:	4770      	bx	lr

08001f4e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	b083      	sub	sp, #12
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
 8001f56:	460b      	mov	r3, r1
 8001f58:	807b      	strh	r3, [r7, #2]
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f5e:	787b      	ldrb	r3, [r7, #1]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d003      	beq.n	8001f6c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f64:	887a      	ldrh	r2, [r7, #2]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f6a:	e003      	b.n	8001f74 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f6c:	887b      	ldrh	r3, [r7, #2]
 8001f6e:	041a      	lsls	r2, r3, #16
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	611a      	str	r2, [r3, #16]
}
 8001f74:	bf00      	nop
 8001f76:	370c      	adds	r7, #12
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bc80      	pop	{r7}
 8001f7c:	4770      	bx	lr
	...

08001f80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001f8a:	4b08      	ldr	r3, [pc, #32]	@ (8001fac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f8c:	695a      	ldr	r2, [r3, #20]
 8001f8e:	88fb      	ldrh	r3, [r7, #6]
 8001f90:	4013      	ands	r3, r2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d006      	beq.n	8001fa4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001f96:	4a05      	ldr	r2, [pc, #20]	@ (8001fac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f98:	88fb      	ldrh	r3, [r7, #6]
 8001f9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001f9c:	88fb      	ldrh	r3, [r7, #6]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f000 f806 	bl	8001fb0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001fa4:	bf00      	nop
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	40010400 	.word	0x40010400

08001fb0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001fba:	bf00      	nop
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bc80      	pop	{r7}
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d101      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e272      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f000 8087 	beq.w	80020f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fe4:	4b92      	ldr	r3, [pc, #584]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f003 030c 	and.w	r3, r3, #12
 8001fec:	2b04      	cmp	r3, #4
 8001fee:	d00c      	beq.n	800200a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ff0:	4b8f      	ldr	r3, [pc, #572]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f003 030c 	and.w	r3, r3, #12
 8001ff8:	2b08      	cmp	r3, #8
 8001ffa:	d112      	bne.n	8002022 <HAL_RCC_OscConfig+0x5e>
 8001ffc:	4b8c      	ldr	r3, [pc, #560]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002004:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002008:	d10b      	bne.n	8002022 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800200a:	4b89      	ldr	r3, [pc, #548]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d06c      	beq.n	80020f0 <HAL_RCC_OscConfig+0x12c>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d168      	bne.n	80020f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e24c      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800202a:	d106      	bne.n	800203a <HAL_RCC_OscConfig+0x76>
 800202c:	4b80      	ldr	r3, [pc, #512]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a7f      	ldr	r2, [pc, #508]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002032:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002036:	6013      	str	r3, [r2, #0]
 8002038:	e02e      	b.n	8002098 <HAL_RCC_OscConfig+0xd4>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d10c      	bne.n	800205c <HAL_RCC_OscConfig+0x98>
 8002042:	4b7b      	ldr	r3, [pc, #492]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a7a      	ldr	r2, [pc, #488]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002048:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800204c:	6013      	str	r3, [r2, #0]
 800204e:	4b78      	ldr	r3, [pc, #480]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a77      	ldr	r2, [pc, #476]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002054:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002058:	6013      	str	r3, [r2, #0]
 800205a:	e01d      	b.n	8002098 <HAL_RCC_OscConfig+0xd4>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002064:	d10c      	bne.n	8002080 <HAL_RCC_OscConfig+0xbc>
 8002066:	4b72      	ldr	r3, [pc, #456]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a71      	ldr	r2, [pc, #452]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 800206c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002070:	6013      	str	r3, [r2, #0]
 8002072:	4b6f      	ldr	r3, [pc, #444]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a6e      	ldr	r2, [pc, #440]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002078:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800207c:	6013      	str	r3, [r2, #0]
 800207e:	e00b      	b.n	8002098 <HAL_RCC_OscConfig+0xd4>
 8002080:	4b6b      	ldr	r3, [pc, #428]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a6a      	ldr	r2, [pc, #424]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002086:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800208a:	6013      	str	r3, [r2, #0]
 800208c:	4b68      	ldr	r3, [pc, #416]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a67      	ldr	r2, [pc, #412]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002092:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002096:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d013      	beq.n	80020c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a0:	f7ff fbf0 	bl	8001884 <HAL_GetTick>
 80020a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a6:	e008      	b.n	80020ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020a8:	f7ff fbec 	bl	8001884 <HAL_GetTick>
 80020ac:	4602      	mov	r2, r0
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b64      	cmp	r3, #100	@ 0x64
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e200      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ba:	4b5d      	ldr	r3, [pc, #372]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d0f0      	beq.n	80020a8 <HAL_RCC_OscConfig+0xe4>
 80020c6:	e014      	b.n	80020f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c8:	f7ff fbdc 	bl	8001884 <HAL_GetTick>
 80020cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ce:	e008      	b.n	80020e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020d0:	f7ff fbd8 	bl	8001884 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	2b64      	cmp	r3, #100	@ 0x64
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e1ec      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020e2:	4b53      	ldr	r3, [pc, #332]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1f0      	bne.n	80020d0 <HAL_RCC_OscConfig+0x10c>
 80020ee:	e000      	b.n	80020f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d063      	beq.n	80021c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020fe:	4b4c      	ldr	r3, [pc, #304]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f003 030c 	and.w	r3, r3, #12
 8002106:	2b00      	cmp	r3, #0
 8002108:	d00b      	beq.n	8002122 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800210a:	4b49      	ldr	r3, [pc, #292]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f003 030c 	and.w	r3, r3, #12
 8002112:	2b08      	cmp	r3, #8
 8002114:	d11c      	bne.n	8002150 <HAL_RCC_OscConfig+0x18c>
 8002116:	4b46      	ldr	r3, [pc, #280]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d116      	bne.n	8002150 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002122:	4b43      	ldr	r3, [pc, #268]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0302 	and.w	r3, r3, #2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d005      	beq.n	800213a <HAL_RCC_OscConfig+0x176>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	691b      	ldr	r3, [r3, #16]
 8002132:	2b01      	cmp	r3, #1
 8002134:	d001      	beq.n	800213a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e1c0      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800213a:	4b3d      	ldr	r3, [pc, #244]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	695b      	ldr	r3, [r3, #20]
 8002146:	00db      	lsls	r3, r3, #3
 8002148:	4939      	ldr	r1, [pc, #228]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 800214a:	4313      	orrs	r3, r2
 800214c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800214e:	e03a      	b.n	80021c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	691b      	ldr	r3, [r3, #16]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d020      	beq.n	800219a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002158:	4b36      	ldr	r3, [pc, #216]	@ (8002234 <HAL_RCC_OscConfig+0x270>)
 800215a:	2201      	movs	r2, #1
 800215c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215e:	f7ff fb91 	bl	8001884 <HAL_GetTick>
 8002162:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002164:	e008      	b.n	8002178 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002166:	f7ff fb8d 	bl	8001884 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	2b02      	cmp	r3, #2
 8002172:	d901      	bls.n	8002178 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e1a1      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002178:	4b2d      	ldr	r3, [pc, #180]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0302 	and.w	r3, r3, #2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d0f0      	beq.n	8002166 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002184:	4b2a      	ldr	r3, [pc, #168]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	695b      	ldr	r3, [r3, #20]
 8002190:	00db      	lsls	r3, r3, #3
 8002192:	4927      	ldr	r1, [pc, #156]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 8002194:	4313      	orrs	r3, r2
 8002196:	600b      	str	r3, [r1, #0]
 8002198:	e015      	b.n	80021c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800219a:	4b26      	ldr	r3, [pc, #152]	@ (8002234 <HAL_RCC_OscConfig+0x270>)
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a0:	f7ff fb70 	bl	8001884 <HAL_GetTick>
 80021a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021a6:	e008      	b.n	80021ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021a8:	f7ff fb6c 	bl	8001884 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d901      	bls.n	80021ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e180      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d1f0      	bne.n	80021a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0308 	and.w	r3, r3, #8
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d03a      	beq.n	8002248 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d019      	beq.n	800220e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021da:	4b17      	ldr	r3, [pc, #92]	@ (8002238 <HAL_RCC_OscConfig+0x274>)
 80021dc:	2201      	movs	r2, #1
 80021de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021e0:	f7ff fb50 	bl	8001884 <HAL_GetTick>
 80021e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021e6:	e008      	b.n	80021fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021e8:	f7ff fb4c 	bl	8001884 <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e160      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002230 <HAL_RCC_OscConfig+0x26c>)
 80021fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d0f0      	beq.n	80021e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002206:	2001      	movs	r0, #1
 8002208:	f000 face 	bl	80027a8 <RCC_Delay>
 800220c:	e01c      	b.n	8002248 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800220e:	4b0a      	ldr	r3, [pc, #40]	@ (8002238 <HAL_RCC_OscConfig+0x274>)
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002214:	f7ff fb36 	bl	8001884 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800221a:	e00f      	b.n	800223c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800221c:	f7ff fb32 	bl	8001884 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b02      	cmp	r3, #2
 8002228:	d908      	bls.n	800223c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e146      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
 800222e:	bf00      	nop
 8002230:	40021000 	.word	0x40021000
 8002234:	42420000 	.word	0x42420000
 8002238:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800223c:	4b92      	ldr	r3, [pc, #584]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 800223e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1e9      	bne.n	800221c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0304 	and.w	r3, r3, #4
 8002250:	2b00      	cmp	r3, #0
 8002252:	f000 80a6 	beq.w	80023a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002256:	2300      	movs	r3, #0
 8002258:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800225a:	4b8b      	ldr	r3, [pc, #556]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 800225c:	69db      	ldr	r3, [r3, #28]
 800225e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d10d      	bne.n	8002282 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002266:	4b88      	ldr	r3, [pc, #544]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 8002268:	69db      	ldr	r3, [r3, #28]
 800226a:	4a87      	ldr	r2, [pc, #540]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 800226c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002270:	61d3      	str	r3, [r2, #28]
 8002272:	4b85      	ldr	r3, [pc, #532]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800227a:	60bb      	str	r3, [r7, #8]
 800227c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800227e:	2301      	movs	r3, #1
 8002280:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002282:	4b82      	ldr	r3, [pc, #520]	@ (800248c <HAL_RCC_OscConfig+0x4c8>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800228a:	2b00      	cmp	r3, #0
 800228c:	d118      	bne.n	80022c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800228e:	4b7f      	ldr	r3, [pc, #508]	@ (800248c <HAL_RCC_OscConfig+0x4c8>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a7e      	ldr	r2, [pc, #504]	@ (800248c <HAL_RCC_OscConfig+0x4c8>)
 8002294:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002298:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800229a:	f7ff faf3 	bl	8001884 <HAL_GetTick>
 800229e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a0:	e008      	b.n	80022b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022a2:	f7ff faef 	bl	8001884 <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	2b64      	cmp	r3, #100	@ 0x64
 80022ae:	d901      	bls.n	80022b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e103      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022b4:	4b75      	ldr	r3, [pc, #468]	@ (800248c <HAL_RCC_OscConfig+0x4c8>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d0f0      	beq.n	80022a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d106      	bne.n	80022d6 <HAL_RCC_OscConfig+0x312>
 80022c8:	4b6f      	ldr	r3, [pc, #444]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	4a6e      	ldr	r2, [pc, #440]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 80022ce:	f043 0301 	orr.w	r3, r3, #1
 80022d2:	6213      	str	r3, [r2, #32]
 80022d4:	e02d      	b.n	8002332 <HAL_RCC_OscConfig+0x36e>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d10c      	bne.n	80022f8 <HAL_RCC_OscConfig+0x334>
 80022de:	4b6a      	ldr	r3, [pc, #424]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 80022e0:	6a1b      	ldr	r3, [r3, #32]
 80022e2:	4a69      	ldr	r2, [pc, #420]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 80022e4:	f023 0301 	bic.w	r3, r3, #1
 80022e8:	6213      	str	r3, [r2, #32]
 80022ea:	4b67      	ldr	r3, [pc, #412]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 80022ec:	6a1b      	ldr	r3, [r3, #32]
 80022ee:	4a66      	ldr	r2, [pc, #408]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 80022f0:	f023 0304 	bic.w	r3, r3, #4
 80022f4:	6213      	str	r3, [r2, #32]
 80022f6:	e01c      	b.n	8002332 <HAL_RCC_OscConfig+0x36e>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	2b05      	cmp	r3, #5
 80022fe:	d10c      	bne.n	800231a <HAL_RCC_OscConfig+0x356>
 8002300:	4b61      	ldr	r3, [pc, #388]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	4a60      	ldr	r2, [pc, #384]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 8002306:	f043 0304 	orr.w	r3, r3, #4
 800230a:	6213      	str	r3, [r2, #32]
 800230c:	4b5e      	ldr	r3, [pc, #376]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 800230e:	6a1b      	ldr	r3, [r3, #32]
 8002310:	4a5d      	ldr	r2, [pc, #372]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 8002312:	f043 0301 	orr.w	r3, r3, #1
 8002316:	6213      	str	r3, [r2, #32]
 8002318:	e00b      	b.n	8002332 <HAL_RCC_OscConfig+0x36e>
 800231a:	4b5b      	ldr	r3, [pc, #364]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 800231c:	6a1b      	ldr	r3, [r3, #32]
 800231e:	4a5a      	ldr	r2, [pc, #360]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 8002320:	f023 0301 	bic.w	r3, r3, #1
 8002324:	6213      	str	r3, [r2, #32]
 8002326:	4b58      	ldr	r3, [pc, #352]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 8002328:	6a1b      	ldr	r3, [r3, #32]
 800232a:	4a57      	ldr	r2, [pc, #348]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 800232c:	f023 0304 	bic.w	r3, r3, #4
 8002330:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	68db      	ldr	r3, [r3, #12]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d015      	beq.n	8002366 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800233a:	f7ff faa3 	bl	8001884 <HAL_GetTick>
 800233e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002340:	e00a      	b.n	8002358 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002342:	f7ff fa9f 	bl	8001884 <HAL_GetTick>
 8002346:	4602      	mov	r2, r0
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002350:	4293      	cmp	r3, r2
 8002352:	d901      	bls.n	8002358 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e0b1      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002358:	4b4b      	ldr	r3, [pc, #300]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 800235a:	6a1b      	ldr	r3, [r3, #32]
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d0ee      	beq.n	8002342 <HAL_RCC_OscConfig+0x37e>
 8002364:	e014      	b.n	8002390 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002366:	f7ff fa8d 	bl	8001884 <HAL_GetTick>
 800236a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800236c:	e00a      	b.n	8002384 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800236e:	f7ff fa89 	bl	8001884 <HAL_GetTick>
 8002372:	4602      	mov	r2, r0
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	f241 3288 	movw	r2, #5000	@ 0x1388
 800237c:	4293      	cmp	r3, r2
 800237e:	d901      	bls.n	8002384 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e09b      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002384:	4b40      	ldr	r3, [pc, #256]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 8002386:	6a1b      	ldr	r3, [r3, #32]
 8002388:	f003 0302 	and.w	r3, r3, #2
 800238c:	2b00      	cmp	r3, #0
 800238e:	d1ee      	bne.n	800236e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002390:	7dfb      	ldrb	r3, [r7, #23]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d105      	bne.n	80023a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002396:	4b3c      	ldr	r3, [pc, #240]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 8002398:	69db      	ldr	r3, [r3, #28]
 800239a:	4a3b      	ldr	r2, [pc, #236]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 800239c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	69db      	ldr	r3, [r3, #28]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	f000 8087 	beq.w	80024ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023ac:	4b36      	ldr	r3, [pc, #216]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f003 030c 	and.w	r3, r3, #12
 80023b4:	2b08      	cmp	r3, #8
 80023b6:	d061      	beq.n	800247c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	69db      	ldr	r3, [r3, #28]
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d146      	bne.n	800244e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023c0:	4b33      	ldr	r3, [pc, #204]	@ (8002490 <HAL_RCC_OscConfig+0x4cc>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c6:	f7ff fa5d 	bl	8001884 <HAL_GetTick>
 80023ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023cc:	e008      	b.n	80023e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ce:	f7ff fa59 	bl	8001884 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e06d      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023e0:	4b29      	ldr	r3, [pc, #164]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d1f0      	bne.n	80023ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023f4:	d108      	bne.n	8002408 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80023f6:	4b24      	ldr	r3, [pc, #144]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	4921      	ldr	r1, [pc, #132]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 8002404:	4313      	orrs	r3, r2
 8002406:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002408:	4b1f      	ldr	r3, [pc, #124]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a19      	ldr	r1, [r3, #32]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002418:	430b      	orrs	r3, r1
 800241a:	491b      	ldr	r1, [pc, #108]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 800241c:	4313      	orrs	r3, r2
 800241e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002420:	4b1b      	ldr	r3, [pc, #108]	@ (8002490 <HAL_RCC_OscConfig+0x4cc>)
 8002422:	2201      	movs	r2, #1
 8002424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002426:	f7ff fa2d 	bl	8001884 <HAL_GetTick>
 800242a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800242e:	f7ff fa29 	bl	8001884 <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e03d      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002440:	4b11      	ldr	r3, [pc, #68]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d0f0      	beq.n	800242e <HAL_RCC_OscConfig+0x46a>
 800244c:	e035      	b.n	80024ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800244e:	4b10      	ldr	r3, [pc, #64]	@ (8002490 <HAL_RCC_OscConfig+0x4cc>)
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002454:	f7ff fa16 	bl	8001884 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800245c:	f7ff fa12 	bl	8001884 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e026      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800246e:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <HAL_RCC_OscConfig+0x4c4>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d1f0      	bne.n	800245c <HAL_RCC_OscConfig+0x498>
 800247a:	e01e      	b.n	80024ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	69db      	ldr	r3, [r3, #28]
 8002480:	2b01      	cmp	r3, #1
 8002482:	d107      	bne.n	8002494 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e019      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
 8002488:	40021000 	.word	0x40021000
 800248c:	40007000 	.word	0x40007000
 8002490:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002494:	4b0b      	ldr	r3, [pc, #44]	@ (80024c4 <HAL_RCC_OscConfig+0x500>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a1b      	ldr	r3, [r3, #32]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d106      	bne.n	80024b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d001      	beq.n	80024ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e000      	b.n	80024bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3718      	adds	r7, #24
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	40021000 	.word	0x40021000

080024c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e0d0      	b.n	800267e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024dc:	4b6a      	ldr	r3, [pc, #424]	@ (8002688 <HAL_RCC_ClockConfig+0x1c0>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0307 	and.w	r3, r3, #7
 80024e4:	683a      	ldr	r2, [r7, #0]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d910      	bls.n	800250c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ea:	4b67      	ldr	r3, [pc, #412]	@ (8002688 <HAL_RCC_ClockConfig+0x1c0>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f023 0207 	bic.w	r2, r3, #7
 80024f2:	4965      	ldr	r1, [pc, #404]	@ (8002688 <HAL_RCC_ClockConfig+0x1c0>)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024fa:	4b63      	ldr	r3, [pc, #396]	@ (8002688 <HAL_RCC_ClockConfig+0x1c0>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0307 	and.w	r3, r3, #7
 8002502:	683a      	ldr	r2, [r7, #0]
 8002504:	429a      	cmp	r2, r3
 8002506:	d001      	beq.n	800250c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e0b8      	b.n	800267e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 0302 	and.w	r3, r3, #2
 8002514:	2b00      	cmp	r3, #0
 8002516:	d020      	beq.n	800255a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	2b00      	cmp	r3, #0
 8002522:	d005      	beq.n	8002530 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002524:	4b59      	ldr	r3, [pc, #356]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	4a58      	ldr	r2, [pc, #352]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 800252a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800252e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0308 	and.w	r3, r3, #8
 8002538:	2b00      	cmp	r3, #0
 800253a:	d005      	beq.n	8002548 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800253c:	4b53      	ldr	r3, [pc, #332]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	4a52      	ldr	r2, [pc, #328]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 8002542:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002546:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002548:	4b50      	ldr	r3, [pc, #320]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	494d      	ldr	r1, [pc, #308]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 8002556:	4313      	orrs	r3, r2
 8002558:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	2b00      	cmp	r3, #0
 8002564:	d040      	beq.n	80025e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d107      	bne.n	800257e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800256e:	4b47      	ldr	r3, [pc, #284]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d115      	bne.n	80025a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e07f      	b.n	800267e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	2b02      	cmp	r3, #2
 8002584:	d107      	bne.n	8002596 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002586:	4b41      	ldr	r3, [pc, #260]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d109      	bne.n	80025a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e073      	b.n	800267e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002596:	4b3d      	ldr	r3, [pc, #244]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0302 	and.w	r3, r3, #2
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e06b      	b.n	800267e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025a6:	4b39      	ldr	r3, [pc, #228]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f023 0203 	bic.w	r2, r3, #3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	4936      	ldr	r1, [pc, #216]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025b8:	f7ff f964 	bl	8001884 <HAL_GetTick>
 80025bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025be:	e00a      	b.n	80025d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025c0:	f7ff f960 	bl	8001884 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e053      	b.n	800267e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025d6:	4b2d      	ldr	r3, [pc, #180]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f003 020c 	and.w	r2, r3, #12
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d1eb      	bne.n	80025c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025e8:	4b27      	ldr	r3, [pc, #156]	@ (8002688 <HAL_RCC_ClockConfig+0x1c0>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0307 	and.w	r3, r3, #7
 80025f0:	683a      	ldr	r2, [r7, #0]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d210      	bcs.n	8002618 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025f6:	4b24      	ldr	r3, [pc, #144]	@ (8002688 <HAL_RCC_ClockConfig+0x1c0>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f023 0207 	bic.w	r2, r3, #7
 80025fe:	4922      	ldr	r1, [pc, #136]	@ (8002688 <HAL_RCC_ClockConfig+0x1c0>)
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	4313      	orrs	r3, r2
 8002604:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002606:	4b20      	ldr	r3, [pc, #128]	@ (8002688 <HAL_RCC_ClockConfig+0x1c0>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0307 	and.w	r3, r3, #7
 800260e:	683a      	ldr	r2, [r7, #0]
 8002610:	429a      	cmp	r2, r3
 8002612:	d001      	beq.n	8002618 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e032      	b.n	800267e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0304 	and.w	r3, r3, #4
 8002620:	2b00      	cmp	r3, #0
 8002622:	d008      	beq.n	8002636 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002624:	4b19      	ldr	r3, [pc, #100]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	4916      	ldr	r1, [pc, #88]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 8002632:	4313      	orrs	r3, r2
 8002634:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0308 	and.w	r3, r3, #8
 800263e:	2b00      	cmp	r3, #0
 8002640:	d009      	beq.n	8002656 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002642:	4b12      	ldr	r3, [pc, #72]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	691b      	ldr	r3, [r3, #16]
 800264e:	00db      	lsls	r3, r3, #3
 8002650:	490e      	ldr	r1, [pc, #56]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 8002652:	4313      	orrs	r3, r2
 8002654:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002656:	f000 f821 	bl	800269c <HAL_RCC_GetSysClockFreq>
 800265a:	4602      	mov	r2, r0
 800265c:	4b0b      	ldr	r3, [pc, #44]	@ (800268c <HAL_RCC_ClockConfig+0x1c4>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	091b      	lsrs	r3, r3, #4
 8002662:	f003 030f 	and.w	r3, r3, #15
 8002666:	490a      	ldr	r1, [pc, #40]	@ (8002690 <HAL_RCC_ClockConfig+0x1c8>)
 8002668:	5ccb      	ldrb	r3, [r1, r3]
 800266a:	fa22 f303 	lsr.w	r3, r2, r3
 800266e:	4a09      	ldr	r2, [pc, #36]	@ (8002694 <HAL_RCC_ClockConfig+0x1cc>)
 8002670:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002672:	4b09      	ldr	r3, [pc, #36]	@ (8002698 <HAL_RCC_ClockConfig+0x1d0>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff f8c2 	bl	8001800 <HAL_InitTick>

  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	40022000 	.word	0x40022000
 800268c:	40021000 	.word	0x40021000
 8002690:	08005484 	.word	0x08005484
 8002694:	20000008 	.word	0x20000008
 8002698:	2000000c 	.word	0x2000000c

0800269c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800269c:	b480      	push	{r7}
 800269e:	b087      	sub	sp, #28
 80026a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026a2:	2300      	movs	r3, #0
 80026a4:	60fb      	str	r3, [r7, #12]
 80026a6:	2300      	movs	r3, #0
 80026a8:	60bb      	str	r3, [r7, #8]
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
 80026ae:	2300      	movs	r3, #0
 80026b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80026b2:	2300      	movs	r3, #0
 80026b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80026b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002730 <HAL_RCC_GetSysClockFreq+0x94>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f003 030c 	and.w	r3, r3, #12
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	d002      	beq.n	80026cc <HAL_RCC_GetSysClockFreq+0x30>
 80026c6:	2b08      	cmp	r3, #8
 80026c8:	d003      	beq.n	80026d2 <HAL_RCC_GetSysClockFreq+0x36>
 80026ca:	e027      	b.n	800271c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026cc:	4b19      	ldr	r3, [pc, #100]	@ (8002734 <HAL_RCC_GetSysClockFreq+0x98>)
 80026ce:	613b      	str	r3, [r7, #16]
      break;
 80026d0:	e027      	b.n	8002722 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	0c9b      	lsrs	r3, r3, #18
 80026d6:	f003 030f 	and.w	r3, r3, #15
 80026da:	4a17      	ldr	r2, [pc, #92]	@ (8002738 <HAL_RCC_GetSysClockFreq+0x9c>)
 80026dc:	5cd3      	ldrb	r3, [r2, r3]
 80026de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d010      	beq.n	800270c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80026ea:	4b11      	ldr	r3, [pc, #68]	@ (8002730 <HAL_RCC_GetSysClockFreq+0x94>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	0c5b      	lsrs	r3, r3, #17
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	4a11      	ldr	r2, [pc, #68]	@ (800273c <HAL_RCC_GetSysClockFreq+0xa0>)
 80026f6:	5cd3      	ldrb	r3, [r2, r3]
 80026f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002734 <HAL_RCC_GetSysClockFreq+0x98>)
 80026fe:	fb03 f202 	mul.w	r2, r3, r2
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	fbb2 f3f3 	udiv	r3, r2, r3
 8002708:	617b      	str	r3, [r7, #20]
 800270a:	e004      	b.n	8002716 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4a0c      	ldr	r2, [pc, #48]	@ (8002740 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002710:	fb02 f303 	mul.w	r3, r2, r3
 8002714:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	613b      	str	r3, [r7, #16]
      break;
 800271a:	e002      	b.n	8002722 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800271c:	4b05      	ldr	r3, [pc, #20]	@ (8002734 <HAL_RCC_GetSysClockFreq+0x98>)
 800271e:	613b      	str	r3, [r7, #16]
      break;
 8002720:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002722:	693b      	ldr	r3, [r7, #16]
}
 8002724:	4618      	mov	r0, r3
 8002726:	371c      	adds	r7, #28
 8002728:	46bd      	mov	sp, r7
 800272a:	bc80      	pop	{r7}
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	40021000 	.word	0x40021000
 8002734:	007a1200 	.word	0x007a1200
 8002738:	0800549c 	.word	0x0800549c
 800273c:	080054ac 	.word	0x080054ac
 8002740:	003d0900 	.word	0x003d0900

08002744 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002748:	4b02      	ldr	r3, [pc, #8]	@ (8002754 <HAL_RCC_GetHCLKFreq+0x10>)
 800274a:	681b      	ldr	r3, [r3, #0]
}
 800274c:	4618      	mov	r0, r3
 800274e:	46bd      	mov	sp, r7
 8002750:	bc80      	pop	{r7}
 8002752:	4770      	bx	lr
 8002754:	20000008 	.word	0x20000008

08002758 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800275c:	f7ff fff2 	bl	8002744 <HAL_RCC_GetHCLKFreq>
 8002760:	4602      	mov	r2, r0
 8002762:	4b05      	ldr	r3, [pc, #20]	@ (8002778 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	0a1b      	lsrs	r3, r3, #8
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	4903      	ldr	r1, [pc, #12]	@ (800277c <HAL_RCC_GetPCLK1Freq+0x24>)
 800276e:	5ccb      	ldrb	r3, [r1, r3]
 8002770:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002774:	4618      	mov	r0, r3
 8002776:	bd80      	pop	{r7, pc}
 8002778:	40021000 	.word	0x40021000
 800277c:	08005494 	.word	0x08005494

08002780 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002784:	f7ff ffde 	bl	8002744 <HAL_RCC_GetHCLKFreq>
 8002788:	4602      	mov	r2, r0
 800278a:	4b05      	ldr	r3, [pc, #20]	@ (80027a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	0adb      	lsrs	r3, r3, #11
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	4903      	ldr	r1, [pc, #12]	@ (80027a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002796:	5ccb      	ldrb	r3, [r1, r3]
 8002798:	fa22 f303 	lsr.w	r3, r2, r3
}
 800279c:	4618      	mov	r0, r3
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40021000 	.word	0x40021000
 80027a4:	08005494 	.word	0x08005494

080027a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027b0:	4b0a      	ldr	r3, [pc, #40]	@ (80027dc <RCC_Delay+0x34>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a0a      	ldr	r2, [pc, #40]	@ (80027e0 <RCC_Delay+0x38>)
 80027b6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ba:	0a5b      	lsrs	r3, r3, #9
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	fb02 f303 	mul.w	r3, r2, r3
 80027c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027c4:	bf00      	nop
  }
  while (Delay --);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	1e5a      	subs	r2, r3, #1
 80027ca:	60fa      	str	r2, [r7, #12]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1f9      	bne.n	80027c4 <RCC_Delay+0x1c>
}
 80027d0:	bf00      	nop
 80027d2:	bf00      	nop
 80027d4:	3714      	adds	r7, #20
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr
 80027dc:	20000008 	.word	0x20000008
 80027e0:	10624dd3 	.word	0x10624dd3

080027e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e041      	b.n	800287a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d106      	bne.n	8002810 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f7fe fece 	bl	80015ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2202      	movs	r2, #2
 8002814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	3304      	adds	r3, #4
 8002820:	4619      	mov	r1, r3
 8002822:	4610      	mov	r0, r2
 8002824:	f000 fd7e 	bl	8003324 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
	...

08002884 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2b01      	cmp	r3, #1
 8002896:	d001      	beq.n	800289c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e032      	b.n	8002902 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2202      	movs	r2, #2
 80028a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a18      	ldr	r2, [pc, #96]	@ (800290c <HAL_TIM_Base_Start+0x88>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d00e      	beq.n	80028cc <HAL_TIM_Base_Start+0x48>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028b6:	d009      	beq.n	80028cc <HAL_TIM_Base_Start+0x48>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a14      	ldr	r2, [pc, #80]	@ (8002910 <HAL_TIM_Base_Start+0x8c>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d004      	beq.n	80028cc <HAL_TIM_Base_Start+0x48>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a13      	ldr	r2, [pc, #76]	@ (8002914 <HAL_TIM_Base_Start+0x90>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d111      	bne.n	80028f0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f003 0307 	and.w	r3, r3, #7
 80028d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2b06      	cmp	r3, #6
 80028dc:	d010      	beq.n	8002900 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f042 0201 	orr.w	r2, r2, #1
 80028ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028ee:	e007      	b.n	8002900 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f042 0201 	orr.w	r2, r2, #1
 80028fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3714      	adds	r7, #20
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr
 800290c:	40012c00 	.word	0x40012c00
 8002910:	40000400 	.word	0x40000400
 8002914:	40000800 	.word	0x40000800

08002918 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	6a1a      	ldr	r2, [r3, #32]
 8002926:	f241 1311 	movw	r3, #4369	@ 0x1111
 800292a:	4013      	ands	r3, r2
 800292c:	2b00      	cmp	r3, #0
 800292e:	d10f      	bne.n	8002950 <HAL_TIM_Base_Stop+0x38>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6a1a      	ldr	r2, [r3, #32]
 8002936:	f240 4344 	movw	r3, #1092	@ 0x444
 800293a:	4013      	ands	r3, r2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d107      	bne.n	8002950 <HAL_TIM_Base_Stop+0x38>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 0201 	bic.w	r2, r2, #1
 800294e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2201      	movs	r2, #1
 8002954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	370c      	adds	r7, #12
 800295e:	46bd      	mov	sp, r7
 8002960:	bc80      	pop	{r7}
 8002962:	4770      	bx	lr

08002964 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002964:	b480      	push	{r7}
 8002966:	b085      	sub	sp, #20
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002972:	b2db      	uxtb	r3, r3
 8002974:	2b01      	cmp	r3, #1
 8002976:	d001      	beq.n	800297c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e03a      	b.n	80029f2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2202      	movs	r2, #2
 8002980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	68da      	ldr	r2, [r3, #12]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f042 0201 	orr.w	r2, r2, #1
 8002992:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a18      	ldr	r2, [pc, #96]	@ (80029fc <HAL_TIM_Base_Start_IT+0x98>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d00e      	beq.n	80029bc <HAL_TIM_Base_Start_IT+0x58>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029a6:	d009      	beq.n	80029bc <HAL_TIM_Base_Start_IT+0x58>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a14      	ldr	r2, [pc, #80]	@ (8002a00 <HAL_TIM_Base_Start_IT+0x9c>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d004      	beq.n	80029bc <HAL_TIM_Base_Start_IT+0x58>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a13      	ldr	r2, [pc, #76]	@ (8002a04 <HAL_TIM_Base_Start_IT+0xa0>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d111      	bne.n	80029e0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 0307 	and.w	r3, r3, #7
 80029c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2b06      	cmp	r3, #6
 80029cc:	d010      	beq.n	80029f0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f042 0201 	orr.w	r2, r2, #1
 80029dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029de:	e007      	b.n	80029f0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f042 0201 	orr.w	r2, r2, #1
 80029ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3714      	adds	r7, #20
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bc80      	pop	{r7}
 80029fa:	4770      	bx	lr
 80029fc:	40012c00 	.word	0x40012c00
 8002a00:	40000400 	.word	0x40000400
 8002a04:	40000800 	.word	0x40000800

08002a08 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	68da      	ldr	r2, [r3, #12]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f022 0201 	bic.w	r2, r2, #1
 8002a1e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	6a1a      	ldr	r2, [r3, #32]
 8002a26:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d10f      	bne.n	8002a50 <HAL_TIM_Base_Stop_IT+0x48>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6a1a      	ldr	r2, [r3, #32]
 8002a36:	f240 4344 	movw	r3, #1092	@ 0x444
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d107      	bne.n	8002a50 <HAL_TIM_Base_Stop_IT+0x48>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f022 0201 	bic.w	r2, r2, #1
 8002a4e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bc80      	pop	{r7}
 8002a62:	4770      	bx	lr

08002a64 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d101      	bne.n	8002a76 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e041      	b.n	8002afa <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d106      	bne.n	8002a90 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f7fe fdd2 	bl	8001634 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2202      	movs	r2, #2
 8002a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	3304      	adds	r3, #4
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	4610      	mov	r0, r2
 8002aa4:	f000 fc3e 	bl	8003324 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2201      	movs	r2, #1
 8002aec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
	...

08002b04 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d109      	bne.n	8002b28 <HAL_TIM_PWM_Start+0x24>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	bf14      	ite	ne
 8002b20:	2301      	movne	r3, #1
 8002b22:	2300      	moveq	r3, #0
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	e022      	b.n	8002b6e <HAL_TIM_PWM_Start+0x6a>
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	2b04      	cmp	r3, #4
 8002b2c:	d109      	bne.n	8002b42 <HAL_TIM_PWM_Start+0x3e>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	bf14      	ite	ne
 8002b3a:	2301      	movne	r3, #1
 8002b3c:	2300      	moveq	r3, #0
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	e015      	b.n	8002b6e <HAL_TIM_PWM_Start+0x6a>
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	2b08      	cmp	r3, #8
 8002b46:	d109      	bne.n	8002b5c <HAL_TIM_PWM_Start+0x58>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	bf14      	ite	ne
 8002b54:	2301      	movne	r3, #1
 8002b56:	2300      	moveq	r3, #0
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	e008      	b.n	8002b6e <HAL_TIM_PWM_Start+0x6a>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	bf14      	ite	ne
 8002b68:	2301      	movne	r3, #1
 8002b6a:	2300      	moveq	r3, #0
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e05e      	b.n	8002c34 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d104      	bne.n	8002b86 <HAL_TIM_PWM_Start+0x82>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2202      	movs	r2, #2
 8002b80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b84:	e013      	b.n	8002bae <HAL_TIM_PWM_Start+0xaa>
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	2b04      	cmp	r3, #4
 8002b8a:	d104      	bne.n	8002b96 <HAL_TIM_PWM_Start+0x92>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2202      	movs	r2, #2
 8002b90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b94:	e00b      	b.n	8002bae <HAL_TIM_PWM_Start+0xaa>
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	2b08      	cmp	r3, #8
 8002b9a:	d104      	bne.n	8002ba6 <HAL_TIM_PWM_Start+0xa2>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2202      	movs	r2, #2
 8002ba0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ba4:	e003      	b.n	8002bae <HAL_TIM_PWM_Start+0xaa>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2202      	movs	r2, #2
 8002baa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	6839      	ldr	r1, [r7, #0]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f000 ffdf 	bl	8003b7a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a1e      	ldr	r2, [pc, #120]	@ (8002c3c <HAL_TIM_PWM_Start+0x138>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d107      	bne.n	8002bd6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002bd4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a18      	ldr	r2, [pc, #96]	@ (8002c3c <HAL_TIM_PWM_Start+0x138>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d00e      	beq.n	8002bfe <HAL_TIM_PWM_Start+0xfa>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002be8:	d009      	beq.n	8002bfe <HAL_TIM_PWM_Start+0xfa>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a14      	ldr	r2, [pc, #80]	@ (8002c40 <HAL_TIM_PWM_Start+0x13c>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d004      	beq.n	8002bfe <HAL_TIM_PWM_Start+0xfa>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a12      	ldr	r2, [pc, #72]	@ (8002c44 <HAL_TIM_PWM_Start+0x140>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d111      	bne.n	8002c22 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f003 0307 	and.w	r3, r3, #7
 8002c08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2b06      	cmp	r3, #6
 8002c0e:	d010      	beq.n	8002c32 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f042 0201 	orr.w	r2, r2, #1
 8002c1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c20:	e007      	b.n	8002c32 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f042 0201 	orr.w	r2, r2, #1
 8002c30:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3710      	adds	r7, #16
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	40012c00 	.word	0x40012c00
 8002c40:	40000400 	.word	0x40000400
 8002c44:	40000800 	.word	0x40000800

08002c48 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d101      	bne.n	8002c5a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e041      	b.n	8002cde <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d106      	bne.n	8002c74 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f000 f839 	bl	8002ce6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2202      	movs	r2, #2
 8002c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	3304      	adds	r3, #4
 8002c84:	4619      	mov	r1, r3
 8002c86:	4610      	mov	r0, r2
 8002c88:	f000 fb4c 	bl	8003324 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002ce6:	b480      	push	{r7}
 8002ce8:	b083      	sub	sp, #12
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002cee:	bf00      	nop
 8002cf0:	370c      	adds	r7, #12
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bc80      	pop	{r7}
 8002cf6:	4770      	bx	lr

08002cf8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	f003 0302 	and.w	r3, r3, #2
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d020      	beq.n	8002d5c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	f003 0302 	and.w	r3, r3, #2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d01b      	beq.n	8002d5c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f06f 0202 	mvn.w	r2, #2
 8002d2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2201      	movs	r2, #1
 8002d32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	699b      	ldr	r3, [r3, #24]
 8002d3a:	f003 0303 	and.w	r3, r3, #3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d003      	beq.n	8002d4a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f000 fad2 	bl	80032ec <HAL_TIM_IC_CaptureCallback>
 8002d48:	e005      	b.n	8002d56 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 fac5 	bl	80032da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f000 fad4 	bl	80032fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	f003 0304 	and.w	r3, r3, #4
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d020      	beq.n	8002da8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f003 0304 	and.w	r3, r3, #4
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d01b      	beq.n	8002da8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f06f 0204 	mvn.w	r2, #4
 8002d78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2202      	movs	r2, #2
 8002d7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	699b      	ldr	r3, [r3, #24]
 8002d86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d003      	beq.n	8002d96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 faac 	bl	80032ec <HAL_TIM_IC_CaptureCallback>
 8002d94:	e005      	b.n	8002da2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f000 fa9f 	bl	80032da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f000 faae 	bl	80032fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	f003 0308 	and.w	r3, r3, #8
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d020      	beq.n	8002df4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f003 0308 	and.w	r3, r3, #8
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d01b      	beq.n	8002df4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f06f 0208 	mvn.w	r2, #8
 8002dc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2204      	movs	r2, #4
 8002dca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	69db      	ldr	r3, [r3, #28]
 8002dd2:	f003 0303 	and.w	r3, r3, #3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d003      	beq.n	8002de2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 fa86 	bl	80032ec <HAL_TIM_IC_CaptureCallback>
 8002de0:	e005      	b.n	8002dee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 fa79 	bl	80032da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 fa88 	bl	80032fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	f003 0310 	and.w	r3, r3, #16
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d020      	beq.n	8002e40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f003 0310 	and.w	r3, r3, #16
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d01b      	beq.n	8002e40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f06f 0210 	mvn.w	r2, #16
 8002e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2208      	movs	r2, #8
 8002e16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	69db      	ldr	r3, [r3, #28]
 8002e1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d003      	beq.n	8002e2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 fa60 	bl	80032ec <HAL_TIM_IC_CaptureCallback>
 8002e2c:	e005      	b.n	8002e3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f000 fa53 	bl	80032da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f000 fa62 	bl	80032fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d00c      	beq.n	8002e64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d007      	beq.n	8002e64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f06f 0201 	mvn.w	r2, #1
 8002e5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f7fd fcfa 	bl	8000858 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d00c      	beq.n	8002e88 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d007      	beq.n	8002e88 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002e80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f000 ff05 	bl	8003c92 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00c      	beq.n	8002eac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d007      	beq.n	8002eac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f000 fa32 	bl	8003310 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	f003 0320 	and.w	r3, r3, #32
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00c      	beq.n	8002ed0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f003 0320 	and.w	r3, r3, #32
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d007      	beq.n	8002ed0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f06f 0220 	mvn.w	r2, #32
 8002ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 fed8 	bl	8003c80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ed0:	bf00      	nop
 8002ed2:	3710      	adds	r7, #16
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d101      	bne.n	8002ef6 <HAL_TIM_OC_ConfigChannel+0x1e>
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	e048      	b.n	8002f88 <HAL_TIM_OC_ConfigChannel+0xb0>
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2b0c      	cmp	r3, #12
 8002f02:	d839      	bhi.n	8002f78 <HAL_TIM_OC_ConfigChannel+0xa0>
 8002f04:	a201      	add	r2, pc, #4	@ (adr r2, 8002f0c <HAL_TIM_OC_ConfigChannel+0x34>)
 8002f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f0a:	bf00      	nop
 8002f0c:	08002f41 	.word	0x08002f41
 8002f10:	08002f79 	.word	0x08002f79
 8002f14:	08002f79 	.word	0x08002f79
 8002f18:	08002f79 	.word	0x08002f79
 8002f1c:	08002f4f 	.word	0x08002f4f
 8002f20:	08002f79 	.word	0x08002f79
 8002f24:	08002f79 	.word	0x08002f79
 8002f28:	08002f79 	.word	0x08002f79
 8002f2c:	08002f5d 	.word	0x08002f5d
 8002f30:	08002f79 	.word	0x08002f79
 8002f34:	08002f79 	.word	0x08002f79
 8002f38:	08002f79 	.word	0x08002f79
 8002f3c:	08002f6b 	.word	0x08002f6b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68b9      	ldr	r1, [r7, #8]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 fa5a 	bl	8003400 <TIM_OC1_SetConfig>
      break;
 8002f4c:	e017      	b.n	8002f7e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68b9      	ldr	r1, [r7, #8]
 8002f54:	4618      	mov	r0, r3
 8002f56:	f000 fab9 	bl	80034cc <TIM_OC2_SetConfig>
      break;
 8002f5a:	e010      	b.n	8002f7e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68b9      	ldr	r1, [r7, #8]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 fb1c 	bl	80035a0 <TIM_OC3_SetConfig>
      break;
 8002f68:	e009      	b.n	8002f7e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68b9      	ldr	r1, [r7, #8]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f000 fb7f 	bl	8003674 <TIM_OC4_SetConfig>
      break;
 8002f76:	e002      	b.n	8002f7e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	75fb      	strb	r3, [r7, #23]
      break;
 8002f7c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002f86:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3718      	adds	r7, #24
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b086      	sub	sp, #24
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d101      	bne.n	8002fae <HAL_TIM_IC_ConfigChannel+0x1e>
 8002faa:	2302      	movs	r3, #2
 8002fac:	e088      	b.n	80030c0 <HAL_TIM_IC_ConfigChannel+0x130>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d11b      	bne.n	8002ff4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8002fcc:	f000 fc32 	bl	8003834 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	699a      	ldr	r2, [r3, #24]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f022 020c 	bic.w	r2, r2, #12
 8002fde:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	6999      	ldr	r1, [r3, #24]
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	619a      	str	r2, [r3, #24]
 8002ff2:	e060      	b.n	80030b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	d11c      	bne.n	8003034 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800300a:	f000 fc9b 	bl	8003944 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	699a      	ldr	r2, [r3, #24]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800301c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	6999      	ldr	r1, [r3, #24]
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	021a      	lsls	r2, r3, #8
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	430a      	orrs	r2, r1
 8003030:	619a      	str	r2, [r3, #24]
 8003032:	e040      	b.n	80030b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b08      	cmp	r3, #8
 8003038:	d11b      	bne.n	8003072 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800304a:	f000 fce6 	bl	8003a1a <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	69da      	ldr	r2, [r3, #28]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 020c 	bic.w	r2, r2, #12
 800305c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	69d9      	ldr	r1, [r3, #28]
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	689a      	ldr	r2, [r3, #8]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	430a      	orrs	r2, r1
 800306e:	61da      	str	r2, [r3, #28]
 8003070:	e021      	b.n	80030b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2b0c      	cmp	r3, #12
 8003076:	d11c      	bne.n	80030b2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003088:	f000 fd02 	bl	8003a90 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	69da      	ldr	r2, [r3, #28]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800309a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	69d9      	ldr	r1, [r3, #28]
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	021a      	lsls	r2, r3, #8
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	430a      	orrs	r2, r1
 80030ae:	61da      	str	r2, [r3, #28]
 80030b0:	e001      	b.n	80030b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80030be:	7dfb      	ldrb	r3, [r7, #23]
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3718      	adds	r7, #24
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030d2:	2300      	movs	r3, #0
 80030d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d101      	bne.n	80030e4 <HAL_TIM_ConfigClockSource+0x1c>
 80030e0:	2302      	movs	r3, #2
 80030e2:	e0b4      	b.n	800324e <HAL_TIM_ConfigClockSource+0x186>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2202      	movs	r2, #2
 80030f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003102:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800310a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	68ba      	ldr	r2, [r7, #8]
 8003112:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800311c:	d03e      	beq.n	800319c <HAL_TIM_ConfigClockSource+0xd4>
 800311e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003122:	f200 8087 	bhi.w	8003234 <HAL_TIM_ConfigClockSource+0x16c>
 8003126:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800312a:	f000 8086 	beq.w	800323a <HAL_TIM_ConfigClockSource+0x172>
 800312e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003132:	d87f      	bhi.n	8003234 <HAL_TIM_ConfigClockSource+0x16c>
 8003134:	2b70      	cmp	r3, #112	@ 0x70
 8003136:	d01a      	beq.n	800316e <HAL_TIM_ConfigClockSource+0xa6>
 8003138:	2b70      	cmp	r3, #112	@ 0x70
 800313a:	d87b      	bhi.n	8003234 <HAL_TIM_ConfigClockSource+0x16c>
 800313c:	2b60      	cmp	r3, #96	@ 0x60
 800313e:	d050      	beq.n	80031e2 <HAL_TIM_ConfigClockSource+0x11a>
 8003140:	2b60      	cmp	r3, #96	@ 0x60
 8003142:	d877      	bhi.n	8003234 <HAL_TIM_ConfigClockSource+0x16c>
 8003144:	2b50      	cmp	r3, #80	@ 0x50
 8003146:	d03c      	beq.n	80031c2 <HAL_TIM_ConfigClockSource+0xfa>
 8003148:	2b50      	cmp	r3, #80	@ 0x50
 800314a:	d873      	bhi.n	8003234 <HAL_TIM_ConfigClockSource+0x16c>
 800314c:	2b40      	cmp	r3, #64	@ 0x40
 800314e:	d058      	beq.n	8003202 <HAL_TIM_ConfigClockSource+0x13a>
 8003150:	2b40      	cmp	r3, #64	@ 0x40
 8003152:	d86f      	bhi.n	8003234 <HAL_TIM_ConfigClockSource+0x16c>
 8003154:	2b30      	cmp	r3, #48	@ 0x30
 8003156:	d064      	beq.n	8003222 <HAL_TIM_ConfigClockSource+0x15a>
 8003158:	2b30      	cmp	r3, #48	@ 0x30
 800315a:	d86b      	bhi.n	8003234 <HAL_TIM_ConfigClockSource+0x16c>
 800315c:	2b20      	cmp	r3, #32
 800315e:	d060      	beq.n	8003222 <HAL_TIM_ConfigClockSource+0x15a>
 8003160:	2b20      	cmp	r3, #32
 8003162:	d867      	bhi.n	8003234 <HAL_TIM_ConfigClockSource+0x16c>
 8003164:	2b00      	cmp	r3, #0
 8003166:	d05c      	beq.n	8003222 <HAL_TIM_ConfigClockSource+0x15a>
 8003168:	2b10      	cmp	r3, #16
 800316a:	d05a      	beq.n	8003222 <HAL_TIM_ConfigClockSource+0x15a>
 800316c:	e062      	b.n	8003234 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800317e:	f000 fcdd 	bl	8003b3c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003190:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68ba      	ldr	r2, [r7, #8]
 8003198:	609a      	str	r2, [r3, #8]
      break;
 800319a:	e04f      	b.n	800323c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031ac:	f000 fcc6 	bl	8003b3c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689a      	ldr	r2, [r3, #8]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031be:	609a      	str	r2, [r3, #8]
      break;
 80031c0:	e03c      	b.n	800323c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031ce:	461a      	mov	r2, r3
 80031d0:	f000 fb8a 	bl	80038e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2150      	movs	r1, #80	@ 0x50
 80031da:	4618      	mov	r0, r3
 80031dc:	f000 fc94 	bl	8003b08 <TIM_ITRx_SetConfig>
      break;
 80031e0:	e02c      	b.n	800323c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80031ee:	461a      	mov	r2, r3
 80031f0:	f000 fbe4 	bl	80039bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2160      	movs	r1, #96	@ 0x60
 80031fa:	4618      	mov	r0, r3
 80031fc:	f000 fc84 	bl	8003b08 <TIM_ITRx_SetConfig>
      break;
 8003200:	e01c      	b.n	800323c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800320e:	461a      	mov	r2, r3
 8003210:	f000 fb6a 	bl	80038e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2140      	movs	r1, #64	@ 0x40
 800321a:	4618      	mov	r0, r3
 800321c:	f000 fc74 	bl	8003b08 <TIM_ITRx_SetConfig>
      break;
 8003220:	e00c      	b.n	800323c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4619      	mov	r1, r3
 800322c:	4610      	mov	r0, r2
 800322e:	f000 fc6b 	bl	8003b08 <TIM_ITRx_SetConfig>
      break;
 8003232:	e003      	b.n	800323c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	73fb      	strb	r3, [r7, #15]
      break;
 8003238:	e000      	b.n	800323c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800323a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800324c:	7bfb      	ldrb	r3, [r7, #15]
}
 800324e:	4618      	mov	r0, r3
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b082      	sub	sp, #8
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
 800325e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003266:	2b01      	cmp	r3, #1
 8003268:	d101      	bne.n	800326e <HAL_TIM_SlaveConfigSynchro+0x18>
 800326a:	2302      	movs	r3, #2
 800326c:	e031      	b.n	80032d2 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2202      	movs	r2, #2
 800327a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800327e:	6839      	ldr	r1, [r7, #0]
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	f000 fa45 	bl	8003710 <TIM_SlaveTimer_SetConfig>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d009      	beq.n	80032a0 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e018      	b.n	80032d2 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68da      	ldr	r2, [r3, #12]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80032ae:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68da      	ldr	r2, [r3, #12]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80032be:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2201      	movs	r2, #1
 80032c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}

080032da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032da:	b480      	push	{r7}
 80032dc:	b083      	sub	sp, #12
 80032de:	af00      	add	r7, sp, #0
 80032e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032e2:	bf00      	nop
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bc80      	pop	{r7}
 80032ea:	4770      	bx	lr

080032ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bc80      	pop	{r7}
 80032fc:	4770      	bx	lr

080032fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032fe:	b480      	push	{r7}
 8003300:	b083      	sub	sp, #12
 8003302:	af00      	add	r7, sp, #0
 8003304:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003306:	bf00      	nop
 8003308:	370c      	adds	r7, #12
 800330a:	46bd      	mov	sp, r7
 800330c:	bc80      	pop	{r7}
 800330e:	4770      	bx	lr

08003310 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	bc80      	pop	{r7}
 8003320:	4770      	bx	lr
	...

08003324 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	4a2f      	ldr	r2, [pc, #188]	@ (80033f4 <TIM_Base_SetConfig+0xd0>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d00b      	beq.n	8003354 <TIM_Base_SetConfig+0x30>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003342:	d007      	beq.n	8003354 <TIM_Base_SetConfig+0x30>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4a2c      	ldr	r2, [pc, #176]	@ (80033f8 <TIM_Base_SetConfig+0xd4>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d003      	beq.n	8003354 <TIM_Base_SetConfig+0x30>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	4a2b      	ldr	r2, [pc, #172]	@ (80033fc <TIM_Base_SetConfig+0xd8>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d108      	bne.n	8003366 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800335a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	68fa      	ldr	r2, [r7, #12]
 8003362:	4313      	orrs	r3, r2
 8003364:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a22      	ldr	r2, [pc, #136]	@ (80033f4 <TIM_Base_SetConfig+0xd0>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d00b      	beq.n	8003386 <TIM_Base_SetConfig+0x62>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003374:	d007      	beq.n	8003386 <TIM_Base_SetConfig+0x62>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a1f      	ldr	r2, [pc, #124]	@ (80033f8 <TIM_Base_SetConfig+0xd4>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d003      	beq.n	8003386 <TIM_Base_SetConfig+0x62>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a1e      	ldr	r2, [pc, #120]	@ (80033fc <TIM_Base_SetConfig+0xd8>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d108      	bne.n	8003398 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800338c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	4313      	orrs	r3, r2
 8003396:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	695b      	ldr	r3, [r3, #20]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	68fa      	ldr	r2, [r7, #12]
 80033aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	689a      	ldr	r2, [r3, #8]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a0d      	ldr	r2, [pc, #52]	@ (80033f4 <TIM_Base_SetConfig+0xd0>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d103      	bne.n	80033cc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	691a      	ldr	r2, [r3, #16]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	691b      	ldr	r3, [r3, #16]
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d005      	beq.n	80033ea <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	691b      	ldr	r3, [r3, #16]
 80033e2:	f023 0201 	bic.w	r2, r3, #1
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	611a      	str	r2, [r3, #16]
  }
}
 80033ea:	bf00      	nop
 80033ec:	3714      	adds	r7, #20
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bc80      	pop	{r7}
 80033f2:	4770      	bx	lr
 80033f4:	40012c00 	.word	0x40012c00
 80033f8:	40000400 	.word	0x40000400
 80033fc:	40000800 	.word	0x40000800

08003400 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003400:	b480      	push	{r7}
 8003402:	b087      	sub	sp, #28
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a1b      	ldr	r3, [r3, #32]
 800340e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	f023 0201 	bic.w	r2, r3, #1
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800342e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f023 0303 	bic.w	r3, r3, #3
 8003436:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	4313      	orrs	r3, r2
 8003440:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	f023 0302 	bic.w	r3, r3, #2
 8003448:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	697a      	ldr	r2, [r7, #20]
 8003450:	4313      	orrs	r3, r2
 8003452:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4a1c      	ldr	r2, [pc, #112]	@ (80034c8 <TIM_OC1_SetConfig+0xc8>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d10c      	bne.n	8003476 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	f023 0308 	bic.w	r3, r3, #8
 8003462:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	697a      	ldr	r2, [r7, #20]
 800346a:	4313      	orrs	r3, r2
 800346c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	f023 0304 	bic.w	r3, r3, #4
 8003474:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a13      	ldr	r2, [pc, #76]	@ (80034c8 <TIM_OC1_SetConfig+0xc8>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d111      	bne.n	80034a2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003484:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800348c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	4313      	orrs	r3, r2
 8003496:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	693a      	ldr	r2, [r7, #16]
 800349e:	4313      	orrs	r3, r2
 80034a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	685a      	ldr	r2, [r3, #4]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	697a      	ldr	r2, [r7, #20]
 80034ba:	621a      	str	r2, [r3, #32]
}
 80034bc:	bf00      	nop
 80034be:	371c      	adds	r7, #28
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bc80      	pop	{r7}
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	40012c00 	.word	0x40012c00

080034cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b087      	sub	sp, #28
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a1b      	ldr	r3, [r3, #32]
 80034da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a1b      	ldr	r3, [r3, #32]
 80034e0:	f023 0210 	bic.w	r2, r3, #16
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80034fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	021b      	lsls	r3, r3, #8
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	4313      	orrs	r3, r2
 800350e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	f023 0320 	bic.w	r3, r3, #32
 8003516:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	011b      	lsls	r3, r3, #4
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	4313      	orrs	r3, r2
 8003522:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	4a1d      	ldr	r2, [pc, #116]	@ (800359c <TIM_OC2_SetConfig+0xd0>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d10d      	bne.n	8003548 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003532:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	011b      	lsls	r3, r3, #4
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	4313      	orrs	r3, r2
 800353e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003546:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	4a14      	ldr	r2, [pc, #80]	@ (800359c <TIM_OC2_SetConfig+0xd0>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d113      	bne.n	8003578 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003556:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800355e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	695b      	ldr	r3, [r3, #20]
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	693a      	ldr	r2, [r7, #16]
 8003568:	4313      	orrs	r3, r2
 800356a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	693a      	ldr	r2, [r7, #16]
 8003574:	4313      	orrs	r3, r2
 8003576:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	68fa      	ldr	r2, [r7, #12]
 8003582:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	685a      	ldr	r2, [r3, #4]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	621a      	str	r2, [r3, #32]
}
 8003592:	bf00      	nop
 8003594:	371c      	adds	r7, #28
 8003596:	46bd      	mov	sp, r7
 8003598:	bc80      	pop	{r7}
 800359a:	4770      	bx	lr
 800359c:	40012c00 	.word	0x40012c00

080035a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b087      	sub	sp, #28
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a1b      	ldr	r3, [r3, #32]
 80035ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a1b      	ldr	r3, [r3, #32]
 80035b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	69db      	ldr	r3, [r3, #28]
 80035c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f023 0303 	bic.w	r3, r3, #3
 80035d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68fa      	ldr	r2, [r7, #12]
 80035de:	4313      	orrs	r3, r2
 80035e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80035e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	021b      	lsls	r3, r3, #8
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a1d      	ldr	r2, [pc, #116]	@ (8003670 <TIM_OC3_SetConfig+0xd0>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d10d      	bne.n	800361a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003604:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	021b      	lsls	r3, r3, #8
 800360c:	697a      	ldr	r2, [r7, #20]
 800360e:	4313      	orrs	r3, r2
 8003610:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003618:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a14      	ldr	r2, [pc, #80]	@ (8003670 <TIM_OC3_SetConfig+0xd0>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d113      	bne.n	800364a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003628:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003630:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	011b      	lsls	r3, r3, #4
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	4313      	orrs	r3, r2
 800363c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	699b      	ldr	r3, [r3, #24]
 8003642:	011b      	lsls	r3, r3, #4
 8003644:	693a      	ldr	r2, [r7, #16]
 8003646:	4313      	orrs	r3, r2
 8003648:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	685a      	ldr	r2, [r3, #4]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	697a      	ldr	r2, [r7, #20]
 8003662:	621a      	str	r2, [r3, #32]
}
 8003664:	bf00      	nop
 8003666:	371c      	adds	r7, #28
 8003668:	46bd      	mov	sp, r7
 800366a:	bc80      	pop	{r7}
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	40012c00 	.word	0x40012c00

08003674 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003674:	b480      	push	{r7}
 8003676:	b087      	sub	sp, #28
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a1b      	ldr	r3, [r3, #32]
 8003682:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a1b      	ldr	r3, [r3, #32]
 8003688:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80036a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	021b      	lsls	r3, r3, #8
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80036be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	031b      	lsls	r3, r3, #12
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	4a0f      	ldr	r2, [pc, #60]	@ (800370c <TIM_OC4_SetConfig+0x98>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d109      	bne.n	80036e8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80036da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	019b      	lsls	r3, r3, #6
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685a      	ldr	r2, [r3, #4]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	693a      	ldr	r2, [r7, #16]
 8003700:	621a      	str	r2, [r3, #32]
}
 8003702:	bf00      	nop
 8003704:	371c      	adds	r7, #28
 8003706:	46bd      	mov	sp, r7
 8003708:	bc80      	pop	{r7}
 800370a:	4770      	bx	lr
 800370c:	40012c00 	.word	0x40012c00

08003710 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b086      	sub	sp, #24
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800371a:	2300      	movs	r3, #0
 800371c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800372c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	693a      	ldr	r2, [r7, #16]
 8003734:	4313      	orrs	r3, r2
 8003736:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	f023 0307 	bic.w	r3, r3, #7
 800373e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	693a      	ldr	r2, [r7, #16]
 8003746:	4313      	orrs	r3, r2
 8003748:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	2b70      	cmp	r3, #112	@ 0x70
 8003758:	d01a      	beq.n	8003790 <TIM_SlaveTimer_SetConfig+0x80>
 800375a:	2b70      	cmp	r3, #112	@ 0x70
 800375c:	d860      	bhi.n	8003820 <TIM_SlaveTimer_SetConfig+0x110>
 800375e:	2b60      	cmp	r3, #96	@ 0x60
 8003760:	d054      	beq.n	800380c <TIM_SlaveTimer_SetConfig+0xfc>
 8003762:	2b60      	cmp	r3, #96	@ 0x60
 8003764:	d85c      	bhi.n	8003820 <TIM_SlaveTimer_SetConfig+0x110>
 8003766:	2b50      	cmp	r3, #80	@ 0x50
 8003768:	d046      	beq.n	80037f8 <TIM_SlaveTimer_SetConfig+0xe8>
 800376a:	2b50      	cmp	r3, #80	@ 0x50
 800376c:	d858      	bhi.n	8003820 <TIM_SlaveTimer_SetConfig+0x110>
 800376e:	2b40      	cmp	r3, #64	@ 0x40
 8003770:	d019      	beq.n	80037a6 <TIM_SlaveTimer_SetConfig+0x96>
 8003772:	2b40      	cmp	r3, #64	@ 0x40
 8003774:	d854      	bhi.n	8003820 <TIM_SlaveTimer_SetConfig+0x110>
 8003776:	2b30      	cmp	r3, #48	@ 0x30
 8003778:	d055      	beq.n	8003826 <TIM_SlaveTimer_SetConfig+0x116>
 800377a:	2b30      	cmp	r3, #48	@ 0x30
 800377c:	d850      	bhi.n	8003820 <TIM_SlaveTimer_SetConfig+0x110>
 800377e:	2b20      	cmp	r3, #32
 8003780:	d051      	beq.n	8003826 <TIM_SlaveTimer_SetConfig+0x116>
 8003782:	2b20      	cmp	r3, #32
 8003784:	d84c      	bhi.n	8003820 <TIM_SlaveTimer_SetConfig+0x110>
 8003786:	2b00      	cmp	r3, #0
 8003788:	d04d      	beq.n	8003826 <TIM_SlaveTimer_SetConfig+0x116>
 800378a:	2b10      	cmp	r3, #16
 800378c:	d04b      	beq.n	8003826 <TIM_SlaveTimer_SetConfig+0x116>
 800378e:	e047      	b.n	8003820 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80037a0:	f000 f9cc 	bl	8003b3c <TIM_ETR_SetConfig>
      break;
 80037a4:	e040      	b.n	8003828 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2b05      	cmp	r3, #5
 80037ac:	d101      	bne.n	80037b2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e03b      	b.n	800382a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	6a1a      	ldr	r2, [r3, #32]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f022 0201 	bic.w	r2, r2, #1
 80037c8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037d8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	011b      	lsls	r3, r3, #4
 80037e0:	68ba      	ldr	r2, [r7, #8]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	68ba      	ldr	r2, [r7, #8]
 80037ec:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68fa      	ldr	r2, [r7, #12]
 80037f4:	621a      	str	r2, [r3, #32]
      break;
 80037f6:	e017      	b.n	8003828 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003804:	461a      	mov	r2, r3
 8003806:	f000 f86f 	bl	80038e8 <TIM_TI1_ConfigInputStage>
      break;
 800380a:	e00d      	b.n	8003828 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003818:	461a      	mov	r2, r3
 800381a:	f000 f8cf 	bl	80039bc <TIM_TI2_ConfigInputStage>
      break;
 800381e:	e003      	b.n	8003828 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	75fb      	strb	r3, [r7, #23]
      break;
 8003824:	e000      	b.n	8003828 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8003826:	bf00      	nop
  }

  return status;
 8003828:	7dfb      	ldrb	r3, [r7, #23]
}
 800382a:	4618      	mov	r0, r3
 800382c:	3718      	adds	r7, #24
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
	...

08003834 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003834:	b480      	push	{r7}
 8003836:	b087      	sub	sp, #28
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	607a      	str	r2, [r7, #4]
 8003840:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6a1b      	ldr	r3, [r3, #32]
 8003846:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	f023 0201 	bic.w	r2, r3, #1
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	699b      	ldr	r3, [r3, #24]
 8003858:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	4a1f      	ldr	r2, [pc, #124]	@ (80038dc <TIM_TI1_SetConfig+0xa8>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d00b      	beq.n	800387a <TIM_TI1_SetConfig+0x46>
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003868:	d007      	beq.n	800387a <TIM_TI1_SetConfig+0x46>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	4a1c      	ldr	r2, [pc, #112]	@ (80038e0 <TIM_TI1_SetConfig+0xac>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d003      	beq.n	800387a <TIM_TI1_SetConfig+0x46>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	4a1b      	ldr	r2, [pc, #108]	@ (80038e4 <TIM_TI1_SetConfig+0xb0>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d101      	bne.n	800387e <TIM_TI1_SetConfig+0x4a>
 800387a:	2301      	movs	r3, #1
 800387c:	e000      	b.n	8003880 <TIM_TI1_SetConfig+0x4c>
 800387e:	2300      	movs	r3, #0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d008      	beq.n	8003896 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	f023 0303 	bic.w	r3, r3, #3
 800388a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800388c:	697a      	ldr	r2, [r7, #20]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4313      	orrs	r3, r2
 8003892:	617b      	str	r3, [r7, #20]
 8003894:	e003      	b.n	800389e <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	f043 0301 	orr.w	r3, r3, #1
 800389c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038a4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	011b      	lsls	r3, r3, #4
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	697a      	ldr	r2, [r7, #20]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	f023 030a 	bic.w	r3, r3, #10
 80038b8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	f003 030a 	and.w	r3, r3, #10
 80038c0:	693a      	ldr	r2, [r7, #16]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	697a      	ldr	r2, [r7, #20]
 80038ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	693a      	ldr	r2, [r7, #16]
 80038d0:	621a      	str	r2, [r3, #32]
}
 80038d2:	bf00      	nop
 80038d4:	371c      	adds	r7, #28
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr
 80038dc:	40012c00 	.word	0x40012c00
 80038e0:	40000400 	.word	0x40000400
 80038e4:	40000800 	.word	0x40000800

080038e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b087      	sub	sp, #28
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6a1b      	ldr	r3, [r3, #32]
 80038f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	f023 0201 	bic.w	r2, r3, #1
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	699b      	ldr	r3, [r3, #24]
 800390a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003912:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	011b      	lsls	r3, r3, #4
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	4313      	orrs	r3, r2
 800391c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	f023 030a 	bic.w	r3, r3, #10
 8003924:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003926:	697a      	ldr	r2, [r7, #20]
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	4313      	orrs	r3, r2
 800392c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	693a      	ldr	r2, [r7, #16]
 8003932:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	697a      	ldr	r2, [r7, #20]
 8003938:	621a      	str	r2, [r3, #32]
}
 800393a:	bf00      	nop
 800393c:	371c      	adds	r7, #28
 800393e:	46bd      	mov	sp, r7
 8003940:	bc80      	pop	{r7}
 8003942:	4770      	bx	lr

08003944 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003944:	b480      	push	{r7}
 8003946:	b087      	sub	sp, #28
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
 8003950:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6a1b      	ldr	r3, [r3, #32]
 8003956:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	f023 0210 	bic.w	r2, r3, #16
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003970:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	021b      	lsls	r3, r3, #8
 8003976:	693a      	ldr	r2, [r7, #16]
 8003978:	4313      	orrs	r3, r2
 800397a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003982:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	031b      	lsls	r3, r3, #12
 8003988:	b29b      	uxth	r3, r3
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	4313      	orrs	r3, r2
 800398e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003996:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	011b      	lsls	r3, r3, #4
 800399c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	693a      	ldr	r2, [r7, #16]
 80039aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	697a      	ldr	r2, [r7, #20]
 80039b0:	621a      	str	r2, [r3, #32]
}
 80039b2:	bf00      	nop
 80039b4:	371c      	adds	r7, #28
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bc80      	pop	{r7}
 80039ba:	4770      	bx	lr

080039bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039bc:	b480      	push	{r7}
 80039be:	b087      	sub	sp, #28
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	f023 0210 	bic.w	r2, r3, #16
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80039e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	031b      	lsls	r3, r3, #12
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80039f8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	011b      	lsls	r3, r3, #4
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	693a      	ldr	r2, [r7, #16]
 8003a08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	697a      	ldr	r2, [r7, #20]
 8003a0e:	621a      	str	r2, [r3, #32]
}
 8003a10:	bf00      	nop
 8003a12:	371c      	adds	r7, #28
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bc80      	pop	{r7}
 8003a18:	4770      	bx	lr

08003a1a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a1a:	b480      	push	{r7}
 8003a1c:	b087      	sub	sp, #28
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	60f8      	str	r0, [r7, #12]
 8003a22:	60b9      	str	r1, [r7, #8]
 8003a24:	607a      	str	r2, [r7, #4]
 8003a26:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6a1b      	ldr	r3, [r3, #32]
 8003a2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6a1b      	ldr	r3, [r3, #32]
 8003a32:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	69db      	ldr	r3, [r3, #28]
 8003a3e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	f023 0303 	bic.w	r3, r3, #3
 8003a46:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a56:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	011b      	lsls	r3, r3, #4
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	693a      	ldr	r2, [r7, #16]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a6a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	021b      	lsls	r3, r3, #8
 8003a70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a74:	697a      	ldr	r2, [r7, #20]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	693a      	ldr	r2, [r7, #16]
 8003a7e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	621a      	str	r2, [r3, #32]
}
 8003a86:	bf00      	nop
 8003a88:	371c      	adds	r7, #28
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bc80      	pop	{r7}
 8003a8e:	4770      	bx	lr

08003a90 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b087      	sub	sp, #28
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
 8003a9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6a1b      	ldr	r3, [r3, #32]
 8003aa8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	69db      	ldr	r3, [r3, #28]
 8003ab4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003abc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	021b      	lsls	r3, r3, #8
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003ace:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	031b      	lsls	r3, r3, #12
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003ae2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	031b      	lsls	r3, r3, #12
 8003ae8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003aec:	697a      	ldr	r2, [r7, #20]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	693a      	ldr	r2, [r7, #16]
 8003af6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	697a      	ldr	r2, [r7, #20]
 8003afc:	621a      	str	r2, [r3, #32]
}
 8003afe:	bf00      	nop
 8003b00:	371c      	adds	r7, #28
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bc80      	pop	{r7}
 8003b06:	4770      	bx	lr

08003b08 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b1e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	f043 0307 	orr.w	r3, r3, #7
 8003b2a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	609a      	str	r2, [r3, #8]
}
 8003b32:	bf00      	nop
 8003b34:	3714      	adds	r7, #20
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bc80      	pop	{r7}
 8003b3a:	4770      	bx	lr

08003b3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b087      	sub	sp, #28
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
 8003b48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	021a      	lsls	r2, r3, #8
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	431a      	orrs	r2, r3
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	697a      	ldr	r2, [r7, #20]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	697a      	ldr	r2, [r7, #20]
 8003b6e:	609a      	str	r2, [r3, #8]
}
 8003b70:	bf00      	nop
 8003b72:	371c      	adds	r7, #28
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bc80      	pop	{r7}
 8003b78:	4770      	bx	lr

08003b7a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	b087      	sub	sp, #28
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	60f8      	str	r0, [r7, #12]
 8003b82:	60b9      	str	r1, [r7, #8]
 8003b84:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	f003 031f 	and.w	r3, r3, #31
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b92:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6a1a      	ldr	r2, [r3, #32]
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	43db      	mvns	r3, r3
 8003b9c:	401a      	ands	r2, r3
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6a1a      	ldr	r2, [r3, #32]
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	f003 031f 	and.w	r3, r3, #31
 8003bac:	6879      	ldr	r1, [r7, #4]
 8003bae:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb2:	431a      	orrs	r2, r3
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	621a      	str	r2, [r3, #32]
}
 8003bb8:	bf00      	nop
 8003bba:	371c      	adds	r7, #28
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bc80      	pop	{r7}
 8003bc0:	4770      	bx	lr
	...

08003bc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b085      	sub	sp, #20
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d101      	bne.n	8003bdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003bd8:	2302      	movs	r3, #2
 8003bda:	e046      	b.n	8003c6a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2202      	movs	r2, #2
 8003be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a16      	ldr	r2, [pc, #88]	@ (8003c74 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d00e      	beq.n	8003c3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c28:	d009      	beq.n	8003c3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a12      	ldr	r2, [pc, #72]	@ (8003c78 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d004      	beq.n	8003c3e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a10      	ldr	r2, [pc, #64]	@ (8003c7c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d10c      	bne.n	8003c58 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	68ba      	ldr	r2, [r7, #8]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68ba      	ldr	r2, [r7, #8]
 8003c56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003c68:	2300      	movs	r3, #0
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3714      	adds	r7, #20
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bc80      	pop	{r7}
 8003c72:	4770      	bx	lr
 8003c74:	40012c00 	.word	0x40012c00
 8003c78:	40000400 	.word	0x40000400
 8003c7c:	40000800 	.word	0x40000800

08003c80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c88:	bf00      	nop
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bc80      	pop	{r7}
 8003c90:	4770      	bx	lr

08003c92 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c92:	b480      	push	{r7}
 8003c94:	b083      	sub	sp, #12
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bc80      	pop	{r7}
 8003ca2:	4770      	bx	lr

08003ca4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d101      	bne.n	8003cb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e042      	b.n	8003d3c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d106      	bne.n	8003cd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f7fd fd16 	bl	80016fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2224      	movs	r2, #36	@ 0x24
 8003cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68da      	ldr	r2, [r3, #12]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ce6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f000 fcff 	bl	80046ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	691a      	ldr	r2, [r3, #16]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003cfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	695a      	ldr	r2, [r3, #20]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68da      	ldr	r2, [r3, #12]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2220      	movs	r2, #32
 8003d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2220      	movs	r2, #32
 8003d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3708      	adds	r7, #8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b085      	sub	sp, #20
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	4613      	mov	r3, r2
 8003d50:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b20      	cmp	r3, #32
 8003d5c:	d121      	bne.n	8003da2 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d002      	beq.n	8003d6a <HAL_UART_Transmit_IT+0x26>
 8003d64:	88fb      	ldrh	r3, [r7, #6]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d101      	bne.n	8003d6e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e01a      	b.n	8003da4 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	68ba      	ldr	r2, [r7, #8]
 8003d72:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	88fa      	ldrh	r2, [r7, #6]
 8003d78:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	88fa      	ldrh	r2, [r7, #6]
 8003d7e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2221      	movs	r2, #33	@ 0x21
 8003d8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	68da      	ldr	r2, [r3, #12]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003d9c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	e000      	b.n	8003da4 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8003da2:	2302      	movs	r3, #2
  }
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3714      	adds	r7, #20
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bc80      	pop	{r7}
 8003dac:	4770      	bx	lr

08003dae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b084      	sub	sp, #16
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	60f8      	str	r0, [r7, #12]
 8003db6:	60b9      	str	r1, [r7, #8]
 8003db8:	4613      	mov	r3, r2
 8003dba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b20      	cmp	r3, #32
 8003dc6:	d112      	bne.n	8003dee <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d002      	beq.n	8003dd4 <HAL_UART_Receive_IT+0x26>
 8003dce:	88fb      	ldrh	r3, [r7, #6]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d101      	bne.n	8003dd8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e00b      	b.n	8003df0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003dde:	88fb      	ldrh	r3, [r7, #6]
 8003de0:	461a      	mov	r2, r3
 8003de2:	68b9      	ldr	r1, [r7, #8]
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f000 faad 	bl	8004344 <UART_Start_Receive_IT>
 8003dea:	4603      	mov	r3, r0
 8003dec:	e000      	b.n	8003df0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003dee:	2302      	movs	r3, #2
  }
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3710      	adds	r7, #16
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b0ba      	sub	sp, #232	@ 0xe8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	695b      	ldr	r3, [r3, #20]
 8003e1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003e24:	2300      	movs	r3, #0
 8003e26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e2e:	f003 030f 	and.w	r3, r3, #15
 8003e32:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003e36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10f      	bne.n	8003e5e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e42:	f003 0320 	and.w	r3, r3, #32
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d009      	beq.n	8003e5e <HAL_UART_IRQHandler+0x66>
 8003e4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e4e:	f003 0320 	and.w	r3, r3, #32
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d003      	beq.n	8003e5e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 fb8a 	bl	8004570 <UART_Receive_IT>
      return;
 8003e5c:	e25b      	b.n	8004316 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003e5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	f000 80de 	beq.w	8004024 <HAL_UART_IRQHandler+0x22c>
 8003e68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e6c:	f003 0301 	and.w	r3, r3, #1
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d106      	bne.n	8003e82 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e78:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	f000 80d1 	beq.w	8004024 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e86:	f003 0301 	and.w	r3, r3, #1
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00b      	beq.n	8003ea6 <HAL_UART_IRQHandler+0xae>
 8003e8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d005      	beq.n	8003ea6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e9e:	f043 0201 	orr.w	r2, r3, #1
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ea6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eaa:	f003 0304 	and.w	r3, r3, #4
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00b      	beq.n	8003eca <HAL_UART_IRQHandler+0xd2>
 8003eb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d005      	beq.n	8003eca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ec2:	f043 0202 	orr.w	r2, r3, #2
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003eca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00b      	beq.n	8003eee <HAL_UART_IRQHandler+0xf6>
 8003ed6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003eda:	f003 0301 	and.w	r3, r3, #1
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d005      	beq.n	8003eee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ee6:	f043 0204 	orr.w	r2, r3, #4
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ef2:	f003 0308 	and.w	r3, r3, #8
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d011      	beq.n	8003f1e <HAL_UART_IRQHandler+0x126>
 8003efa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003efe:	f003 0320 	and.w	r3, r3, #32
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d105      	bne.n	8003f12 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d005      	beq.n	8003f1e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f16:	f043 0208 	orr.w	r2, r3, #8
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	f000 81f2 	beq.w	800430c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f2c:	f003 0320 	and.w	r3, r3, #32
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d008      	beq.n	8003f46 <HAL_UART_IRQHandler+0x14e>
 8003f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f38:	f003 0320 	and.w	r3, r3, #32
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d002      	beq.n	8003f46 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 fb15 	bl	8004570 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	bf14      	ite	ne
 8003f54:	2301      	movne	r3, #1
 8003f56:	2300      	moveq	r3, #0
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f62:	f003 0308 	and.w	r3, r3, #8
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d103      	bne.n	8003f72 <HAL_UART_IRQHandler+0x17a>
 8003f6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d04f      	beq.n	8004012 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 fa1f 	bl	80043b6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d041      	beq.n	800400a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	3314      	adds	r3, #20
 8003f8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f94:	e853 3f00 	ldrex	r3, [r3]
 8003f98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003f9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003fa0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fa4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	3314      	adds	r3, #20
 8003fae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003fb2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003fbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003fc2:	e841 2300 	strex	r3, r2, [r1]
 8003fc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003fca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d1d9      	bne.n	8003f86 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d013      	beq.n	8004002 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fde:	4a7e      	ldr	r2, [pc, #504]	@ (80041d8 <HAL_UART_IRQHandler+0x3e0>)
 8003fe0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7fd fd9e 	bl	8001b28 <HAL_DMA_Abort_IT>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d016      	beq.n	8004020 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ff6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ffc:	4610      	mov	r0, r2
 8003ffe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004000:	e00e      	b.n	8004020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 f98a 	bl	800431c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004008:	e00a      	b.n	8004020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 f986 	bl	800431c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004010:	e006      	b.n	8004020 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f982 	bl	800431c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800401e:	e175      	b.n	800430c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004020:	bf00      	nop
    return;
 8004022:	e173      	b.n	800430c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004028:	2b01      	cmp	r3, #1
 800402a:	f040 814f 	bne.w	80042cc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800402e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004032:	f003 0310 	and.w	r3, r3, #16
 8004036:	2b00      	cmp	r3, #0
 8004038:	f000 8148 	beq.w	80042cc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800403c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004040:	f003 0310 	and.w	r3, r3, #16
 8004044:	2b00      	cmp	r3, #0
 8004046:	f000 8141 	beq.w	80042cc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800404a:	2300      	movs	r3, #0
 800404c:	60bb      	str	r3, [r7, #8]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	60bb      	str	r3, [r7, #8]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	60bb      	str	r3, [r7, #8]
 800405e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800406a:	2b00      	cmp	r3, #0
 800406c:	f000 80b6 	beq.w	80041dc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800407c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 8145 	beq.w	8004310 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800408a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800408e:	429a      	cmp	r2, r3
 8004090:	f080 813e 	bcs.w	8004310 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800409a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	2b20      	cmp	r3, #32
 80040a4:	f000 8088 	beq.w	80041b8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	330c      	adds	r3, #12
 80040ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040b6:	e853 3f00 	ldrex	r3, [r3]
 80040ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80040be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040c6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	330c      	adds	r3, #12
 80040d0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80040d4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80040d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040dc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80040e0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80040e4:	e841 2300 	strex	r3, r2, [r1]
 80040e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80040ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d1d9      	bne.n	80040a8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	3314      	adds	r3, #20
 80040fa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040fe:	e853 3f00 	ldrex	r3, [r3]
 8004102:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004104:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004106:	f023 0301 	bic.w	r3, r3, #1
 800410a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	3314      	adds	r3, #20
 8004114:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004118:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800411c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800411e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004120:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004124:	e841 2300 	strex	r3, r2, [r1]
 8004128:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800412a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800412c:	2b00      	cmp	r3, #0
 800412e:	d1e1      	bne.n	80040f4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	3314      	adds	r3, #20
 8004136:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004138:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800413a:	e853 3f00 	ldrex	r3, [r3]
 800413e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004140:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004142:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004146:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	3314      	adds	r3, #20
 8004150:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004154:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004156:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004158:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800415a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800415c:	e841 2300 	strex	r3, r2, [r1]
 8004160:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004162:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004164:	2b00      	cmp	r3, #0
 8004166:	d1e3      	bne.n	8004130 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2220      	movs	r2, #32
 800416c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	330c      	adds	r3, #12
 800417c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800417e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004180:	e853 3f00 	ldrex	r3, [r3]
 8004184:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004186:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004188:	f023 0310 	bic.w	r3, r3, #16
 800418c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	330c      	adds	r3, #12
 8004196:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800419a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800419c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800419e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80041a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80041a2:	e841 2300 	strex	r3, r2, [r1]
 80041a6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80041a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d1e3      	bne.n	8004176 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7fd fc7d 	bl	8001ab2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2202      	movs	r2, #2
 80041bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	4619      	mov	r1, r3
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 f8ad 	bl	800432e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80041d4:	e09c      	b.n	8004310 <HAL_UART_IRQHandler+0x518>
 80041d6:	bf00      	nop
 80041d8:	0800447b 	.word	0x0800447b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f000 808e 	beq.w	8004314 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80041f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	f000 8089 	beq.w	8004314 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	330c      	adds	r3, #12
 8004208:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800420c:	e853 3f00 	ldrex	r3, [r3]
 8004210:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004212:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004214:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004218:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	330c      	adds	r3, #12
 8004222:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004226:	647a      	str	r2, [r7, #68]	@ 0x44
 8004228:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800422c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800422e:	e841 2300 	strex	r3, r2, [r1]
 8004232:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004234:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1e3      	bne.n	8004202 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	3314      	adds	r3, #20
 8004240:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004244:	e853 3f00 	ldrex	r3, [r3]
 8004248:	623b      	str	r3, [r7, #32]
   return(result);
 800424a:	6a3b      	ldr	r3, [r7, #32]
 800424c:	f023 0301 	bic.w	r3, r3, #1
 8004250:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	3314      	adds	r3, #20
 800425a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800425e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004260:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004262:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004264:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004266:	e841 2300 	strex	r3, r2, [r1]
 800426a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800426c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800426e:	2b00      	cmp	r3, #0
 8004270:	d1e3      	bne.n	800423a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2220      	movs	r2, #32
 8004276:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	330c      	adds	r3, #12
 8004286:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	e853 3f00 	ldrex	r3, [r3]
 800428e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f023 0310 	bic.w	r3, r3, #16
 8004296:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	330c      	adds	r3, #12
 80042a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80042a4:	61fa      	str	r2, [r7, #28]
 80042a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a8:	69b9      	ldr	r1, [r7, #24]
 80042aa:	69fa      	ldr	r2, [r7, #28]
 80042ac:	e841 2300 	strex	r3, r2, [r1]
 80042b0:	617b      	str	r3, [r7, #20]
   return(result);
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1e3      	bne.n	8004280 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2202      	movs	r2, #2
 80042bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80042be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80042c2:	4619      	mov	r1, r3
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f000 f832 	bl	800432e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80042ca:	e023      	b.n	8004314 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80042cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d009      	beq.n	80042ec <HAL_UART_IRQHandler+0x4f4>
 80042d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d003      	beq.n	80042ec <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 f8dc 	bl	80044a2 <UART_Transmit_IT>
    return;
 80042ea:	e014      	b.n	8004316 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80042ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d00e      	beq.n	8004316 <HAL_UART_IRQHandler+0x51e>
 80042f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004300:	2b00      	cmp	r3, #0
 8004302:	d008      	beq.n	8004316 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f000 f91b 	bl	8004540 <UART_EndTransmit_IT>
    return;
 800430a:	e004      	b.n	8004316 <HAL_UART_IRQHandler+0x51e>
    return;
 800430c:	bf00      	nop
 800430e:	e002      	b.n	8004316 <HAL_UART_IRQHandler+0x51e>
      return;
 8004310:	bf00      	nop
 8004312:	e000      	b.n	8004316 <HAL_UART_IRQHandler+0x51e>
      return;
 8004314:	bf00      	nop
  }
}
 8004316:	37e8      	adds	r7, #232	@ 0xe8
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	bc80      	pop	{r7}
 800432c:	4770      	bx	lr

0800432e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800432e:	b480      	push	{r7}
 8004330:	b083      	sub	sp, #12
 8004332:	af00      	add	r7, sp, #0
 8004334:	6078      	str	r0, [r7, #4]
 8004336:	460b      	mov	r3, r1
 8004338:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800433a:	bf00      	nop
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	bc80      	pop	{r7}
 8004342:	4770      	bx	lr

08004344 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004344:	b480      	push	{r7}
 8004346:	b085      	sub	sp, #20
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	4613      	mov	r3, r2
 8004350:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	68ba      	ldr	r2, [r7, #8]
 8004356:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	88fa      	ldrh	r2, [r7, #6]
 800435c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	88fa      	ldrh	r2, [r7, #6]
 8004362:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	2222      	movs	r2, #34	@ 0x22
 800436e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d007      	beq.n	800438a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	68da      	ldr	r2, [r3, #12]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004388:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	695a      	ldr	r2, [r3, #20]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f042 0201 	orr.w	r2, r2, #1
 8004398:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68da      	ldr	r2, [r3, #12]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f042 0220 	orr.w	r2, r2, #32
 80043a8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80043aa:	2300      	movs	r3, #0
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3714      	adds	r7, #20
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bc80      	pop	{r7}
 80043b4:	4770      	bx	lr

080043b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043b6:	b480      	push	{r7}
 80043b8:	b095      	sub	sp, #84	@ 0x54
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	330c      	adds	r3, #12
 80043c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043c8:	e853 3f00 	ldrex	r3, [r3]
 80043cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	330c      	adds	r3, #12
 80043dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043de:	643a      	str	r2, [r7, #64]	@ 0x40
 80043e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043e6:	e841 2300 	strex	r3, r2, [r1]
 80043ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1e5      	bne.n	80043be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	3314      	adds	r3, #20
 80043f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fa:	6a3b      	ldr	r3, [r7, #32]
 80043fc:	e853 3f00 	ldrex	r3, [r3]
 8004400:	61fb      	str	r3, [r7, #28]
   return(result);
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	f023 0301 	bic.w	r3, r3, #1
 8004408:	64bb      	str	r3, [r7, #72]	@ 0x48
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	3314      	adds	r3, #20
 8004410:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004412:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004414:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004416:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004418:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800441a:	e841 2300 	strex	r3, r2, [r1]
 800441e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1e5      	bne.n	80043f2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800442a:	2b01      	cmp	r3, #1
 800442c:	d119      	bne.n	8004462 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	330c      	adds	r3, #12
 8004434:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	e853 3f00 	ldrex	r3, [r3]
 800443c:	60bb      	str	r3, [r7, #8]
   return(result);
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	f023 0310 	bic.w	r3, r3, #16
 8004444:	647b      	str	r3, [r7, #68]	@ 0x44
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	330c      	adds	r3, #12
 800444c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800444e:	61ba      	str	r2, [r7, #24]
 8004450:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004452:	6979      	ldr	r1, [r7, #20]
 8004454:	69ba      	ldr	r2, [r7, #24]
 8004456:	e841 2300 	strex	r3, r2, [r1]
 800445a:	613b      	str	r3, [r7, #16]
   return(result);
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1e5      	bne.n	800442e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2220      	movs	r2, #32
 8004466:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004470:	bf00      	nop
 8004472:	3754      	adds	r7, #84	@ 0x54
 8004474:	46bd      	mov	sp, r7
 8004476:	bc80      	pop	{r7}
 8004478:	4770      	bx	lr

0800447a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800447a:	b580      	push	{r7, lr}
 800447c:	b084      	sub	sp, #16
 800447e:	af00      	add	r7, sp, #0
 8004480:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004486:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2200      	movs	r2, #0
 8004492:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004494:	68f8      	ldr	r0, [r7, #12]
 8004496:	f7ff ff41 	bl	800431c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800449a:	bf00      	nop
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80044a2:	b480      	push	{r7}
 80044a4:	b085      	sub	sp, #20
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b21      	cmp	r3, #33	@ 0x21
 80044b4:	d13e      	bne.n	8004534 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044be:	d114      	bne.n	80044ea <UART_Transmit_IT+0x48>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	691b      	ldr	r3, [r3, #16]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d110      	bne.n	80044ea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a1b      	ldr	r3, [r3, #32]
 80044cc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	881b      	ldrh	r3, [r3, #0]
 80044d2:	461a      	mov	r2, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044dc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	1c9a      	adds	r2, r3, #2
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	621a      	str	r2, [r3, #32]
 80044e8:	e008      	b.n	80044fc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a1b      	ldr	r3, [r3, #32]
 80044ee:	1c59      	adds	r1, r3, #1
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	6211      	str	r1, [r2, #32]
 80044f4:	781a      	ldrb	r2, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004500:	b29b      	uxth	r3, r3
 8004502:	3b01      	subs	r3, #1
 8004504:	b29b      	uxth	r3, r3
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	4619      	mov	r1, r3
 800450a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800450c:	2b00      	cmp	r3, #0
 800450e:	d10f      	bne.n	8004530 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	68da      	ldr	r2, [r3, #12]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800451e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	68da      	ldr	r2, [r3, #12]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800452e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004530:	2300      	movs	r3, #0
 8004532:	e000      	b.n	8004536 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004534:	2302      	movs	r3, #2
  }
}
 8004536:	4618      	mov	r0, r3
 8004538:	3714      	adds	r7, #20
 800453a:	46bd      	mov	sp, r7
 800453c:	bc80      	pop	{r7}
 800453e:	4770      	bx	lr

08004540 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	68da      	ldr	r2, [r3, #12]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004556:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2220      	movs	r2, #32
 800455c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f7fc f8dd 	bl	8000720 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3708      	adds	r7, #8
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b08c      	sub	sp, #48	@ 0x30
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800457e:	b2db      	uxtb	r3, r3
 8004580:	2b22      	cmp	r3, #34	@ 0x22
 8004582:	f040 80ae 	bne.w	80046e2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800458e:	d117      	bne.n	80045c0 <UART_Receive_IT+0x50>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	691b      	ldr	r3, [r3, #16]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d113      	bne.n	80045c0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004598:	2300      	movs	r3, #0
 800459a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045ae:	b29a      	uxth	r2, r3
 80045b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045b8:	1c9a      	adds	r2, r3, #2
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80045be:	e026      	b.n	800460e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045d2:	d007      	beq.n	80045e4 <UART_Receive_IT+0x74>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d10a      	bne.n	80045f2 <UART_Receive_IT+0x82>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	691b      	ldr	r3, [r3, #16]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d106      	bne.n	80045f2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	b2da      	uxtb	r2, r3
 80045ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ee:	701a      	strb	r2, [r3, #0]
 80045f0:	e008      	b.n	8004604 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045fe:	b2da      	uxtb	r2, r3
 8004600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004602:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004608:	1c5a      	adds	r2, r3, #1
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004612:	b29b      	uxth	r3, r3
 8004614:	3b01      	subs	r3, #1
 8004616:	b29b      	uxth	r3, r3
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	4619      	mov	r1, r3
 800461c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800461e:	2b00      	cmp	r3, #0
 8004620:	d15d      	bne.n	80046de <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68da      	ldr	r2, [r3, #12]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 0220 	bic.w	r2, r2, #32
 8004630:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	68da      	ldr	r2, [r3, #12]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004640:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	695a      	ldr	r2, [r3, #20]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 0201 	bic.w	r2, r2, #1
 8004650:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2220      	movs	r2, #32
 8004656:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004664:	2b01      	cmp	r3, #1
 8004666:	d135      	bne.n	80046d4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	330c      	adds	r3, #12
 8004674:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	e853 3f00 	ldrex	r3, [r3]
 800467c:	613b      	str	r3, [r7, #16]
   return(result);
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	f023 0310 	bic.w	r3, r3, #16
 8004684:	627b      	str	r3, [r7, #36]	@ 0x24
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	330c      	adds	r3, #12
 800468c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800468e:	623a      	str	r2, [r7, #32]
 8004690:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004692:	69f9      	ldr	r1, [r7, #28]
 8004694:	6a3a      	ldr	r2, [r7, #32]
 8004696:	e841 2300 	strex	r3, r2, [r1]
 800469a:	61bb      	str	r3, [r7, #24]
   return(result);
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d1e5      	bne.n	800466e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0310 	and.w	r3, r3, #16
 80046ac:	2b10      	cmp	r3, #16
 80046ae:	d10a      	bne.n	80046c6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80046b0:	2300      	movs	r3, #0
 80046b2:	60fb      	str	r3, [r7, #12]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	60fb      	str	r3, [r7, #12]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	60fb      	str	r3, [r7, #12]
 80046c4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80046ca:	4619      	mov	r1, r3
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f7ff fe2e 	bl	800432e <HAL_UARTEx_RxEventCallback>
 80046d2:	e002      	b.n	80046da <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f7fb fff7 	bl	80006c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80046da:	2300      	movs	r3, #0
 80046dc:	e002      	b.n	80046e4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80046de:	2300      	movs	r3, #0
 80046e0:	e000      	b.n	80046e4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80046e2:	2302      	movs	r3, #2
  }
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3730      	adds	r7, #48	@ 0x30
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}

080046ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	68da      	ldr	r2, [r3, #12]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	430a      	orrs	r2, r1
 8004708:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	689a      	ldr	r2, [r3, #8]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	431a      	orrs	r2, r3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	695b      	ldr	r3, [r3, #20]
 8004718:	4313      	orrs	r3, r2
 800471a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004726:	f023 030c 	bic.w	r3, r3, #12
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	6812      	ldr	r2, [r2, #0]
 800472e:	68b9      	ldr	r1, [r7, #8]
 8004730:	430b      	orrs	r3, r1
 8004732:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	699a      	ldr	r2, [r3, #24]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	430a      	orrs	r2, r1
 8004748:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a2c      	ldr	r2, [pc, #176]	@ (8004800 <UART_SetConfig+0x114>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d103      	bne.n	800475c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004754:	f7fe f814 	bl	8002780 <HAL_RCC_GetPCLK2Freq>
 8004758:	60f8      	str	r0, [r7, #12]
 800475a:	e002      	b.n	8004762 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800475c:	f7fd fffc 	bl	8002758 <HAL_RCC_GetPCLK1Freq>
 8004760:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004762:	68fa      	ldr	r2, [r7, #12]
 8004764:	4613      	mov	r3, r2
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	4413      	add	r3, r2
 800476a:	009a      	lsls	r2, r3, #2
 800476c:	441a      	add	r2, r3
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	fbb2 f3f3 	udiv	r3, r2, r3
 8004778:	4a22      	ldr	r2, [pc, #136]	@ (8004804 <UART_SetConfig+0x118>)
 800477a:	fba2 2303 	umull	r2, r3, r2, r3
 800477e:	095b      	lsrs	r3, r3, #5
 8004780:	0119      	lsls	r1, r3, #4
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	4613      	mov	r3, r2
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	4413      	add	r3, r2
 800478a:	009a      	lsls	r2, r3, #2
 800478c:	441a      	add	r2, r3
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	fbb2 f2f3 	udiv	r2, r2, r3
 8004798:	4b1a      	ldr	r3, [pc, #104]	@ (8004804 <UART_SetConfig+0x118>)
 800479a:	fba3 0302 	umull	r0, r3, r3, r2
 800479e:	095b      	lsrs	r3, r3, #5
 80047a0:	2064      	movs	r0, #100	@ 0x64
 80047a2:	fb00 f303 	mul.w	r3, r0, r3
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	011b      	lsls	r3, r3, #4
 80047aa:	3332      	adds	r3, #50	@ 0x32
 80047ac:	4a15      	ldr	r2, [pc, #84]	@ (8004804 <UART_SetConfig+0x118>)
 80047ae:	fba2 2303 	umull	r2, r3, r2, r3
 80047b2:	095b      	lsrs	r3, r3, #5
 80047b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047b8:	4419      	add	r1, r3
 80047ba:	68fa      	ldr	r2, [r7, #12]
 80047bc:	4613      	mov	r3, r2
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	4413      	add	r3, r2
 80047c2:	009a      	lsls	r2, r3, #2
 80047c4:	441a      	add	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80047d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004804 <UART_SetConfig+0x118>)
 80047d2:	fba3 0302 	umull	r0, r3, r3, r2
 80047d6:	095b      	lsrs	r3, r3, #5
 80047d8:	2064      	movs	r0, #100	@ 0x64
 80047da:	fb00 f303 	mul.w	r3, r0, r3
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	011b      	lsls	r3, r3, #4
 80047e2:	3332      	adds	r3, #50	@ 0x32
 80047e4:	4a07      	ldr	r2, [pc, #28]	@ (8004804 <UART_SetConfig+0x118>)
 80047e6:	fba2 2303 	umull	r2, r3, r2, r3
 80047ea:	095b      	lsrs	r3, r3, #5
 80047ec:	f003 020f 	and.w	r2, r3, #15
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	440a      	add	r2, r1
 80047f6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80047f8:	bf00      	nop
 80047fa:	3710      	adds	r7, #16
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	40013800 	.word	0x40013800
 8004804:	51eb851f 	.word	0x51eb851f

08004808 <atoi>:
 8004808:	220a      	movs	r2, #10
 800480a:	2100      	movs	r1, #0
 800480c:	f000 b87a 	b.w	8004904 <strtol>

08004810 <_strtol_l.constprop.0>:
 8004810:	2b24      	cmp	r3, #36	@ 0x24
 8004812:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004816:	4686      	mov	lr, r0
 8004818:	4690      	mov	r8, r2
 800481a:	d801      	bhi.n	8004820 <_strtol_l.constprop.0+0x10>
 800481c:	2b01      	cmp	r3, #1
 800481e:	d106      	bne.n	800482e <_strtol_l.constprop.0+0x1e>
 8004820:	f000 f93a 	bl	8004a98 <__errno>
 8004824:	2316      	movs	r3, #22
 8004826:	6003      	str	r3, [r0, #0]
 8004828:	2000      	movs	r0, #0
 800482a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800482e:	460d      	mov	r5, r1
 8004830:	4833      	ldr	r0, [pc, #204]	@ (8004900 <_strtol_l.constprop.0+0xf0>)
 8004832:	462a      	mov	r2, r5
 8004834:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004838:	5d06      	ldrb	r6, [r0, r4]
 800483a:	f016 0608 	ands.w	r6, r6, #8
 800483e:	d1f8      	bne.n	8004832 <_strtol_l.constprop.0+0x22>
 8004840:	2c2d      	cmp	r4, #45	@ 0x2d
 8004842:	d12d      	bne.n	80048a0 <_strtol_l.constprop.0+0x90>
 8004844:	2601      	movs	r6, #1
 8004846:	782c      	ldrb	r4, [r5, #0]
 8004848:	1c95      	adds	r5, r2, #2
 800484a:	f033 0210 	bics.w	r2, r3, #16
 800484e:	d109      	bne.n	8004864 <_strtol_l.constprop.0+0x54>
 8004850:	2c30      	cmp	r4, #48	@ 0x30
 8004852:	d12a      	bne.n	80048aa <_strtol_l.constprop.0+0x9a>
 8004854:	782a      	ldrb	r2, [r5, #0]
 8004856:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800485a:	2a58      	cmp	r2, #88	@ 0x58
 800485c:	d125      	bne.n	80048aa <_strtol_l.constprop.0+0x9a>
 800485e:	2310      	movs	r3, #16
 8004860:	786c      	ldrb	r4, [r5, #1]
 8004862:	3502      	adds	r5, #2
 8004864:	2200      	movs	r2, #0
 8004866:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800486a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800486e:	fbbc f9f3 	udiv	r9, ip, r3
 8004872:	4610      	mov	r0, r2
 8004874:	fb03 ca19 	mls	sl, r3, r9, ip
 8004878:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800487c:	2f09      	cmp	r7, #9
 800487e:	d81b      	bhi.n	80048b8 <_strtol_l.constprop.0+0xa8>
 8004880:	463c      	mov	r4, r7
 8004882:	42a3      	cmp	r3, r4
 8004884:	dd27      	ble.n	80048d6 <_strtol_l.constprop.0+0xc6>
 8004886:	1c57      	adds	r7, r2, #1
 8004888:	d007      	beq.n	800489a <_strtol_l.constprop.0+0x8a>
 800488a:	4581      	cmp	r9, r0
 800488c:	d320      	bcc.n	80048d0 <_strtol_l.constprop.0+0xc0>
 800488e:	d101      	bne.n	8004894 <_strtol_l.constprop.0+0x84>
 8004890:	45a2      	cmp	sl, r4
 8004892:	db1d      	blt.n	80048d0 <_strtol_l.constprop.0+0xc0>
 8004894:	2201      	movs	r2, #1
 8004896:	fb00 4003 	mla	r0, r0, r3, r4
 800489a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800489e:	e7eb      	b.n	8004878 <_strtol_l.constprop.0+0x68>
 80048a0:	2c2b      	cmp	r4, #43	@ 0x2b
 80048a2:	bf04      	itt	eq
 80048a4:	782c      	ldrbeq	r4, [r5, #0]
 80048a6:	1c95      	addeq	r5, r2, #2
 80048a8:	e7cf      	b.n	800484a <_strtol_l.constprop.0+0x3a>
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1da      	bne.n	8004864 <_strtol_l.constprop.0+0x54>
 80048ae:	2c30      	cmp	r4, #48	@ 0x30
 80048b0:	bf0c      	ite	eq
 80048b2:	2308      	moveq	r3, #8
 80048b4:	230a      	movne	r3, #10
 80048b6:	e7d5      	b.n	8004864 <_strtol_l.constprop.0+0x54>
 80048b8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80048bc:	2f19      	cmp	r7, #25
 80048be:	d801      	bhi.n	80048c4 <_strtol_l.constprop.0+0xb4>
 80048c0:	3c37      	subs	r4, #55	@ 0x37
 80048c2:	e7de      	b.n	8004882 <_strtol_l.constprop.0+0x72>
 80048c4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80048c8:	2f19      	cmp	r7, #25
 80048ca:	d804      	bhi.n	80048d6 <_strtol_l.constprop.0+0xc6>
 80048cc:	3c57      	subs	r4, #87	@ 0x57
 80048ce:	e7d8      	b.n	8004882 <_strtol_l.constprop.0+0x72>
 80048d0:	f04f 32ff 	mov.w	r2, #4294967295
 80048d4:	e7e1      	b.n	800489a <_strtol_l.constprop.0+0x8a>
 80048d6:	1c53      	adds	r3, r2, #1
 80048d8:	d108      	bne.n	80048ec <_strtol_l.constprop.0+0xdc>
 80048da:	2322      	movs	r3, #34	@ 0x22
 80048dc:	4660      	mov	r0, ip
 80048de:	f8ce 3000 	str.w	r3, [lr]
 80048e2:	f1b8 0f00 	cmp.w	r8, #0
 80048e6:	d0a0      	beq.n	800482a <_strtol_l.constprop.0+0x1a>
 80048e8:	1e69      	subs	r1, r5, #1
 80048ea:	e006      	b.n	80048fa <_strtol_l.constprop.0+0xea>
 80048ec:	b106      	cbz	r6, 80048f0 <_strtol_l.constprop.0+0xe0>
 80048ee:	4240      	negs	r0, r0
 80048f0:	f1b8 0f00 	cmp.w	r8, #0
 80048f4:	d099      	beq.n	800482a <_strtol_l.constprop.0+0x1a>
 80048f6:	2a00      	cmp	r2, #0
 80048f8:	d1f6      	bne.n	80048e8 <_strtol_l.constprop.0+0xd8>
 80048fa:	f8c8 1000 	str.w	r1, [r8]
 80048fe:	e794      	b.n	800482a <_strtol_l.constprop.0+0x1a>
 8004900:	080054af 	.word	0x080054af

08004904 <strtol>:
 8004904:	4613      	mov	r3, r2
 8004906:	460a      	mov	r2, r1
 8004908:	4601      	mov	r1, r0
 800490a:	4802      	ldr	r0, [pc, #8]	@ (8004914 <strtol+0x10>)
 800490c:	6800      	ldr	r0, [r0, #0]
 800490e:	f7ff bf7f 	b.w	8004810 <_strtol_l.constprop.0>
 8004912:	bf00      	nop
 8004914:	20000014 	.word	0x20000014

08004918 <_strtoul_l.constprop.0>:
 8004918:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800491c:	4686      	mov	lr, r0
 800491e:	460d      	mov	r5, r1
 8004920:	4e33      	ldr	r6, [pc, #204]	@ (80049f0 <_strtoul_l.constprop.0+0xd8>)
 8004922:	4628      	mov	r0, r5
 8004924:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004928:	5d37      	ldrb	r7, [r6, r4]
 800492a:	f017 0708 	ands.w	r7, r7, #8
 800492e:	d1f8      	bne.n	8004922 <_strtoul_l.constprop.0+0xa>
 8004930:	2c2d      	cmp	r4, #45	@ 0x2d
 8004932:	d12f      	bne.n	8004994 <_strtoul_l.constprop.0+0x7c>
 8004934:	2701      	movs	r7, #1
 8004936:	782c      	ldrb	r4, [r5, #0]
 8004938:	1c85      	adds	r5, r0, #2
 800493a:	f033 0010 	bics.w	r0, r3, #16
 800493e:	d109      	bne.n	8004954 <_strtoul_l.constprop.0+0x3c>
 8004940:	2c30      	cmp	r4, #48	@ 0x30
 8004942:	d12c      	bne.n	800499e <_strtoul_l.constprop.0+0x86>
 8004944:	7828      	ldrb	r0, [r5, #0]
 8004946:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800494a:	2858      	cmp	r0, #88	@ 0x58
 800494c:	d127      	bne.n	800499e <_strtoul_l.constprop.0+0x86>
 800494e:	2310      	movs	r3, #16
 8004950:	786c      	ldrb	r4, [r5, #1]
 8004952:	3502      	adds	r5, #2
 8004954:	f04f 38ff 	mov.w	r8, #4294967295
 8004958:	fbb8 f8f3 	udiv	r8, r8, r3
 800495c:	2600      	movs	r6, #0
 800495e:	fb03 f908 	mul.w	r9, r3, r8
 8004962:	4630      	mov	r0, r6
 8004964:	ea6f 0909 	mvn.w	r9, r9
 8004968:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800496c:	f1bc 0f09 	cmp.w	ip, #9
 8004970:	d81c      	bhi.n	80049ac <_strtoul_l.constprop.0+0x94>
 8004972:	4664      	mov	r4, ip
 8004974:	42a3      	cmp	r3, r4
 8004976:	dd2a      	ble.n	80049ce <_strtoul_l.constprop.0+0xb6>
 8004978:	f1b6 3fff 	cmp.w	r6, #4294967295
 800497c:	d007      	beq.n	800498e <_strtoul_l.constprop.0+0x76>
 800497e:	4580      	cmp	r8, r0
 8004980:	d322      	bcc.n	80049c8 <_strtoul_l.constprop.0+0xb0>
 8004982:	d101      	bne.n	8004988 <_strtoul_l.constprop.0+0x70>
 8004984:	45a1      	cmp	r9, r4
 8004986:	db1f      	blt.n	80049c8 <_strtoul_l.constprop.0+0xb0>
 8004988:	2601      	movs	r6, #1
 800498a:	fb00 4003 	mla	r0, r0, r3, r4
 800498e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004992:	e7e9      	b.n	8004968 <_strtoul_l.constprop.0+0x50>
 8004994:	2c2b      	cmp	r4, #43	@ 0x2b
 8004996:	bf04      	itt	eq
 8004998:	782c      	ldrbeq	r4, [r5, #0]
 800499a:	1c85      	addeq	r5, r0, #2
 800499c:	e7cd      	b.n	800493a <_strtoul_l.constprop.0+0x22>
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1d8      	bne.n	8004954 <_strtoul_l.constprop.0+0x3c>
 80049a2:	2c30      	cmp	r4, #48	@ 0x30
 80049a4:	bf0c      	ite	eq
 80049a6:	2308      	moveq	r3, #8
 80049a8:	230a      	movne	r3, #10
 80049aa:	e7d3      	b.n	8004954 <_strtoul_l.constprop.0+0x3c>
 80049ac:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80049b0:	f1bc 0f19 	cmp.w	ip, #25
 80049b4:	d801      	bhi.n	80049ba <_strtoul_l.constprop.0+0xa2>
 80049b6:	3c37      	subs	r4, #55	@ 0x37
 80049b8:	e7dc      	b.n	8004974 <_strtoul_l.constprop.0+0x5c>
 80049ba:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80049be:	f1bc 0f19 	cmp.w	ip, #25
 80049c2:	d804      	bhi.n	80049ce <_strtoul_l.constprop.0+0xb6>
 80049c4:	3c57      	subs	r4, #87	@ 0x57
 80049c6:	e7d5      	b.n	8004974 <_strtoul_l.constprop.0+0x5c>
 80049c8:	f04f 36ff 	mov.w	r6, #4294967295
 80049cc:	e7df      	b.n	800498e <_strtoul_l.constprop.0+0x76>
 80049ce:	1c73      	adds	r3, r6, #1
 80049d0:	d106      	bne.n	80049e0 <_strtoul_l.constprop.0+0xc8>
 80049d2:	2322      	movs	r3, #34	@ 0x22
 80049d4:	4630      	mov	r0, r6
 80049d6:	f8ce 3000 	str.w	r3, [lr]
 80049da:	b932      	cbnz	r2, 80049ea <_strtoul_l.constprop.0+0xd2>
 80049dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80049e0:	b107      	cbz	r7, 80049e4 <_strtoul_l.constprop.0+0xcc>
 80049e2:	4240      	negs	r0, r0
 80049e4:	2a00      	cmp	r2, #0
 80049e6:	d0f9      	beq.n	80049dc <_strtoul_l.constprop.0+0xc4>
 80049e8:	b106      	cbz	r6, 80049ec <_strtoul_l.constprop.0+0xd4>
 80049ea:	1e69      	subs	r1, r5, #1
 80049ec:	6011      	str	r1, [r2, #0]
 80049ee:	e7f5      	b.n	80049dc <_strtoul_l.constprop.0+0xc4>
 80049f0:	080054af 	.word	0x080054af

080049f4 <strtoul>:
 80049f4:	4613      	mov	r3, r2
 80049f6:	460a      	mov	r2, r1
 80049f8:	4601      	mov	r1, r0
 80049fa:	4802      	ldr	r0, [pc, #8]	@ (8004a04 <strtoul+0x10>)
 80049fc:	6800      	ldr	r0, [r0, #0]
 80049fe:	f7ff bf8b 	b.w	8004918 <_strtoul_l.constprop.0>
 8004a02:	bf00      	nop
 8004a04:	20000014 	.word	0x20000014

08004a08 <_vsiprintf_r>:
 8004a08:	b500      	push	{lr}
 8004a0a:	b09b      	sub	sp, #108	@ 0x6c
 8004a0c:	9100      	str	r1, [sp, #0]
 8004a0e:	9104      	str	r1, [sp, #16]
 8004a10:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004a14:	9105      	str	r1, [sp, #20]
 8004a16:	9102      	str	r1, [sp, #8]
 8004a18:	4905      	ldr	r1, [pc, #20]	@ (8004a30 <_vsiprintf_r+0x28>)
 8004a1a:	9103      	str	r1, [sp, #12]
 8004a1c:	4669      	mov	r1, sp
 8004a1e:	f000 f9c7 	bl	8004db0 <_svfiprintf_r>
 8004a22:	2200      	movs	r2, #0
 8004a24:	9b00      	ldr	r3, [sp, #0]
 8004a26:	701a      	strb	r2, [r3, #0]
 8004a28:	b01b      	add	sp, #108	@ 0x6c
 8004a2a:	f85d fb04 	ldr.w	pc, [sp], #4
 8004a2e:	bf00      	nop
 8004a30:	ffff0208 	.word	0xffff0208

08004a34 <vsiprintf>:
 8004a34:	4613      	mov	r3, r2
 8004a36:	460a      	mov	r2, r1
 8004a38:	4601      	mov	r1, r0
 8004a3a:	4802      	ldr	r0, [pc, #8]	@ (8004a44 <vsiprintf+0x10>)
 8004a3c:	6800      	ldr	r0, [r0, #0]
 8004a3e:	f7ff bfe3 	b.w	8004a08 <_vsiprintf_r>
 8004a42:	bf00      	nop
 8004a44:	20000014 	.word	0x20000014

08004a48 <memset>:
 8004a48:	4603      	mov	r3, r0
 8004a4a:	4402      	add	r2, r0
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d100      	bne.n	8004a52 <memset+0xa>
 8004a50:	4770      	bx	lr
 8004a52:	f803 1b01 	strb.w	r1, [r3], #1
 8004a56:	e7f9      	b.n	8004a4c <memset+0x4>

08004a58 <strchr>:
 8004a58:	4603      	mov	r3, r0
 8004a5a:	b2c9      	uxtb	r1, r1
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a62:	b112      	cbz	r2, 8004a6a <strchr+0x12>
 8004a64:	428a      	cmp	r2, r1
 8004a66:	d1f9      	bne.n	8004a5c <strchr+0x4>
 8004a68:	4770      	bx	lr
 8004a6a:	2900      	cmp	r1, #0
 8004a6c:	bf18      	it	ne
 8004a6e:	2000      	movne	r0, #0
 8004a70:	4770      	bx	lr

08004a72 <strncmp>:
 8004a72:	b510      	push	{r4, lr}
 8004a74:	b16a      	cbz	r2, 8004a92 <strncmp+0x20>
 8004a76:	3901      	subs	r1, #1
 8004a78:	1884      	adds	r4, r0, r2
 8004a7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a7e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d103      	bne.n	8004a8e <strncmp+0x1c>
 8004a86:	42a0      	cmp	r0, r4
 8004a88:	d001      	beq.n	8004a8e <strncmp+0x1c>
 8004a8a:	2a00      	cmp	r2, #0
 8004a8c:	d1f5      	bne.n	8004a7a <strncmp+0x8>
 8004a8e:	1ad0      	subs	r0, r2, r3
 8004a90:	bd10      	pop	{r4, pc}
 8004a92:	4610      	mov	r0, r2
 8004a94:	e7fc      	b.n	8004a90 <strncmp+0x1e>
	...

08004a98 <__errno>:
 8004a98:	4b01      	ldr	r3, [pc, #4]	@ (8004aa0 <__errno+0x8>)
 8004a9a:	6818      	ldr	r0, [r3, #0]
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	20000014 	.word	0x20000014

08004aa4 <__libc_init_array>:
 8004aa4:	b570      	push	{r4, r5, r6, lr}
 8004aa6:	2600      	movs	r6, #0
 8004aa8:	4d0c      	ldr	r5, [pc, #48]	@ (8004adc <__libc_init_array+0x38>)
 8004aaa:	4c0d      	ldr	r4, [pc, #52]	@ (8004ae0 <__libc_init_array+0x3c>)
 8004aac:	1b64      	subs	r4, r4, r5
 8004aae:	10a4      	asrs	r4, r4, #2
 8004ab0:	42a6      	cmp	r6, r4
 8004ab2:	d109      	bne.n	8004ac8 <__libc_init_array+0x24>
 8004ab4:	f000 fc78 	bl	80053a8 <_init>
 8004ab8:	2600      	movs	r6, #0
 8004aba:	4d0a      	ldr	r5, [pc, #40]	@ (8004ae4 <__libc_init_array+0x40>)
 8004abc:	4c0a      	ldr	r4, [pc, #40]	@ (8004ae8 <__libc_init_array+0x44>)
 8004abe:	1b64      	subs	r4, r4, r5
 8004ac0:	10a4      	asrs	r4, r4, #2
 8004ac2:	42a6      	cmp	r6, r4
 8004ac4:	d105      	bne.n	8004ad2 <__libc_init_array+0x2e>
 8004ac6:	bd70      	pop	{r4, r5, r6, pc}
 8004ac8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004acc:	4798      	blx	r3
 8004ace:	3601      	adds	r6, #1
 8004ad0:	e7ee      	b.n	8004ab0 <__libc_init_array+0xc>
 8004ad2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ad6:	4798      	blx	r3
 8004ad8:	3601      	adds	r6, #1
 8004ada:	e7f2      	b.n	8004ac2 <__libc_init_array+0x1e>
 8004adc:	080055ec 	.word	0x080055ec
 8004ae0:	080055ec 	.word	0x080055ec
 8004ae4:	080055ec 	.word	0x080055ec
 8004ae8:	080055f0 	.word	0x080055f0

08004aec <__retarget_lock_acquire_recursive>:
 8004aec:	4770      	bx	lr

08004aee <__retarget_lock_release_recursive>:
 8004aee:	4770      	bx	lr

08004af0 <memcpy>:
 8004af0:	440a      	add	r2, r1
 8004af2:	4291      	cmp	r1, r2
 8004af4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004af8:	d100      	bne.n	8004afc <memcpy+0xc>
 8004afa:	4770      	bx	lr
 8004afc:	b510      	push	{r4, lr}
 8004afe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b02:	4291      	cmp	r1, r2
 8004b04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b08:	d1f9      	bne.n	8004afe <memcpy+0xe>
 8004b0a:	bd10      	pop	{r4, pc}

08004b0c <_free_r>:
 8004b0c:	b538      	push	{r3, r4, r5, lr}
 8004b0e:	4605      	mov	r5, r0
 8004b10:	2900      	cmp	r1, #0
 8004b12:	d040      	beq.n	8004b96 <_free_r+0x8a>
 8004b14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b18:	1f0c      	subs	r4, r1, #4
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	bfb8      	it	lt
 8004b1e:	18e4      	addlt	r4, r4, r3
 8004b20:	f000 f8de 	bl	8004ce0 <__malloc_lock>
 8004b24:	4a1c      	ldr	r2, [pc, #112]	@ (8004b98 <_free_r+0x8c>)
 8004b26:	6813      	ldr	r3, [r2, #0]
 8004b28:	b933      	cbnz	r3, 8004b38 <_free_r+0x2c>
 8004b2a:	6063      	str	r3, [r4, #4]
 8004b2c:	6014      	str	r4, [r2, #0]
 8004b2e:	4628      	mov	r0, r5
 8004b30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b34:	f000 b8da 	b.w	8004cec <__malloc_unlock>
 8004b38:	42a3      	cmp	r3, r4
 8004b3a:	d908      	bls.n	8004b4e <_free_r+0x42>
 8004b3c:	6820      	ldr	r0, [r4, #0]
 8004b3e:	1821      	adds	r1, r4, r0
 8004b40:	428b      	cmp	r3, r1
 8004b42:	bf01      	itttt	eq
 8004b44:	6819      	ldreq	r1, [r3, #0]
 8004b46:	685b      	ldreq	r3, [r3, #4]
 8004b48:	1809      	addeq	r1, r1, r0
 8004b4a:	6021      	streq	r1, [r4, #0]
 8004b4c:	e7ed      	b.n	8004b2a <_free_r+0x1e>
 8004b4e:	461a      	mov	r2, r3
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	b10b      	cbz	r3, 8004b58 <_free_r+0x4c>
 8004b54:	42a3      	cmp	r3, r4
 8004b56:	d9fa      	bls.n	8004b4e <_free_r+0x42>
 8004b58:	6811      	ldr	r1, [r2, #0]
 8004b5a:	1850      	adds	r0, r2, r1
 8004b5c:	42a0      	cmp	r0, r4
 8004b5e:	d10b      	bne.n	8004b78 <_free_r+0x6c>
 8004b60:	6820      	ldr	r0, [r4, #0]
 8004b62:	4401      	add	r1, r0
 8004b64:	1850      	adds	r0, r2, r1
 8004b66:	4283      	cmp	r3, r0
 8004b68:	6011      	str	r1, [r2, #0]
 8004b6a:	d1e0      	bne.n	8004b2e <_free_r+0x22>
 8004b6c:	6818      	ldr	r0, [r3, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	4408      	add	r0, r1
 8004b72:	6010      	str	r0, [r2, #0]
 8004b74:	6053      	str	r3, [r2, #4]
 8004b76:	e7da      	b.n	8004b2e <_free_r+0x22>
 8004b78:	d902      	bls.n	8004b80 <_free_r+0x74>
 8004b7a:	230c      	movs	r3, #12
 8004b7c:	602b      	str	r3, [r5, #0]
 8004b7e:	e7d6      	b.n	8004b2e <_free_r+0x22>
 8004b80:	6820      	ldr	r0, [r4, #0]
 8004b82:	1821      	adds	r1, r4, r0
 8004b84:	428b      	cmp	r3, r1
 8004b86:	bf01      	itttt	eq
 8004b88:	6819      	ldreq	r1, [r3, #0]
 8004b8a:	685b      	ldreq	r3, [r3, #4]
 8004b8c:	1809      	addeq	r1, r1, r0
 8004b8e:	6021      	streq	r1, [r4, #0]
 8004b90:	6063      	str	r3, [r4, #4]
 8004b92:	6054      	str	r4, [r2, #4]
 8004b94:	e7cb      	b.n	8004b2e <_free_r+0x22>
 8004b96:	bd38      	pop	{r3, r4, r5, pc}
 8004b98:	20001464 	.word	0x20001464

08004b9c <sbrk_aligned>:
 8004b9c:	b570      	push	{r4, r5, r6, lr}
 8004b9e:	4e0f      	ldr	r6, [pc, #60]	@ (8004bdc <sbrk_aligned+0x40>)
 8004ba0:	460c      	mov	r4, r1
 8004ba2:	6831      	ldr	r1, [r6, #0]
 8004ba4:	4605      	mov	r5, r0
 8004ba6:	b911      	cbnz	r1, 8004bae <sbrk_aligned+0x12>
 8004ba8:	f000 fbaa 	bl	8005300 <_sbrk_r>
 8004bac:	6030      	str	r0, [r6, #0]
 8004bae:	4621      	mov	r1, r4
 8004bb0:	4628      	mov	r0, r5
 8004bb2:	f000 fba5 	bl	8005300 <_sbrk_r>
 8004bb6:	1c43      	adds	r3, r0, #1
 8004bb8:	d103      	bne.n	8004bc2 <sbrk_aligned+0x26>
 8004bba:	f04f 34ff 	mov.w	r4, #4294967295
 8004bbe:	4620      	mov	r0, r4
 8004bc0:	bd70      	pop	{r4, r5, r6, pc}
 8004bc2:	1cc4      	adds	r4, r0, #3
 8004bc4:	f024 0403 	bic.w	r4, r4, #3
 8004bc8:	42a0      	cmp	r0, r4
 8004bca:	d0f8      	beq.n	8004bbe <sbrk_aligned+0x22>
 8004bcc:	1a21      	subs	r1, r4, r0
 8004bce:	4628      	mov	r0, r5
 8004bd0:	f000 fb96 	bl	8005300 <_sbrk_r>
 8004bd4:	3001      	adds	r0, #1
 8004bd6:	d1f2      	bne.n	8004bbe <sbrk_aligned+0x22>
 8004bd8:	e7ef      	b.n	8004bba <sbrk_aligned+0x1e>
 8004bda:	bf00      	nop
 8004bdc:	20001460 	.word	0x20001460

08004be0 <_malloc_r>:
 8004be0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004be4:	1ccd      	adds	r5, r1, #3
 8004be6:	f025 0503 	bic.w	r5, r5, #3
 8004bea:	3508      	adds	r5, #8
 8004bec:	2d0c      	cmp	r5, #12
 8004bee:	bf38      	it	cc
 8004bf0:	250c      	movcc	r5, #12
 8004bf2:	2d00      	cmp	r5, #0
 8004bf4:	4606      	mov	r6, r0
 8004bf6:	db01      	blt.n	8004bfc <_malloc_r+0x1c>
 8004bf8:	42a9      	cmp	r1, r5
 8004bfa:	d904      	bls.n	8004c06 <_malloc_r+0x26>
 8004bfc:	230c      	movs	r3, #12
 8004bfe:	6033      	str	r3, [r6, #0]
 8004c00:	2000      	movs	r0, #0
 8004c02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004cdc <_malloc_r+0xfc>
 8004c0a:	f000 f869 	bl	8004ce0 <__malloc_lock>
 8004c0e:	f8d8 3000 	ldr.w	r3, [r8]
 8004c12:	461c      	mov	r4, r3
 8004c14:	bb44      	cbnz	r4, 8004c68 <_malloc_r+0x88>
 8004c16:	4629      	mov	r1, r5
 8004c18:	4630      	mov	r0, r6
 8004c1a:	f7ff ffbf 	bl	8004b9c <sbrk_aligned>
 8004c1e:	1c43      	adds	r3, r0, #1
 8004c20:	4604      	mov	r4, r0
 8004c22:	d158      	bne.n	8004cd6 <_malloc_r+0xf6>
 8004c24:	f8d8 4000 	ldr.w	r4, [r8]
 8004c28:	4627      	mov	r7, r4
 8004c2a:	2f00      	cmp	r7, #0
 8004c2c:	d143      	bne.n	8004cb6 <_malloc_r+0xd6>
 8004c2e:	2c00      	cmp	r4, #0
 8004c30:	d04b      	beq.n	8004cca <_malloc_r+0xea>
 8004c32:	6823      	ldr	r3, [r4, #0]
 8004c34:	4639      	mov	r1, r7
 8004c36:	4630      	mov	r0, r6
 8004c38:	eb04 0903 	add.w	r9, r4, r3
 8004c3c:	f000 fb60 	bl	8005300 <_sbrk_r>
 8004c40:	4581      	cmp	r9, r0
 8004c42:	d142      	bne.n	8004cca <_malloc_r+0xea>
 8004c44:	6821      	ldr	r1, [r4, #0]
 8004c46:	4630      	mov	r0, r6
 8004c48:	1a6d      	subs	r5, r5, r1
 8004c4a:	4629      	mov	r1, r5
 8004c4c:	f7ff ffa6 	bl	8004b9c <sbrk_aligned>
 8004c50:	3001      	adds	r0, #1
 8004c52:	d03a      	beq.n	8004cca <_malloc_r+0xea>
 8004c54:	6823      	ldr	r3, [r4, #0]
 8004c56:	442b      	add	r3, r5
 8004c58:	6023      	str	r3, [r4, #0]
 8004c5a:	f8d8 3000 	ldr.w	r3, [r8]
 8004c5e:	685a      	ldr	r2, [r3, #4]
 8004c60:	bb62      	cbnz	r2, 8004cbc <_malloc_r+0xdc>
 8004c62:	f8c8 7000 	str.w	r7, [r8]
 8004c66:	e00f      	b.n	8004c88 <_malloc_r+0xa8>
 8004c68:	6822      	ldr	r2, [r4, #0]
 8004c6a:	1b52      	subs	r2, r2, r5
 8004c6c:	d420      	bmi.n	8004cb0 <_malloc_r+0xd0>
 8004c6e:	2a0b      	cmp	r2, #11
 8004c70:	d917      	bls.n	8004ca2 <_malloc_r+0xc2>
 8004c72:	1961      	adds	r1, r4, r5
 8004c74:	42a3      	cmp	r3, r4
 8004c76:	6025      	str	r5, [r4, #0]
 8004c78:	bf18      	it	ne
 8004c7a:	6059      	strne	r1, [r3, #4]
 8004c7c:	6863      	ldr	r3, [r4, #4]
 8004c7e:	bf08      	it	eq
 8004c80:	f8c8 1000 	streq.w	r1, [r8]
 8004c84:	5162      	str	r2, [r4, r5]
 8004c86:	604b      	str	r3, [r1, #4]
 8004c88:	4630      	mov	r0, r6
 8004c8a:	f000 f82f 	bl	8004cec <__malloc_unlock>
 8004c8e:	f104 000b 	add.w	r0, r4, #11
 8004c92:	1d23      	adds	r3, r4, #4
 8004c94:	f020 0007 	bic.w	r0, r0, #7
 8004c98:	1ac2      	subs	r2, r0, r3
 8004c9a:	bf1c      	itt	ne
 8004c9c:	1a1b      	subne	r3, r3, r0
 8004c9e:	50a3      	strne	r3, [r4, r2]
 8004ca0:	e7af      	b.n	8004c02 <_malloc_r+0x22>
 8004ca2:	6862      	ldr	r2, [r4, #4]
 8004ca4:	42a3      	cmp	r3, r4
 8004ca6:	bf0c      	ite	eq
 8004ca8:	f8c8 2000 	streq.w	r2, [r8]
 8004cac:	605a      	strne	r2, [r3, #4]
 8004cae:	e7eb      	b.n	8004c88 <_malloc_r+0xa8>
 8004cb0:	4623      	mov	r3, r4
 8004cb2:	6864      	ldr	r4, [r4, #4]
 8004cb4:	e7ae      	b.n	8004c14 <_malloc_r+0x34>
 8004cb6:	463c      	mov	r4, r7
 8004cb8:	687f      	ldr	r7, [r7, #4]
 8004cba:	e7b6      	b.n	8004c2a <_malloc_r+0x4a>
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	42a3      	cmp	r3, r4
 8004cc2:	d1fb      	bne.n	8004cbc <_malloc_r+0xdc>
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	6053      	str	r3, [r2, #4]
 8004cc8:	e7de      	b.n	8004c88 <_malloc_r+0xa8>
 8004cca:	230c      	movs	r3, #12
 8004ccc:	4630      	mov	r0, r6
 8004cce:	6033      	str	r3, [r6, #0]
 8004cd0:	f000 f80c 	bl	8004cec <__malloc_unlock>
 8004cd4:	e794      	b.n	8004c00 <_malloc_r+0x20>
 8004cd6:	6005      	str	r5, [r0, #0]
 8004cd8:	e7d6      	b.n	8004c88 <_malloc_r+0xa8>
 8004cda:	bf00      	nop
 8004cdc:	20001464 	.word	0x20001464

08004ce0 <__malloc_lock>:
 8004ce0:	4801      	ldr	r0, [pc, #4]	@ (8004ce8 <__malloc_lock+0x8>)
 8004ce2:	f7ff bf03 	b.w	8004aec <__retarget_lock_acquire_recursive>
 8004ce6:	bf00      	nop
 8004ce8:	2000145c 	.word	0x2000145c

08004cec <__malloc_unlock>:
 8004cec:	4801      	ldr	r0, [pc, #4]	@ (8004cf4 <__malloc_unlock+0x8>)
 8004cee:	f7ff befe 	b.w	8004aee <__retarget_lock_release_recursive>
 8004cf2:	bf00      	nop
 8004cf4:	2000145c 	.word	0x2000145c

08004cf8 <__ssputs_r>:
 8004cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cfc:	461f      	mov	r7, r3
 8004cfe:	688e      	ldr	r6, [r1, #8]
 8004d00:	4682      	mov	sl, r0
 8004d02:	42be      	cmp	r6, r7
 8004d04:	460c      	mov	r4, r1
 8004d06:	4690      	mov	r8, r2
 8004d08:	680b      	ldr	r3, [r1, #0]
 8004d0a:	d82d      	bhi.n	8004d68 <__ssputs_r+0x70>
 8004d0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004d10:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004d14:	d026      	beq.n	8004d64 <__ssputs_r+0x6c>
 8004d16:	6965      	ldr	r5, [r4, #20]
 8004d18:	6909      	ldr	r1, [r1, #16]
 8004d1a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004d1e:	eba3 0901 	sub.w	r9, r3, r1
 8004d22:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004d26:	1c7b      	adds	r3, r7, #1
 8004d28:	444b      	add	r3, r9
 8004d2a:	106d      	asrs	r5, r5, #1
 8004d2c:	429d      	cmp	r5, r3
 8004d2e:	bf38      	it	cc
 8004d30:	461d      	movcc	r5, r3
 8004d32:	0553      	lsls	r3, r2, #21
 8004d34:	d527      	bpl.n	8004d86 <__ssputs_r+0x8e>
 8004d36:	4629      	mov	r1, r5
 8004d38:	f7ff ff52 	bl	8004be0 <_malloc_r>
 8004d3c:	4606      	mov	r6, r0
 8004d3e:	b360      	cbz	r0, 8004d9a <__ssputs_r+0xa2>
 8004d40:	464a      	mov	r2, r9
 8004d42:	6921      	ldr	r1, [r4, #16]
 8004d44:	f7ff fed4 	bl	8004af0 <memcpy>
 8004d48:	89a3      	ldrh	r3, [r4, #12]
 8004d4a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004d4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d52:	81a3      	strh	r3, [r4, #12]
 8004d54:	6126      	str	r6, [r4, #16]
 8004d56:	444e      	add	r6, r9
 8004d58:	6026      	str	r6, [r4, #0]
 8004d5a:	463e      	mov	r6, r7
 8004d5c:	6165      	str	r5, [r4, #20]
 8004d5e:	eba5 0509 	sub.w	r5, r5, r9
 8004d62:	60a5      	str	r5, [r4, #8]
 8004d64:	42be      	cmp	r6, r7
 8004d66:	d900      	bls.n	8004d6a <__ssputs_r+0x72>
 8004d68:	463e      	mov	r6, r7
 8004d6a:	4632      	mov	r2, r6
 8004d6c:	4641      	mov	r1, r8
 8004d6e:	6820      	ldr	r0, [r4, #0]
 8004d70:	f000 faac 	bl	80052cc <memmove>
 8004d74:	2000      	movs	r0, #0
 8004d76:	68a3      	ldr	r3, [r4, #8]
 8004d78:	1b9b      	subs	r3, r3, r6
 8004d7a:	60a3      	str	r3, [r4, #8]
 8004d7c:	6823      	ldr	r3, [r4, #0]
 8004d7e:	4433      	add	r3, r6
 8004d80:	6023      	str	r3, [r4, #0]
 8004d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d86:	462a      	mov	r2, r5
 8004d88:	f000 fad8 	bl	800533c <_realloc_r>
 8004d8c:	4606      	mov	r6, r0
 8004d8e:	2800      	cmp	r0, #0
 8004d90:	d1e0      	bne.n	8004d54 <__ssputs_r+0x5c>
 8004d92:	4650      	mov	r0, sl
 8004d94:	6921      	ldr	r1, [r4, #16]
 8004d96:	f7ff feb9 	bl	8004b0c <_free_r>
 8004d9a:	230c      	movs	r3, #12
 8004d9c:	f8ca 3000 	str.w	r3, [sl]
 8004da0:	89a3      	ldrh	r3, [r4, #12]
 8004da2:	f04f 30ff 	mov.w	r0, #4294967295
 8004da6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004daa:	81a3      	strh	r3, [r4, #12]
 8004dac:	e7e9      	b.n	8004d82 <__ssputs_r+0x8a>
	...

08004db0 <_svfiprintf_r>:
 8004db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004db4:	4698      	mov	r8, r3
 8004db6:	898b      	ldrh	r3, [r1, #12]
 8004db8:	4607      	mov	r7, r0
 8004dba:	061b      	lsls	r3, r3, #24
 8004dbc:	460d      	mov	r5, r1
 8004dbe:	4614      	mov	r4, r2
 8004dc0:	b09d      	sub	sp, #116	@ 0x74
 8004dc2:	d510      	bpl.n	8004de6 <_svfiprintf_r+0x36>
 8004dc4:	690b      	ldr	r3, [r1, #16]
 8004dc6:	b973      	cbnz	r3, 8004de6 <_svfiprintf_r+0x36>
 8004dc8:	2140      	movs	r1, #64	@ 0x40
 8004dca:	f7ff ff09 	bl	8004be0 <_malloc_r>
 8004dce:	6028      	str	r0, [r5, #0]
 8004dd0:	6128      	str	r0, [r5, #16]
 8004dd2:	b930      	cbnz	r0, 8004de2 <_svfiprintf_r+0x32>
 8004dd4:	230c      	movs	r3, #12
 8004dd6:	603b      	str	r3, [r7, #0]
 8004dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ddc:	b01d      	add	sp, #116	@ 0x74
 8004dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004de2:	2340      	movs	r3, #64	@ 0x40
 8004de4:	616b      	str	r3, [r5, #20]
 8004de6:	2300      	movs	r3, #0
 8004de8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dea:	2320      	movs	r3, #32
 8004dec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004df0:	2330      	movs	r3, #48	@ 0x30
 8004df2:	f04f 0901 	mov.w	r9, #1
 8004df6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004dfa:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004f94 <_svfiprintf_r+0x1e4>
 8004dfe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004e02:	4623      	mov	r3, r4
 8004e04:	469a      	mov	sl, r3
 8004e06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e0a:	b10a      	cbz	r2, 8004e10 <_svfiprintf_r+0x60>
 8004e0c:	2a25      	cmp	r2, #37	@ 0x25
 8004e0e:	d1f9      	bne.n	8004e04 <_svfiprintf_r+0x54>
 8004e10:	ebba 0b04 	subs.w	fp, sl, r4
 8004e14:	d00b      	beq.n	8004e2e <_svfiprintf_r+0x7e>
 8004e16:	465b      	mov	r3, fp
 8004e18:	4622      	mov	r2, r4
 8004e1a:	4629      	mov	r1, r5
 8004e1c:	4638      	mov	r0, r7
 8004e1e:	f7ff ff6b 	bl	8004cf8 <__ssputs_r>
 8004e22:	3001      	adds	r0, #1
 8004e24:	f000 80a7 	beq.w	8004f76 <_svfiprintf_r+0x1c6>
 8004e28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e2a:	445a      	add	r2, fp
 8004e2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e2e:	f89a 3000 	ldrb.w	r3, [sl]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	f000 809f 	beq.w	8004f76 <_svfiprintf_r+0x1c6>
 8004e38:	2300      	movs	r3, #0
 8004e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8004e3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e42:	f10a 0a01 	add.w	sl, sl, #1
 8004e46:	9304      	str	r3, [sp, #16]
 8004e48:	9307      	str	r3, [sp, #28]
 8004e4a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004e4e:	931a      	str	r3, [sp, #104]	@ 0x68
 8004e50:	4654      	mov	r4, sl
 8004e52:	2205      	movs	r2, #5
 8004e54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e58:	484e      	ldr	r0, [pc, #312]	@ (8004f94 <_svfiprintf_r+0x1e4>)
 8004e5a:	f000 fa61 	bl	8005320 <memchr>
 8004e5e:	9a04      	ldr	r2, [sp, #16]
 8004e60:	b9d8      	cbnz	r0, 8004e9a <_svfiprintf_r+0xea>
 8004e62:	06d0      	lsls	r0, r2, #27
 8004e64:	bf44      	itt	mi
 8004e66:	2320      	movmi	r3, #32
 8004e68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e6c:	0711      	lsls	r1, r2, #28
 8004e6e:	bf44      	itt	mi
 8004e70:	232b      	movmi	r3, #43	@ 0x2b
 8004e72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e76:	f89a 3000 	ldrb.w	r3, [sl]
 8004e7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e7c:	d015      	beq.n	8004eaa <_svfiprintf_r+0xfa>
 8004e7e:	4654      	mov	r4, sl
 8004e80:	2000      	movs	r0, #0
 8004e82:	f04f 0c0a 	mov.w	ip, #10
 8004e86:	9a07      	ldr	r2, [sp, #28]
 8004e88:	4621      	mov	r1, r4
 8004e8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e8e:	3b30      	subs	r3, #48	@ 0x30
 8004e90:	2b09      	cmp	r3, #9
 8004e92:	d94b      	bls.n	8004f2c <_svfiprintf_r+0x17c>
 8004e94:	b1b0      	cbz	r0, 8004ec4 <_svfiprintf_r+0x114>
 8004e96:	9207      	str	r2, [sp, #28]
 8004e98:	e014      	b.n	8004ec4 <_svfiprintf_r+0x114>
 8004e9a:	eba0 0308 	sub.w	r3, r0, r8
 8004e9e:	fa09 f303 	lsl.w	r3, r9, r3
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	46a2      	mov	sl, r4
 8004ea6:	9304      	str	r3, [sp, #16]
 8004ea8:	e7d2      	b.n	8004e50 <_svfiprintf_r+0xa0>
 8004eaa:	9b03      	ldr	r3, [sp, #12]
 8004eac:	1d19      	adds	r1, r3, #4
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	9103      	str	r1, [sp, #12]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	bfbb      	ittet	lt
 8004eb6:	425b      	neglt	r3, r3
 8004eb8:	f042 0202 	orrlt.w	r2, r2, #2
 8004ebc:	9307      	strge	r3, [sp, #28]
 8004ebe:	9307      	strlt	r3, [sp, #28]
 8004ec0:	bfb8      	it	lt
 8004ec2:	9204      	strlt	r2, [sp, #16]
 8004ec4:	7823      	ldrb	r3, [r4, #0]
 8004ec6:	2b2e      	cmp	r3, #46	@ 0x2e
 8004ec8:	d10a      	bne.n	8004ee0 <_svfiprintf_r+0x130>
 8004eca:	7863      	ldrb	r3, [r4, #1]
 8004ecc:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ece:	d132      	bne.n	8004f36 <_svfiprintf_r+0x186>
 8004ed0:	9b03      	ldr	r3, [sp, #12]
 8004ed2:	3402      	adds	r4, #2
 8004ed4:	1d1a      	adds	r2, r3, #4
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	9203      	str	r2, [sp, #12]
 8004eda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004ede:	9305      	str	r3, [sp, #20]
 8004ee0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004f98 <_svfiprintf_r+0x1e8>
 8004ee4:	2203      	movs	r2, #3
 8004ee6:	4650      	mov	r0, sl
 8004ee8:	7821      	ldrb	r1, [r4, #0]
 8004eea:	f000 fa19 	bl	8005320 <memchr>
 8004eee:	b138      	cbz	r0, 8004f00 <_svfiprintf_r+0x150>
 8004ef0:	2240      	movs	r2, #64	@ 0x40
 8004ef2:	9b04      	ldr	r3, [sp, #16]
 8004ef4:	eba0 000a 	sub.w	r0, r0, sl
 8004ef8:	4082      	lsls	r2, r0
 8004efa:	4313      	orrs	r3, r2
 8004efc:	3401      	adds	r4, #1
 8004efe:	9304      	str	r3, [sp, #16]
 8004f00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f04:	2206      	movs	r2, #6
 8004f06:	4825      	ldr	r0, [pc, #148]	@ (8004f9c <_svfiprintf_r+0x1ec>)
 8004f08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004f0c:	f000 fa08 	bl	8005320 <memchr>
 8004f10:	2800      	cmp	r0, #0
 8004f12:	d036      	beq.n	8004f82 <_svfiprintf_r+0x1d2>
 8004f14:	4b22      	ldr	r3, [pc, #136]	@ (8004fa0 <_svfiprintf_r+0x1f0>)
 8004f16:	bb1b      	cbnz	r3, 8004f60 <_svfiprintf_r+0x1b0>
 8004f18:	9b03      	ldr	r3, [sp, #12]
 8004f1a:	3307      	adds	r3, #7
 8004f1c:	f023 0307 	bic.w	r3, r3, #7
 8004f20:	3308      	adds	r3, #8
 8004f22:	9303      	str	r3, [sp, #12]
 8004f24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f26:	4433      	add	r3, r6
 8004f28:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f2a:	e76a      	b.n	8004e02 <_svfiprintf_r+0x52>
 8004f2c:	460c      	mov	r4, r1
 8004f2e:	2001      	movs	r0, #1
 8004f30:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f34:	e7a8      	b.n	8004e88 <_svfiprintf_r+0xd8>
 8004f36:	2300      	movs	r3, #0
 8004f38:	f04f 0c0a 	mov.w	ip, #10
 8004f3c:	4619      	mov	r1, r3
 8004f3e:	3401      	adds	r4, #1
 8004f40:	9305      	str	r3, [sp, #20]
 8004f42:	4620      	mov	r0, r4
 8004f44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f48:	3a30      	subs	r2, #48	@ 0x30
 8004f4a:	2a09      	cmp	r2, #9
 8004f4c:	d903      	bls.n	8004f56 <_svfiprintf_r+0x1a6>
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d0c6      	beq.n	8004ee0 <_svfiprintf_r+0x130>
 8004f52:	9105      	str	r1, [sp, #20]
 8004f54:	e7c4      	b.n	8004ee0 <_svfiprintf_r+0x130>
 8004f56:	4604      	mov	r4, r0
 8004f58:	2301      	movs	r3, #1
 8004f5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f5e:	e7f0      	b.n	8004f42 <_svfiprintf_r+0x192>
 8004f60:	ab03      	add	r3, sp, #12
 8004f62:	9300      	str	r3, [sp, #0]
 8004f64:	462a      	mov	r2, r5
 8004f66:	4638      	mov	r0, r7
 8004f68:	4b0e      	ldr	r3, [pc, #56]	@ (8004fa4 <_svfiprintf_r+0x1f4>)
 8004f6a:	a904      	add	r1, sp, #16
 8004f6c:	f3af 8000 	nop.w
 8004f70:	1c42      	adds	r2, r0, #1
 8004f72:	4606      	mov	r6, r0
 8004f74:	d1d6      	bne.n	8004f24 <_svfiprintf_r+0x174>
 8004f76:	89ab      	ldrh	r3, [r5, #12]
 8004f78:	065b      	lsls	r3, r3, #25
 8004f7a:	f53f af2d 	bmi.w	8004dd8 <_svfiprintf_r+0x28>
 8004f7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f80:	e72c      	b.n	8004ddc <_svfiprintf_r+0x2c>
 8004f82:	ab03      	add	r3, sp, #12
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	462a      	mov	r2, r5
 8004f88:	4638      	mov	r0, r7
 8004f8a:	4b06      	ldr	r3, [pc, #24]	@ (8004fa4 <_svfiprintf_r+0x1f4>)
 8004f8c:	a904      	add	r1, sp, #16
 8004f8e:	f000 f87d 	bl	800508c <_printf_i>
 8004f92:	e7ed      	b.n	8004f70 <_svfiprintf_r+0x1c0>
 8004f94:	080055af 	.word	0x080055af
 8004f98:	080055b5 	.word	0x080055b5
 8004f9c:	080055b9 	.word	0x080055b9
 8004fa0:	00000000 	.word	0x00000000
 8004fa4:	08004cf9 	.word	0x08004cf9

08004fa8 <_printf_common>:
 8004fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fac:	4616      	mov	r6, r2
 8004fae:	4698      	mov	r8, r3
 8004fb0:	688a      	ldr	r2, [r1, #8]
 8004fb2:	690b      	ldr	r3, [r1, #16]
 8004fb4:	4607      	mov	r7, r0
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	bfb8      	it	lt
 8004fba:	4613      	movlt	r3, r2
 8004fbc:	6033      	str	r3, [r6, #0]
 8004fbe:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004fc2:	460c      	mov	r4, r1
 8004fc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004fc8:	b10a      	cbz	r2, 8004fce <_printf_common+0x26>
 8004fca:	3301      	adds	r3, #1
 8004fcc:	6033      	str	r3, [r6, #0]
 8004fce:	6823      	ldr	r3, [r4, #0]
 8004fd0:	0699      	lsls	r1, r3, #26
 8004fd2:	bf42      	ittt	mi
 8004fd4:	6833      	ldrmi	r3, [r6, #0]
 8004fd6:	3302      	addmi	r3, #2
 8004fd8:	6033      	strmi	r3, [r6, #0]
 8004fda:	6825      	ldr	r5, [r4, #0]
 8004fdc:	f015 0506 	ands.w	r5, r5, #6
 8004fe0:	d106      	bne.n	8004ff0 <_printf_common+0x48>
 8004fe2:	f104 0a19 	add.w	sl, r4, #25
 8004fe6:	68e3      	ldr	r3, [r4, #12]
 8004fe8:	6832      	ldr	r2, [r6, #0]
 8004fea:	1a9b      	subs	r3, r3, r2
 8004fec:	42ab      	cmp	r3, r5
 8004fee:	dc2b      	bgt.n	8005048 <_printf_common+0xa0>
 8004ff0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ff4:	6822      	ldr	r2, [r4, #0]
 8004ff6:	3b00      	subs	r3, #0
 8004ff8:	bf18      	it	ne
 8004ffa:	2301      	movne	r3, #1
 8004ffc:	0692      	lsls	r2, r2, #26
 8004ffe:	d430      	bmi.n	8005062 <_printf_common+0xba>
 8005000:	4641      	mov	r1, r8
 8005002:	4638      	mov	r0, r7
 8005004:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005008:	47c8      	blx	r9
 800500a:	3001      	adds	r0, #1
 800500c:	d023      	beq.n	8005056 <_printf_common+0xae>
 800500e:	6823      	ldr	r3, [r4, #0]
 8005010:	6922      	ldr	r2, [r4, #16]
 8005012:	f003 0306 	and.w	r3, r3, #6
 8005016:	2b04      	cmp	r3, #4
 8005018:	bf14      	ite	ne
 800501a:	2500      	movne	r5, #0
 800501c:	6833      	ldreq	r3, [r6, #0]
 800501e:	f04f 0600 	mov.w	r6, #0
 8005022:	bf08      	it	eq
 8005024:	68e5      	ldreq	r5, [r4, #12]
 8005026:	f104 041a 	add.w	r4, r4, #26
 800502a:	bf08      	it	eq
 800502c:	1aed      	subeq	r5, r5, r3
 800502e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005032:	bf08      	it	eq
 8005034:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005038:	4293      	cmp	r3, r2
 800503a:	bfc4      	itt	gt
 800503c:	1a9b      	subgt	r3, r3, r2
 800503e:	18ed      	addgt	r5, r5, r3
 8005040:	42b5      	cmp	r5, r6
 8005042:	d11a      	bne.n	800507a <_printf_common+0xd2>
 8005044:	2000      	movs	r0, #0
 8005046:	e008      	b.n	800505a <_printf_common+0xb2>
 8005048:	2301      	movs	r3, #1
 800504a:	4652      	mov	r2, sl
 800504c:	4641      	mov	r1, r8
 800504e:	4638      	mov	r0, r7
 8005050:	47c8      	blx	r9
 8005052:	3001      	adds	r0, #1
 8005054:	d103      	bne.n	800505e <_printf_common+0xb6>
 8005056:	f04f 30ff 	mov.w	r0, #4294967295
 800505a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800505e:	3501      	adds	r5, #1
 8005060:	e7c1      	b.n	8004fe6 <_printf_common+0x3e>
 8005062:	2030      	movs	r0, #48	@ 0x30
 8005064:	18e1      	adds	r1, r4, r3
 8005066:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800506a:	1c5a      	adds	r2, r3, #1
 800506c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005070:	4422      	add	r2, r4
 8005072:	3302      	adds	r3, #2
 8005074:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005078:	e7c2      	b.n	8005000 <_printf_common+0x58>
 800507a:	2301      	movs	r3, #1
 800507c:	4622      	mov	r2, r4
 800507e:	4641      	mov	r1, r8
 8005080:	4638      	mov	r0, r7
 8005082:	47c8      	blx	r9
 8005084:	3001      	adds	r0, #1
 8005086:	d0e6      	beq.n	8005056 <_printf_common+0xae>
 8005088:	3601      	adds	r6, #1
 800508a:	e7d9      	b.n	8005040 <_printf_common+0x98>

0800508c <_printf_i>:
 800508c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005090:	7e0f      	ldrb	r7, [r1, #24]
 8005092:	4691      	mov	r9, r2
 8005094:	2f78      	cmp	r7, #120	@ 0x78
 8005096:	4680      	mov	r8, r0
 8005098:	460c      	mov	r4, r1
 800509a:	469a      	mov	sl, r3
 800509c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800509e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80050a2:	d807      	bhi.n	80050b4 <_printf_i+0x28>
 80050a4:	2f62      	cmp	r7, #98	@ 0x62
 80050a6:	d80a      	bhi.n	80050be <_printf_i+0x32>
 80050a8:	2f00      	cmp	r7, #0
 80050aa:	f000 80d3 	beq.w	8005254 <_printf_i+0x1c8>
 80050ae:	2f58      	cmp	r7, #88	@ 0x58
 80050b0:	f000 80ba 	beq.w	8005228 <_printf_i+0x19c>
 80050b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80050b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80050bc:	e03a      	b.n	8005134 <_printf_i+0xa8>
 80050be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80050c2:	2b15      	cmp	r3, #21
 80050c4:	d8f6      	bhi.n	80050b4 <_printf_i+0x28>
 80050c6:	a101      	add	r1, pc, #4	@ (adr r1, 80050cc <_printf_i+0x40>)
 80050c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80050cc:	08005125 	.word	0x08005125
 80050d0:	08005139 	.word	0x08005139
 80050d4:	080050b5 	.word	0x080050b5
 80050d8:	080050b5 	.word	0x080050b5
 80050dc:	080050b5 	.word	0x080050b5
 80050e0:	080050b5 	.word	0x080050b5
 80050e4:	08005139 	.word	0x08005139
 80050e8:	080050b5 	.word	0x080050b5
 80050ec:	080050b5 	.word	0x080050b5
 80050f0:	080050b5 	.word	0x080050b5
 80050f4:	080050b5 	.word	0x080050b5
 80050f8:	0800523b 	.word	0x0800523b
 80050fc:	08005163 	.word	0x08005163
 8005100:	080051f5 	.word	0x080051f5
 8005104:	080050b5 	.word	0x080050b5
 8005108:	080050b5 	.word	0x080050b5
 800510c:	0800525d 	.word	0x0800525d
 8005110:	080050b5 	.word	0x080050b5
 8005114:	08005163 	.word	0x08005163
 8005118:	080050b5 	.word	0x080050b5
 800511c:	080050b5 	.word	0x080050b5
 8005120:	080051fd 	.word	0x080051fd
 8005124:	6833      	ldr	r3, [r6, #0]
 8005126:	1d1a      	adds	r2, r3, #4
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	6032      	str	r2, [r6, #0]
 800512c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005130:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005134:	2301      	movs	r3, #1
 8005136:	e09e      	b.n	8005276 <_printf_i+0x1ea>
 8005138:	6833      	ldr	r3, [r6, #0]
 800513a:	6820      	ldr	r0, [r4, #0]
 800513c:	1d19      	adds	r1, r3, #4
 800513e:	6031      	str	r1, [r6, #0]
 8005140:	0606      	lsls	r6, r0, #24
 8005142:	d501      	bpl.n	8005148 <_printf_i+0xbc>
 8005144:	681d      	ldr	r5, [r3, #0]
 8005146:	e003      	b.n	8005150 <_printf_i+0xc4>
 8005148:	0645      	lsls	r5, r0, #25
 800514a:	d5fb      	bpl.n	8005144 <_printf_i+0xb8>
 800514c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005150:	2d00      	cmp	r5, #0
 8005152:	da03      	bge.n	800515c <_printf_i+0xd0>
 8005154:	232d      	movs	r3, #45	@ 0x2d
 8005156:	426d      	negs	r5, r5
 8005158:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800515c:	230a      	movs	r3, #10
 800515e:	4859      	ldr	r0, [pc, #356]	@ (80052c4 <_printf_i+0x238>)
 8005160:	e011      	b.n	8005186 <_printf_i+0xfa>
 8005162:	6821      	ldr	r1, [r4, #0]
 8005164:	6833      	ldr	r3, [r6, #0]
 8005166:	0608      	lsls	r0, r1, #24
 8005168:	f853 5b04 	ldr.w	r5, [r3], #4
 800516c:	d402      	bmi.n	8005174 <_printf_i+0xe8>
 800516e:	0649      	lsls	r1, r1, #25
 8005170:	bf48      	it	mi
 8005172:	b2ad      	uxthmi	r5, r5
 8005174:	2f6f      	cmp	r7, #111	@ 0x6f
 8005176:	6033      	str	r3, [r6, #0]
 8005178:	bf14      	ite	ne
 800517a:	230a      	movne	r3, #10
 800517c:	2308      	moveq	r3, #8
 800517e:	4851      	ldr	r0, [pc, #324]	@ (80052c4 <_printf_i+0x238>)
 8005180:	2100      	movs	r1, #0
 8005182:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005186:	6866      	ldr	r6, [r4, #4]
 8005188:	2e00      	cmp	r6, #0
 800518a:	bfa8      	it	ge
 800518c:	6821      	ldrge	r1, [r4, #0]
 800518e:	60a6      	str	r6, [r4, #8]
 8005190:	bfa4      	itt	ge
 8005192:	f021 0104 	bicge.w	r1, r1, #4
 8005196:	6021      	strge	r1, [r4, #0]
 8005198:	b90d      	cbnz	r5, 800519e <_printf_i+0x112>
 800519a:	2e00      	cmp	r6, #0
 800519c:	d04b      	beq.n	8005236 <_printf_i+0x1aa>
 800519e:	4616      	mov	r6, r2
 80051a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80051a4:	fb03 5711 	mls	r7, r3, r1, r5
 80051a8:	5dc7      	ldrb	r7, [r0, r7]
 80051aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80051ae:	462f      	mov	r7, r5
 80051b0:	42bb      	cmp	r3, r7
 80051b2:	460d      	mov	r5, r1
 80051b4:	d9f4      	bls.n	80051a0 <_printf_i+0x114>
 80051b6:	2b08      	cmp	r3, #8
 80051b8:	d10b      	bne.n	80051d2 <_printf_i+0x146>
 80051ba:	6823      	ldr	r3, [r4, #0]
 80051bc:	07df      	lsls	r7, r3, #31
 80051be:	d508      	bpl.n	80051d2 <_printf_i+0x146>
 80051c0:	6923      	ldr	r3, [r4, #16]
 80051c2:	6861      	ldr	r1, [r4, #4]
 80051c4:	4299      	cmp	r1, r3
 80051c6:	bfde      	ittt	le
 80051c8:	2330      	movle	r3, #48	@ 0x30
 80051ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80051ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80051d2:	1b92      	subs	r2, r2, r6
 80051d4:	6122      	str	r2, [r4, #16]
 80051d6:	464b      	mov	r3, r9
 80051d8:	4621      	mov	r1, r4
 80051da:	4640      	mov	r0, r8
 80051dc:	f8cd a000 	str.w	sl, [sp]
 80051e0:	aa03      	add	r2, sp, #12
 80051e2:	f7ff fee1 	bl	8004fa8 <_printf_common>
 80051e6:	3001      	adds	r0, #1
 80051e8:	d14a      	bne.n	8005280 <_printf_i+0x1f4>
 80051ea:	f04f 30ff 	mov.w	r0, #4294967295
 80051ee:	b004      	add	sp, #16
 80051f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051f4:	6823      	ldr	r3, [r4, #0]
 80051f6:	f043 0320 	orr.w	r3, r3, #32
 80051fa:	6023      	str	r3, [r4, #0]
 80051fc:	2778      	movs	r7, #120	@ 0x78
 80051fe:	4832      	ldr	r0, [pc, #200]	@ (80052c8 <_printf_i+0x23c>)
 8005200:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005204:	6823      	ldr	r3, [r4, #0]
 8005206:	6831      	ldr	r1, [r6, #0]
 8005208:	061f      	lsls	r7, r3, #24
 800520a:	f851 5b04 	ldr.w	r5, [r1], #4
 800520e:	d402      	bmi.n	8005216 <_printf_i+0x18a>
 8005210:	065f      	lsls	r7, r3, #25
 8005212:	bf48      	it	mi
 8005214:	b2ad      	uxthmi	r5, r5
 8005216:	6031      	str	r1, [r6, #0]
 8005218:	07d9      	lsls	r1, r3, #31
 800521a:	bf44      	itt	mi
 800521c:	f043 0320 	orrmi.w	r3, r3, #32
 8005220:	6023      	strmi	r3, [r4, #0]
 8005222:	b11d      	cbz	r5, 800522c <_printf_i+0x1a0>
 8005224:	2310      	movs	r3, #16
 8005226:	e7ab      	b.n	8005180 <_printf_i+0xf4>
 8005228:	4826      	ldr	r0, [pc, #152]	@ (80052c4 <_printf_i+0x238>)
 800522a:	e7e9      	b.n	8005200 <_printf_i+0x174>
 800522c:	6823      	ldr	r3, [r4, #0]
 800522e:	f023 0320 	bic.w	r3, r3, #32
 8005232:	6023      	str	r3, [r4, #0]
 8005234:	e7f6      	b.n	8005224 <_printf_i+0x198>
 8005236:	4616      	mov	r6, r2
 8005238:	e7bd      	b.n	80051b6 <_printf_i+0x12a>
 800523a:	6833      	ldr	r3, [r6, #0]
 800523c:	6825      	ldr	r5, [r4, #0]
 800523e:	1d18      	adds	r0, r3, #4
 8005240:	6961      	ldr	r1, [r4, #20]
 8005242:	6030      	str	r0, [r6, #0]
 8005244:	062e      	lsls	r6, r5, #24
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	d501      	bpl.n	800524e <_printf_i+0x1c2>
 800524a:	6019      	str	r1, [r3, #0]
 800524c:	e002      	b.n	8005254 <_printf_i+0x1c8>
 800524e:	0668      	lsls	r0, r5, #25
 8005250:	d5fb      	bpl.n	800524a <_printf_i+0x1be>
 8005252:	8019      	strh	r1, [r3, #0]
 8005254:	2300      	movs	r3, #0
 8005256:	4616      	mov	r6, r2
 8005258:	6123      	str	r3, [r4, #16]
 800525a:	e7bc      	b.n	80051d6 <_printf_i+0x14a>
 800525c:	6833      	ldr	r3, [r6, #0]
 800525e:	2100      	movs	r1, #0
 8005260:	1d1a      	adds	r2, r3, #4
 8005262:	6032      	str	r2, [r6, #0]
 8005264:	681e      	ldr	r6, [r3, #0]
 8005266:	6862      	ldr	r2, [r4, #4]
 8005268:	4630      	mov	r0, r6
 800526a:	f000 f859 	bl	8005320 <memchr>
 800526e:	b108      	cbz	r0, 8005274 <_printf_i+0x1e8>
 8005270:	1b80      	subs	r0, r0, r6
 8005272:	6060      	str	r0, [r4, #4]
 8005274:	6863      	ldr	r3, [r4, #4]
 8005276:	6123      	str	r3, [r4, #16]
 8005278:	2300      	movs	r3, #0
 800527a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800527e:	e7aa      	b.n	80051d6 <_printf_i+0x14a>
 8005280:	4632      	mov	r2, r6
 8005282:	4649      	mov	r1, r9
 8005284:	4640      	mov	r0, r8
 8005286:	6923      	ldr	r3, [r4, #16]
 8005288:	47d0      	blx	sl
 800528a:	3001      	adds	r0, #1
 800528c:	d0ad      	beq.n	80051ea <_printf_i+0x15e>
 800528e:	6823      	ldr	r3, [r4, #0]
 8005290:	079b      	lsls	r3, r3, #30
 8005292:	d413      	bmi.n	80052bc <_printf_i+0x230>
 8005294:	68e0      	ldr	r0, [r4, #12]
 8005296:	9b03      	ldr	r3, [sp, #12]
 8005298:	4298      	cmp	r0, r3
 800529a:	bfb8      	it	lt
 800529c:	4618      	movlt	r0, r3
 800529e:	e7a6      	b.n	80051ee <_printf_i+0x162>
 80052a0:	2301      	movs	r3, #1
 80052a2:	4632      	mov	r2, r6
 80052a4:	4649      	mov	r1, r9
 80052a6:	4640      	mov	r0, r8
 80052a8:	47d0      	blx	sl
 80052aa:	3001      	adds	r0, #1
 80052ac:	d09d      	beq.n	80051ea <_printf_i+0x15e>
 80052ae:	3501      	adds	r5, #1
 80052b0:	68e3      	ldr	r3, [r4, #12]
 80052b2:	9903      	ldr	r1, [sp, #12]
 80052b4:	1a5b      	subs	r3, r3, r1
 80052b6:	42ab      	cmp	r3, r5
 80052b8:	dcf2      	bgt.n	80052a0 <_printf_i+0x214>
 80052ba:	e7eb      	b.n	8005294 <_printf_i+0x208>
 80052bc:	2500      	movs	r5, #0
 80052be:	f104 0619 	add.w	r6, r4, #25
 80052c2:	e7f5      	b.n	80052b0 <_printf_i+0x224>
 80052c4:	080055c0 	.word	0x080055c0
 80052c8:	080055d1 	.word	0x080055d1

080052cc <memmove>:
 80052cc:	4288      	cmp	r0, r1
 80052ce:	b510      	push	{r4, lr}
 80052d0:	eb01 0402 	add.w	r4, r1, r2
 80052d4:	d902      	bls.n	80052dc <memmove+0x10>
 80052d6:	4284      	cmp	r4, r0
 80052d8:	4623      	mov	r3, r4
 80052da:	d807      	bhi.n	80052ec <memmove+0x20>
 80052dc:	1e43      	subs	r3, r0, #1
 80052de:	42a1      	cmp	r1, r4
 80052e0:	d008      	beq.n	80052f4 <memmove+0x28>
 80052e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80052ea:	e7f8      	b.n	80052de <memmove+0x12>
 80052ec:	4601      	mov	r1, r0
 80052ee:	4402      	add	r2, r0
 80052f0:	428a      	cmp	r2, r1
 80052f2:	d100      	bne.n	80052f6 <memmove+0x2a>
 80052f4:	bd10      	pop	{r4, pc}
 80052f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80052fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80052fe:	e7f7      	b.n	80052f0 <memmove+0x24>

08005300 <_sbrk_r>:
 8005300:	b538      	push	{r3, r4, r5, lr}
 8005302:	2300      	movs	r3, #0
 8005304:	4d05      	ldr	r5, [pc, #20]	@ (800531c <_sbrk_r+0x1c>)
 8005306:	4604      	mov	r4, r0
 8005308:	4608      	mov	r0, r1
 800530a:	602b      	str	r3, [r5, #0]
 800530c:	f7fb ffc8 	bl	80012a0 <_sbrk>
 8005310:	1c43      	adds	r3, r0, #1
 8005312:	d102      	bne.n	800531a <_sbrk_r+0x1a>
 8005314:	682b      	ldr	r3, [r5, #0]
 8005316:	b103      	cbz	r3, 800531a <_sbrk_r+0x1a>
 8005318:	6023      	str	r3, [r4, #0]
 800531a:	bd38      	pop	{r3, r4, r5, pc}
 800531c:	20001458 	.word	0x20001458

08005320 <memchr>:
 8005320:	4603      	mov	r3, r0
 8005322:	b510      	push	{r4, lr}
 8005324:	b2c9      	uxtb	r1, r1
 8005326:	4402      	add	r2, r0
 8005328:	4293      	cmp	r3, r2
 800532a:	4618      	mov	r0, r3
 800532c:	d101      	bne.n	8005332 <memchr+0x12>
 800532e:	2000      	movs	r0, #0
 8005330:	e003      	b.n	800533a <memchr+0x1a>
 8005332:	7804      	ldrb	r4, [r0, #0]
 8005334:	3301      	adds	r3, #1
 8005336:	428c      	cmp	r4, r1
 8005338:	d1f6      	bne.n	8005328 <memchr+0x8>
 800533a:	bd10      	pop	{r4, pc}

0800533c <_realloc_r>:
 800533c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005340:	4680      	mov	r8, r0
 8005342:	4615      	mov	r5, r2
 8005344:	460c      	mov	r4, r1
 8005346:	b921      	cbnz	r1, 8005352 <_realloc_r+0x16>
 8005348:	4611      	mov	r1, r2
 800534a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800534e:	f7ff bc47 	b.w	8004be0 <_malloc_r>
 8005352:	b92a      	cbnz	r2, 8005360 <_realloc_r+0x24>
 8005354:	f7ff fbda 	bl	8004b0c <_free_r>
 8005358:	2400      	movs	r4, #0
 800535a:	4620      	mov	r0, r4
 800535c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005360:	f000 f81a 	bl	8005398 <_malloc_usable_size_r>
 8005364:	4285      	cmp	r5, r0
 8005366:	4606      	mov	r6, r0
 8005368:	d802      	bhi.n	8005370 <_realloc_r+0x34>
 800536a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800536e:	d8f4      	bhi.n	800535a <_realloc_r+0x1e>
 8005370:	4629      	mov	r1, r5
 8005372:	4640      	mov	r0, r8
 8005374:	f7ff fc34 	bl	8004be0 <_malloc_r>
 8005378:	4607      	mov	r7, r0
 800537a:	2800      	cmp	r0, #0
 800537c:	d0ec      	beq.n	8005358 <_realloc_r+0x1c>
 800537e:	42b5      	cmp	r5, r6
 8005380:	462a      	mov	r2, r5
 8005382:	4621      	mov	r1, r4
 8005384:	bf28      	it	cs
 8005386:	4632      	movcs	r2, r6
 8005388:	f7ff fbb2 	bl	8004af0 <memcpy>
 800538c:	4621      	mov	r1, r4
 800538e:	4640      	mov	r0, r8
 8005390:	f7ff fbbc 	bl	8004b0c <_free_r>
 8005394:	463c      	mov	r4, r7
 8005396:	e7e0      	b.n	800535a <_realloc_r+0x1e>

08005398 <_malloc_usable_size_r>:
 8005398:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800539c:	1f18      	subs	r0, r3, #4
 800539e:	2b00      	cmp	r3, #0
 80053a0:	bfbc      	itt	lt
 80053a2:	580b      	ldrlt	r3, [r1, r0]
 80053a4:	18c0      	addlt	r0, r0, r3
 80053a6:	4770      	bx	lr

080053a8 <_init>:
 80053a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053aa:	bf00      	nop
 80053ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053ae:	bc08      	pop	{r3}
 80053b0:	469e      	mov	lr, r3
 80053b2:	4770      	bx	lr

080053b4 <_fini>:
 80053b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053b6:	bf00      	nop
 80053b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053ba:	bc08      	pop	{r3}
 80053bc:	469e      	mov	lr, r3
 80053be:	4770      	bx	lr
