// Seed: 2715961109
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd11
) (
    id_1,
    id_2
);
  input wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  wire  _id_3;
  logic id_4;
  assign id_4[id_3] = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  assign id_3[-1] = id_3;
  wire [1 : 1] id_5;
  assign id_5 = id_1;
  wire id_6, id_7;
endmodule
