// Seed: 896192889
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  if (-1) wire id_3 = id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire _id_6;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  logic id_7;
  wire [1 'b0 : id_6] id_8, id_9;
endmodule
module module_2;
  wire [1 'b0 : -1] id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_1 = -1;
endmodule
