AArch64 RV+3.SB+fence.rw.rws+fence.rw.rw+fence.rw.rw
"DMB.SYsWR Fre DMB.SYdWR Fre DMB.SYdWR Fre"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=1:x=F,1:y=T,2:y=F,2:x=T
Com=Fr Fr Fr
Orig=DMB.SYsWR Fre DMB.SYdWR Fre DMB.SYdWR Fre
{
0:X1=x;
1:X1=x; 1:X3=y;
2:X1=y; 2:X3=x;
}
 P0          | P1          | P2          ;
 MOV W0,#1   | MOV W0,#2   | MOV W0,#1   ;
 STR W0,[X1] | STR W0,[X1] | STR W0,[X1] ;
 DMB SY      | DMB SY      | DMB SY      ;
 LDR W2,[X1] | LDR W2,[X3] | LDR W2,[X3] ;
exists
(x=2 /\ 0:X2=1 /\ 1:X2=0 /\ 2:X2=0)
