Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,13056
design__instance__area,240609
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,5
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.008046007715165615
power__switching__total,0.0030088156927376986
power__leakage__total,0.0000036582780467142584
power__total,0.01105848141014576
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.30431349967953414
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.30402289879461974
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11755907691170141
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.120370716801084
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.117559
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,5
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3762289197785016
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3760331874537245
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6257203821076897
timing__setup__ws__corner:nom_slow_1p08V_125C,10.227955660799767
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.625720
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.319642
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,5
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.3340693649601835
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.3338658610740142
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3004289124732339
timing__setup__ws__corner:nom_typ_1p20V_25C,10.787021359248309
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.300429
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,15.729587
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,5
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.30431349967953414
clock__skew__worst_setup,0.30402289879461974
timing__hold__ws,0.11755907691170141
timing__setup__ws,10.227955660799767
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117559
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.319642
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 854.4 313.74
design__core__bbox,2.88 3.78 851.52 309.96
design__io,45
design__die__area,268059
design__core__area,259837
design__instance__count__stdcell,13056
design__instance__area__stdcell,240609
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.926003
design__instance__utilization__stdcell,0.926003
design__rows,81
design__rows:CoreSite,81
design__sites,143208
design__sites:CoreSite,143208
design__instance__count__class:buffer,2
design__instance__area__class:buffer,23.5872
design__instance__count__class:inverter,83
design__instance__area__class:inverter,493.517
design__instance__count__class:sequential_cell,2102
design__instance__area__class:sequential_cell,99160.6
design__instance__count__class:multi_input_combinational_cell,7217
design__instance__area__class:multi_input_combinational_cell,90017.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,3110
design__instance__area__class:timing_repair_buffer,46564.8
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,380047
design__violations,0
design__instance__count__class:clock_buffer,385
design__instance__area__class:clock_buffer,3492.72
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,7.2576
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2096
antenna__violating__nets,8
antenna__violating__pins,8
route__antenna_violation__count,8
antenna_diodes_count,156
design__instance__count__class:antenna_cell,156
design__instance__area__class:antenna_cell,849.139
route__net,14971
route__net__special,2
route__drc_errors__iter:0,6926
route__wirelength__iter:0,440384
route__drc_errors__iter:1,2998
route__wirelength__iter:1,436582
route__drc_errors__iter:2,2731
route__wirelength__iter:2,435584
route__drc_errors__iter:3,373
route__wirelength__iter:3,433766
route__drc_errors__iter:4,44
route__wirelength__iter:4,433628
route__drc_errors__iter:5,0
route__wirelength__iter:5,433608
route__drc_errors,0
route__wirelength,433608
route__vias,79987
route__vias__singlecut,79987
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,1165.76
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,2145
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,2145
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,2145
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,2145
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000298202
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000292325
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000155147
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000292325
design_powergrid__voltage__worst,0.0000292325
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000298202
design_powergrid__drop__worst__net:VPWR,0.0000298202
design_powergrid__voltage__worst__net:VGND,0.0000292325
design_powergrid__drop__worst__net:VGND,0.0000292325
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000155999999999999997175870181109758050297386944293975830078125
ir__drop__worst,0.0000297999999999999992867684428521357631325372494757175445556640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
