{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522950138951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522950138952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 10:42:18 2018 " "Processing started: Thu Apr 05 10:42:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522950138952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950138952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7v2 -c Lab7v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7v2 -c Lab7v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950138952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522950139454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522950139454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/ip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522950147532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spi_clk SPI_CLK spi_serdes.v(4) " "Verilog HDL Declaration information at spi_serdes.v(4): object \"spi_clk\" differs only in case from object \"SPI_CLK\" in the same scope" {  } { { "accelerometer/gsensor/hdl/spi_serdes.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_serdes.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522950147542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read spi_serdes.v(24) " "Verilog HDL Declaration information at spi_serdes.v(24): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "accelerometer/gsensor/hdl/spi_serdes.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_serdes.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522950147542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer/gsensor/hdl/spi_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer/gsensor/hdl/spi_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_serdes " "Found entity 1: spi_serdes" {  } { { "accelerometer/gsensor/hdl/spi_serdes.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_serdes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522950147543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spi_clk SPI_CLK spi_control.v(12) " "Verilog HDL Declaration information at spi_control.v(12): object \"spi_clk\" differs only in case from object \"SPI_CLK\" in the same scope" {  } { { "accelerometer/gsensor/hdl/spi_control.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_control.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522950147549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer/gsensor/hdl/spi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer/gsensor/hdl/spi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_control " "Found entity 1: spi_control" {  } { { "accelerometer/gsensor/hdl/spi_control.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522950147550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147550 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab7v2.v 1 1 " "Using design file lab7v2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7v2 " "Found entity 1: Lab7v2" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522950147680 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1522950147680 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 lab7v2.v(89) " "Verilog HDL Implicit Net warning at lab7v2.v(89): created implicit net for \"c3\"" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950147680 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0 lab7v2.v(110) " "Verilog HDL Implicit Net warning at lab7v2.v(110): created implicit net for \"c0\"" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950147680 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 lab7v2.v(111) " "Verilog HDL Implicit Net warning at lab7v2.v(111): created implicit net for \"c1\"" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950147680 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 lab7v2.v(112) " "Verilog HDL Implicit Net warning at lab7v2.v(112): created implicit net for \"c2\"" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950147680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab7v2.v(134) " "Verilog HDL Instantiation warning at lab7v2.v(134): instance has no name" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 134 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522950147681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7v2 " "Elaborating entity \"Lab7v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522950147683 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab7v2.v(175) " "Verilog HDL Case Statement warning at lab7v2.v(175): incomplete case statement has no default case item" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 175 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab7v2.v(187) " "Verilog HDL Case Statement warning at lab7v2.v(187): incomplete case statement has no default case item" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 187 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab7v2.v(199) " "Verilog HDL Case Statement warning at lab7v2.v(199): incomplete case statement has no default case item" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 199 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0_r lab7v2.v(173) " "Verilog HDL Always Construct warning at lab7v2.v(173): inferring latch(es) for variable \"HEX0_r\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1_r lab7v2.v(173) " "Verilog HDL Always Construct warning at lab7v2.v(173): inferring latch(es) for variable \"HEX1_r\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2_r lab7v2.v(173) " "Verilog HDL Always Construct warning at lab7v2.v(173): inferring latch(es) for variable \"HEX2_r\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_r\[0\] lab7v2.v(173) " "Inferred latch for \"HEX2_r\[0\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_r\[1\] lab7v2.v(173) " "Inferred latch for \"HEX2_r\[1\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_r\[2\] lab7v2.v(173) " "Inferred latch for \"HEX2_r\[2\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_r\[3\] lab7v2.v(173) " "Inferred latch for \"HEX2_r\[3\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_r\[4\] lab7v2.v(173) " "Inferred latch for \"HEX2_r\[4\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_r\[5\] lab7v2.v(173) " "Inferred latch for \"HEX2_r\[5\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_r\[6\] lab7v2.v(173) " "Inferred latch for \"HEX2_r\[6\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_r\[7\] lab7v2.v(173) " "Inferred latch for \"HEX2_r\[7\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_r\[0\] lab7v2.v(173) " "Inferred latch for \"HEX1_r\[0\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_r\[1\] lab7v2.v(173) " "Inferred latch for \"HEX1_r\[1\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_r\[2\] lab7v2.v(173) " "Inferred latch for \"HEX1_r\[2\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_r\[3\] lab7v2.v(173) " "Inferred latch for \"HEX1_r\[3\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_r\[4\] lab7v2.v(173) " "Inferred latch for \"HEX1_r\[4\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_r\[5\] lab7v2.v(173) " "Inferred latch for \"HEX1_r\[5\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_r\[6\] lab7v2.v(173) " "Inferred latch for \"HEX1_r\[6\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_r\[7\] lab7v2.v(173) " "Inferred latch for \"HEX1_r\[7\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147699 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_r\[0\] lab7v2.v(173) " "Inferred latch for \"HEX0_r\[0\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147700 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_r\[1\] lab7v2.v(173) " "Inferred latch for \"HEX0_r\[1\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147700 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_r\[2\] lab7v2.v(173) " "Inferred latch for \"HEX0_r\[2\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147700 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_r\[3\] lab7v2.v(173) " "Inferred latch for \"HEX0_r\[3\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147700 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_r\[4\] lab7v2.v(173) " "Inferred latch for \"HEX0_r\[4\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147700 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_r\[5\] lab7v2.v(173) " "Inferred latch for \"HEX0_r\[5\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147700 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_r\[6\] lab7v2.v(173) " "Inferred latch for \"HEX0_r\[6\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147700 "|Lab7v2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_r\[7\] lab7v2.v(173) " "Inferred latch for \"HEX0_r\[7\]\" at lab7v2.v(173)" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950147700 "|Lab7v2"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab7_comb.v(103) " "Verilog HDL information at lab7_comb.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522950147711 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab7_comb.v 1 1 " "Using design file lab7_comb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_comb " "Found entity 1: Lab7_comb" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522950147713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1522950147713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7_comb Lab7_comb:Lab7_comb_inst " "Elaborating entity \"Lab7_comb\" for hierarchy \"Lab7_comb:Lab7_comb_inst\"" {  } { { "lab7v2.v" "Lab7_comb_inst" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950147719 ""}
{ "Warning" "WSGN_SEARCH_FILE" "smoothing_filter.v 1 1 " "Using design file smoothing_filter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 smoothing_filter " "Found entity 1: smoothing_filter" {  } { { "smoothing_filter.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/smoothing_filter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522950147741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1522950147741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smoothing_filter Lab7_comb:Lab7_comb_inst\|smoothing_filter:smoothing_filter_inst " "Elaborating entity \"smoothing_filter\" for hierarchy \"Lab7_comb:Lab7_comb_inst\|smoothing_filter:smoothing_filter_inst\"" {  } { { "lab7_comb.v" "smoothing_filter_inst" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950147742 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "scale_and_saturate.v(18) " "Verilog HDL information at scale_and_saturate.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "scale_and_saturate.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/scale_and_saturate.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522950147762 ""}
{ "Warning" "WSGN_SEARCH_FILE" "scale_and_saturate.v 1 1 " "Using design file scale_and_saturate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scale_and_saturate " "Found entity 1: scale_and_saturate" {  } { { "scale_and_saturate.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/scale_and_saturate.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522950147763 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1522950147763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scale_and_saturate Lab7_comb:Lab7_comb_inst\|scale_and_saturate:scale_and_saturate_inst " "Elaborating entity \"scale_and_saturate\" for hierarchy \"Lab7_comb:Lab7_comb_inst\|scale_and_saturate:scale_and_saturate_inst\"" {  } { { "lab7_comb.v" "scale_and_saturate_inst" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950147763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "speed_select.v 1 1 " "Using design file speed_select.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/speed_select.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522950147780 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1522950147780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select Lab7_comb:Lab7_comb_inst\|speed_select:speed_select_inst " "Elaborating entity \"speed_select\" for hierarchy \"Lab7_comb:Lab7_comb_inst\|speed_select:speed_select_inst\"" {  } { { "lab7_comb.v" "speed_select_inst" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950147781 ""}
{ "Warning" "WSGN_SEARCH_FILE" "block_size.v 1 1 " "Using design file block_size.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 block_size " "Found entity 1: block_size" {  } { { "block_size.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/block_size.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522950147798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1522950147798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_size Lab7_comb:Lab7_comb_inst\|block_size:block_size_inst " "Elaborating entity \"block_size\" for hierarchy \"Lab7_comb:Lab7_comb_inst\|block_size:block_size_inst\"" {  } { { "lab7_comb.v" "block_size_inst" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950147799 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key_detector.v 1 1 " "Using design file key_detector.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key_detector " "Found entity 1: key_detector" {  } { { "key_detector.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/key_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522950147817 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1522950147817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_detector Lab7_comb:Lab7_comb_inst\|key_detector:key_detector_inst " "Elaborating entity \"key_detector\" for hierarchy \"Lab7_comb:Lab7_comb_inst\|key_detector:key_detector_inst\"" {  } { { "lab7_comb.v" "key_detector_inst" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950147818 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shape_rom.v 1 1 " "Using design file shape_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shape_rom " "Found entity 1: shape_rom" {  } { { "shape_rom.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/shape_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522950147837 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1522950147837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shape_rom Lab7_comb:Lab7_comb_inst\|shape_rom:shape_rom_inst " "Elaborating entity \"shape_rom\" for hierarchy \"Lab7_comb:Lab7_comb_inst\|shape_rom:shape_rom_inst\"" {  } { { "lab7_comb.v" "shape_rom_inst" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950147839 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 shape_rom.v(8) " "Net \"rom.data_a\" at shape_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "shape_rom.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/shape_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522950147848 "|Lab7v2|Lab7_comb:Lab7_comb_inst|shape_rom:shape_rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 shape_rom.v(8) " "Net \"rom.waddr_a\" at shape_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "shape_rom.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/shape_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522950147848 "|Lab7v2|Lab7_comb:Lab7_comb_inst|shape_rom:shape_rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 shape_rom.v(8) " "Net \"rom.we_a\" at shape_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "shape_rom.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/shape_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522950147848 "|Lab7v2|Lab7_comb:Lab7_comb_inst|shape_rom:shape_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "lab7v2.v" "pll_inst" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950147849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "altpll_component" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/ip/pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950147967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/ip/pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950147974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 375000 " "Parameter \"clk2_phase_shift\" = \"375000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522950147974 ""}  } { { "ip/pll.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/ip/pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522950147974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll1 " "Found entity 1: pll_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/db/pll_altpll1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522950148033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950148033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1 pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated " "Elaborating entity \"pll_altpll1\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950148034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_control spi_control:comb_3 " "Elaborating entity \"spi_control\" for hierarchy \"spi_control:comb_3\"" {  } { { "lab7v2.v" "comb_3" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950148046 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_control.v(199) " "Verilog HDL Case Statement information at spi_control.v(199): all case item expressions in this case statement are onehot" {  } { { "accelerometer/gsensor/hdl/spi_control.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_control.v" 199 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1522950148054 "|Lab7v2|spi_control:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_serdes spi_control:comb_3\|spi_serdes:serdes " "Elaborating entity \"spi_serdes\" for hierarchy \"spi_control:comb_3\|spi_serdes:serdes\"" {  } { { "accelerometer/gsensor/hdl/spi_control.v" "serdes" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_control.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950148055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_serdes.v(78) " "Verilog HDL assignment warning at spi_serdes.v(78): truncated value with size 32 to match size of target (4)" {  } { { "accelerometer/gsensor/hdl/spi_serdes.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_serdes.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522950148062 "|Lab7v2|spi_control:comb_3|spi_serdes:serdes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_serdes.v(91) " "Verilog HDL assignment warning at spi_serdes.v(91): truncated value with size 32 to match size of target (4)" {  } { { "accelerometer/gsensor/hdl/spi_serdes.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/accelerometer/gsensor/hdl/spi_serdes.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522950148062 "|Lab7v2|spi_control:comb_3|spi_serdes:serdes"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/vga_controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522950148073 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1522950148073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:control " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:control\"" {  } { { "lab7v2.v" "control" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950148075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(47) " "Verilog HDL assignment warning at vga_controller.v(47): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/vga_controller.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522950148084 "|Lab7v2|vga_controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(51) " "Verilog HDL assignment warning at vga_controller.v(51): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/vga_controller.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522950148084 "|Lab7v2|vga_controller:control"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_x\[16\] " "Net \"data_x\[16\]\" is missing source, defaulting to GND" {  } { { "lab7v2.v" "data_x\[16\]" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522950148154 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_y\[16\] " "Net \"data_y\[16\]\" is missing source, defaulting to GND" {  } { { "lab7v2.v" "data_y\[16\]" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 63 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522950148154 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522950148154 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Lab7_comb:Lab7_comb_inst\|shape_rom:shape_rom_inst\|rom " "RAM logic \"Lab7_comb:Lab7_comb_inst\|shape_rom:shape_rom_inst\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "shape_rom.v" "rom" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/shape_rom.v" 8 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1522950148743 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1522950148743 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1522950149485 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDI " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDI\" and its non-tri-state driver." {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1522950149511 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1522950149511 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522950149511 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1522950149511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0_r\[0\] " "Latch HEX0_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_low\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_low\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149517 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0_r\[1\] " "Latch HEX0_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_low\[2\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_low\[2\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149517 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0_r\[2\] " "Latch HEX0_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_low\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_low\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149517 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0_r\[3\] " "Latch HEX0_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_low\[2\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_low\[2\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149517 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0_r\[4\] " "Latch HEX0_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_low\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_low\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149517 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0_r\[5\] " "Latch HEX0_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_low\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_low\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149517 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0_r\[6\] " "Latch HEX0_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_low\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_low\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149517 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1_r\[0\] " "Latch HEX1_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_mid\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_mid\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149517 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1_r\[1\] " "Latch HEX1_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_mid\[2\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_mid\[2\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149517 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1_r\[2\] " "Latch HEX1_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_mid\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_mid\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149517 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1_r\[3\] " "Latch HEX1_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_mid\[2\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_mid\[2\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149517 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1_r\[4\] " "Latch HEX1_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_mid\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_mid\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149517 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1_r\[5\] " "Latch HEX1_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_mid\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_mid\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149517 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1_r\[6\] " "Latch HEX1_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_mid\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_mid\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149517 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2_r\[0\] " "Latch HEX2_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_high\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_high\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149518 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2_r\[1\] " "Latch HEX2_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_high\[2\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_high\[2\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149518 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2_r\[2\] " "Latch HEX2_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_high\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_high\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149518 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2_r\[3\] " "Latch HEX2_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_high\[2\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_high\[2\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149518 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2_r\[4\] " "Latch HEX2_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_high\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_high\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149518 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2_r\[5\] " "Latch HEX2_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_high\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_high\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149518 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2_r\[6\] " "Latch HEX2_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab7_comb:Lab7_comb_inst\|score_high\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab7_comb:Lab7_comb_inst\|score_high\[1\]" {  } { { "lab7_comb.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7_comb.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522950149518 ""}  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 173 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522950149518 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDI~synth " "Node \"GSENSOR_SDI~synth\"" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522950149968 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1522950149968 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522950149968 "|Lab7v2|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522950149968 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522950150069 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522950151572 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/Lab7v2.map.smsg " "Generated suppressed messages file C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/Lab7v2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950151750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522950152003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522950152003 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522950152245 "|Lab7v2|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522950152245 "|Lab7v2|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522950152245 "|Lab7v2|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "lab7v2.v" "" { Text "C:/Users/Ryan/Desktop/EEC 180B/Lab 7 v2/lab7v2.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522950152245 "|Lab7v2|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522950152245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2536 " "Implemented 2536 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522950152246 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522950152246 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1522950152246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2442 " "Implemented 2442 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522950152246 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1522950152246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522950152246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522950152284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 10:42:32 2018 " "Processing ended: Thu Apr 05 10:42:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522950152284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522950152284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522950152284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522950152284 ""}
