Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: term1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "term1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "term1"
Output Format                      : NGC
Target Device                      : xc4vfx12-10-ff668

---- Source Options
Top Module Name                    : term1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/vhdl_pm_2016113016/termproj/term1_mod.vhd" in Library work.
Architecture behavioral of Entity term1 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <term1> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <term1> in library <work> (Architecture <behavioral>).
Entity <term1> analyzed. Unit <term1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <term1>.
    Related source file is "D:/vhdl_pm_2016113016/termproj/term1_mod.vhd".
    Found finite state machine <FSM_0> for signal <won_state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 51                                             |
    | Inputs             | 4                                              |
    | Outputs            | 14                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | won0                                           |
    | Power Up State     | won0                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <LED_coffee>.
    Found 1-bit register for signal <return50>.
    Found 1-bit register for signal <return100>.
    Found 1-bit register for signal <return500>.
    Found 1-bit register for signal <give_coffee>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
Unit <term1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 1-bit register                                        : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <won_state/FSM> on signal <won_state[1:4]> with user encoding.
--------------------
 State  | Encoding
--------------------
 won0   | 0000
 won50  | 0001
 won100 | 0010
 won150 | 0011
 won200 | 0100
 won250 | 0101
 won300 | 0110
 won350 | 0111
 won400 | 1000
 won450 | 1001
 won500 | 1010
 won550 | 1011
 won600 | 1100
 won650 | 1101
--------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <term1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block term1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : term1.ngr
Top Level Output File Name         : term1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 38
#      GND                         : 1
#      LUT2                        : 1
#      LUT2_L                      : 1
#      LUT3                        : 5
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 18
#      LUT4_L                      : 2
#      MUXF5                       : 6
#      MUXF6                       : 1
# FlipFlops/Latches                : 9
#      FDC                         : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 5
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx12ff668-10 

 Number of Slices:                       17  out of   5472     0%  
 Number of Slice Flip Flops:              9  out of  10944     0%  
 Number of 4 input LUTs:                 30  out of  10944     0%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    320     3%  
 Number of GCLKs:                         1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 9     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 9     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 3.127ns (Maximum Frequency: 319.765MHz)
   Minimum input arrival time before clock: 3.897ns
   Maximum output required time after clock: 4.677ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.127ns (frequency: 319.765MHz)
  Total number of paths / destination ports: 55 / 9
-------------------------------------------------------------------------
Delay:               3.127ns (Levels of Logic = 4)
  Source:            won_state_FSM_FFd1 (FF)
  Destination:       won_state_FSM_FFd3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: won_state_FSM_FFd1 to won_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.360   0.756  won_state_FSM_FFd1 (won_state_FSM_FFd1)
     LUT4:I3->O            1   0.195   0.523  won_state_FSM_FFd3-In93 (won_state_FSM_FFd3-In93)
     LUT4:I3->O            1   0.195   0.523  won_state_FSM_FFd3-In122 (won_state_FSM_FFd3-In122)
     LUT4_L:I3->LO         1   0.195   0.163  won_state_FSM_FFd3-In53_SW0 (N17)
     LUT4:I3->O            1   0.195   0.000  won_state_FSM_FFd3-In180 (won_state_FSM_FFd3-In)
     FDC:D                     0.022          won_state_FSM_FFd3
    ----------------------------------------
    Total                      3.127ns (1.162ns logic, 1.965ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 48 / 9
-------------------------------------------------------------------------
Offset:              3.897ns (Levels of Logic = 5)
  Source:            coffee (PAD)
  Destination:       won_state_FSM_FFd3 (FF)
  Destination Clock: clk rising

  Data Path: coffee to won_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.965   0.921  coffee_IBUF (coffee_IBUF)
     LUT4:I1->O            1   0.195   0.523  won_state_FSM_FFd3-In93 (won_state_FSM_FFd3-In93)
     LUT4:I3->O            1   0.195   0.523  won_state_FSM_FFd3-In122 (won_state_FSM_FFd3-In122)
     LUT4_L:I3->LO         1   0.195   0.163  won_state_FSM_FFd3-In53_SW0 (N17)
     LUT4:I3->O            1   0.195   0.000  won_state_FSM_FFd3-In180 (won_state_FSM_FFd3-In)
     FDC:D                     0.022          won_state_FSM_FFd3
    ----------------------------------------
    Total                      3.897ns (1.767ns logic, 2.130ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.677ns (Levels of Logic = 1)
  Source:            give_coffee (FF)
  Destination:       give_coffee (PAD)
  Source Clock:      clk rising

  Data Path: give_coffee to give_coffee
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.360   0.360  give_coffee (give_coffee_OBUF)
     OBUF:I->O                 3.957          give_coffee_OBUF (give_coffee)
    ----------------------------------------
    Total                      4.677ns (4.317ns logic, 0.360ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.99 secs
 
--> 

Total memory usage is 274740 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

