
TEST001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ecc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bf4  0800a06c  0800a06c  0001a06c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac60  0800ac60  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800ac60  0800ac60  0001ac60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac68  0800ac68  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac68  0800ac68  0001ac68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac6c  0800ac6c  0001ac6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800ac70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000066a4  20000074  0800ace4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006718  0800ace4  00026718  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f429  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000472a  00000000  00000000  0003f4cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018d8  00000000  00000000  00043bf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001720  00000000  00000000  000454d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a4d2  00000000  00000000  00046bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d51a  00000000  00000000  000610c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f6f5  00000000  00000000  0007e5dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011dcd1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fc0  00000000  00000000  0011dd24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a054 	.word	0x0800a054

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	0800a054 	.word	0x0800a054

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <debu_main>:

//=============================================================================
//
//=============================================================================
void debu_main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	//char ch;

	if(read_line_streem() == INPUT_DATA_FIX){
 80005b8:	f000 fc92 	bl	8000ee0 <read_line_streem>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b02      	cmp	r3, #2
 80005c0:	d129      	bne.n	8000616 <debu_main+0x62>

		input_char_step = INPUT_INIT;
 80005c2:	4b16      	ldr	r3, [pc, #88]	; (800061c <debu_main+0x68>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	701a      	strb	r2, [r3, #0]

		//SKprintf("debu_main:001\r\n");

		switch(dev_menue_type){
 80005c8:	4b15      	ldr	r3, [pc, #84]	; (8000620 <debu_main+0x6c>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2b04      	cmp	r3, #4
 80005ce:	d81c      	bhi.n	800060a <debu_main+0x56>
 80005d0:	a201      	add	r2, pc, #4	; (adr r2, 80005d8 <debu_main+0x24>)
 80005d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005d6:	bf00      	nop
 80005d8:	080005ed 	.word	0x080005ed
 80005dc:	080005f3 	.word	0x080005f3
 80005e0:	080005f9 	.word	0x080005f9
 80005e4:	080005ff 	.word	0x080005ff
 80005e8:	08000605 	.word	0x08000605
		case DEB_PROMPT_MODE:
			DBmanue_prompt();
 80005ec:	f000 f84e 	bl	800068c <DBmanue_prompt>
			break;
 80005f0:	e00c      	b.n	800060c <debu_main+0x58>
		case DEB_LOG_MENUE:
			DBmanue_log();
 80005f2:	f000 f871 	bl	80006d8 <DBmanue_log>
			break;
 80005f6:	e009      	b.n	800060c <debu_main+0x58>
		case DEB_RS485_MENUE:
			DBmanue_rs485();
 80005f8:	f000 f8e0 	bl	80007bc <DBmanue_rs485>
			break;
 80005fc:	e006      	b.n	800060c <debu_main+0x58>
		case DEB_MEM_MENUE:
			DBmanue_memdump();
 80005fe:	f000 f93f 	bl	8000880 <DBmanue_memdump>
			break;
 8000602:	e003      	b.n	800060c <debu_main+0x58>
		case DEB_MEM_INPUT_MENUE:
			DBmanue_mem_input();
 8000604:	f000 fa34 	bl	8000a70 <DBmanue_mem_input>
			break;
 8000608:	e000      	b.n	800060c <debu_main+0x58>
		default:
			break;
 800060a:	bf00      	nop
		}

		//SKprintf("debu_main:002\r\n");
        // メニュを表示する
        DispMenue(dev_menue_type);
 800060c:	4b04      	ldr	r3, [pc, #16]	; (8000620 <debu_main+0x6c>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	4618      	mov	r0, r3
 8000612:	f000 f807 	bl	8000624 <DispMenue>
        //SKprintf("debu_main:003\r\n");

	}
}
 8000616:	bf00      	nop
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	20000098 	.word	0x20000098
 8000620:	2000011c 	.word	0x2000011c

08000624 <DispMenue>:
//==============================================================================
//
//==============================================================================
void DispMenue(uint8_t type)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b084      	sub	sp, #16
 8000628:	af00      	add	r7, sp, #0
 800062a:	4603      	mov	r3, r0
 800062c:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    if( type==DEB_PROMPT_MODE ){
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	2b00      	cmp	r3, #0
 8000632:	d103      	bne.n	800063c <DispMenue+0x18>
        SKprintf("ST> ");
 8000634:	4812      	ldr	r0, [pc, #72]	; (8000680 <DispMenue+0x5c>)
 8000636:	f001 fd6d 	bl	8002114 <SKprintf>
    else{
        for( i=0; i<MenueList[type-1].clumn; i++){
            SKprintf("%s", &MenueList[type-1].pt[i].name[0]);
        }
    }
}
 800063a:	e01d      	b.n	8000678 <DispMenue+0x54>
        for( i=0; i<MenueList[type-1].clumn; i++){
 800063c:	2300      	movs	r3, #0
 800063e:	73fb      	strb	r3, [r7, #15]
 8000640:	e011      	b.n	8000666 <DispMenue+0x42>
            SKprintf("%s", &MenueList[type-1].pt[i].name[0]);
 8000642:	79fb      	ldrb	r3, [r7, #7]
 8000644:	3b01      	subs	r3, #1
 8000646:	4a0f      	ldr	r2, [pc, #60]	; (8000684 <DispMenue+0x60>)
 8000648:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800064c:	7bfa      	ldrb	r2, [r7, #15]
 800064e:	4613      	mov	r3, r2
 8000650:	011b      	lsls	r3, r3, #4
 8000652:	1a9b      	subs	r3, r3, r2
 8000654:	005b      	lsls	r3, r3, #1
 8000656:	440b      	add	r3, r1
 8000658:	4619      	mov	r1, r3
 800065a:	480b      	ldr	r0, [pc, #44]	; (8000688 <DispMenue+0x64>)
 800065c:	f001 fd5a 	bl	8002114 <SKprintf>
        for( i=0; i<MenueList[type-1].clumn; i++){
 8000660:	7bfb      	ldrb	r3, [r7, #15]
 8000662:	3301      	adds	r3, #1
 8000664:	73fb      	strb	r3, [r7, #15]
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	3b01      	subs	r3, #1
 800066a:	4a06      	ldr	r2, [pc, #24]	; (8000684 <DispMenue+0x60>)
 800066c:	00db      	lsls	r3, r3, #3
 800066e:	4413      	add	r3, r2
 8000670:	791b      	ldrb	r3, [r3, #4]
 8000672:	7bfa      	ldrb	r2, [r7, #15]
 8000674:	429a      	cmp	r2, r3
 8000676:	d3e4      	bcc.n	8000642 <DispMenue+0x1e>
}
 8000678:	bf00      	nop
 800067a:	3710      	adds	r7, #16
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	0800a06c 	.word	0x0800a06c
 8000684:	0800a960 	.word	0x0800a960
 8000688:	0800a074 	.word	0x0800a074

0800068c <DBmanue_prompt>:
//=============================================================================
//
//=============================================================================
void DBmanue_prompt(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
    switch( input2menu() ){
 8000690:	f000 fb22 	bl	8000cd8 <input2menu>
 8000694:	4603      	mov	r3, r0
 8000696:	2b03      	cmp	r3, #3
 8000698:	d819      	bhi.n	80006ce <DBmanue_prompt+0x42>
 800069a:	a201      	add	r2, pc, #4	; (adr r2, 80006a0 <DBmanue_prompt+0x14>)
 800069c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006a0:	080006b1 	.word	0x080006b1
 80006a4:	080006b7 	.word	0x080006b7
 80006a8:	080006bf 	.word	0x080006bf
 80006ac:	080006c7 	.word	0x080006c7
    case CMD_RTC:
    	rtc_display();
 80006b0:	f001 f84c 	bl	800174c <rtc_display>
        break;
 80006b4:	e00c      	b.n	80006d0 <DBmanue_prompt+0x44>
    case CMD_LOG:
        dev_menue_type = DEB_LOG_MENUE;
 80006b6:	4b07      	ldr	r3, [pc, #28]	; (80006d4 <DBmanue_prompt+0x48>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	701a      	strb	r2, [r3, #0]
        break;
 80006bc:	e008      	b.n	80006d0 <DBmanue_prompt+0x44>
    case CMD_RS485:
        dev_menue_type = DEB_RS485_MENUE;
 80006be:	4b05      	ldr	r3, [pc, #20]	; (80006d4 <DBmanue_prompt+0x48>)
 80006c0:	2202      	movs	r2, #2
 80006c2:	701a      	strb	r2, [r3, #0]
        break;
 80006c4:	e004      	b.n	80006d0 <DBmanue_prompt+0x44>
    case CMD_MEM_DUMP:
        dev_menue_type = DEB_MEM_MENUE;
 80006c6:	4b03      	ldr	r3, [pc, #12]	; (80006d4 <DBmanue_prompt+0x48>)
 80006c8:	2203      	movs	r2, #3
 80006ca:	701a      	strb	r2, [r3, #0]
    	break;
 80006cc:	e000      	b.n	80006d0 <DBmanue_prompt+0x44>

    default:
        break;
 80006ce:	bf00      	nop
    }
}
 80006d0:	bf00      	nop
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	2000011c 	.word	0x2000011c

080006d8 <DBmanue_log>:

//=============================================================================
//
//=============================================================================
void DBmanue_log(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	switch( input_string.main[0] ){
 80006dc:	4b35      	ldr	r3, [pc, #212]	; (80007b4 <DBmanue_log+0xdc>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	2b52      	cmp	r3, #82	; 0x52
 80006e2:	dc4b      	bgt.n	800077c <DBmanue_log+0xa4>
 80006e4:	2b31      	cmp	r3, #49	; 0x31
 80006e6:	db61      	blt.n	80007ac <DBmanue_log+0xd4>
 80006e8:	3b31      	subs	r3, #49	; 0x31
 80006ea:	2b21      	cmp	r3, #33	; 0x21
 80006ec:	d85e      	bhi.n	80007ac <DBmanue_log+0xd4>
 80006ee:	a201      	add	r2, pc, #4	; (adr r2, 80006f4 <DBmanue_log+0x1c>)
 80006f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006f4:	08000783 	.word	0x08000783
 80006f8:	08000789 	.word	0x08000789
 80006fc:	0800078f 	.word	0x0800078f
 8000700:	08000797 	.word	0x08000797
 8000704:	0800079f 	.word	0x0800079f
 8000708:	080007ad 	.word	0x080007ad
 800070c:	080007ad 	.word	0x080007ad
 8000710:	080007ad 	.word	0x080007ad
 8000714:	080007ad 	.word	0x080007ad
 8000718:	080007ad 	.word	0x080007ad
 800071c:	080007ad 	.word	0x080007ad
 8000720:	080007ad 	.word	0x080007ad
 8000724:	080007ad 	.word	0x080007ad
 8000728:	080007ad 	.word	0x080007ad
 800072c:	080007ad 	.word	0x080007ad
 8000730:	080007ad 	.word	0x080007ad
 8000734:	080007ad 	.word	0x080007ad
 8000738:	080007ad 	.word	0x080007ad
 800073c:	080007ad 	.word	0x080007ad
 8000740:	080007ad 	.word	0x080007ad
 8000744:	080007ad 	.word	0x080007ad
 8000748:	080007ad 	.word	0x080007ad
 800074c:	080007ad 	.word	0x080007ad
 8000750:	080007ad 	.word	0x080007ad
 8000754:	080007ad 	.word	0x080007ad
 8000758:	080007ad 	.word	0x080007ad
 800075c:	080007ad 	.word	0x080007ad
 8000760:	080007ad 	.word	0x080007ad
 8000764:	080007ad 	.word	0x080007ad
 8000768:	080007ad 	.word	0x080007ad
 800076c:	080007ad 	.word	0x080007ad
 8000770:	080007ad 	.word	0x080007ad
 8000774:	080007ad 	.word	0x080007ad
 8000778:	080007a7 	.word	0x080007a7
 800077c:	2b72      	cmp	r3, #114	; 0x72
 800077e:	d012      	beq.n	80007a6 <DBmanue_log+0xce>
		break;
	case 'r':
	case 'R':
		dev_menue_type = DEB_PROMPT_MODE;
	default:
		break;
 8000780:	e014      	b.n	80007ac <DBmanue_log+0xd4>
		LogInfo_display();
 8000782:	f000 fca3 	bl	80010cc <LogInfo_display>
		break;
 8000786:	e012      	b.n	80007ae <DBmanue_log+0xd6>
		LogInfo_clear();
 8000788:	f000 fd48 	bl	800121c <LogInfo_clear>
		break;
 800078c:	e00f      	b.n	80007ae <DBmanue_log+0xd6>
		Set_logflg(LF_NON_STOP);
 800078e:	2000      	movs	r0, #0
 8000790:	f000 fc82 	bl	8001098 <Set_logflg>
		break;
 8000794:	e00b      	b.n	80007ae <DBmanue_log+0xd6>
		Set_logflg(LF_IMMMEDIATE_STOP);
 8000796:	2001      	movs	r0, #1
 8000798:	f000 fc7e 	bl	8001098 <Set_logflg>
		break;
 800079c:	e007      	b.n	80007ae <DBmanue_log+0xd6>
		Set_logflg(LF_MAX_DATA_STOP);
 800079e:	2002      	movs	r0, #2
 80007a0:	f000 fc7a 	bl	8001098 <Set_logflg>
		break;
 80007a4:	e003      	b.n	80007ae <DBmanue_log+0xd6>
		dev_menue_type = DEB_PROMPT_MODE;
 80007a6:	4b04      	ldr	r3, [pc, #16]	; (80007b8 <DBmanue_log+0xe0>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	701a      	strb	r2, [r3, #0]
		break;
 80007ac:	bf00      	nop
	}
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	2000009c 	.word	0x2000009c
 80007b8:	2000011c 	.word	0x2000011c

080007bc <DBmanue_rs485>:

//=============================================================================
//
//=============================================================================
void DBmanue_rs485(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
	switch( input_string.main[0] ){
 80007c0:	4b2d      	ldr	r3, [pc, #180]	; (8000878 <DBmanue_rs485+0xbc>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2b52      	cmp	r3, #82	; 0x52
 80007c6:	dc4b      	bgt.n	8000860 <DBmanue_rs485+0xa4>
 80007c8:	2b31      	cmp	r3, #49	; 0x31
 80007ca:	db4f      	blt.n	800086c <DBmanue_rs485+0xb0>
 80007cc:	3b31      	subs	r3, #49	; 0x31
 80007ce:	2b21      	cmp	r3, #33	; 0x21
 80007d0:	d84c      	bhi.n	800086c <DBmanue_rs485+0xb0>
 80007d2:	a201      	add	r2, pc, #4	; (adr r2, 80007d8 <DBmanue_rs485+0x1c>)
 80007d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007d8:	0800086d 	.word	0x0800086d
 80007dc:	0800086d 	.word	0x0800086d
 80007e0:	0800086d 	.word	0x0800086d
 80007e4:	0800086d 	.word	0x0800086d
 80007e8:	0800086d 	.word	0x0800086d
 80007ec:	0800086d 	.word	0x0800086d
 80007f0:	0800086d 	.word	0x0800086d
 80007f4:	0800086d 	.word	0x0800086d
 80007f8:	0800086d 	.word	0x0800086d
 80007fc:	0800086d 	.word	0x0800086d
 8000800:	0800086d 	.word	0x0800086d
 8000804:	0800086d 	.word	0x0800086d
 8000808:	0800086d 	.word	0x0800086d
 800080c:	0800086d 	.word	0x0800086d
 8000810:	0800086d 	.word	0x0800086d
 8000814:	0800086d 	.word	0x0800086d
 8000818:	0800086d 	.word	0x0800086d
 800081c:	0800086d 	.word	0x0800086d
 8000820:	0800086d 	.word	0x0800086d
 8000824:	0800086d 	.word	0x0800086d
 8000828:	0800086d 	.word	0x0800086d
 800082c:	0800086d 	.word	0x0800086d
 8000830:	0800086d 	.word	0x0800086d
 8000834:	0800086d 	.word	0x0800086d
 8000838:	0800086d 	.word	0x0800086d
 800083c:	0800086d 	.word	0x0800086d
 8000840:	0800086d 	.word	0x0800086d
 8000844:	0800086d 	.word	0x0800086d
 8000848:	0800086d 	.word	0x0800086d
 800084c:	0800086d 	.word	0x0800086d
 8000850:	0800086d 	.word	0x0800086d
 8000854:	0800086d 	.word	0x0800086d
 8000858:	0800086d 	.word	0x0800086d
 800085c:	08000867 	.word	0x08000867
 8000860:	2b72      	cmp	r3, #114	; 0x72
 8000862:	d000      	beq.n	8000866 <DBmanue_rs485+0xaa>
		break;
	case 'r':
	case 'R':
		dev_menue_type = DEB_PROMPT_MODE;
	default:
		break;
 8000864:	e002      	b.n	800086c <DBmanue_rs485+0xb0>
		dev_menue_type = DEB_PROMPT_MODE;
 8000866:	4b05      	ldr	r3, [pc, #20]	; (800087c <DBmanue_rs485+0xc0>)
 8000868:	2200      	movs	r2, #0
 800086a:	701a      	strb	r2, [r3, #0]
		break;
 800086c:	bf00      	nop
	}
}
 800086e:	bf00      	nop
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr
 8000878:	2000009c 	.word	0x2000009c
 800087c:	2000011c 	.word	0x2000011c

08000880 <DBmanue_memdump>:

//==============================================================================
//
//==============================================================================
void DBmanue_memdump(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b084      	sub	sp, #16
 8000884:	af00      	add	r7, sp, #0
	STACK_INFO stack;

	switch( input_string.main[0] ){
 8000886:	4b77      	ldr	r3, [pc, #476]	; (8000a64 <DBmanue_memdump+0x1e4>)
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	3b31      	subs	r3, #49	; 0x31
 800088c:	2b41      	cmp	r3, #65	; 0x41
 800088e:	f200 80df 	bhi.w	8000a50 <DBmanue_memdump+0x1d0>
 8000892:	a201      	add	r2, pc, #4	; (adr r2, 8000898 <DBmanue_memdump+0x18>)
 8000894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000898:	080009a1 	.word	0x080009a1
 800089c:	080009a9 	.word	0x080009a9
 80008a0:	080009c7 	.word	0x080009c7
 80008a4:	080009e5 	.word	0x080009e5
 80008a8:	08000a51 	.word	0x08000a51
 80008ac:	08000a51 	.word	0x08000a51
 80008b0:	08000a51 	.word	0x08000a51
 80008b4:	08000a51 	.word	0x08000a51
 80008b8:	08000a51 	.word	0x08000a51
 80008bc:	08000a51 	.word	0x08000a51
 80008c0:	08000a51 	.word	0x08000a51
 80008c4:	08000a51 	.word	0x08000a51
 80008c8:	08000a51 	.word	0x08000a51
 80008cc:	08000a51 	.word	0x08000a51
 80008d0:	08000a51 	.word	0x08000a51
 80008d4:	08000a51 	.word	0x08000a51
 80008d8:	08000a51 	.word	0x08000a51
 80008dc:	08000a51 	.word	0x08000a51
 80008e0:	08000a51 	.word	0x08000a51
 80008e4:	08000a51 	.word	0x08000a51
 80008e8:	08000a51 	.word	0x08000a51
 80008ec:	08000a51 	.word	0x08000a51
 80008f0:	08000a51 	.word	0x08000a51
 80008f4:	08000a51 	.word	0x08000a51
 80008f8:	08000a51 	.word	0x08000a51
 80008fc:	08000a51 	.word	0x08000a51
 8000900:	08000a51 	.word	0x08000a51
 8000904:	08000a51 	.word	0x08000a51
 8000908:	08000a51 	.word	0x08000a51
 800090c:	08000a51 	.word	0x08000a51
 8000910:	08000a51 	.word	0x08000a51
 8000914:	08000a51 	.word	0x08000a51
 8000918:	08000a51 	.word	0x08000a51
 800091c:	08000a4b 	.word	0x08000a4b
 8000920:	08000a51 	.word	0x08000a51
 8000924:	08000a51 	.word	0x08000a51
 8000928:	08000a51 	.word	0x08000a51
 800092c:	08000a51 	.word	0x08000a51
 8000930:	08000a51 	.word	0x08000a51
 8000934:	08000a51 	.word	0x08000a51
 8000938:	08000a51 	.word	0x08000a51
 800093c:	08000a51 	.word	0x08000a51
 8000940:	08000a51 	.word	0x08000a51
 8000944:	08000a51 	.word	0x08000a51
 8000948:	08000a51 	.word	0x08000a51
 800094c:	08000a51 	.word	0x08000a51
 8000950:	08000a51 	.word	0x08000a51
 8000954:	08000a51 	.word	0x08000a51
 8000958:	08000a51 	.word	0x08000a51
 800095c:	08000a27 	.word	0x08000a27
 8000960:	08000a51 	.word	0x08000a51
 8000964:	08000a51 	.word	0x08000a51
 8000968:	08000a51 	.word	0x08000a51
 800096c:	08000a03 	.word	0x08000a03
 8000970:	08000a51 	.word	0x08000a51
 8000974:	08000a51 	.word	0x08000a51
 8000978:	08000a51 	.word	0x08000a51
 800097c:	08000a51 	.word	0x08000a51
 8000980:	08000a51 	.word	0x08000a51
 8000984:	08000a51 	.word	0x08000a51
 8000988:	08000a51 	.word	0x08000a51
 800098c:	08000a51 	.word	0x08000a51
 8000990:	08000a51 	.word	0x08000a51
 8000994:	08000a51 	.word	0x08000a51
 8000998:	08000a51 	.word	0x08000a51
 800099c:	08000a4b 	.word	0x08000a4b
	case '1':
		dev_menue_type = DEB_MEM_INPUT_MENUE;
 80009a0:	4b31      	ldr	r3, [pc, #196]	; (8000a68 <DBmanue_memdump+0x1e8>)
 80009a2:	2204      	movs	r2, #4
 80009a4:	701a      	strb	r2, [r3, #0]
		break;
 80009a6:	e058      	b.n	8000a5a <DBmanue_memdump+0x1da>
	case '2':
		Disp_task_info(SK_TASK_main);
 80009a8:	2000      	movs	r0, #0
 80009aa:	f000 fd9f 	bl	80014ec <Disp_task_info>
		Get_task_stackptr(SK_TASK_main,&stack);
 80009ae:	1d3b      	adds	r3, r7, #4
 80009b0:	4619      	mov	r1, r3
 80009b2:	2000      	movs	r0, #0
 80009b4:	f000 fe38 	bl	8001628 <Get_task_stackptr>
		hex_dmp(stack.pxStack, stack.size);
 80009b8:	68bb      	ldr	r3, [r7, #8]
 80009ba:	89ba      	ldrh	r2, [r7, #12]
 80009bc:	4611      	mov	r1, r2
 80009be:	4618      	mov	r0, r3
 80009c0:	f000 f8b6 	bl	8000b30 <hex_dmp>
		//hex_dmp(stack.pxTopOfStack, stack.size);
		break;
 80009c4:	e049      	b.n	8000a5a <DBmanue_memdump+0x1da>
	case '3':
		Disp_task_info(SK_TASK_sub1);
 80009c6:	2001      	movs	r0, #1
 80009c8:	f000 fd90 	bl	80014ec <Disp_task_info>
		Get_task_stackptr(SK_TASK_sub1,&stack);
 80009cc:	1d3b      	adds	r3, r7, #4
 80009ce:	4619      	mov	r1, r3
 80009d0:	2001      	movs	r0, #1
 80009d2:	f000 fe29 	bl	8001628 <Get_task_stackptr>
		hex_dmp(stack.pxStack, stack.size);
 80009d6:	68bb      	ldr	r3, [r7, #8]
 80009d8:	89ba      	ldrh	r2, [r7, #12]
 80009da:	4611      	mov	r1, r2
 80009dc:	4618      	mov	r0, r3
 80009de:	f000 f8a7 	bl	8000b30 <hex_dmp>
		//hex_dmp(stack.pxTopOfStack, stack.size);
		break;
 80009e2:	e03a      	b.n	8000a5a <DBmanue_memdump+0x1da>
	case '4':
		Disp_task_info(SK_TASK_sub2);
 80009e4:	2002      	movs	r0, #2
 80009e6:	f000 fd81 	bl	80014ec <Disp_task_info>
		Get_task_stackptr(SK_TASK_sub2,&stack);
 80009ea:	1d3b      	adds	r3, r7, #4
 80009ec:	4619      	mov	r1, r3
 80009ee:	2002      	movs	r0, #2
 80009f0:	f000 fe1a 	bl	8001628 <Get_task_stackptr>
		hex_dmp(stack.pxStack, stack.size);
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	89ba      	ldrh	r2, [r7, #12]
 80009f8:	4611      	mov	r1, r2
 80009fa:	4618      	mov	r0, r3
 80009fc:	f000 f898 	bl	8000b30 <hex_dmp>
		//hex_dmp(stack.pxTopOfStack, stack.size);
		break;
 8000a00:	e02b      	b.n	8000a5a <DBmanue_memdump+0x1da>
	case '5':
		break;
	case 'f':
		if(sk_mem_dump != NULL){
 8000a02:	4b1a      	ldr	r3, [pc, #104]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d024      	beq.n	8000a54 <DBmanue_memdump+0x1d4>
			sk_mem_dump += 128*4;
 8000a0a:	4b18      	ldr	r3, [pc, #96]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000a12:	4a16      	ldr	r2, [pc, #88]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a14:	6013      	str	r3, [r2, #0]
			hex_dmp(sk_mem_dump, 128*4);
 8000a16:	4b15      	ldr	r3, [pc, #84]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 f886 	bl	8000b30 <hex_dmp>
		}
		break;
 8000a24:	e016      	b.n	8000a54 <DBmanue_memdump+0x1d4>
	case 'b':
		if(sk_mem_dump != NULL){
 8000a26:	4b11      	ldr	r3, [pc, #68]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d014      	beq.n	8000a58 <DBmanue_memdump+0x1d8>
			sk_mem_dump -= 128*4;
 8000a2e:	4b0f      	ldr	r3, [pc, #60]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8000a36:	4a0d      	ldr	r2, [pc, #52]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a38:	6013      	str	r3, [r2, #0]
			hex_dmp(sk_mem_dump, 128*4);
 8000a3a:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <DBmanue_memdump+0x1ec>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a42:	4618      	mov	r0, r3
 8000a44:	f000 f874 	bl	8000b30 <hex_dmp>
		}
		break;
 8000a48:	e006      	b.n	8000a58 <DBmanue_memdump+0x1d8>
	case 'r':
	case 'R':
		dev_menue_type = DEB_PROMPT_MODE;
 8000a4a:	4b07      	ldr	r3, [pc, #28]	; (8000a68 <DBmanue_memdump+0x1e8>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	701a      	strb	r2, [r3, #0]
	default:
		break;
 8000a50:	bf00      	nop
 8000a52:	e002      	b.n	8000a5a <DBmanue_memdump+0x1da>
		break;
 8000a54:	bf00      	nop
 8000a56:	e000      	b.n	8000a5a <DBmanue_memdump+0x1da>
		break;
 8000a58:	bf00      	nop
	}

}
 8000a5a:	bf00      	nop
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	2000009c 	.word	0x2000009c
 8000a68:	2000011c 	.word	0x2000011c
 8000a6c:	20000094 	.word	0x20000094

08000a70 <DBmanue_mem_input>:

//==============================================================================
//
//==============================================================================
void DBmanue_mem_input(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
	int 		i = 0;
 8000a76:	2300      	movs	r3, #0
 8000a78:	60fb      	str	r3, [r7, #12]
	uint32_t	dt = 0;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	60bb      	str	r3, [r7, #8]
	uint8_t		c = input_string.main[0];
 8000a7e:	4b29      	ldr	r3, [pc, #164]	; (8000b24 <DBmanue_mem_input+0xb4>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	71fb      	strb	r3, [r7, #7]

	if( c == 'r' || c == 'R' ){
 8000a84:	79fb      	ldrb	r3, [r7, #7]
 8000a86:	2b72      	cmp	r3, #114	; 0x72
 8000a88:	d044      	beq.n	8000b14 <DBmanue_mem_input+0xa4>
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	2b52      	cmp	r3, #82	; 0x52
 8000a8e:	d041      	beq.n	8000b14 <DBmanue_mem_input+0xa4>

	}
	else{
		while( input_string.main[i] != '\0'){
 8000a90:	e030      	b.n	8000af4 <DBmanue_mem_input+0x84>
			c= input_string.main[i];
 8000a92:	4a24      	ldr	r2, [pc, #144]	; (8000b24 <DBmanue_mem_input+0xb4>)
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	4413      	add	r3, r2
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	71fb      	strb	r3, [r7, #7]

			dt <<= 4;
 8000a9c:	68bb      	ldr	r3, [r7, #8]
 8000a9e:	011b      	lsls	r3, r3, #4
 8000aa0:	60bb      	str	r3, [r7, #8]

			if( c >= '0'  && c <= '9' ){
 8000aa2:	79fb      	ldrb	r3, [r7, #7]
 8000aa4:	2b2f      	cmp	r3, #47	; 0x2f
 8000aa6:	d909      	bls.n	8000abc <DBmanue_mem_input+0x4c>
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	2b39      	cmp	r3, #57	; 0x39
 8000aac:	d806      	bhi.n	8000abc <DBmanue_mem_input+0x4c>
				dt |= ( c - '0');
 8000aae:	79fb      	ldrb	r3, [r7, #7]
 8000ab0:	3b30      	subs	r3, #48	; 0x30
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	e018      	b.n	8000aee <DBmanue_mem_input+0x7e>
			}
			else if( c >= 'a'  && c <= 'f' ){
 8000abc:	79fb      	ldrb	r3, [r7, #7]
 8000abe:	2b60      	cmp	r3, #96	; 0x60
 8000ac0:	d909      	bls.n	8000ad6 <DBmanue_mem_input+0x66>
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	2b66      	cmp	r3, #102	; 0x66
 8000ac6:	d806      	bhi.n	8000ad6 <DBmanue_mem_input+0x66>
				dt |= ( c - 'a' + 10);
 8000ac8:	79fb      	ldrb	r3, [r7, #7]
 8000aca:	3b57      	subs	r3, #87	; 0x57
 8000acc:	461a      	mov	r2, r3
 8000ace:	68bb      	ldr	r3, [r7, #8]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	60bb      	str	r3, [r7, #8]
 8000ad4:	e00b      	b.n	8000aee <DBmanue_mem_input+0x7e>
			}
			else if( c >= 'A'  && c <= 'F' ){
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
 8000ad8:	2b40      	cmp	r3, #64	; 0x40
 8000ada:	d908      	bls.n	8000aee <DBmanue_mem_input+0x7e>
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	2b46      	cmp	r3, #70	; 0x46
 8000ae0:	d805      	bhi.n	8000aee <DBmanue_mem_input+0x7e>
				dt |= ( c - 'A' + 10);
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	3b37      	subs	r3, #55	; 0x37
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	4313      	orrs	r3, r2
 8000aec:	60bb      	str	r3, [r7, #8]
			}

			i++;
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	3301      	adds	r3, #1
 8000af2:	60fb      	str	r3, [r7, #12]
		while( input_string.main[i] != '\0'){
 8000af4:	4a0b      	ldr	r2, [pc, #44]	; (8000b24 <DBmanue_mem_input+0xb4>)
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	4413      	add	r3, r2
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d1c8      	bne.n	8000a92 <DBmanue_mem_input+0x22>
		}

		SKprintf("dt=%lx",dt);
 8000b00:	68b9      	ldr	r1, [r7, #8]
 8000b02:	4809      	ldr	r0, [pc, #36]	; (8000b28 <DBmanue_mem_input+0xb8>)
 8000b04:	f001 fb06 	bl	8002114 <SKprintf>
		hex_dmp((uint8_t *)dt, 128*4);
 8000b08:	68bb      	ldr	r3, [r7, #8]
 8000b0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f000 f80e 	bl	8000b30 <hex_dmp>
	}

	dev_menue_type = DEB_MEM_MENUE;
 8000b14:	4b05      	ldr	r3, [pc, #20]	; (8000b2c <DBmanue_mem_input+0xbc>)
 8000b16:	2203      	movs	r2, #3
 8000b18:	701a      	strb	r2, [r3, #0]

}
 8000b1a:	bf00      	nop
 8000b1c:	3710      	adds	r7, #16
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	2000009c 	.word	0x2000009c
 8000b28:	0800a078 	.word	0x0800a078
 8000b2c:	2000011c 	.word	0x2000011c

08000b30 <hex_dmp>:

//==============================================================================
//
//==============================================================================
void hex_dmp(uint8_t *buf, uint16_t size)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b08e      	sub	sp, #56	; 0x38
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
 8000b38:	460b      	mov	r3, r1
 8000b3a:	807b      	strh	r3, [r7, #2]
    uint16_t	size_plus;
    uint32_t pp;



   p = buf;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	627b      	str	r3, [r7, #36]	; 0x24
   pp = (uint32_t)buf;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	623b      	str	r3, [r7, #32]
   p_disp = (uint8_t *)(pp & 0xfffffff0);
 8000b44:	6a3b      	ldr	r3, [r7, #32]
 8000b46:	f023 030f 	bic.w	r3, r3, #15
 8000b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
   p = p_disp;
 8000b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b4e:	627b      	str	r3, [r7, #36]	; 0x24

   pre_data = (uint8_t)pp & 0x0000000F;
 8000b50:	6a3b      	ldr	r3, [r7, #32]
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	b29b      	uxth	r3, r3
 8000b56:	f003 030f 	and.w	r3, r3, #15
 8000b5a:	83fb      	strh	r3, [r7, #30]
   sk_mem_dump = p_disp;
 8000b5c:	4a54      	ldr	r2, [pc, #336]	; (8000cb0 <hex_dmp+0x180>)
 8000b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b60:	6013      	str	r3, [r2, #0]

   size_plus = size + pre_data;
 8000b62:	887a      	ldrh	r2, [r7, #2]
 8000b64:	8bfb      	ldrh	r3, [r7, #30]
 8000b66:	4413      	add	r3, r2
 8000b68:	853b      	strh	r3, [r7, #40]	; 0x28
   if(( size_plus % 16 ) != 0){
 8000b6a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000b6c:	f003 030f 	and.w	r3, r3, #15
 8000b70:	b29b      	uxth	r3, r3
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d005      	beq.n	8000b82 <hex_dmp+0x52>
    	   size_plus = size_plus + 16 - (size_plus % 16);
 8000b76:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000b78:	f023 030f 	bic.w	r3, r3, #15
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	3310      	adds	r3, #16
 8000b80:	853b      	strh	r3, [r7, #40]	; 0x28
    }


    SKprintf("\r\n%p -->>\r\n",p);
 8000b82:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000b84:	484b      	ldr	r0, [pc, #300]	; (8000cb4 <hex_dmp+0x184>)
 8000b86:	f001 fac5 	bl	8002114 <SKprintf>
    SKprintf("            0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F    -- ASCII --\r\n");
 8000b8a:	484b      	ldr	r0, [pc, #300]	; (8000cb8 <hex_dmp+0x188>)
 8000b8c:	f001 fac2 	bl	8002114 <SKprintf>
    SKprintf("-----------+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+-----------------\r\n");
 8000b90:	484a      	ldr	r0, [pc, #296]	; (8000cbc <hex_dmp+0x18c>)
 8000b92:	f001 fabf 	bl	8002114 <SKprintf>


    for (i=0; i<size_plus; i++) {
 8000b96:	2300      	movs	r3, #0
 8000b98:	637b      	str	r3, [r7, #52]	; 0x34
 8000b9a:	e070      	b.n	8000c7e <hex_dmp+0x14e>

    	if(( i % 16)== 0){
 8000b9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b9e:	f003 030f 	and.w	r3, r3, #15
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d114      	bne.n	8000bd0 <hex_dmp+0xa0>
    	    SKprintf("%08p  ",p_disp);
 8000ba6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000ba8:	4845      	ldr	r0, [pc, #276]	; (8000cc0 <hex_dmp+0x190>)
 8000baa:	f001 fab3 	bl	8002114 <SKprintf>
    	    if( p_disp != &p[i] ){
 8000bae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bb2:	4413      	add	r3, r2
 8000bb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d007      	beq.n	8000bca <hex_dmp+0x9a>
    	    	SKprintf("\r\nERROR p_disp=%p,p=%p\r\n",p_disp,&p[i]);
 8000bba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bbe:	4413      	add	r3, r2
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000bc4:	483f      	ldr	r0, [pc, #252]	; (8000cc4 <hex_dmp+0x194>)
 8000bc6:	f001 faa5 	bl	8002114 <SKprintf>
    	    }
    	    p_disp += 16;
 8000bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bcc:	3310      	adds	r3, #16
 8000bce:	62fb      	str	r3, [r7, #44]	; 0x2c
    	}


		j = i % 16;
 8000bd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bd2:	425a      	negs	r2, r3
 8000bd4:	f003 030f 	and.w	r3, r3, #15
 8000bd8:	f002 020f 	and.w	r2, r2, #15
 8000bdc:	bf58      	it	pl
 8000bde:	4253      	negpl	r3, r2
 8000be0:	633b      	str	r3, [r7, #48]	; 0x30

		if( i < (size + pre_data) ){
 8000be2:	887a      	ldrh	r2, [r7, #2]
 8000be4:	8bfb      	ldrh	r3, [r7, #30]
 8000be6:	4413      	add	r3, r2
 8000be8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000bea:	429a      	cmp	r2, r3
 8000bec:	da20      	bge.n	8000c30 <hex_dmp+0x100>
			SKprintf("%02x ", p[i]);
 8000bee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bf2:	4413      	add	r3, r2
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4833      	ldr	r0, [pc, #204]	; (8000cc8 <hex_dmp+0x198>)
 8000bfa:	f001 fa8b 	bl	8002114 <SKprintf>
			tmp[j] = (uint8_t)((p[i]<0x20||p[i]>=0x7f)? '.': p[i]);
 8000bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c02:	4413      	add	r3, r2
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	2b1f      	cmp	r3, #31
 8000c08:	d90a      	bls.n	8000c20 <hex_dmp+0xf0>
 8000c0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c0e:	4413      	add	r3, r2
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	2b7e      	cmp	r3, #126	; 0x7e
 8000c14:	d804      	bhi.n	8000c20 <hex_dmp+0xf0>
 8000c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c1a:	4413      	add	r3, r2
 8000c1c:	7819      	ldrb	r1, [r3, #0]
 8000c1e:	e000      	b.n	8000c22 <hex_dmp+0xf2>
 8000c20:	212e      	movs	r1, #46	; 0x2e
 8000c22:	f107 020c 	add.w	r2, r7, #12
 8000c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c28:	4413      	add	r3, r2
 8000c2a:	460a      	mov	r2, r1
 8000c2c:	701a      	strb	r2, [r3, #0]
 8000c2e:	e008      	b.n	8000c42 <hex_dmp+0x112>
					}
		else{
			SKprintf("   ");
 8000c30:	4826      	ldr	r0, [pc, #152]	; (8000ccc <hex_dmp+0x19c>)
 8000c32:	f001 fa6f 	bl	8002114 <SKprintf>
			tmp[j] = ' ';
 8000c36:	f107 020c 	add.w	r2, r7, #12
 8000c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c3c:	4413      	add	r3, r2
 8000c3e:	2220      	movs	r2, #32
 8000c40:	701a      	strb	r2, [r3, #0]
		}

		flg = 1;
 8000c42:	2301      	movs	r3, #1
 8000c44:	857b      	strh	r3, [r7, #42]	; 0x2a
		if(( i % 16)==15 ){
 8000c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c48:	425a      	negs	r2, r3
 8000c4a:	f003 030f 	and.w	r3, r3, #15
 8000c4e:	f002 020f 	and.w	r2, r2, #15
 8000c52:	bf58      	it	pl
 8000c54:	4253      	negpl	r3, r2
 8000c56:	2b0f      	cmp	r3, #15
 8000c58:	d10e      	bne.n	8000c78 <hex_dmp+0x148>
			flg = 0;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	857b      	strh	r3, [r7, #42]	; 0x2a
			tmp[j+1] = '\0';
 8000c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c60:	3301      	adds	r3, #1
 8000c62:	3338      	adds	r3, #56	; 0x38
 8000c64:	443b      	add	r3, r7
 8000c66:	2200      	movs	r2, #0
 8000c68:	f803 2c2c 	strb.w	r2, [r3, #-44]
			SKprintf(" %s\r\n", tmp);
 8000c6c:	f107 030c 	add.w	r3, r7, #12
 8000c70:	4619      	mov	r1, r3
 8000c72:	4817      	ldr	r0, [pc, #92]	; (8000cd0 <hex_dmp+0x1a0>)
 8000c74:	f001 fa4e 	bl	8002114 <SKprintf>
    for (i=0; i<size_plus; i++) {
 8000c78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	637b      	str	r3, [r7, #52]	; 0x34
 8000c7e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c80:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c82:	429a      	cmp	r2, r3
 8000c84:	db8a      	blt.n	8000b9c <hex_dmp+0x6c>
		}
    }

    if( flg == 1 ){
 8000c86:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d10c      	bne.n	8000ca6 <hex_dmp+0x176>
		tmp[j+1] = '\0';
 8000c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c8e:	3301      	adds	r3, #1
 8000c90:	3338      	adds	r3, #56	; 0x38
 8000c92:	443b      	add	r3, r7
 8000c94:	2200      	movs	r2, #0
 8000c96:	f803 2c2c 	strb.w	r2, [r3, #-44]
		SKprintf("%s\r\n", tmp);
 8000c9a:	f107 030c 	add.w	r3, r7, #12
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	480c      	ldr	r0, [pc, #48]	; (8000cd4 <hex_dmp+0x1a4>)
 8000ca2:	f001 fa37 	bl	8002114 <SKprintf>
    }

}
 8000ca6:	bf00      	nop
 8000ca8:	3738      	adds	r7, #56	; 0x38
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	20000094 	.word	0x20000094
 8000cb4:	0800a080 	.word	0x0800a080
 8000cb8:	0800a08c 	.word	0x0800a08c
 8000cbc:	0800a0d8 	.word	0x0800a0d8
 8000cc0:	0800a128 	.word	0x0800a128
 8000cc4:	0800a130 	.word	0x0800a130
 8000cc8:	0800a14c 	.word	0x0800a14c
 8000ccc:	0800a154 	.word	0x0800a154
 8000cd0:	0800a158 	.word	0x0800a158
 8000cd4:	0800a160 	.word	0x0800a160

08000cd8 <input2menu>:
//==============================================================================
//
//==============================================================================

COMMAND_MENUE input2menu(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
     uint16_t i = 0;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	80fb      	strh	r3, [r7, #6]
    COMMAND_MENUE rtn = CMD_MAX;
 8000ce2:	2304      	movs	r3, #4
 8000ce4:	717b      	strb	r3, [r7, #5]

        while( com_list[i].pt != CMD_MAX ){
 8000ce6:	e01d      	b.n	8000d24 <input2menu+0x4c>
            if (strcmp(&input_string.main[0], &com_list[i].command[0]) == 0){
 8000ce8:	88fa      	ldrh	r2, [r7, #6]
 8000cea:	4613      	mov	r3, r2
 8000cec:	009b      	lsls	r3, r3, #2
 8000cee:	4413      	add	r3, r2
 8000cf0:	005b      	lsls	r3, r3, #1
 8000cf2:	4413      	add	r3, r2
 8000cf4:	4a13      	ldr	r2, [pc, #76]	; (8000d44 <input2menu+0x6c>)
 8000cf6:	4413      	add	r3, r2
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4812      	ldr	r0, [pc, #72]	; (8000d48 <input2menu+0x70>)
 8000cfe:	f7ff fa6f 	bl	80001e0 <strcmp>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d10a      	bne.n	8000d1e <input2menu+0x46>
                rtn = com_list[i].pt;
 8000d08:	88fa      	ldrh	r2, [r7, #6]
 8000d0a:	490e      	ldr	r1, [pc, #56]	; (8000d44 <input2menu+0x6c>)
 8000d0c:	4613      	mov	r3, r2
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	4413      	add	r3, r2
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	4413      	add	r3, r2
 8000d16:	440b      	add	r3, r1
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	717b      	strb	r3, [r7, #5]
                break;
 8000d1c:	e00d      	b.n	8000d3a <input2menu+0x62>
            }
            i++;
 8000d1e:	88fb      	ldrh	r3, [r7, #6]
 8000d20:	3301      	adds	r3, #1
 8000d22:	80fb      	strh	r3, [r7, #6]
        while( com_list[i].pt != CMD_MAX ){
 8000d24:	88fa      	ldrh	r2, [r7, #6]
 8000d26:	4907      	ldr	r1, [pc, #28]	; (8000d44 <input2menu+0x6c>)
 8000d28:	4613      	mov	r3, r2
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	4413      	add	r3, r2
 8000d2e:	005b      	lsls	r3, r3, #1
 8000d30:	4413      	add	r3, r2
 8000d32:	440b      	add	r3, r1
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	2b04      	cmp	r3, #4
 8000d38:	d1d6      	bne.n	8000ce8 <input2menu+0x10>
        }

    return rtn;
 8000d3a:	797b      	ldrb	r3, [r7, #5]
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3708      	adds	r7, #8
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	0800a6b0 	.word	0x0800a6b0
 8000d48:	2000009c 	.word	0x2000009c

08000d4c <command_split>:
//==============================================================================
//
//==============================================================================
void command_split(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
	int		i;
	int		j;
	char	moji = 0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	71fb      	strb	r3, [r7, #7]
	char 	*ptr;

	for( j = 0; j<INPUT_BUF_SIZE/2; j++ ){
 8000d56:	2300      	movs	r3, #0
 8000d58:	60bb      	str	r3, [r7, #8]
 8000d5a:	e008      	b.n	8000d6e <command_split+0x22>
		input_string.sub_ptr[j] = 0;
 8000d5c:	4a5d      	ldr	r2, [pc, #372]	; (8000ed4 <command_split+0x188>)
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	3308      	adds	r3, #8
 8000d62:	2100      	movs	r1, #0
 8000d64:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for( j = 0; j<INPUT_BUF_SIZE/2; j++ ){
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	60bb      	str	r3, [r7, #8]
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	2b0e      	cmp	r3, #14
 8000d72:	ddf3      	ble.n	8000d5c <command_split+0x10>
	}

	for( i= 0; i<INPUT_BUF_SIZE; i++ ){
 8000d74:	2300      	movs	r3, #0
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	e027      	b.n	8000dca <command_split+0x7e>
		switch(input_string.main[i]){
 8000d7a:	4a56      	ldr	r2, [pc, #344]	; (8000ed4 <command_split+0x188>)
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	4413      	add	r3, r2
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	2b2c      	cmp	r3, #44	; 0x2c
 8000d84:	d005      	beq.n	8000d92 <command_split+0x46>
 8000d86:	2b2c      	cmp	r3, #44	; 0x2c
 8000d88:	dc0b      	bgt.n	8000da2 <command_split+0x56>
 8000d8a:	2b09      	cmp	r3, #9
 8000d8c:	d001      	beq.n	8000d92 <command_split+0x46>
 8000d8e:	2b20      	cmp	r3, #32
 8000d90:	d107      	bne.n	8000da2 <command_split+0x56>
		case ' ':		// スペース
		case ',':		//　カンマ
		case '	':		//　タブ
			input_string.main[i] = '\0';
 8000d92:	4a50      	ldr	r2, [pc, #320]	; (8000ed4 <command_split+0x188>)
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4413      	add	r3, r2
 8000d98:	2200      	movs	r2, #0
 8000d9a:	701a      	strb	r2, [r3, #0]
			moji = 0;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	71fb      	strb	r3, [r7, #7]
			break;
 8000da0:	e010      	b.n	8000dc4 <command_split+0x78>
		default:
			if( moji == 0 ){
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d10c      	bne.n	8000dc2 <command_split+0x76>
				if( j < INPUT_BUF_SIZE/2){
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	2b0e      	cmp	r3, #14
 8000dac:	dc07      	bgt.n	8000dbe <command_split+0x72>
					input_string.sub_ptr[j] = &input_string.main[i];
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	4a48      	ldr	r2, [pc, #288]	; (8000ed4 <command_split+0x188>)
 8000db2:	441a      	add	r2, r3
 8000db4:	4947      	ldr	r1, [pc, #284]	; (8000ed4 <command_split+0x188>)
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	3308      	adds	r3, #8
 8000dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				}
				moji = 1;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	71fb      	strb	r3, [r7, #7]
			}
			break;
 8000dc2:	bf00      	nop
	for( i= 0; i<INPUT_BUF_SIZE; i++ ){
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	60fb      	str	r3, [r7, #12]
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	2b1d      	cmp	r3, #29
 8000dce:	ddd4      	ble.n	8000d7a <command_split+0x2e>
		}
	}

	for( j = 1; j<INPUT_BUF_SIZE/2; j++ ){
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	60bb      	str	r3, [r7, #8]
 8000dd4:	e074      	b.n	8000ec0 <command_split+0x174>
		ptr = input_string.sub_ptr[j];
 8000dd6:	4a3f      	ldr	r2, [pc, #252]	; (8000ed4 <command_split+0x188>)
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	3308      	adds	r3, #8
 8000ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000de0:	603b      	str	r3, [r7, #0]
		moji = 1;
 8000de2:	2301      	movs	r3, #1
 8000de4:	71fb      	strb	r3, [r7, #7]
		if( ptr != 0 ){
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d06d      	beq.n	8000ec8 <command_split+0x17c>
			if ( ptr[0] == '0' && ptr[1] == 'x'){
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	2b30      	cmp	r3, #48	; 0x30
 8000df2:	d14c      	bne.n	8000e8e <command_split+0x142>
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	3301      	adds	r3, #1
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	2b78      	cmp	r3, #120	; 0x78
 8000dfc:	d147      	bne.n	8000e8e <command_split+0x142>
				ptr ++;
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	3301      	adds	r3, #1
 8000e02:	603b      	str	r3, [r7, #0]
				ptr ++;
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	3301      	adds	r3, #1
 8000e08:	603b      	str	r3, [r7, #0]
				while( *ptr != '\0' ){
 8000e0a:	e01c      	b.n	8000e46 <command_split+0xfa>
					if( ('0'<=*ptr && *ptr<='9') || ('A'<=*ptr && *ptr<='F') || ('a'<=*ptr && *ptr<='f')){
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	2b2f      	cmp	r3, #47	; 0x2f
 8000e12:	d903      	bls.n	8000e1c <command_split+0xd0>
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	2b39      	cmp	r3, #57	; 0x39
 8000e1a:	d911      	bls.n	8000e40 <command_split+0xf4>
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	2b40      	cmp	r3, #64	; 0x40
 8000e22:	d903      	bls.n	8000e2c <command_split+0xe0>
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b46      	cmp	r3, #70	; 0x46
 8000e2a:	d909      	bls.n	8000e40 <command_split+0xf4>
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	2b60      	cmp	r3, #96	; 0x60
 8000e32:	d903      	bls.n	8000e3c <command_split+0xf0>
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	2b66      	cmp	r3, #102	; 0x66
 8000e3a:	d901      	bls.n	8000e40 <command_split+0xf4>

					}
					else{
						moji = 0;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	71fb      	strb	r3, [r7, #7]
					}
					ptr ++;
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	3301      	adds	r3, #1
 8000e44:	603b      	str	r3, [r7, #0]
				while( *ptr != '\0' ){
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d1de      	bne.n	8000e0c <command_split+0xc0>
				}

				if( moji == 1 ){
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d132      	bne.n	8000eba <command_split+0x16e>
					sscanf(input_string.sub_ptr[j], "%x", &input_string.data[j]);
 8000e54:	4a1f      	ldr	r2, [pc, #124]	; (8000ed4 <command_split+0x188>)
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	3308      	adds	r3, #8
 8000e5a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	332c      	adds	r3, #44	; 0x2c
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	4a1b      	ldr	r2, [pc, #108]	; (8000ed4 <command_split+0x188>)
 8000e66:	4413      	add	r3, r2
 8000e68:	3304      	adds	r3, #4
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	491a      	ldr	r1, [pc, #104]	; (8000ed8 <command_split+0x18c>)
 8000e6e:	f007 ffd5 	bl	8008e1c <siscanf>
				if( moji == 1 ){
 8000e72:	e022      	b.n	8000eba <command_split+0x16e>
				}
			}
			else{
				while( *ptr != '\0' ){
					if( '0'<=*ptr && *ptr<='9'){
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	2b2f      	cmp	r3, #47	; 0x2f
 8000e7a:	d903      	bls.n	8000e84 <command_split+0x138>
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	2b39      	cmp	r3, #57	; 0x39
 8000e82:	d901      	bls.n	8000e88 <command_split+0x13c>
					}
					else{
						moji = 0;
 8000e84:	2300      	movs	r3, #0
 8000e86:	71fb      	strb	r3, [r7, #7]
					}
					ptr ++;
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	603b      	str	r3, [r7, #0]
				while( *ptr != '\0' ){
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d1ee      	bne.n	8000e74 <command_split+0x128>
				}

				if( moji == 1 ){
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d10e      	bne.n	8000eba <command_split+0x16e>
					sscanf(input_string.sub_ptr[j], "%d", &input_string.data[j]);
 8000e9c:	4a0d      	ldr	r2, [pc, #52]	; (8000ed4 <command_split+0x188>)
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	3308      	adds	r3, #8
 8000ea2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	332c      	adds	r3, #44	; 0x2c
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	4a09      	ldr	r2, [pc, #36]	; (8000ed4 <command_split+0x188>)
 8000eae:	4413      	add	r3, r2
 8000eb0:	3304      	adds	r3, #4
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	4909      	ldr	r1, [pc, #36]	; (8000edc <command_split+0x190>)
 8000eb6:	f007 ffb1 	bl	8008e1c <siscanf>
	for( j = 1; j<INPUT_BUF_SIZE/2; j++ ){
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	60bb      	str	r3, [r7, #8]
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	2b0e      	cmp	r3, #14
 8000ec4:	dd87      	ble.n	8000dd6 <command_split+0x8a>
		else{
			break;
		}
	}

}
 8000ec6:	e000      	b.n	8000eca <command_split+0x17e>
			break;
 8000ec8:	bf00      	nop
}
 8000eca:	bf00      	nop
 8000ecc:	3710      	adds	r7, #16
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	2000009c 	.word	0x2000009c
 8000ed8:	0800a168 	.word	0x0800a168
 8000edc:	0800a16c 	.word	0x0800a16c

08000ee0 <read_line_streem>:

//==============================================================================
//
//==============================================================================
 INPUT_CHAR_STEP read_line_streem(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
    uint8_t num;
    uint8_t sub_cnt;
#endif	// ___NOP
    char	string[2];

    string[0] = '\0';
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	713b      	strb	r3, [r7, #4]
    string[1] = '\0';
 8000eea:	2300      	movs	r3, #0
 8000eec:	717b      	strb	r3, [r7, #5]


    c = (char)getch(SK_UART2_DEBUG);
 8000eee:	2001      	movs	r0, #1
 8000ef0:	f001 f958 	bl	80021a4 <getch>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	71fb      	strb	r3, [r7, #7]

    //SKprintf("read_line_streem()\r\n");

    if( c != 0 ){
 8000ef8:	79fb      	ldrb	r3, [r7, #7]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d04b      	beq.n	8000f96 <read_line_streem+0xb6>



        switch(input_char_step){
 8000efe:	4b2a      	ldr	r3, [pc, #168]	; (8000fa8 <read_line_streem+0xc8>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d002      	beq.n	8000f0c <read_line_streem+0x2c>
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d006      	beq.n	8000f18 <read_line_streem+0x38>
                    input_char_step = INPUT_DATA_FIX;

                    command_split();
                }
            default:
                break;
 8000f0a:	e046      	b.n	8000f9a <read_line_streem+0xba>
                input_pos = 0;
 8000f0c:	4b27      	ldr	r3, [pc, #156]	; (8000fac <read_line_streem+0xcc>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
                input_char_step = INPUT_SAVING;
 8000f12:	4b25      	ldr	r3, [pc, #148]	; (8000fa8 <read_line_streem+0xc8>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	701a      	strb	r2, [r3, #0]
                if( isprint(c) && (input_pos <= INPUT_BUF_SIZE - 2)){
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f007 ff60 	bl	8008de0 <isprint>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d015      	beq.n	8000f52 <read_line_streem+0x72>
 8000f26:	4b21      	ldr	r3, [pc, #132]	; (8000fac <read_line_streem+0xcc>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	2b1c      	cmp	r3, #28
 8000f2c:	dc11      	bgt.n	8000f52 <read_line_streem+0x72>
                    input_string.main[input_pos] = c;
 8000f2e:	4b1f      	ldr	r3, [pc, #124]	; (8000fac <read_line_streem+0xcc>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	491f      	ldr	r1, [pc, #124]	; (8000fb0 <read_line_streem+0xd0>)
 8000f34:	79fa      	ldrb	r2, [r7, #7]
 8000f36:	54ca      	strb	r2, [r1, r3]
                    input_pos ++;
 8000f38:	4b1c      	ldr	r3, [pc, #112]	; (8000fac <read_line_streem+0xcc>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	4a1b      	ldr	r2, [pc, #108]	; (8000fac <read_line_streem+0xcc>)
 8000f40:	6013      	str	r3, [r2, #0]
                    string[0] = c;
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	713b      	strb	r3, [r7, #4]
                    SKprintf("%s",string);
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	4619      	mov	r1, r3
 8000f4a:	481a      	ldr	r0, [pc, #104]	; (8000fb4 <read_line_streem+0xd4>)
 8000f4c:	f001 f8e2 	bl	8002114 <SKprintf>
 8000f50:	e020      	b.n	8000f94 <read_line_streem+0xb4>
                else if (c == 0x08 && input_pos > 0) {      // Back Space
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	2b08      	cmp	r3, #8
 8000f56:	d10c      	bne.n	8000f72 <read_line_streem+0x92>
 8000f58:	4b14      	ldr	r3, [pc, #80]	; (8000fac <read_line_streem+0xcc>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	dd08      	ble.n	8000f72 <read_line_streem+0x92>
                    input_pos --;
 8000f60:	4b12      	ldr	r3, [pc, #72]	; (8000fac <read_line_streem+0xcc>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	3b01      	subs	r3, #1
 8000f66:	4a11      	ldr	r2, [pc, #68]	; (8000fac <read_line_streem+0xcc>)
 8000f68:	6013      	str	r3, [r2, #0]
                    SKprintf("\x08 \x08");
 8000f6a:	4813      	ldr	r0, [pc, #76]	; (8000fb8 <read_line_streem+0xd8>)
 8000f6c:	f001 f8d2 	bl	8002114 <SKprintf>
 8000f70:	e010      	b.n	8000f94 <read_line_streem+0xb4>
                else if (c == '\r') {
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	2b0d      	cmp	r3, #13
 8000f76:	d110      	bne.n	8000f9a <read_line_streem+0xba>
                    input_string.main[input_pos] = '\0';
 8000f78:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <read_line_streem+0xcc>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a0c      	ldr	r2, [pc, #48]	; (8000fb0 <read_line_streem+0xd0>)
 8000f7e:	2100      	movs	r1, #0
 8000f80:	54d1      	strb	r1, [r2, r3]
                    SKprintf("\r\n");
 8000f82:	480e      	ldr	r0, [pc, #56]	; (8000fbc <read_line_streem+0xdc>)
 8000f84:	f001 f8c6 	bl	8002114 <SKprintf>
                    input_char_step = INPUT_DATA_FIX;
 8000f88:	4b07      	ldr	r3, [pc, #28]	; (8000fa8 <read_line_streem+0xc8>)
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	701a      	strb	r2, [r3, #0]
                    command_split();
 8000f8e:	f7ff fedd 	bl	8000d4c <command_split>
                break;
 8000f92:	e002      	b.n	8000f9a <read_line_streem+0xba>
 8000f94:	e001      	b.n	8000f9a <read_line_streem+0xba>
        }
    }
 8000f96:	bf00      	nop
 8000f98:	e000      	b.n	8000f9c <read_line_streem+0xbc>
                break;
 8000f9a:	bf00      	nop
    return(input_char_step);
 8000f9c:	4b02      	ldr	r3, [pc, #8]	; (8000fa8 <read_line_streem+0xc8>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 }
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20000098 	.word	0x20000098
 8000fac:	20000090 	.word	0x20000090
 8000fb0:	2000009c 	.word	0x2000009c
 8000fb4:	0800a074 	.word	0x0800a074
 8000fb8:	0800a170 	.word	0x0800a170
 8000fbc:	0800a174 	.word	0x0800a174

08000fc0 <HAL_RTCEx_WakeUpTimerEventCallback>:
//==============================================================================
//
//==============================================================================

void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]

	uint8_t	i;

	if( timer.start > TIMER_AV_NUM){
 8000fc8:	4b2a      	ldr	r3, [pc, #168]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000fca:	7e5b      	ldrb	r3, [r3, #25]
 8000fcc:	2b03      	cmp	r3, #3
 8000fce:	d941      	bls.n	8001054 <HAL_RTCEx_WakeUpTimerEventCallback+0x94>

		timer.dt_buf[timer.av_wcnt] = timer.dt;
 8000fd0:	4b28      	ldr	r3, [pc, #160]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000fd2:	7e1b      	ldrb	r3, [r3, #24]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	4b27      	ldr	r3, [pc, #156]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	4926      	ldr	r1, [pc, #152]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000fdc:	0083      	lsls	r3, r0, #2
 8000fde:	440b      	add	r3, r1
 8000fe0:	605a      	str	r2, [r3, #4]
		timer.av_wcnt ++;
 8000fe2:	4b24      	ldr	r3, [pc, #144]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000fe4:	7e1b      	ldrb	r3, [r3, #24]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	b2da      	uxtb	r2, r3
 8000fea:	4b22      	ldr	r3, [pc, #136]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000fec:	761a      	strb	r2, [r3, #24]

		if(timer.av_wcnt > TIMER_AV_NUM){
 8000fee:	4b21      	ldr	r3, [pc, #132]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000ff0:	7e1b      	ldrb	r3, [r3, #24]
 8000ff2:	2b03      	cmp	r3, #3
 8000ff4:	d920      	bls.n	8001038 <HAL_RTCEx_WakeUpTimerEventCallback+0x78>
			timer.av_wcnt = 0;
 8000ff6:	4b1f      	ldr	r3, [pc, #124]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	761a      	strb	r2, [r3, #24]
			timer.dt_av = 0;
 8000ffc:	4b1d      	ldr	r3, [pc, #116]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	615a      	str	r2, [r3, #20]
			for(i=0; i<TIMER_AV_NUM; i++){
 8001002:	2300      	movs	r3, #0
 8001004:	73fb      	strb	r3, [r7, #15]
 8001006:	e00c      	b.n	8001022 <HAL_RTCEx_WakeUpTimerEventCallback+0x62>
				timer.dt_av +=  timer.dt_buf[i];
 8001008:	4b1a      	ldr	r3, [pc, #104]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800100a:	695a      	ldr	r2, [r3, #20]
 800100c:	7bfb      	ldrb	r3, [r7, #15]
 800100e:	4919      	ldr	r1, [pc, #100]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	440b      	add	r3, r1
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	4413      	add	r3, r2
 8001018:	4a16      	ldr	r2, [pc, #88]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800101a:	6153      	str	r3, [r2, #20]
			for(i=0; i<TIMER_AV_NUM; i++){
 800101c:	7bfb      	ldrb	r3, [r7, #15]
 800101e:	3301      	adds	r3, #1
 8001020:	73fb      	strb	r3, [r7, #15]
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	2b02      	cmp	r3, #2
 8001026:	d9ef      	bls.n	8001008 <HAL_RTCEx_WakeUpTimerEventCallback+0x48>
			}
			timer.dt_av /= TIMER_AV_NUM;
 8001028:	4b12      	ldr	r3, [pc, #72]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	4a12      	ldr	r2, [pc, #72]	; (8001078 <HAL_RTCEx_WakeUpTimerEventCallback+0xb8>)
 800102e:	fba2 2303 	umull	r2, r3, r2, r3
 8001032:	085b      	lsrs	r3, r3, #1
 8001034:	4a0f      	ldr	r2, [pc, #60]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8001036:	6153      	str	r3, [r2, #20]
		}

		if( timer.dt_max < timer.dt ){
 8001038:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800103a:	691a      	ldr	r2, [r3, #16]
 800103c:	4b0d      	ldr	r3, [pc, #52]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	429a      	cmp	r2, r3
 8001042:	d203      	bcs.n	800104c <HAL_RTCEx_WakeUpTimerEventCallback+0x8c>
			timer.dt_max = timer.dt;
 8001044:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a0a      	ldr	r2, [pc, #40]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800104a:	6113      	str	r3, [r2, #16]
		}

		timer.dt = 0;
 800104c:	4b09      	ldr	r3, [pc, #36]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
	}
	else{
		timer.start ++;
		timer.dt = 0;
	}
}
 8001052:	e008      	b.n	8001066 <HAL_RTCEx_WakeUpTimerEventCallback+0xa6>
		timer.start ++;
 8001054:	4b07      	ldr	r3, [pc, #28]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8001056:	7e5b      	ldrb	r3, [r3, #25]
 8001058:	3301      	adds	r3, #1
 800105a:	b2da      	uxtb	r2, r3
 800105c:	4b05      	ldr	r3, [pc, #20]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 800105e:	765a      	strb	r2, [r3, #25]
		timer.dt = 0;
 8001060:	4b04      	ldr	r3, [pc, #16]	; (8001074 <HAL_RTCEx_WakeUpTimerEventCallback+0xb4>)
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
}
 8001066:	bf00      	nop
 8001068:	3714      	adds	r7, #20
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	20000120 	.word	0x20000120
 8001078:	aaaaaaab 	.word	0xaaaaaaab

0800107c <usr_isr_tim1_up>:

//==============================================================================
//
//==============================================================================
void usr_isr_tim1_up(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);

	timer.dt += 10;
 8001080:	4b04      	ldr	r3, [pc, #16]	; (8001094 <usr_isr_tim1_up+0x18>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	330a      	adds	r3, #10
 8001086:	4a03      	ldr	r2, [pc, #12]	; (8001094 <usr_isr_tim1_up+0x18>)
 8001088:	6013      	str	r3, [r2, #0]

}
 800108a:	bf00      	nop
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	20000120 	.word	0x20000120

08001098 <Set_logflg>:
//=============================================================================
//
//
//=============================================================================
void Set_logflg(LOG_FLAG flg)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	71fb      	strb	r3, [r7, #7]

	if( flg < LF_MAX){
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d808      	bhi.n	80010ba <Set_logflg+0x22>
		log.flg = flg;
 80010a8:	4a06      	ldr	r2, [pc, #24]	; (80010c4 <Set_logflg+0x2c>)
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	7193      	strb	r3, [r2, #6]
		SKprintf("log.flg=%d \r\n",log.flg);
 80010ae:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <Set_logflg+0x2c>)
 80010b0:	799b      	ldrb	r3, [r3, #6]
 80010b2:	4619      	mov	r1, r3
 80010b4:	4804      	ldr	r0, [pc, #16]	; (80010c8 <Set_logflg+0x30>)
 80010b6:	f001 f82d 	bl	8002114 <SKprintf>
	}
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000144 	.word	0x20000144
 80010c8:	0800a178 	.word	0x0800a178

080010cc <LogInfo_display>:
//=============================================================================
//
//
//=============================================================================
void LogInfo_display(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
	uint16_t	i;
	uint16_t	msec;
	uint16_t	usec;
	uint32_t	dt;
	uint16_t	rptr = log.rptr;
 80010d2:	4b4b      	ldr	r3, [pc, #300]	; (8001200 <LogInfo_display+0x134>)
 80010d4:	885b      	ldrh	r3, [r3, #2]
 80010d6:	80fb      	strh	r3, [r7, #6]


	if( log.num != 0 ){
 80010d8:	4b49      	ldr	r3, [pc, #292]	; (8001200 <LogInfo_display+0x134>)
 80010da:	889b      	ldrh	r3, [r3, #4]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	f000 8086 	beq.w	80011ee <LogInfo_display+0x122>
		for(i=0; i<LOG_RECODE_MAX; i++){
 80010e2:	2300      	movs	r3, #0
 80010e4:	81fb      	strh	r3, [r7, #14]
 80010e6:	e07d      	b.n	80011e4 <LogInfo_display+0x118>
			SKprintf("%02d:%02d:%02d.", log.rec[rptr].Hours, log.rec[rptr].Minutes, log.rec[rptr].Seconds);
 80010e8:	88fb      	ldrh	r3, [r7, #6]
 80010ea:	4a45      	ldr	r2, [pc, #276]	; (8001200 <LogInfo_display+0x134>)
 80010ec:	019b      	lsls	r3, r3, #6
 80010ee:	4413      	add	r3, r2
 80010f0:	3308      	adds	r3, #8
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	4619      	mov	r1, r3
 80010f6:	88fb      	ldrh	r3, [r7, #6]
 80010f8:	4a41      	ldr	r2, [pc, #260]	; (8001200 <LogInfo_display+0x134>)
 80010fa:	019b      	lsls	r3, r3, #6
 80010fc:	4413      	add	r3, r2
 80010fe:	3309      	adds	r3, #9
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	4618      	mov	r0, r3
 8001104:	88fb      	ldrh	r3, [r7, #6]
 8001106:	4a3e      	ldr	r2, [pc, #248]	; (8001200 <LogInfo_display+0x134>)
 8001108:	019b      	lsls	r3, r3, #6
 800110a:	4413      	add	r3, r2
 800110c:	330a      	adds	r3, #10
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	4602      	mov	r2, r0
 8001112:	483c      	ldr	r0, [pc, #240]	; (8001204 <LogInfo_display+0x138>)
 8001114:	f000 fffe 	bl	8002114 <SKprintf>

			if(log.rec[rptr].dt <= log.rec[rptr].dt_av){
 8001118:	88fb      	ldrh	r3, [r7, #6]
 800111a:	4a39      	ldr	r2, [pc, #228]	; (8001200 <LogInfo_display+0x134>)
 800111c:	019b      	lsls	r3, r3, #6
 800111e:	4413      	add	r3, r2
 8001120:	330c      	adds	r3, #12
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	88fb      	ldrh	r3, [r7, #6]
 8001126:	4936      	ldr	r1, [pc, #216]	; (8001200 <LogInfo_display+0x134>)
 8001128:	019b      	lsls	r3, r3, #6
 800112a:	440b      	add	r3, r1
 800112c:	3310      	adds	r3, #16
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	429a      	cmp	r2, r3
 8001132:	d812      	bhi.n	800115a <LogInfo_display+0x8e>
				dt = 1000000 * log.rec[rptr].dt / log.rec[rptr].dt_av;
 8001134:	88fb      	ldrh	r3, [r7, #6]
 8001136:	4a32      	ldr	r2, [pc, #200]	; (8001200 <LogInfo_display+0x134>)
 8001138:	019b      	lsls	r3, r3, #6
 800113a:	4413      	add	r3, r2
 800113c:	330c      	adds	r3, #12
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a31      	ldr	r2, [pc, #196]	; (8001208 <LogInfo_display+0x13c>)
 8001142:	fb03 f202 	mul.w	r2, r3, r2
 8001146:	88fb      	ldrh	r3, [r7, #6]
 8001148:	492d      	ldr	r1, [pc, #180]	; (8001200 <LogInfo_display+0x134>)
 800114a:	019b      	lsls	r3, r3, #6
 800114c:	440b      	add	r3, r1
 800114e:	3310      	adds	r3, #16
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	fbb2 f3f3 	udiv	r3, r2, r3
 8001156:	60bb      	str	r3, [r7, #8]
 8001158:	e012      	b.n	8001180 <LogInfo_display+0xb4>
			}
			else{
				dt = 1000000 * log.rec[rptr].dt / (log.rec[rptr].dt + 1 );
 800115a:	88fb      	ldrh	r3, [r7, #6]
 800115c:	4a28      	ldr	r2, [pc, #160]	; (8001200 <LogInfo_display+0x134>)
 800115e:	019b      	lsls	r3, r3, #6
 8001160:	4413      	add	r3, r2
 8001162:	330c      	adds	r3, #12
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a28      	ldr	r2, [pc, #160]	; (8001208 <LogInfo_display+0x13c>)
 8001168:	fb03 f202 	mul.w	r2, r3, r2
 800116c:	88fb      	ldrh	r3, [r7, #6]
 800116e:	4924      	ldr	r1, [pc, #144]	; (8001200 <LogInfo_display+0x134>)
 8001170:	019b      	lsls	r3, r3, #6
 8001172:	440b      	add	r3, r1
 8001174:	330c      	adds	r3, #12
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	3301      	adds	r3, #1
 800117a:	fbb2 f3f3 	udiv	r3, r2, r3
 800117e:	60bb      	str	r3, [r7, #8]
			}
			msec = (uint16_t)( dt / 1000 );
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	4a22      	ldr	r2, [pc, #136]	; (800120c <LogInfo_display+0x140>)
 8001184:	fba2 2303 	umull	r2, r3, r2, r3
 8001188:	099b      	lsrs	r3, r3, #6
 800118a:	80bb      	strh	r3, [r7, #4]
			usec = (uint16_t)( dt % 1000 );
 800118c:	68ba      	ldr	r2, [r7, #8]
 800118e:	4b1f      	ldr	r3, [pc, #124]	; (800120c <LogInfo_display+0x140>)
 8001190:	fba3 1302 	umull	r1, r3, r3, r2
 8001194:	099b      	lsrs	r3, r3, #6
 8001196:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800119a:	fb01 f303 	mul.w	r3, r1, r3
 800119e:	1ad3      	subs	r3, r2, r3
 80011a0:	807b      	strh	r3, [r7, #2]
			SKprintf("%03d %03d ", msec,usec);
 80011a2:	88bb      	ldrh	r3, [r7, #4]
 80011a4:	887a      	ldrh	r2, [r7, #2]
 80011a6:	4619      	mov	r1, r3
 80011a8:	4819      	ldr	r0, [pc, #100]	; (8001210 <LogInfo_display+0x144>)
 80011aa:	f000 ffb3 	bl	8002114 <SKprintf>

			SKprintf("%s\r\n", &log.rec[log.wptr].string[0]);
 80011ae:	4b14      	ldr	r3, [pc, #80]	; (8001200 <LogInfo_display+0x134>)
 80011b0:	881b      	ldrh	r3, [r3, #0]
 80011b2:	019b      	lsls	r3, r3, #6
 80011b4:	3310      	adds	r3, #16
 80011b6:	4a12      	ldr	r2, [pc, #72]	; (8001200 <LogInfo_display+0x134>)
 80011b8:	4413      	add	r3, r2
 80011ba:	3304      	adds	r3, #4
 80011bc:	4619      	mov	r1, r3
 80011be:	4815      	ldr	r0, [pc, #84]	; (8001214 <LogInfo_display+0x148>)
 80011c0:	f000 ffa8 	bl	8002114 <SKprintf>

			rptr ++;
 80011c4:	88fb      	ldrh	r3, [r7, #6]
 80011c6:	3301      	adds	r3, #1
 80011c8:	80fb      	strh	r3, [r7, #6]
			if( rptr > LOG_RECODE_MAX ){
 80011ca:	88fb      	ldrh	r3, [r7, #6]
 80011cc:	2b64      	cmp	r3, #100	; 0x64
 80011ce:	d901      	bls.n	80011d4 <LogInfo_display+0x108>
				rptr = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	80fb      	strh	r3, [r7, #6]
			}
			if( log.wptr == rptr ){
 80011d4:	4b0a      	ldr	r3, [pc, #40]	; (8001200 <LogInfo_display+0x134>)
 80011d6:	881b      	ldrh	r3, [r3, #0]
 80011d8:	88fa      	ldrh	r2, [r7, #6]
 80011da:	429a      	cmp	r2, r3
 80011dc:	d00b      	beq.n	80011f6 <LogInfo_display+0x12a>
		for(i=0; i<LOG_RECODE_MAX; i++){
 80011de:	89fb      	ldrh	r3, [r7, #14]
 80011e0:	3301      	adds	r3, #1
 80011e2:	81fb      	strh	r3, [r7, #14]
 80011e4:	89fb      	ldrh	r3, [r7, #14]
 80011e6:	2b63      	cmp	r3, #99	; 0x63
 80011e8:	f67f af7e 	bls.w	80010e8 <LogInfo_display+0x1c>
		}
	}
	else{
		SKprintf("LOG NONE\r\n");
	}
}
 80011ec:	e004      	b.n	80011f8 <LogInfo_display+0x12c>
		SKprintf("LOG NONE\r\n");
 80011ee:	480a      	ldr	r0, [pc, #40]	; (8001218 <LogInfo_display+0x14c>)
 80011f0:	f000 ff90 	bl	8002114 <SKprintf>
}
 80011f4:	e000      	b.n	80011f8 <LogInfo_display+0x12c>
				break;
 80011f6:	bf00      	nop
}
 80011f8:	bf00      	nop
 80011fa:	3710      	adds	r7, #16
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000144 	.word	0x20000144
 8001204:	0800a188 	.word	0x0800a188
 8001208:	000f4240 	.word	0x000f4240
 800120c:	10624dd3 	.word	0x10624dd3
 8001210:	0800a198 	.word	0x0800a198
 8001214:	0800a1a4 	.word	0x0800a1a4
 8001218:	0800a1ac 	.word	0x0800a1ac

0800121c <LogInfo_clear>:
//=============================================================================
//
//
//=============================================================================
void LogInfo_clear(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0

	log.rptr = 0;
 8001220:	4b06      	ldr	r3, [pc, #24]	; (800123c <LogInfo_clear+0x20>)
 8001222:	2200      	movs	r2, #0
 8001224:	805a      	strh	r2, [r3, #2]
	log.wptr = 0;
 8001226:	4b05      	ldr	r3, [pc, #20]	; (800123c <LogInfo_clear+0x20>)
 8001228:	2200      	movs	r2, #0
 800122a:	801a      	strh	r2, [r3, #0]
	log.num = 0;
 800122c:	4b03      	ldr	r3, [pc, #12]	; (800123c <LogInfo_clear+0x20>)
 800122e:	2200      	movs	r2, #0
 8001230:	809a      	strh	r2, [r3, #4]

	SKprintf("LOG CLEAR \r\n");
 8001232:	4803      	ldr	r0, [pc, #12]	; (8001240 <LogInfo_clear+0x24>)
 8001234:	f000 ff6e 	bl	8002114 <SKprintf>
}
 8001238:	bf00      	nop
 800123a:	bd80      	pop	{r7, pc}
 800123c:	20000144 	.word	0x20000144
 8001240:	0800a1b8 	.word	0x0800a1b8

08001244 <task_chk_init>:

//==============================================================================
//
//==============================================================================
void task_chk_init(void)
{
 8001244:	b590      	push	{r4, r7, lr}
 8001246:	b087      	sub	sp, #28
 8001248:	af00      	add	r7, sp, #0
	uint32_t 			*dtp;
	int		i;
	int		j;


	SKprintf("task_chk_init()\r\n");
 800124a:	4864      	ldr	r0, [pc, #400]	; (80013dc <task_chk_init+0x198>)
 800124c:	f000 ff62 	bl	8002114 <SKprintf>

	for( i=0; i < SK_TASK_MAX; i++ ){
 8001250:	2300      	movs	r3, #0
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	e0b8      	b.n	80013c8 <task_chk_init+0x184>
		switch(i){
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	2b02      	cmp	r3, #2
 800125a:	d013      	beq.n	8001284 <task_chk_init+0x40>
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	2b02      	cmp	r3, #2
 8001260:	dc15      	bgt.n	800128e <task_chk_init+0x4a>
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d003      	beq.n	8001270 <task_chk_init+0x2c>
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d005      	beq.n	800127a <task_chk_init+0x36>
 800126e:	e00e      	b.n	800128e <task_chk_init+0x4a>
		case SK_TASK_main:
			dtp = &Task_mainHandle;
 8001270:	4b5b      	ldr	r3, [pc, #364]	; (80013e0 <task_chk_init+0x19c>)
 8001272:	613b      	str	r3, [r7, #16]
			attr = &Task_main_attributes;
 8001274:	4b5b      	ldr	r3, [pc, #364]	; (80013e4 <task_chk_init+0x1a0>)
 8001276:	617b      	str	r3, [r7, #20]
			break;
 8001278:	e00d      	b.n	8001296 <task_chk_init+0x52>
		case SK_TASK_sub1:
			dtp = &Task_sub1Handle;
 800127a:	4b5b      	ldr	r3, [pc, #364]	; (80013e8 <task_chk_init+0x1a4>)
 800127c:	613b      	str	r3, [r7, #16]
			attr = &Task_sub1_attributes;
 800127e:	4b5b      	ldr	r3, [pc, #364]	; (80013ec <task_chk_init+0x1a8>)
 8001280:	617b      	str	r3, [r7, #20]
			break;
 8001282:	e008      	b.n	8001296 <task_chk_init+0x52>
		case SK_TASK_sub2:
			dtp = &Task_sub2Handle;
 8001284:	4b5a      	ldr	r3, [pc, #360]	; (80013f0 <task_chk_init+0x1ac>)
 8001286:	613b      	str	r3, [r7, #16]
			attr = &Task_sub2_attributes;
 8001288:	4b5a      	ldr	r3, [pc, #360]	; (80013f4 <task_chk_init+0x1b0>)
 800128a:	617b      	str	r3, [r7, #20]
			break;
 800128c:	e003      	b.n	8001296 <task_chk_init+0x52>
		default:
			SKprintf("Error taskid\r\n");
 800128e:	485a      	ldr	r0, [pc, #360]	; (80013f8 <task_chk_init+0x1b4>)
 8001290:	f000 ff40 	bl	8002114 <SKprintf>
			break;
 8001294:	bf00      	nop
		}
		hTask = (TaskHandle_t *)*dtp;
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	607b      	str	r3, [r7, #4]

		for( j=0; j < configMAX_TASK_NAME_LEN; j++ ){
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]
 80012a0:	e012      	b.n	80012c8 <task_chk_init+0x84>
			task_chk_table[i].name[j] = hTask->pcTaskName[j];
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	4413      	add	r3, r2
 80012a8:	3334      	adds	r3, #52	; 0x34
 80012aa:	7818      	ldrb	r0, [r3, #0]
 80012ac:	4953      	ldr	r1, [pc, #332]	; (80013fc <task_chk_init+0x1b8>)
 80012ae:	68fa      	ldr	r2, [r7, #12]
 80012b0:	4613      	mov	r3, r2
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	4413      	add	r3, r2
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	18ca      	adds	r2, r1, r3
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	4413      	add	r3, r2
 80012be:	4602      	mov	r2, r0
 80012c0:	701a      	strb	r2, [r3, #0]
		for( j=0; j < configMAX_TASK_NAME_LEN; j++ ){
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	3301      	adds	r3, #1
 80012c6:	60bb      	str	r3, [r7, #8]
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	2b0f      	cmp	r3, #15
 80012cc:	dde9      	ble.n	80012a2 <task_chk_init+0x5e>
		}
		task_chk_table[i].name[j-1] = '\0';
 80012ce:	68bb      	ldr	r3, [r7, #8]
 80012d0:	1e59      	subs	r1, r3, #1
 80012d2:	484a      	ldr	r0, [pc, #296]	; (80013fc <task_chk_init+0x1b8>)
 80012d4:	68fa      	ldr	r2, [r7, #12]
 80012d6:	4613      	mov	r3, r2
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	4413      	add	r3, r2
 80012dc:	00db      	lsls	r3, r3, #3
 80012de:	4403      	add	r3, r0
 80012e0:	440b      	add	r3, r1
 80012e2:	2200      	movs	r2, #0
 80012e4:	701a      	strb	r2, [r3, #0]

		task_chk_table[i].chk_stack = hTask->pxStack;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80012ea:	4844      	ldr	r0, [pc, #272]	; (80013fc <task_chk_init+0x1b8>)
 80012ec:	68fa      	ldr	r2, [r7, #12]
 80012ee:	4613      	mov	r3, r2
 80012f0:	005b      	lsls	r3, r3, #1
 80012f2:	4413      	add	r3, r2
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	4403      	add	r3, r0
 80012f8:	3310      	adds	r3, #16
 80012fa:	6019      	str	r1, [r3, #0]
		task_chk_table[i].size = attr->stack_size;
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	695b      	ldr	r3, [r3, #20]
 8001300:	b298      	uxth	r0, r3
 8001302:	493e      	ldr	r1, [pc, #248]	; (80013fc <task_chk_init+0x1b8>)
 8001304:	68fa      	ldr	r2, [r7, #12]
 8001306:	4613      	mov	r3, r2
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	4413      	add	r3, r2
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	440b      	add	r3, r1
 8001310:	3314      	adds	r3, #20
 8001312:	4602      	mov	r2, r0
 8001314:	801a      	strh	r2, [r3, #0]
		task_chk_table[i].used = 0;
 8001316:	4939      	ldr	r1, [pc, #228]	; (80013fc <task_chk_init+0x1b8>)
 8001318:	68fa      	ldr	r2, [r7, #12]
 800131a:	4613      	mov	r3, r2
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	4413      	add	r3, r2
 8001320:	00db      	lsls	r3, r3, #3
 8001322:	440b      	add	r3, r1
 8001324:	3316      	adds	r3, #22
 8001326:	2200      	movs	r2, #0
 8001328:	801a      	strh	r2, [r3, #0]

		SKprintf(" %s\r\n", &task_chk_table[i].name[0]);
 800132a:	68fa      	ldr	r2, [r7, #12]
 800132c:	4613      	mov	r3, r2
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	4413      	add	r3, r2
 8001332:	00db      	lsls	r3, r3, #3
 8001334:	4a31      	ldr	r2, [pc, #196]	; (80013fc <task_chk_init+0x1b8>)
 8001336:	4413      	add	r3, r2
 8001338:	4619      	mov	r1, r3
 800133a:	4831      	ldr	r0, [pc, #196]	; (8001400 <task_chk_init+0x1bc>)
 800133c:	f000 feea 	bl	8002114 <SKprintf>
		SKprintf("  Check Start Address = %p\r\n", task_chk_table[i].chk_stack);
 8001340:	492e      	ldr	r1, [pc, #184]	; (80013fc <task_chk_init+0x1b8>)
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	4613      	mov	r3, r2
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	4413      	add	r3, r2
 800134a:	00db      	lsls	r3, r3, #3
 800134c:	440b      	add	r3, r1
 800134e:	3310      	adds	r3, #16
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4619      	mov	r1, r3
 8001354:	482b      	ldr	r0, [pc, #172]	; (8001404 <task_chk_init+0x1c0>)
 8001356:	f000 fedd 	bl	8002114 <SKprintf>
		SKprintf("  Size          = %d\r\n", task_chk_table[i].size);
 800135a:	4928      	ldr	r1, [pc, #160]	; (80013fc <task_chk_init+0x1b8>)
 800135c:	68fa      	ldr	r2, [r7, #12]
 800135e:	4613      	mov	r3, r2
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	4413      	add	r3, r2
 8001364:	00db      	lsls	r3, r3, #3
 8001366:	440b      	add	r3, r1
 8001368:	3314      	adds	r3, #20
 800136a:	881b      	ldrh	r3, [r3, #0]
 800136c:	4619      	mov	r1, r3
 800136e:	4826      	ldr	r0, [pc, #152]	; (8001408 <task_chk_init+0x1c4>)
 8001370:	f000 fed0 	bl	8002114 <SKprintf>
		SKprintf("  Used Size     = %d(%d%%)\r\n\r\n", task_chk_table[i].used, 100*task_chk_table[i].used/task_chk_table[i].size);
 8001374:	4921      	ldr	r1, [pc, #132]	; (80013fc <task_chk_init+0x1b8>)
 8001376:	68fa      	ldr	r2, [r7, #12]
 8001378:	4613      	mov	r3, r2
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	4413      	add	r3, r2
 800137e:	00db      	lsls	r3, r3, #3
 8001380:	440b      	add	r3, r1
 8001382:	3316      	adds	r3, #22
 8001384:	881b      	ldrh	r3, [r3, #0]
 8001386:	461c      	mov	r4, r3
 8001388:	491c      	ldr	r1, [pc, #112]	; (80013fc <task_chk_init+0x1b8>)
 800138a:	68fa      	ldr	r2, [r7, #12]
 800138c:	4613      	mov	r3, r2
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	4413      	add	r3, r2
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	440b      	add	r3, r1
 8001396:	3316      	adds	r3, #22
 8001398:	881b      	ldrh	r3, [r3, #0]
 800139a:	461a      	mov	r2, r3
 800139c:	2364      	movs	r3, #100	; 0x64
 800139e:	fb03 f102 	mul.w	r1, r3, r2
 80013a2:	4816      	ldr	r0, [pc, #88]	; (80013fc <task_chk_init+0x1b8>)
 80013a4:	68fa      	ldr	r2, [r7, #12]
 80013a6:	4613      	mov	r3, r2
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	4413      	add	r3, r2
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	4403      	add	r3, r0
 80013b0:	3314      	adds	r3, #20
 80013b2:	881b      	ldrh	r3, [r3, #0]
 80013b4:	fb91 f3f3 	sdiv	r3, r1, r3
 80013b8:	461a      	mov	r2, r3
 80013ba:	4621      	mov	r1, r4
 80013bc:	4813      	ldr	r0, [pc, #76]	; (800140c <task_chk_init+0x1c8>)
 80013be:	f000 fea9 	bl	8002114 <SKprintf>
	for( i=0; i < SK_TASK_MAX; i++ ){
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	3301      	adds	r3, #1
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	f77f af43 	ble.w	8001256 <task_chk_init+0x12>

	}
}
 80013d0:	bf00      	nop
 80013d2:	bf00      	nop
 80013d4:	371c      	adds	r7, #28
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd90      	pop	{r4, r7, pc}
 80013da:	bf00      	nop
 80013dc:	0800a1c8 	.word	0x0800a1c8
 80013e0:	20001d50 	.word	0x20001d50
 80013e4:	0800a9e4 	.word	0x0800a9e4
 80013e8:	20001d54 	.word	0x20001d54
 80013ec:	0800aa08 	.word	0x0800aa08
 80013f0:	20001d58 	.word	0x20001d58
 80013f4:	0800aa2c 	.word	0x0800aa2c
 80013f8:	0800a1dc 	.word	0x0800a1dc
 80013fc:	20001a4c 	.word	0x20001a4c
 8001400:	0800a1ec 	.word	0x0800a1ec
 8001404:	0800a1f4 	.word	0x0800a1f4
 8001408:	0800a214 	.word	0x0800a214
 800140c:	0800a22c 	.word	0x0800a22c

08001410 <task_stack_chk>:

//==============================================================================
//
//==============================================================================
void task_stack_chk(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
#ifdef ___TASK_CHK_DISPLAY
	SKprintf_uart1("\r\ntask_stack_chk()\r\n");
	SKprintf("\r\ntask_stack_chk()\r\n");
#endif	// ___TASK_CHK_DISPLAY

	for( i=0; i < SK_TASK_MAX; i++ ){
 8001416:	2300      	movs	r3, #0
 8001418:	607b      	str	r3, [r7, #4]
 800141a:	e059      	b.n	80014d0 <task_stack_chk+0xc0>

		for( j= 0; j < task_chk_table[i].size; j++){
 800141c:	2300      	movs	r3, #0
 800141e:	603b      	str	r3, [r7, #0]
 8001420:	e010      	b.n	8001444 <task_stack_chk+0x34>
			if(task_chk_table[i].chk_stack[j] != 0xa5){
 8001422:	492f      	ldr	r1, [pc, #188]	; (80014e0 <task_stack_chk+0xd0>)
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	4613      	mov	r3, r2
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	4413      	add	r3, r2
 800142c:	00db      	lsls	r3, r3, #3
 800142e:	440b      	add	r3, r1
 8001430:	3310      	adds	r3, #16
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	4413      	add	r3, r2
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2ba5      	cmp	r3, #165	; 0xa5
 800143c:	d110      	bne.n	8001460 <task_stack_chk+0x50>
		for( j= 0; j < task_chk_table[i].size; j++){
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	3301      	adds	r3, #1
 8001442:	603b      	str	r3, [r7, #0]
 8001444:	4926      	ldr	r1, [pc, #152]	; (80014e0 <task_stack_chk+0xd0>)
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	4613      	mov	r3, r2
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	4413      	add	r3, r2
 800144e:	00db      	lsls	r3, r3, #3
 8001450:	440b      	add	r3, r1
 8001452:	3314      	adds	r3, #20
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	461a      	mov	r2, r3
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	4293      	cmp	r3, r2
 800145c:	dbe1      	blt.n	8001422 <task_stack_chk+0x12>
 800145e:	e000      	b.n	8001462 <task_stack_chk+0x52>
				break;
 8001460:	bf00      	nop
			}
		}
		task_chk_table[i].used = task_chk_table[i].size - j;
 8001462:	491f      	ldr	r1, [pc, #124]	; (80014e0 <task_stack_chk+0xd0>)
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	4613      	mov	r3, r2
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	4413      	add	r3, r2
 800146c:	00db      	lsls	r3, r3, #3
 800146e:	440b      	add	r3, r1
 8001470:	3314      	adds	r3, #20
 8001472:	881a      	ldrh	r2, [r3, #0]
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	b29b      	uxth	r3, r3
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	b298      	uxth	r0, r3
 800147c:	4918      	ldr	r1, [pc, #96]	; (80014e0 <task_stack_chk+0xd0>)
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	4613      	mov	r3, r2
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	4413      	add	r3, r2
 8001486:	00db      	lsls	r3, r3, #3
 8001488:	440b      	add	r3, r1
 800148a:	3316      	adds	r3, #22
 800148c:	4602      	mov	r2, r0
 800148e:	801a      	strh	r2, [r3, #0]

#ifdef ___TASK_CHK_DISPLAY
		SKprintf(" %s:Used Size= %d(%d%%)\r\n", &task_chk_table[i].name[0], task_chk_table[i].used, (100*task_chk_table[i].used/task_chk_table[i].size));
#endif	// ___TASK_CHK_DISPLAY

		if( j < (task_chk_table[i].size/10) ){
 8001490:	4913      	ldr	r1, [pc, #76]	; (80014e0 <task_stack_chk+0xd0>)
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	4613      	mov	r3, r2
 8001496:	005b      	lsls	r3, r3, #1
 8001498:	4413      	add	r3, r2
 800149a:	00db      	lsls	r3, r3, #3
 800149c:	440b      	add	r3, r1
 800149e:	3314      	adds	r3, #20
 80014a0:	881b      	ldrh	r3, [r3, #0]
 80014a2:	4a10      	ldr	r2, [pc, #64]	; (80014e4 <task_stack_chk+0xd4>)
 80014a4:	fba2 2303 	umull	r2, r3, r2, r3
 80014a8:	08db      	lsrs	r3, r3, #3
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	461a      	mov	r2, r3
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	4293      	cmp	r3, r2
 80014b2:	da0a      	bge.n	80014ca <task_stack_chk+0xba>
			SKprintf("WARNING:STACK FULL  %s\r\n", &task_chk_table[i].name[0]);
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	4613      	mov	r3, r2
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	4413      	add	r3, r2
 80014bc:	00db      	lsls	r3, r3, #3
 80014be:	4a08      	ldr	r2, [pc, #32]	; (80014e0 <task_stack_chk+0xd0>)
 80014c0:	4413      	add	r3, r2
 80014c2:	4619      	mov	r1, r3
 80014c4:	4808      	ldr	r0, [pc, #32]	; (80014e8 <task_stack_chk+0xd8>)
 80014c6:	f000 fe25 	bl	8002114 <SKprintf>
	for( i=0; i < SK_TASK_MAX; i++ ){
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	3301      	adds	r3, #1
 80014ce:	607b      	str	r3, [r7, #4]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	dda2      	ble.n	800141c <task_stack_chk+0xc>
		}

	}
}
 80014d6:	bf00      	nop
 80014d8:	bf00      	nop
 80014da:	3708      	adds	r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	20001a4c 	.word	0x20001a4c
 80014e4:	cccccccd 	.word	0xcccccccd
 80014e8:	0800a24c 	.word	0x0800a24c

080014ec <Disp_task_info>:
//==============================================================================
//
//==============================================================================
void Disp_task_info(SK_TASK taskid)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b086      	sub	sp, #24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	71fb      	strb	r3, [r7, #7]
	SKtskTaskControlBlock *hTask;
	osThreadAttr_t		*attr;
	uint32_t 			*dtp;

	switch(taskid){
 80014f6:	79fb      	ldrb	r3, [r7, #7]
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d016      	beq.n	800152a <Disp_task_info+0x3e>
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	dc1c      	bgt.n	800153a <Disp_task_info+0x4e>
 8001500:	2b00      	cmp	r3, #0
 8001502:	d002      	beq.n	800150a <Disp_task_info+0x1e>
 8001504:	2b01      	cmp	r3, #1
 8001506:	d008      	beq.n	800151a <Disp_task_info+0x2e>
 8001508:	e017      	b.n	800153a <Disp_task_info+0x4e>
	case SK_TASK_main:
		dtp = &Task_mainHandle;
 800150a:	4b34      	ldr	r3, [pc, #208]	; (80015dc <Disp_task_info+0xf0>)
 800150c:	60fb      	str	r3, [r7, #12]
		hTask = (TaskHandle_t *)*dtp;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	617b      	str	r3, [r7, #20]
		attr = &Task_main_attributes;
 8001514:	4b32      	ldr	r3, [pc, #200]	; (80015e0 <Disp_task_info+0xf4>)
 8001516:	613b      	str	r3, [r7, #16]
		break;
 8001518:	e013      	b.n	8001542 <Disp_task_info+0x56>
	case SK_TASK_sub1:
		dtp = &Task_sub1Handle;
 800151a:	4b32      	ldr	r3, [pc, #200]	; (80015e4 <Disp_task_info+0xf8>)
 800151c:	60fb      	str	r3, [r7, #12]
		hTask = (TaskHandle_t *)*dtp;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	617b      	str	r3, [r7, #20]
		attr = &Task_sub1_attributes;
 8001524:	4b30      	ldr	r3, [pc, #192]	; (80015e8 <Disp_task_info+0xfc>)
 8001526:	613b      	str	r3, [r7, #16]
		break;
 8001528:	e00b      	b.n	8001542 <Disp_task_info+0x56>
	case SK_TASK_sub2:
		dtp = &Task_sub2Handle;
 800152a:	4b30      	ldr	r3, [pc, #192]	; (80015ec <Disp_task_info+0x100>)
 800152c:	60fb      	str	r3, [r7, #12]
		hTask = (TaskHandle_t *)*dtp;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	617b      	str	r3, [r7, #20]
		attr = &Task_sub2_attributes;
 8001534:	4b2e      	ldr	r3, [pc, #184]	; (80015f0 <Disp_task_info+0x104>)
 8001536:	613b      	str	r3, [r7, #16]
		break;
 8001538:	e003      	b.n	8001542 <Disp_task_info+0x56>
	default:
		SKprintf("Error taskid\r\n");
 800153a:	482e      	ldr	r0, [pc, #184]	; (80015f4 <Disp_task_info+0x108>)
 800153c:	f000 fdea 	bl	8002114 <SKprintf>
		break;
 8001540:	bf00      	nop
	}

	SKprintf("<<< %s >>>\r\n" ,attr->name);
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4619      	mov	r1, r3
 8001548:	482b      	ldr	r0, [pc, #172]	; (80015f8 <Disp_task_info+0x10c>)
 800154a:	f000 fde3 	bl	8002114 <SKprintf>
	SKprintf(" TCB Address           = %p\r\n" ,hTask);
 800154e:	6979      	ldr	r1, [r7, #20]
 8001550:	482a      	ldr	r0, [pc, #168]	; (80015fc <Disp_task_info+0x110>)
 8001552:	f000 fddf 	bl	8002114 <SKprintf>
	SKprintf(" Stack Botom Address   = 0x%lx\r\n", hTask->pxTopOfStack );
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4619      	mov	r1, r3
 800155c:	4828      	ldr	r0, [pc, #160]	; (8001600 <Disp_task_info+0x114>)
 800155e:	f000 fdd9 	bl	8002114 <SKprintf>
	SKprintf(" Stack top Address     = 0x%lx\r\n", hTask->pxStack );
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	4619      	mov	r1, r3
 8001568:	4826      	ldr	r0, [pc, #152]	; (8001604 <Disp_task_info+0x118>)
 800156a:	f000 fdd3 	bl	8002114 <SKprintf>
	SKprintf(" stack_size            = %lx\r\n" ,attr->stack_size);
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	695b      	ldr	r3, [r3, #20]
 8001572:	4619      	mov	r1, r3
 8001574:	4824      	ldr	r0, [pc, #144]	; (8001608 <Disp_task_info+0x11c>)
 8001576:	f000 fdcd 	bl	8002114 <SKprintf>
	SKprintf(" uxTCBNumber           = %lx\r\n", hTask->uxTCBNumber );
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800157e:	4619      	mov	r1, r3
 8001580:	4822      	ldr	r0, [pc, #136]	; (800160c <Disp_task_info+0x120>)
 8001582:	f000 fdc7 	bl	8002114 <SKprintf>
	SKprintf(" uxTaskNumber          = %lx\r\n", hTask->uxTaskNumber );
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800158a:	4619      	mov	r1, r3
 800158c:	4820      	ldr	r0, [pc, #128]	; (8001610 <Disp_task_info+0x124>)
 800158e:	f000 fdc1 	bl	8002114 <SKprintf>
	SKprintf(" uxBasePriority        = %lx\r\n", hTask->uxBasePriority );
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001596:	4619      	mov	r1, r3
 8001598:	481e      	ldr	r0, [pc, #120]	; (8001614 <Disp_task_info+0x128>)
 800159a:	f000 fdbb 	bl	8002114 <SKprintf>
	SKprintf(" uxMutexesHeld         = %lx\r\n", hTask->uxMutexesHeld );
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015a2:	4619      	mov	r1, r3
 80015a4:	481c      	ldr	r0, [pc, #112]	; (8001618 <Disp_task_info+0x12c>)
 80015a6:	f000 fdb5 	bl	8002114 <SKprintf>
	SKprintf(" ulNotifiedValue       = %lx\r\n", hTask->ulNotifiedValue );
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ae:	4619      	mov	r1, r3
 80015b0:	481a      	ldr	r0, [pc, #104]	; (800161c <Disp_task_info+0x130>)
 80015b2:	f000 fdaf 	bl	8002114 <SKprintf>
	SKprintf(" ucNotifyState         = %lx\r\n", hTask->ucNotifyState );
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	4619      	mov	r1, r3
 80015c0:	4817      	ldr	r0, [pc, #92]	; (8001620 <Disp_task_info+0x134>)
 80015c2:	f000 fda7 	bl	8002114 <SKprintf>
	SKprintf(" ucStaticallyAllocated = %lx\r\n", hTask->ucStaticallyAllocated );
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80015cc:	4619      	mov	r1, r3
 80015ce:	4815      	ldr	r0, [pc, #84]	; (8001624 <Disp_task_info+0x138>)
 80015d0:	f000 fda0 	bl	8002114 <SKprintf>
	SKprintf(" tz_module = %lx\r\n" ,attr->tz_module);
	SKprintf(" reserved = %lx\r\n" ,attr->reserved);
#endif	// ___NOP


}
 80015d4:	bf00      	nop
 80015d6:	3718      	adds	r7, #24
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20001d50 	.word	0x20001d50
 80015e0:	0800a9e4 	.word	0x0800a9e4
 80015e4:	20001d54 	.word	0x20001d54
 80015e8:	0800aa08 	.word	0x0800aa08
 80015ec:	20001d58 	.word	0x20001d58
 80015f0:	0800aa2c 	.word	0x0800aa2c
 80015f4:	0800a1dc 	.word	0x0800a1dc
 80015f8:	0800a268 	.word	0x0800a268
 80015fc:	0800a278 	.word	0x0800a278
 8001600:	0800a298 	.word	0x0800a298
 8001604:	0800a2bc 	.word	0x0800a2bc
 8001608:	0800a2e0 	.word	0x0800a2e0
 800160c:	0800a300 	.word	0x0800a300
 8001610:	0800a320 	.word	0x0800a320
 8001614:	0800a340 	.word	0x0800a340
 8001618:	0800a360 	.word	0x0800a360
 800161c:	0800a380 	.word	0x0800a380
 8001620:	0800a3a0 	.word	0x0800a3a0
 8001624:	0800a3c0 	.word	0x0800a3c0

08001628 <Get_task_stackptr>:

//==============================================================================
//
//==============================================================================
void Get_task_stackptr(SK_TASK taskid, STACK_INFO *ptr)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	6039      	str	r1, [r7, #0]
 8001632:	71fb      	strb	r3, [r7, #7]
	SKtskTaskControlBlock *hTask;
	uint32_t 			*dtp;

	switch(taskid){
 8001634:	79fb      	ldrb	r3, [r7, #7]
 8001636:	2b02      	cmp	r3, #2
 8001638:	d014      	beq.n	8001664 <Get_task_stackptr+0x3c>
 800163a:	2b02      	cmp	r3, #2
 800163c:	dc18      	bgt.n	8001670 <Get_task_stackptr+0x48>
 800163e:	2b00      	cmp	r3, #0
 8001640:	d002      	beq.n	8001648 <Get_task_stackptr+0x20>
 8001642:	2b01      	cmp	r3, #1
 8001644:	d006      	beq.n	8001654 <Get_task_stackptr+0x2c>
 8001646:	e013      	b.n	8001670 <Get_task_stackptr+0x48>
	case SK_TASK_main:
		dtp = &Task_mainHandle;
 8001648:	4b1b      	ldr	r3, [pc, #108]	; (80016b8 <Get_task_stackptr+0x90>)
 800164a:	60bb      	str	r3, [r7, #8]
		hTask = (TaskHandle_t *)*dtp;
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	60fb      	str	r3, [r7, #12]
		break;
 8001652:	e011      	b.n	8001678 <Get_task_stackptr+0x50>
	case SK_TASK_sub1:
		hTask = (TaskHandle_t)&Task_sub1Handle;
 8001654:	4b19      	ldr	r3, [pc, #100]	; (80016bc <Get_task_stackptr+0x94>)
 8001656:	60fb      	str	r3, [r7, #12]
		dtp = &Task_sub1Handle;
 8001658:	4b18      	ldr	r3, [pc, #96]	; (80016bc <Get_task_stackptr+0x94>)
 800165a:	60bb      	str	r3, [r7, #8]
		hTask = (TaskHandle_t *)*dtp;
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	60fb      	str	r3, [r7, #12]
		break;
 8001662:	e009      	b.n	8001678 <Get_task_stackptr+0x50>
	case SK_TASK_sub2:
		dtp = &Task_sub2Handle;
 8001664:	4b16      	ldr	r3, [pc, #88]	; (80016c0 <Get_task_stackptr+0x98>)
 8001666:	60bb      	str	r3, [r7, #8]
		hTask = (TaskHandle_t *)*dtp;
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	60fb      	str	r3, [r7, #12]
		break;
 800166e:	e003      	b.n	8001678 <Get_task_stackptr+0x50>
	default:
		SKprintf("Error taskid\r\n");
 8001670:	4814      	ldr	r0, [pc, #80]	; (80016c4 <Get_task_stackptr+0x9c>)
 8001672:	f000 fd4f 	bl	8002114 <SKprintf>
		break;
 8001676:	bf00      	nop
	}

	SKprintf(" Stack top Address     = 0x%lx\r\n", hTask->pxStack );
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167c:	4619      	mov	r1, r3
 800167e:	4812      	ldr	r0, [pc, #72]	; (80016c8 <Get_task_stackptr+0xa0>)
 8001680:	f000 fd48 	bl	8002114 <SKprintf>



	ptr->pxStack = (char *)hTask->pxStack;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	605a      	str	r2, [r3, #4]
	ptr->pxTopOfStack = (char *)hTask->pxTopOfStack;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	601a      	str	r2, [r3, #0]
	ptr->size = (uint16_t)(128*4);
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	f44f 7200 	mov.w	r2, #512	; 0x200
 800169a:	811a      	strh	r2, [r3, #8]

	SKprintf("pxStack=%p,pxTopOfStack=%p,size=%d\r\n", ptr->pxStack,ptr->pxTopOfStack,ptr->size);
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	6859      	ldr	r1, [r3, #4]
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	891b      	ldrh	r3, [r3, #8]
 80016a8:	4808      	ldr	r0, [pc, #32]	; (80016cc <Get_task_stackptr+0xa4>)
 80016aa:	f000 fd33 	bl	8002114 <SKprintf>
}
 80016ae:	bf00      	nop
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20001d50 	.word	0x20001d50
 80016bc:	20001d54 	.word	0x20001d54
 80016c0:	20001d58 	.word	0x20001d58
 80016c4:	0800a1dc 	.word	0x0800a1dc
 80016c8:	0800a2bc 	.word	0x0800a2bc
 80016cc:	0800a3e0 	.word	0x0800a3e0

080016d0 <user_init>:
  * @brief
  * @param  None
  * @retval None
  *******************************************************************************/
void user_init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
	RETURN_STATUS	status = RET_TRUE;
 80016d6:	2301      	movs	r3, #1
 80016d8:	71fb      	strb	r3, [r7, #7]

	//LED_Flush(0);
	SKprintf("Initialize all configured peripherals\r\n");
 80016da:	4818      	ldr	r0, [pc, #96]	; (800173c <user_init+0x6c>)
 80016dc:	f000 fd1a 	bl	8002114 <SKprintf>
	SKprintf("******************\r\n");
 80016e0:	4817      	ldr	r0, [pc, #92]	; (8001740 <user_init+0x70>)
 80016e2:	f000 fd17 	bl	8002114 <SKprintf>
	SKprintf("*** UART START ***\r\n");
 80016e6:	4817      	ldr	r0, [pc, #92]	; (8001744 <user_init+0x74>)
 80016e8:	f000 fd14 	bl	8002114 <SKprintf>
	SKprintf("******************\r\n");
 80016ec:	4814      	ldr	r0, [pc, #80]	; (8001740 <user_init+0x70>)
 80016ee:	f000 fd11 	bl	8002114 <SKprintf>


	//-----------------------------------------------
	// Log Timer Counter
	//-----------------------------------------------
	timer.usec = 0;
 80016f2:	4b15      	ldr	r3, [pc, #84]	; (8001748 <user_init+0x78>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	835a      	strh	r2, [r3, #26]
	timer.msec = 0;
 80016f8:	4b13      	ldr	r3, [pc, #76]	; (8001748 <user_init+0x78>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	839a      	strh	r2, [r3, #28]
	timer.usec_max = 0;
 80016fe:	4b12      	ldr	r3, [pc, #72]	; (8001748 <user_init+0x78>)
 8001700:	2200      	movs	r2, #0
 8001702:	83da      	strh	r2, [r3, #30]
	timer.msec_max = 0;
 8001704:	4b10      	ldr	r3, [pc, #64]	; (8001748 <user_init+0x78>)
 8001706:	2200      	movs	r2, #0
 8001708:	841a      	strh	r2, [r3, #32]
	timer.dt = 0;
 800170a:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <user_init+0x78>)
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
	timer.dt_max = 0;
 8001710:	4b0d      	ldr	r3, [pc, #52]	; (8001748 <user_init+0x78>)
 8001712:	2200      	movs	r2, #0
 8001714:	611a      	str	r2, [r3, #16]
	timer.dt_av = 0;
 8001716:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <user_init+0x78>)
 8001718:	2200      	movs	r2, #0
 800171a:	615a      	str	r2, [r3, #20]
	timer.start = 0;
 800171c:	4b0a      	ldr	r3, [pc, #40]	; (8001748 <user_init+0x78>)
 800171e:	2200      	movs	r2, #0
 8001720:	765a      	strb	r2, [r3, #25]
	timer.av_wcnt = 0;
 8001722:	4b09      	ldr	r3, [pc, #36]	; (8001748 <user_init+0x78>)
 8001724:	2200      	movs	r2, #0
 8001726:	761a      	strb	r2, [r3, #24]

	//-----------------------------------------------
	// Log Info Init
	//-----------------------------------------------
	LogInfo_clear();
 8001728:	f7ff fd78 	bl	800121c <LogInfo_clear>

	//-----------------------------------------------
	// 受信割込み準備
	//-----------------------------------------------
	// 受信準備
	status = Recive_rs485_prepaer();
 800172c:	f000 f84e 	bl	80017cc <Recive_rs485_prepaer>
 8001730:	4603      	mov	r3, r0
 8001732:	71fb      	strb	r3, [r7, #7]

}
 8001734:	bf00      	nop
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	0800a408 	.word	0x0800a408
 8001740:	0800a430 	.word	0x0800a430
 8001744:	0800a448 	.word	0x0800a448
 8001748:	20000120 	.word	0x20000120

0800174c <rtc_display>:

//==============================================================================
//
//==============================================================================
void rtc_display(void)
{
 800174c:	b5b0      	push	{r4, r5, r7, lr}
 800174e:	b08a      	sub	sp, #40	; 0x28
 8001750:	af04      	add	r7, sp, #16
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001752:	1d3b      	adds	r3, r7, #4
 8001754:	2200      	movs	r2, #0
 8001756:	4619      	mov	r1, r3
 8001758:	4817      	ldr	r0, [pc, #92]	; (80017b8 <rtc_display+0x6c>)
 800175a:	f002 fd15 	bl	8004188 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800175e:	463b      	mov	r3, r7
 8001760:	2200      	movs	r2, #0
 8001762:	4619      	mov	r1, r3
 8001764:	4814      	ldr	r0, [pc, #80]	; (80017b8 <rtc_display+0x6c>)
 8001766:	f002 fdf1 	bl	800434c <HAL_RTC_GetDate>
	SKprintf("20%02d.%02d.%02d %02d:%02d:%02d\r\n", sDate.Year, sDate.Month, sDate.Date, sTime.Hours, sTime.Minutes, sTime.Seconds);
 800176a:	78fb      	ldrb	r3, [r7, #3]
 800176c:	4618      	mov	r0, r3
 800176e:	787b      	ldrb	r3, [r7, #1]
 8001770:	461c      	mov	r4, r3
 8001772:	78bb      	ldrb	r3, [r7, #2]
 8001774:	461d      	mov	r5, r3
 8001776:	793b      	ldrb	r3, [r7, #4]
 8001778:	797a      	ldrb	r2, [r7, #5]
 800177a:	79b9      	ldrb	r1, [r7, #6]
 800177c:	9102      	str	r1, [sp, #8]
 800177e:	9201      	str	r2, [sp, #4]
 8001780:	9300      	str	r3, [sp, #0]
 8001782:	462b      	mov	r3, r5
 8001784:	4622      	mov	r2, r4
 8001786:	4601      	mov	r1, r0
 8001788:	480c      	ldr	r0, [pc, #48]	; (80017bc <rtc_display+0x70>)
 800178a:	f000 fcc3 	bl	8002114 <SKprintf>
	SKprintf("av=%d max=%d\r\n",timer.dt_av,timer.dt_max);
 800178e:	4b0c      	ldr	r3, [pc, #48]	; (80017c0 <rtc_display+0x74>)
 8001790:	695b      	ldr	r3, [r3, #20]
 8001792:	4a0b      	ldr	r2, [pc, #44]	; (80017c0 <rtc_display+0x74>)
 8001794:	6912      	ldr	r2, [r2, #16]
 8001796:	4619      	mov	r1, r3
 8001798:	480a      	ldr	r0, [pc, #40]	; (80017c4 <rtc_display+0x78>)
 800179a:	f000 fcbb 	bl	8002114 <SKprintf>
	SKprintf("dt_buf=%d, %d, %d\r\n", timer.dt_buf[0],timer.dt_buf[1],timer.dt_buf[2]);
 800179e:	4b08      	ldr	r3, [pc, #32]	; (80017c0 <rtc_display+0x74>)
 80017a0:	6859      	ldr	r1, [r3, #4]
 80017a2:	4b07      	ldr	r3, [pc, #28]	; (80017c0 <rtc_display+0x74>)
 80017a4:	689a      	ldr	r2, [r3, #8]
 80017a6:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <rtc_display+0x74>)
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	4807      	ldr	r0, [pc, #28]	; (80017c8 <rtc_display+0x7c>)
 80017ac:	f000 fcb2 	bl	8002114 <SKprintf>
}
 80017b0:	bf00      	nop
 80017b2:	3718      	adds	r7, #24
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bdb0      	pop	{r4, r5, r7, pc}
 80017b8:	20001c18 	.word	0x20001c18
 80017bc:	0800a460 	.word	0x0800a460
 80017c0:	20000120 	.word	0x20000120
 80017c4:	0800a484 	.word	0x0800a484
 80017c8:	0800a494 	.word	0x0800a494

080017cc <Recive_rs485_prepaer>:
uint8_t Get_rcv_data(void);
//==============================================================================
//
//==============================================================================
void Recive_rs485_prepaer(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef s;

		// 受信準備
		s= HAL_UART_Receive_IT(Get_huart(), rcv_dt, 1);
 80017d2:	f000 fbe3 	bl	8001f9c <Get_huart>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2201      	movs	r2, #1
 80017da:	490a      	ldr	r1, [pc, #40]	; (8001804 <Recive_rs485_prepaer+0x38>)
 80017dc:	4618      	mov	r0, r3
 80017de:	f003 fcfc 	bl	80051da <HAL_UART_Receive_IT>
 80017e2:	4603      	mov	r3, r0
 80017e4:	71fb      	strb	r3, [r7, #7]

		switch(s){
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d005      	beq.n	80017f8 <Recive_rs485_prepaer+0x2c>
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	db04      	blt.n	80017fa <Recive_rs485_prepaer+0x2e>
 80017f0:	3b01      	subs	r3, #1
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d801      	bhi.n	80017fa <Recive_rs485_prepaer+0x2e>
			break;
		case HAL_ERROR:
		case HAL_BUSY:
		case HAL_TIMEOUT:
			// SKprintf("ERROR %s RS485 RECIVE = %d\r\n",UartList[SK_UART1_RS485].name, s);
			break;
 80017f6:	e000      	b.n	80017fa <Recive_rs485_prepaer+0x2e>
			break;
 80017f8:	bf00      	nop
		}
}
 80017fa:	bf00      	nop
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20001a94 	.word	0x20001a94

08001808 <Set_rcv_data>:
//==============================================================================
//
//==============================================================================

void Set_rcv_data(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
    rcvbuf[rcv_wpt] = rcv_dt[0];
 800180c:	4b0f      	ldr	r3, [pc, #60]	; (800184c <Set_rcv_data+0x44>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	461a      	mov	r2, r3
 8001812:	4b0f      	ldr	r3, [pc, #60]	; (8001850 <Set_rcv_data+0x48>)
 8001814:	7819      	ldrb	r1, [r3, #0]
 8001816:	4b0f      	ldr	r3, [pc, #60]	; (8001854 <Set_rcv_data+0x4c>)
 8001818:	5499      	strb	r1, [r3, r2]
    rcvnum ++;
 800181a:	4b0f      	ldr	r3, [pc, #60]	; (8001858 <Set_rcv_data+0x50>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	3301      	adds	r3, #1
 8001820:	b2da      	uxtb	r2, r3
 8001822:	4b0d      	ldr	r3, [pc, #52]	; (8001858 <Set_rcv_data+0x50>)
 8001824:	701a      	strb	r2, [r3, #0]
    rcv_wpt ++ ;
 8001826:	4b09      	ldr	r3, [pc, #36]	; (800184c <Set_rcv_data+0x44>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	3301      	adds	r3, #1
 800182c:	b2da      	uxtb	r2, r3
 800182e:	4b07      	ldr	r3, [pc, #28]	; (800184c <Set_rcv_data+0x44>)
 8001830:	701a      	strb	r2, [r3, #0]
    if( rcv_wpt > RCV_BUF_SIZE ){
 8001832:	4b06      	ldr	r3, [pc, #24]	; (800184c <Set_rcv_data+0x44>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b80      	cmp	r3, #128	; 0x80
 8001838:	d902      	bls.n	8001840 <Set_rcv_data+0x38>
        rcv_wpt = 0;
 800183a:	4b04      	ldr	r3, [pc, #16]	; (800184c <Set_rcv_data+0x44>)
 800183c:	2200      	movs	r2, #0
 800183e:	701a      	strb	r2, [r3, #0]
    }
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	20001b99 	.word	0x20001b99
 8001850:	20001a94 	.word	0x20001a94
 8001854:	20001a98 	.word	0x20001a98
 8001858:	20001b98 	.word	0x20001b98

0800185c <HAL_UART_RxCpltCallback>:

//==============================================================================
//
//==============================================================================
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
	Set_rcv_data();
 8001864:	f7ff ffd0 	bl	8001808 <Set_rcv_data>
	Recive_rs485_prepaer();
 8001868:	f7ff ffb0 	bl	80017cc <Recive_rs485_prepaer>
}
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <Get_rcv_data>:
//==============================================================================
//
//==============================================================================

uint8_t Get_rcv_data(void)
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
    uint8_t dt;
    rcvnum --;
 800187a:	4b10      	ldr	r3, [pc, #64]	; (80018bc <Get_rcv_data+0x48>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	3b01      	subs	r3, #1
 8001880:	b2da      	uxtb	r2, r3
 8001882:	4b0e      	ldr	r3, [pc, #56]	; (80018bc <Get_rcv_data+0x48>)
 8001884:	701a      	strb	r2, [r3, #0]
    dt =  rcvbuf[rcv_rpt];
 8001886:	4b0e      	ldr	r3, [pc, #56]	; (80018c0 <Get_rcv_data+0x4c>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	461a      	mov	r2, r3
 800188c:	4b0d      	ldr	r3, [pc, #52]	; (80018c4 <Get_rcv_data+0x50>)
 800188e:	5c9b      	ldrb	r3, [r3, r2]
 8001890:	71fb      	strb	r3, [r7, #7]
    rcv_rpt ++ ;
 8001892:	4b0b      	ldr	r3, [pc, #44]	; (80018c0 <Get_rcv_data+0x4c>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	3301      	adds	r3, #1
 8001898:	b2da      	uxtb	r2, r3
 800189a:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <Get_rcv_data+0x4c>)
 800189c:	701a      	strb	r2, [r3, #0]
    if( rcv_rpt > RCV_BUF_SIZE ){
 800189e:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <Get_rcv_data+0x4c>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	2b80      	cmp	r3, #128	; 0x80
 80018a4:	d902      	bls.n	80018ac <Get_rcv_data+0x38>
        rcv_rpt = 0;
 80018a6:	4b06      	ldr	r3, [pc, #24]	; (80018c0 <Get_rcv_data+0x4c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	701a      	strb	r2, [r3, #0]
    }
    return dt;
 80018ac:	79fb      	ldrb	r3, [r7, #7]

}
 80018ae:	4618      	mov	r0, r3
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	20001b98 	.word	0x20001b98
 80018c0:	20001b9a 	.word	0x20001b9a
 80018c4:	20001a98 	.word	0x20001a98

080018c8 <rs485_com_task>:
//==============================================================================
//
//==============================================================================
void rs485_com_task(void)
{
 80018c8:	b590      	push	{r4, r7, lr}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
		RETURN_STATUS		status = RET_TRUE;
 80018ce:	2301      	movs	r3, #1
 80018d0:	71fb      	strb	r3, [r7, #7]
		CMD_MSG				com_msg;
		COM_PROTOCOL_STEP	cp_step = COM_PROTOCOL_SEND;
 80018d2:	2300      	movs	r3, #0
 80018d4:	71bb      	strb	r3, [r7, #6]
		uint8_t 			num = 0;
 80018d6:	2300      	movs	r3, #0
 80018d8:	717b      	strb	r3, [r7, #5]
		uint8_t dt;

	while(1){

		switch( cp_step ){
 80018da:	79bb      	ldrb	r3, [r7, #6]
 80018dc:	2b02      	cmp	r3, #2
 80018de:	f000 8092 	beq.w	8001a06 <rs485_com_task+0x13e>
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	f300 80c4 	bgt.w	8001a70 <rs485_com_task+0x1a8>
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d003      	beq.n	80018f4 <rs485_com_task+0x2c>
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	f000 8085 	beq.w	80019fc <rs485_com_task+0x134>
			}

			break;

		default:
			break;
 80018f2:	e0bd      	b.n	8001a70 <rs485_com_task+0x1a8>
			if( com[cmd_ptr].command != RS485_CMD_MAX ){
 80018f4:	4b61      	ldr	r3, [pc, #388]	; (8001a7c <rs485_com_task+0x1b4>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	4619      	mov	r1, r3
 80018fa:	4a61      	ldr	r2, [pc, #388]	; (8001a80 <rs485_com_task+0x1b8>)
 80018fc:	460b      	mov	r3, r1
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	440b      	add	r3, r1
 8001902:	4413      	add	r3, r2
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b05      	cmp	r3, #5
 8001908:	d020      	beq.n	800194c <rs485_com_task+0x84>
				com_msg.command = com[cmd_ptr].command;
 800190a:	4b5c      	ldr	r3, [pc, #368]	; (8001a7c <rs485_com_task+0x1b4>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	4619      	mov	r1, r3
 8001910:	4a5b      	ldr	r2, [pc, #364]	; (8001a80 <rs485_com_task+0x1b8>)
 8001912:	460b      	mov	r3, r1
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	440b      	add	r3, r1
 8001918:	4413      	add	r3, r2
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	703b      	strb	r3, [r7, #0]
				com_msg.address = com[cmd_ptr].address;
 800191e:	4b57      	ldr	r3, [pc, #348]	; (8001a7c <rs485_com_task+0x1b4>)
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	4619      	mov	r1, r3
 8001924:	4a56      	ldr	r2, [pc, #344]	; (8001a80 <rs485_com_task+0x1b8>)
 8001926:	460b      	mov	r3, r1
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	440b      	add	r3, r1
 800192c:	4413      	add	r3, r2
 800192e:	3301      	adds	r3, #1
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	707b      	strb	r3, [r7, #1]
				com_msg.sub1 = com[cmd_ptr].sub1;
 8001934:	4b51      	ldr	r3, [pc, #324]	; (8001a7c <rs485_com_task+0x1b4>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	4619      	mov	r1, r3
 800193a:	4a51      	ldr	r2, [pc, #324]	; (8001a80 <rs485_com_task+0x1b8>)
 800193c:	460b      	mov	r3, r1
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	440b      	add	r3, r1
 8001942:	4413      	add	r3, r2
 8001944:	3302      	adds	r3, #2
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	70bb      	strb	r3, [r7, #2]
 800194a:	e022      	b.n	8001992 <rs485_com_task+0xca>
				cmd_ptr = 0;
 800194c:	4b4b      	ldr	r3, [pc, #300]	; (8001a7c <rs485_com_task+0x1b4>)
 800194e:	2200      	movs	r2, #0
 8001950:	701a      	strb	r2, [r3, #0]
				com_msg.command = com[cmd_ptr].command;
 8001952:	4b4a      	ldr	r3, [pc, #296]	; (8001a7c <rs485_com_task+0x1b4>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	4619      	mov	r1, r3
 8001958:	4a49      	ldr	r2, [pc, #292]	; (8001a80 <rs485_com_task+0x1b8>)
 800195a:	460b      	mov	r3, r1
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	440b      	add	r3, r1
 8001960:	4413      	add	r3, r2
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	703b      	strb	r3, [r7, #0]
				com_msg.address = com[cmd_ptr].address;
 8001966:	4b45      	ldr	r3, [pc, #276]	; (8001a7c <rs485_com_task+0x1b4>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	4619      	mov	r1, r3
 800196c:	4a44      	ldr	r2, [pc, #272]	; (8001a80 <rs485_com_task+0x1b8>)
 800196e:	460b      	mov	r3, r1
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	440b      	add	r3, r1
 8001974:	4413      	add	r3, r2
 8001976:	3301      	adds	r3, #1
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	707b      	strb	r3, [r7, #1]
				com_msg.sub1 = com[cmd_ptr].sub1;
 800197c:	4b3f      	ldr	r3, [pc, #252]	; (8001a7c <rs485_com_task+0x1b4>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	4619      	mov	r1, r3
 8001982:	4a3f      	ldr	r2, [pc, #252]	; (8001a80 <rs485_com_task+0x1b8>)
 8001984:	460b      	mov	r3, r1
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	440b      	add	r3, r1
 800198a:	4413      	add	r3, r2
 800198c:	3302      	adds	r3, #2
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	70bb      	strb	r3, [r7, #2]
			status = Send_rx485_cmd_message( &com_msg );
 8001992:	463b      	mov	r3, r7
 8001994:	4618      	mov	r0, r3
 8001996:	f000 f9d9 	bl	8001d4c <Send_rx485_cmd_message>
 800199a:	4603      	mov	r3, r0
 800199c:	71fb      	strb	r3, [r7, #7]
			if( status == RET_TRUE ){
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d167      	bne.n	8001a74 <rs485_com_task+0x1ac>
				cp_step = COM_PROTOCOL_RECIVE;
 80019a4:	2301      	movs	r3, #1
 80019a6:	71bb      	strb	r3, [r7, #6]
                num = 0;
 80019a8:	2300      	movs	r3, #0
 80019aa:	717b      	strb	r3, [r7, #5]
			break;
 80019ac:	e062      	b.n	8001a74 <rs485_com_task+0x1ac>
				work_buf[num ++] = Get_rcv_data();
 80019ae:	797b      	ldrb	r3, [r7, #5]
 80019b0:	1c5a      	adds	r2, r3, #1
 80019b2:	717a      	strb	r2, [r7, #5]
 80019b4:	461c      	mov	r4, r3
 80019b6:	f7ff ff5d 	bl	8001874 <Get_rcv_data>
 80019ba:	4603      	mov	r3, r0
 80019bc:	461a      	mov	r2, r3
 80019be:	4b31      	ldr	r3, [pc, #196]	; (8001a84 <rs485_com_task+0x1bc>)
 80019c0:	551a      	strb	r2, [r3, r4]
				if( Get_end_test_pt(num, work_buf) != 0 ){
 80019c2:	797b      	ldrb	r3, [r7, #5]
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	492f      	ldr	r1, [pc, #188]	; (8001a84 <rs485_com_task+0x1bc>)
 80019c8:	4618      	mov	r0, r3
 80019ca:	f000 f871 	bl	8001ab0 <Get_end_test_pt>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d013      	beq.n	80019fc <rs485_com_task+0x134>
					SKprintf("Respons Recive\r\n");
 80019d4:	482c      	ldr	r0, [pc, #176]	; (8001a88 <rs485_com_task+0x1c0>)
 80019d6:	f000 fb9d 	bl	8002114 <SKprintf>
					 Set_Res_Message(num, work_buf, Res_mesg);
 80019da:	797b      	ldrb	r3, [r7, #5]
 80019dc:	b29b      	uxth	r3, r3
 80019de:	4a2b      	ldr	r2, [pc, #172]	; (8001a8c <rs485_com_task+0x1c4>)
 80019e0:	4928      	ldr	r1, [pc, #160]	; (8001a84 <rs485_com_task+0x1bc>)
 80019e2:	4618      	mov	r0, r3
 80019e4:	f000 f8ba 	bl	8001b5c <Set_Res_Message>
					cp_step = COM_PROTOCOL_RESPONS;
 80019e8:	2302      	movs	r3, #2
 80019ea:	71bb      	strb	r3, [r7, #6]
					com_step_flg = COM_RCV_INIT;
 80019ec:	4b28      	ldr	r3, [pc, #160]	; (8001a90 <rs485_com_task+0x1c8>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	701a      	strb	r2, [r3, #0]
					res_ptr = 0;
 80019f2:	4b28      	ldr	r3, [pc, #160]	; (8001a94 <rs485_com_task+0x1cc>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	701a      	strb	r2, [r3, #0]
					break;
 80019f8:	bf00      	nop
			break;
 80019fa:	e03e      	b.n	8001a7a <rs485_com_task+0x1b2>
			while( rcvnum  > 0 ){
 80019fc:	4b26      	ldr	r3, [pc, #152]	; (8001a98 <rs485_com_task+0x1d0>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d1d4      	bne.n	80019ae <rs485_com_task+0xe6>
			break;
 8001a04:	e039      	b.n	8001a7a <rs485_com_task+0x1b2>
			status = RET_TRUE;
 8001a06:	2301      	movs	r3, #1
 8001a08:	71fb      	strb	r3, [r7, #7]
			switch( Res_mesg[TEXT_LENGTH+RS485_CMD_ID+1] ){
 8001a0a:	4b20      	ldr	r3, [pc, #128]	; (8001a8c <rs485_com_task+0x1c4>)
 8001a0c:	7a9b      	ldrb	r3, [r3, #10]
 8001a0e:	3b01      	subs	r3, #1
 8001a10:	2b03      	cmp	r3, #3
 8001a12:	d81b      	bhi.n	8001a4c <rs485_com_task+0x184>
 8001a14:	a201      	add	r2, pc, #4	; (adr r2, 8001a1c <rs485_com_task+0x154>)
 8001a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a1a:	bf00      	nop
 8001a1c:	08001a2d 	.word	0x08001a2d
 8001a20:	08001a35 	.word	0x08001a35
 8001a24:	08001a3d 	.word	0x08001a3d
 8001a28:	08001a45 	.word	0x08001a45
				SKprintf("RS485_CMD_STATUS\r\n");
 8001a2c:	481b      	ldr	r0, [pc, #108]	; (8001a9c <rs485_com_task+0x1d4>)
 8001a2e:	f000 fb71 	bl	8002114 <SKprintf>
				break;
 8001a32:	e011      	b.n	8001a58 <rs485_com_task+0x190>
				SKprintf("RS485_CMD_VERSION\r\n");
 8001a34:	481a      	ldr	r0, [pc, #104]	; (8001aa0 <rs485_com_task+0x1d8>)
 8001a36:	f000 fb6d 	bl	8002114 <SKprintf>
				break;
 8001a3a:	e00d      	b.n	8001a58 <rs485_com_task+0x190>
				SKprintf("RS485_CMD_MESUR\r\n");
 8001a3c:	4819      	ldr	r0, [pc, #100]	; (8001aa4 <rs485_com_task+0x1dc>)
 8001a3e:	f000 fb69 	bl	8002114 <SKprintf>
				break;
 8001a42:	e009      	b.n	8001a58 <rs485_com_task+0x190>
				SKprintf("RS485_CMD_MESUR_DATA\r\n");
 8001a44:	4818      	ldr	r0, [pc, #96]	; (8001aa8 <rs485_com_task+0x1e0>)
 8001a46:	f000 fb65 	bl	8002114 <SKprintf>
				break;
 8001a4a:	e005      	b.n	8001a58 <rs485_com_task+0x190>
				status = RET_FALSE;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	71fb      	strb	r3, [r7, #7]
				SKprintf("ERROR Recive Command None \r\n");
 8001a50:	4816      	ldr	r0, [pc, #88]	; (8001aac <rs485_com_task+0x1e4>)
 8001a52:	f000 fb5f 	bl	8002114 <SKprintf>
				break;
 8001a56:	bf00      	nop
			if( status == RET_TRUE ){
 8001a58:	79fb      	ldrb	r3, [r7, #7]
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d10c      	bne.n	8001a78 <rs485_com_task+0x1b0>
				cp_step = COM_PROTOCOL_SEND;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	71bb      	strb	r3, [r7, #6]
				cmd_ptr ++;
 8001a62:	4b06      	ldr	r3, [pc, #24]	; (8001a7c <rs485_com_task+0x1b4>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	3301      	adds	r3, #1
 8001a68:	b2da      	uxtb	r2, r3
 8001a6a:	4b04      	ldr	r3, [pc, #16]	; (8001a7c <rs485_com_task+0x1b4>)
 8001a6c:	701a      	strb	r2, [r3, #0]
				break;
 8001a6e:	e004      	b.n	8001a7a <rs485_com_task+0x1b2>
			break;
 8001a70:	bf00      	nop
 8001a72:	e732      	b.n	80018da <rs485_com_task+0x12>
			break;
 8001a74:	bf00      	nop
 8001a76:	e730      	b.n	80018da <rs485_com_task+0x12>
			break;
 8001a78:	bf00      	nop
		switch( cp_step ){
 8001a7a:	e72e      	b.n	80018da <rs485_com_task+0x12>
 8001a7c:	20001bfc 	.word	0x20001bfc
 8001a80:	0800a990 	.word	0x0800a990
 8001a84:	20001b18 	.word	0x20001b18
 8001a88:	0800a4a8 	.word	0x0800a4a8
 8001a8c:	20001bbc 	.word	0x20001bbc
 8001a90:	20001c00 	.word	0x20001c00
 8001a94:	20001bfd 	.word	0x20001bfd
 8001a98:	20001b98 	.word	0x20001b98
 8001a9c:	0800a4bc 	.word	0x0800a4bc
 8001aa0:	0800a4d0 	.word	0x0800a4d0
 8001aa4:	0800a4e4 	.word	0x0800a4e4
 8001aa8:	0800a4f8 	.word	0x0800a4f8
 8001aac:	0800a510 	.word	0x0800a510

08001ab0 <Get_end_test_pt>:

//==============================================================================
//
//==============================================================================
uint16_t  Get_end_test_pt(uint16_t num,uint8_t *buf )
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	6039      	str	r1, [r7, #0]
 8001aba:	80fb      	strh	r3, [r7, #6]
	uint16_t	i;
	uint16_t	rtn;

	rtn = 0;
 8001abc:	2300      	movs	r3, #0
 8001abe:	81bb      	strh	r3, [r7, #12]

	for( i=0; i<num; i++){
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	81fb      	strh	r3, [r7, #14]
 8001ac4:	e03f      	b.n	8001b46 <Get_end_test_pt+0x96>
		if( (i+TEXT_LENGTH) > num ){
 8001ac6:	89fb      	ldrh	r3, [r7, #14]
 8001ac8:	1d5a      	adds	r2, r3, #5
 8001aca:	88fb      	ldrh	r3, [r7, #6]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	db02      	blt.n	8001ad6 <Get_end_test_pt+0x26>
			rtn = 0;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	81bb      	strh	r3, [r7, #12]
			//SKprintf("None\r\n");
			break;
 8001ad4:	e03b      	b.n	8001b4e <Get_end_test_pt+0x9e>
		}
		else if( buf[i] == message_end_text[0]
 8001ad6:	89fb      	ldrh	r3, [r7, #14]
 8001ad8:	683a      	ldr	r2, [r7, #0]
 8001ada:	4413      	add	r3, r2
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	224d      	movs	r2, #77	; 0x4d
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d12d      	bne.n	8001b40 <Get_end_test_pt+0x90>
				&& buf[i+1] == message_end_text[1]
 8001ae4:	89fb      	ldrh	r3, [r7, #14]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	683a      	ldr	r2, [r7, #0]
 8001aea:	4413      	add	r3, r2
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	2253      	movs	r2, #83	; 0x53
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d125      	bne.n	8001b40 <Get_end_test_pt+0x90>
				&& buf[i+2] == message_end_text[2]
 8001af4:	89fb      	ldrh	r3, [r7, #14]
 8001af6:	3302      	adds	r3, #2
 8001af8:	683a      	ldr	r2, [r7, #0]
 8001afa:	4413      	add	r3, r2
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2247      	movs	r2, #71	; 0x47
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d11d      	bne.n	8001b40 <Get_end_test_pt+0x90>
				&& buf[i+3] == message_end_text[3]
 8001b04:	89fb      	ldrh	r3, [r7, #14]
 8001b06:	3303      	adds	r3, #3
 8001b08:	683a      	ldr	r2, [r7, #0]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2245      	movs	r2, #69	; 0x45
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d115      	bne.n	8001b40 <Get_end_test_pt+0x90>
				&& buf[i+4] == message_end_text[4]
 8001b14:	89fb      	ldrh	r3, [r7, #14]
 8001b16:	3304      	adds	r3, #4
 8001b18:	683a      	ldr	r2, [r7, #0]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	224e      	movs	r2, #78	; 0x4e
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d10d      	bne.n	8001b40 <Get_end_test_pt+0x90>
				&& buf[i+5] == message_end_text[5] ){
 8001b24:	89fb      	ldrh	r3, [r7, #14]
 8001b26:	3305      	adds	r3, #5
 8001b28:	683a      	ldr	r2, [r7, #0]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2244      	movs	r2, #68	; 0x44
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d105      	bne.n	8001b40 <Get_end_test_pt+0x90>

			SKprintf("FIX\r\n");
 8001b34:	4808      	ldr	r0, [pc, #32]	; (8001b58 <Get_end_test_pt+0xa8>)
 8001b36:	f000 faed 	bl	8002114 <SKprintf>
			rtn = i;
 8001b3a:	89fb      	ldrh	r3, [r7, #14]
 8001b3c:	81bb      	strh	r3, [r7, #12]
			break;
 8001b3e:	e006      	b.n	8001b4e <Get_end_test_pt+0x9e>
	for( i=0; i<num; i++){
 8001b40:	89fb      	ldrh	r3, [r7, #14]
 8001b42:	3301      	adds	r3, #1
 8001b44:	81fb      	strh	r3, [r7, #14]
 8001b46:	89fa      	ldrh	r2, [r7, #14]
 8001b48:	88fb      	ldrh	r3, [r7, #6]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d3bb      	bcc.n	8001ac6 <Get_end_test_pt+0x16>
		}
	}

	return rtn;
 8001b4e:	89bb      	ldrh	r3, [r7, #12]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3710      	adds	r7, #16
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	0800a530 	.word	0x0800a530

08001b5c <Set_Res_Message>:
//==============================================================================
//
//==============================================================================
void  Set_Res_Message(uint16_t num, uint8_t *src, uint8_t *dist)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b088      	sub	sp, #32
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
 8001b68:	81fb      	strh	r3, [r7, #14]
	uint16_t	start;
	uint16_t	end;
	uint8_t		c[2];


	for( i=0; i<num; i++){
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	83fb      	strh	r3, [r7, #30]
 8001b6e:	e034      	b.n	8001bda <Set_Res_Message+0x7e>
		if( src[i] == res_start_text[0]
 8001b70:	8bfb      	ldrh	r3, [r7, #30]
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	4413      	add	r3, r2
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	2252      	movs	r2, #82	; 0x52
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d12a      	bne.n	8001bd4 <Set_Res_Message+0x78>
				&& src[i+1] == res_start_text[1]
 8001b7e:	8bfb      	ldrh	r3, [r7, #30]
 8001b80:	3301      	adds	r3, #1
 8001b82:	68ba      	ldr	r2, [r7, #8]
 8001b84:	4413      	add	r3, r2
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2245      	movs	r2, #69	; 0x45
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d122      	bne.n	8001bd4 <Set_Res_Message+0x78>
				&& src[i+2] == res_start_text[2]
 8001b8e:	8bfb      	ldrh	r3, [r7, #30]
 8001b90:	3302      	adds	r3, #2
 8001b92:	68ba      	ldr	r2, [r7, #8]
 8001b94:	4413      	add	r3, r2
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	2253      	movs	r2, #83	; 0x53
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d11a      	bne.n	8001bd4 <Set_Res_Message+0x78>
				&& src[i+3] == res_start_text[3]
 8001b9e:	8bfb      	ldrh	r3, [r7, #30]
 8001ba0:	3303      	adds	r3, #3
 8001ba2:	68ba      	ldr	r2, [r7, #8]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	222d      	movs	r2, #45	; 0x2d
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d112      	bne.n	8001bd4 <Set_Res_Message+0x78>
				&& src[i+4] == res_start_text[4]
 8001bae:	8bfb      	ldrh	r3, [r7, #30]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	68ba      	ldr	r2, [r7, #8]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	2253      	movs	r2, #83	; 0x53
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d10a      	bne.n	8001bd4 <Set_Res_Message+0x78>
				&& src[i+5] == res_start_text[5] ){
 8001bbe:	8bfb      	ldrh	r3, [r7, #30]
 8001bc0:	3305      	adds	r3, #5
 8001bc2:	68ba      	ldr	r2, [r7, #8]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	2254      	movs	r2, #84	; 0x54
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d102      	bne.n	8001bd4 <Set_Res_Message+0x78>

			start = i;
 8001bce:	8bfb      	ldrh	r3, [r7, #30]
 8001bd0:	837b      	strh	r3, [r7, #26]
			break;
 8001bd2:	e006      	b.n	8001be2 <Set_Res_Message+0x86>
	for( i=0; i<num; i++){
 8001bd4:	8bfb      	ldrh	r3, [r7, #30]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	83fb      	strh	r3, [r7, #30]
 8001bda:	8bfa      	ldrh	r2, [r7, #30]
 8001bdc:	89fb      	ldrh	r3, [r7, #14]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d3c6      	bcc.n	8001b70 <Set_Res_Message+0x14>
		}
	}


	for( i=0; i<num; i++){
 8001be2:	2300      	movs	r3, #0
 8001be4:	83fb      	strh	r3, [r7, #30]
 8001be6:	e035      	b.n	8001c54 <Set_Res_Message+0xf8>
		if( src[i] == message_end_text[0]
 8001be8:	8bfb      	ldrh	r3, [r7, #30]
 8001bea:	68ba      	ldr	r2, [r7, #8]
 8001bec:	4413      	add	r3, r2
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	224d      	movs	r2, #77	; 0x4d
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d12b      	bne.n	8001c4e <Set_Res_Message+0xf2>
				&& src[i+1] == message_end_text[1]
 8001bf6:	8bfb      	ldrh	r3, [r7, #30]
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	68ba      	ldr	r2, [r7, #8]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	2253      	movs	r2, #83	; 0x53
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d123      	bne.n	8001c4e <Set_Res_Message+0xf2>
				&& src[i+2] == message_end_text[2]
 8001c06:	8bfb      	ldrh	r3, [r7, #30]
 8001c08:	3302      	adds	r3, #2
 8001c0a:	68ba      	ldr	r2, [r7, #8]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	2247      	movs	r2, #71	; 0x47
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d11b      	bne.n	8001c4e <Set_Res_Message+0xf2>
				&& src[i+3] == message_end_text[3]
 8001c16:	8bfb      	ldrh	r3, [r7, #30]
 8001c18:	3303      	adds	r3, #3
 8001c1a:	68ba      	ldr	r2, [r7, #8]
 8001c1c:	4413      	add	r3, r2
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	2245      	movs	r2, #69	; 0x45
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d113      	bne.n	8001c4e <Set_Res_Message+0xf2>
				&& src[i+4] == message_end_text[4]
 8001c26:	8bfb      	ldrh	r3, [r7, #30]
 8001c28:	3304      	adds	r3, #4
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	224e      	movs	r2, #78	; 0x4e
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d10b      	bne.n	8001c4e <Set_Res_Message+0xf2>
				&& src[i+5] == message_end_text[5] ){
 8001c36:	8bfb      	ldrh	r3, [r7, #30]
 8001c38:	3305      	adds	r3, #5
 8001c3a:	68ba      	ldr	r2, [r7, #8]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	2244      	movs	r2, #68	; 0x44
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d103      	bne.n	8001c4e <Set_Res_Message+0xf2>

			end = i+5+1;
 8001c46:	8bfb      	ldrh	r3, [r7, #30]
 8001c48:	3306      	adds	r3, #6
 8001c4a:	833b      	strh	r3, [r7, #24]
			break;
 8001c4c:	e006      	b.n	8001c5c <Set_Res_Message+0x100>
	for( i=0; i<num; i++){
 8001c4e:	8bfb      	ldrh	r3, [r7, #30]
 8001c50:	3301      	adds	r3, #1
 8001c52:	83fb      	strh	r3, [r7, #30]
 8001c54:	8bfa      	ldrh	r2, [r7, #30]
 8001c56:	89fb      	ldrh	r3, [r7, #14]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d3c5      	bcc.n	8001be8 <Set_Res_Message+0x8c>
		}
	}

	j = 0;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	83bb      	strh	r3, [r7, #28]
	for( i=start; i < end; i++){
 8001c60:	8b7b      	ldrh	r3, [r7, #26]
 8001c62:	83fb      	strh	r3, [r7, #30]
 8001c64:	e00d      	b.n	8001c82 <Set_Res_Message+0x126>
		dist[j++] = src[i];
 8001c66:	8bfb      	ldrh	r3, [r7, #30]
 8001c68:	68ba      	ldr	r2, [r7, #8]
 8001c6a:	441a      	add	r2, r3
 8001c6c:	8bbb      	ldrh	r3, [r7, #28]
 8001c6e:	1c59      	adds	r1, r3, #1
 8001c70:	83b9      	strh	r1, [r7, #28]
 8001c72:	4619      	mov	r1, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	440b      	add	r3, r1
 8001c78:	7812      	ldrb	r2, [r2, #0]
 8001c7a:	701a      	strb	r2, [r3, #0]
	for( i=start; i < end; i++){
 8001c7c:	8bfb      	ldrh	r3, [r7, #30]
 8001c7e:	3301      	adds	r3, #1
 8001c80:	83fb      	strh	r3, [r7, #30]
 8001c82:	8bfa      	ldrh	r2, [r7, #30]
 8001c84:	8b3b      	ldrh	r3, [r7, #24]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d3ed      	bcc.n	8001c66 <Set_Res_Message+0x10a>
	}

	for( i=0; i < j; i++){
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	83fb      	strh	r3, [r7, #30]
 8001c8e:	e017      	b.n	8001cc0 <Set_Res_Message+0x164>
		cmd_char[i] = ((dist[i]<0x20||dist[i]>=0x7f)? '.': dist[i]);
 8001c90:	8bfb      	ldrh	r3, [r7, #30]
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	4413      	add	r3, r2
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b1f      	cmp	r3, #31
 8001c9a:	d90a      	bls.n	8001cb2 <Set_Res_Message+0x156>
 8001c9c:	8bfb      	ldrh	r3, [r7, #30]
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b7e      	cmp	r3, #126	; 0x7e
 8001ca6:	d804      	bhi.n	8001cb2 <Set_Res_Message+0x156>
 8001ca8:	8bfb      	ldrh	r3, [r7, #30]
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	4413      	add	r3, r2
 8001cae:	781a      	ldrb	r2, [r3, #0]
 8001cb0:	e000      	b.n	8001cb4 <Set_Res_Message+0x158>
 8001cb2:	222e      	movs	r2, #46	; 0x2e
 8001cb4:	8bfb      	ldrh	r3, [r7, #30]
 8001cb6:	491f      	ldr	r1, [pc, #124]	; (8001d34 <Set_Res_Message+0x1d8>)
 8001cb8:	54ca      	strb	r2, [r1, r3]
	for( i=0; i < j; i++){
 8001cba:	8bfb      	ldrh	r3, [r7, #30]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	83fb      	strh	r3, [r7, #30]
 8001cc0:	8bfa      	ldrh	r2, [r7, #30]
 8001cc2:	8bbb      	ldrh	r3, [r7, #28]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d3e3      	bcc.n	8001c90 <Set_Res_Message+0x134>
	}


    SKprintf("\r\nRESPONS MESSAGE = \r\n ");
 8001cc8:	481b      	ldr	r0, [pc, #108]	; (8001d38 <Set_Res_Message+0x1dc>)
 8001cca:	f000 fa23 	bl	8002114 <SKprintf>
    for( i=0; i < j; i++){
 8001cce:	2300      	movs	r3, #0
 8001cd0:	83fb      	strh	r3, [r7, #30]
 8001cd2:	e00a      	b.n	8001cea <Set_Res_Message+0x18e>
		SKprintf("%02x ",dist[i]);
 8001cd4:	8bfb      	ldrh	r3, [r7, #30]
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4817      	ldr	r0, [pc, #92]	; (8001d3c <Set_Res_Message+0x1e0>)
 8001ce0:	f000 fa18 	bl	8002114 <SKprintf>
    for( i=0; i < j; i++){
 8001ce4:	8bfb      	ldrh	r3, [r7, #30]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	83fb      	strh	r3, [r7, #30]
 8001cea:	8bfa      	ldrh	r2, [r7, #30]
 8001cec:	8bbb      	ldrh	r3, [r7, #28]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d3f0      	bcc.n	8001cd4 <Set_Res_Message+0x178>
	}
    SKprintf("\r\n ");
 8001cf2:	4813      	ldr	r0, [pc, #76]	; (8001d40 <Set_Res_Message+0x1e4>)
 8001cf4:	f000 fa0e 	bl	8002114 <SKprintf>
    c[1] = '\0';
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	757b      	strb	r3, [r7, #21]
    for( i=0; i < j; i++){
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	83fb      	strh	r3, [r7, #30]
 8001d00:	e00c      	b.n	8001d1c <Set_Res_Message+0x1c0>
        c[0] = cmd_char[i];
 8001d02:	8bfb      	ldrh	r3, [r7, #30]
 8001d04:	4a0b      	ldr	r2, [pc, #44]	; (8001d34 <Set_Res_Message+0x1d8>)
 8001d06:	5cd3      	ldrb	r3, [r2, r3]
 8001d08:	753b      	strb	r3, [r7, #20]
		SKprintf(" %s ", c);
 8001d0a:	f107 0314 	add.w	r3, r7, #20
 8001d0e:	4619      	mov	r1, r3
 8001d10:	480c      	ldr	r0, [pc, #48]	; (8001d44 <Set_Res_Message+0x1e8>)
 8001d12:	f000 f9ff 	bl	8002114 <SKprintf>
    for( i=0; i < j; i++){
 8001d16:	8bfb      	ldrh	r3, [r7, #30]
 8001d18:	3301      	adds	r3, #1
 8001d1a:	83fb      	strh	r3, [r7, #30]
 8001d1c:	8bfa      	ldrh	r2, [r7, #30]
 8001d1e:	8bbb      	ldrh	r3, [r7, #28]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d3ee      	bcc.n	8001d02 <Set_Res_Message+0x1a6>
	}
    SKprintf("\r\n");
 8001d24:	4808      	ldr	r0, [pc, #32]	; (8001d48 <Set_Res_Message+0x1ec>)
 8001d26:	f000 f9f5 	bl	8002114 <SKprintf>

}
 8001d2a:	bf00      	nop
 8001d2c:	3720      	adds	r7, #32
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20001bdc 	.word	0x20001bdc
 8001d38:	0800a538 	.word	0x0800a538
 8001d3c:	0800a550 	.word	0x0800a550
 8001d40:	0800a558 	.word	0x0800a558
 8001d44:	0800a55c 	.word	0x0800a55c
 8001d48:	0800a564 	.word	0x0800a564

08001d4c <Send_rx485_cmd_message>:
//==============================================================================
//
//==============================================================================

RETURN_STATUS Send_rx485_cmd_message( CMD_MSG	 *com_msg )
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
	RETURN_STATUS	status = RET_TRUE;
 8001d54:	2301      	movs	r3, #1
 8001d56:	733b      	strb	r3, [r7, #12]
	uint8_t		i   = 0;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	73fb      	strb	r3, [r7, #15]
	uint8_t		sum = 0;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	73bb      	strb	r3, [r7, #14]
	uint8_t		num = 0;
 8001d60:	2300      	movs	r3, #0
 8001d62:	737b      	strb	r3, [r7, #13]
	uint8_t		c[2];

	//-------------------------------------------------------
	// START Text
	//-------------------------------------------------------
	for( i=0; i < TEXT_LENGTH; i++ ){
 8001d64:	2300      	movs	r3, #0
 8001d66:	73fb      	strb	r3, [r7, #15]
 8001d68:	e008      	b.n	8001d7c <Send_rx485_cmd_message+0x30>
		cmd_mesg[i] = com_start_text[i];
 8001d6a:	7bfa      	ldrb	r2, [r7, #15]
 8001d6c:	7bfb      	ldrb	r3, [r7, #15]
 8001d6e:	4980      	ldr	r1, [pc, #512]	; (8001f70 <Send_rx485_cmd_message+0x224>)
 8001d70:	5c89      	ldrb	r1, [r1, r2]
 8001d72:	4a80      	ldr	r2, [pc, #512]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001d74:	54d1      	strb	r1, [r2, r3]
	for( i=0; i < TEXT_LENGTH; i++ ){
 8001d76:	7bfb      	ldrb	r3, [r7, #15]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	73fb      	strb	r3, [r7, #15]
 8001d7c:	7bfb      	ldrb	r3, [r7, #15]
 8001d7e:	2b05      	cmp	r3, #5
 8001d80:	d9f3      	bls.n	8001d6a <Send_rx485_cmd_message+0x1e>
	}

	num = TEXT_LENGTH;
 8001d82:	2306      	movs	r3, #6
 8001d84:	737b      	strb	r3, [r7, #13]

	//-------------------------------------------------------
	// 通信カウンタ
	//-------------------------------------------------------
	com_counter ++;
 8001d86:	4b7c      	ldr	r3, [pc, #496]	; (8001f78 <Send_rx485_cmd_message+0x22c>)
 8001d88:	881b      	ldrh	r3, [r3, #0]
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	b29a      	uxth	r2, r3
 8001d8e:	4b7a      	ldr	r3, [pc, #488]	; (8001f78 <Send_rx485_cmd_message+0x22c>)
 8001d90:	801a      	strh	r2, [r3, #0]
	cmd_mesg[num++] = (uint8_t )(com_counter & 0x00FF);
 8001d92:	4b79      	ldr	r3, [pc, #484]	; (8001f78 <Send_rx485_cmd_message+0x22c>)
 8001d94:	8819      	ldrh	r1, [r3, #0]
 8001d96:	7b7b      	ldrb	r3, [r7, #13]
 8001d98:	1c5a      	adds	r2, r3, #1
 8001d9a:	737a      	strb	r2, [r7, #13]
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	b2c9      	uxtb	r1, r1
 8001da0:	4b74      	ldr	r3, [pc, #464]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001da2:	5499      	strb	r1, [r3, r2]
	cmd_mesg[num++] = (uint8_t )(com_counter >> 8);
 8001da4:	4b74      	ldr	r3, [pc, #464]	; (8001f78 <Send_rx485_cmd_message+0x22c>)
 8001da6:	881b      	ldrh	r3, [r3, #0]
 8001da8:	0a1b      	lsrs	r3, r3, #8
 8001daa:	b299      	uxth	r1, r3
 8001dac:	7b7b      	ldrb	r3, [r7, #13]
 8001dae:	1c5a      	adds	r2, r3, #1
 8001db0:	737a      	strb	r2, [r7, #13]
 8001db2:	461a      	mov	r2, r3
 8001db4:	b2c9      	uxtb	r1, r1
 8001db6:	4b6f      	ldr	r3, [pc, #444]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001db8:	5499      	strb	r1, [r3, r2]


	//-------------------------------------------------------
	// アドレス
	//-------------------------------------------------------
	cmd_mesg[num++] = '#';
 8001dba:	7b7b      	ldrb	r3, [r7, #13]
 8001dbc:	1c5a      	adds	r2, r3, #1
 8001dbe:	737a      	strb	r2, [r7, #13]
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	4b6c      	ldr	r3, [pc, #432]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001dc4:	2123      	movs	r1, #35	; 0x23
 8001dc6:	5499      	strb	r1, [r3, r2]
	cmd_mesg[num++] = com_msg->address;
 8001dc8:	7b7b      	ldrb	r3, [r7, #13]
 8001dca:	1c5a      	adds	r2, r3, #1
 8001dcc:	737a      	strb	r2, [r7, #13]
 8001dce:	461a      	mov	r2, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	7859      	ldrb	r1, [r3, #1]
 8001dd4:	4b67      	ldr	r3, [pc, #412]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001dd6:	5499      	strb	r1, [r3, r2]
	cmd_mesg[num++] = RS485_AD_MASTER;
 8001dd8:	7b7b      	ldrb	r3, [r7, #13]
 8001dda:	1c5a      	adds	r2, r3, #1
 8001ddc:	737a      	strb	r2, [r7, #13]
 8001dde:	461a      	mov	r2, r3
 8001de0:	4b64      	ldr	r3, [pc, #400]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001de2:	2100      	movs	r1, #0
 8001de4:	5499      	strb	r1, [r3, r2]

	//-------------------------------------------------------
	// コマンド
	//-------------------------------------------------------
	cmd_mesg[num++] = '*';
 8001de6:	7b7b      	ldrb	r3, [r7, #13]
 8001de8:	1c5a      	adds	r2, r3, #1
 8001dea:	737a      	strb	r2, [r7, #13]
 8001dec:	461a      	mov	r2, r3
 8001dee:	4b61      	ldr	r3, [pc, #388]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001df0:	212a      	movs	r1, #42	; 0x2a
 8001df2:	5499      	strb	r1, [r3, r2]
	cmd_mesg[num++] = com_msg->command;
 8001df4:	7b7b      	ldrb	r3, [r7, #13]
 8001df6:	1c5a      	adds	r2, r3, #1
 8001df8:	737a      	strb	r2, [r7, #13]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	7819      	ldrb	r1, [r3, #0]
 8001e00:	4b5c      	ldr	r3, [pc, #368]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001e02:	5499      	strb	r1, [r3, r2]
	cmd_mesg[num++] = 0x00;
 8001e04:	7b7b      	ldrb	r3, [r7, #13]
 8001e06:	1c5a      	adds	r2, r3, #1
 8001e08:	737a      	strb	r2, [r7, #13]
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	4b59      	ldr	r3, [pc, #356]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001e0e:	2100      	movs	r1, #0
 8001e10:	5499      	strb	r1, [r3, r2]

	//-------------------------------------------------------
	// コマンド付随データ
	//-------------------------------------------------------
	switch( com_msg->command ){
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	2b03      	cmp	r3, #3
 8001e18:	d002      	beq.n	8001e20 <Send_rx485_cmd_message+0xd4>
 8001e1a:	2b04      	cmp	r3, #4
 8001e1c:	d009      	beq.n	8001e32 <Send_rx485_cmd_message+0xe6>
		break;
	case RS485_CMD_MESUR_DATA:
		cmd_mesg[num++] = com_msg->sub1;
		break;
	default:
		break;
 8001e1e:	e011      	b.n	8001e44 <Send_rx485_cmd_message+0xf8>
		cmd_mesg[num++] = com_msg->sub1;
 8001e20:	7b7b      	ldrb	r3, [r7, #13]
 8001e22:	1c5a      	adds	r2, r3, #1
 8001e24:	737a      	strb	r2, [r7, #13]
 8001e26:	461a      	mov	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	7899      	ldrb	r1, [r3, #2]
 8001e2c:	4b51      	ldr	r3, [pc, #324]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001e2e:	5499      	strb	r1, [r3, r2]
		break;
 8001e30:	e008      	b.n	8001e44 <Send_rx485_cmd_message+0xf8>
		cmd_mesg[num++] = com_msg->sub1;
 8001e32:	7b7b      	ldrb	r3, [r7, #13]
 8001e34:	1c5a      	adds	r2, r3, #1
 8001e36:	737a      	strb	r2, [r7, #13]
 8001e38:	461a      	mov	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	7899      	ldrb	r1, [r3, #2]
 8001e3e:	4b4d      	ldr	r3, [pc, #308]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001e40:	5499      	strb	r1, [r3, r2]
		break;
 8001e42:	bf00      	nop
	}

	//-------------------------------------------------------
	// チェックサム計算
	//-------------------------------------------------------
	sum = 0;
 8001e44:	2300      	movs	r3, #0
 8001e46:	73bb      	strb	r3, [r7, #14]
	for( i=TEXT_LENGTH;  i < num; i++ ){
 8001e48:	2306      	movs	r3, #6
 8001e4a:	73fb      	strb	r3, [r7, #15]
 8001e4c:	e008      	b.n	8001e60 <Send_rx485_cmd_message+0x114>
		sum += cmd_mesg[i];
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
 8001e50:	4a48      	ldr	r2, [pc, #288]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001e52:	5cd2      	ldrb	r2, [r2, r3]
 8001e54:	7bbb      	ldrb	r3, [r7, #14]
 8001e56:	4413      	add	r3, r2
 8001e58:	73bb      	strb	r3, [r7, #14]
	for( i=TEXT_LENGTH;  i < num; i++ ){
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	73fb      	strb	r3, [r7, #15]
 8001e60:	7bfa      	ldrb	r2, [r7, #15]
 8001e62:	7b7b      	ldrb	r3, [r7, #13]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d3f2      	bcc.n	8001e4e <Send_rx485_cmd_message+0x102>
	}
	cmd_mesg[num++] = '$';
 8001e68:	7b7b      	ldrb	r3, [r7, #13]
 8001e6a:	1c5a      	adds	r2, r3, #1
 8001e6c:	737a      	strb	r2, [r7, #13]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	4b40      	ldr	r3, [pc, #256]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001e72:	2124      	movs	r1, #36	; 0x24
 8001e74:	5499      	strb	r1, [r3, r2]
	cmd_mesg[num++] = sum;
 8001e76:	7b7b      	ldrb	r3, [r7, #13]
 8001e78:	1c5a      	adds	r2, r3, #1
 8001e7a:	737a      	strb	r2, [r7, #13]
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4a3d      	ldr	r2, [pc, #244]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001e80:	7bbb      	ldrb	r3, [r7, #14]
 8001e82:	5453      	strb	r3, [r2, r1]

	//-------------------------------------------------------
	// END Text
	//-------------------------------------------------------
	for( i=0; i < TEXT_LENGTH; i++ ){
 8001e84:	2300      	movs	r3, #0
 8001e86:	73fb      	strb	r3, [r7, #15]
 8001e88:	e00b      	b.n	8001ea2 <Send_rx485_cmd_message+0x156>
		cmd_mesg[num++] = message_end_text[i];
 8001e8a:	7bfa      	ldrb	r2, [r7, #15]
 8001e8c:	7b7b      	ldrb	r3, [r7, #13]
 8001e8e:	1c59      	adds	r1, r3, #1
 8001e90:	7379      	strb	r1, [r7, #13]
 8001e92:	4619      	mov	r1, r3
 8001e94:	4b39      	ldr	r3, [pc, #228]	; (8001f7c <Send_rx485_cmd_message+0x230>)
 8001e96:	5c9a      	ldrb	r2, [r3, r2]
 8001e98:	4b36      	ldr	r3, [pc, #216]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001e9a:	545a      	strb	r2, [r3, r1]
	for( i=0; i < TEXT_LENGTH; i++ ){
 8001e9c:	7bfb      	ldrb	r3, [r7, #15]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	73fb      	strb	r3, [r7, #15]
 8001ea2:	7bfb      	ldrb	r3, [r7, #15]
 8001ea4:	2b05      	cmp	r3, #5
 8001ea6:	d9f0      	bls.n	8001e8a <Send_rx485_cmd_message+0x13e>
	}

	//-------------------------------------------------------
	// デバック用ログ
	//-------------------------------------------------------
	for( i=0;  i < num; i++ ){
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	73fb      	strb	r3, [r7, #15]
 8001eac:	e014      	b.n	8001ed8 <Send_rx485_cmd_message+0x18c>
		cmd_char[i] =  (uint8_t)((cmd_mesg[i]<0x20||cmd_mesg[i]>=0x7f)? '.': cmd_mesg[i]);
 8001eae:	7bfb      	ldrb	r3, [r7, #15]
 8001eb0:	4a30      	ldr	r2, [pc, #192]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001eb2:	5cd3      	ldrb	r3, [r2, r3]
 8001eb4:	2b1f      	cmp	r3, #31
 8001eb6:	d908      	bls.n	8001eca <Send_rx485_cmd_message+0x17e>
 8001eb8:	7bfb      	ldrb	r3, [r7, #15]
 8001eba:	4a2e      	ldr	r2, [pc, #184]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001ebc:	5cd3      	ldrb	r3, [r2, r3]
 8001ebe:	2b7e      	cmp	r3, #126	; 0x7e
 8001ec0:	d803      	bhi.n	8001eca <Send_rx485_cmd_message+0x17e>
 8001ec2:	7bfb      	ldrb	r3, [r7, #15]
 8001ec4:	4a2b      	ldr	r2, [pc, #172]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001ec6:	5cd2      	ldrb	r2, [r2, r3]
 8001ec8:	e000      	b.n	8001ecc <Send_rx485_cmd_message+0x180>
 8001eca:	222e      	movs	r2, #46	; 0x2e
 8001ecc:	7bfb      	ldrb	r3, [r7, #15]
 8001ece:	492c      	ldr	r1, [pc, #176]	; (8001f80 <Send_rx485_cmd_message+0x234>)
 8001ed0:	54ca      	strb	r2, [r1, r3]
	for( i=0;  i < num; i++ ){
 8001ed2:	7bfb      	ldrb	r3, [r7, #15]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	73fb      	strb	r3, [r7, #15]
 8001ed8:	7bfa      	ldrb	r2, [r7, #15]
 8001eda:	7b7b      	ldrb	r3, [r7, #13]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d3e6      	bcc.n	8001eae <Send_rx485_cmd_message+0x162>
	}

	SKprintf("\r\nCOMMAND MESSAGE = \r\n ");
 8001ee0:	4828      	ldr	r0, [pc, #160]	; (8001f84 <Send_rx485_cmd_message+0x238>)
 8001ee2:	f000 f917 	bl	8002114 <SKprintf>
	for( i=0; i < num; i++){
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	73fb      	strb	r3, [r7, #15]
 8001eea:	e009      	b.n	8001f00 <Send_rx485_cmd_message+0x1b4>
		SKprintf("%02x ",cmd_mesg[i]);
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	4a21      	ldr	r2, [pc, #132]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001ef0:	5cd3      	ldrb	r3, [r2, r3]
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4824      	ldr	r0, [pc, #144]	; (8001f88 <Send_rx485_cmd_message+0x23c>)
 8001ef6:	f000 f90d 	bl	8002114 <SKprintf>
	for( i=0; i < num; i++){
 8001efa:	7bfb      	ldrb	r3, [r7, #15]
 8001efc:	3301      	adds	r3, #1
 8001efe:	73fb      	strb	r3, [r7, #15]
 8001f00:	7bfa      	ldrb	r2, [r7, #15]
 8001f02:	7b7b      	ldrb	r3, [r7, #13]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d3f1      	bcc.n	8001eec <Send_rx485_cmd_message+0x1a0>
	}
	SKprintf("\r\n ");
 8001f08:	4820      	ldr	r0, [pc, #128]	; (8001f8c <Send_rx485_cmd_message+0x240>)
 8001f0a:	f000 f903 	bl	8002114 <SKprintf>
	c[1] = '\0';
 8001f0e:	2300      	movs	r3, #0
 8001f10:	727b      	strb	r3, [r7, #9]
	for( i=0; i < num; i++){
 8001f12:	2300      	movs	r3, #0
 8001f14:	73fb      	strb	r3, [r7, #15]
 8001f16:	e00c      	b.n	8001f32 <Send_rx485_cmd_message+0x1e6>
		c[0] = cmd_char[i];
 8001f18:	7bfb      	ldrb	r3, [r7, #15]
 8001f1a:	4a19      	ldr	r2, [pc, #100]	; (8001f80 <Send_rx485_cmd_message+0x234>)
 8001f1c:	5cd3      	ldrb	r3, [r2, r3]
 8001f1e:	723b      	strb	r3, [r7, #8]
		SKprintf(" %s ", c);
 8001f20:	f107 0308 	add.w	r3, r7, #8
 8001f24:	4619      	mov	r1, r3
 8001f26:	481a      	ldr	r0, [pc, #104]	; (8001f90 <Send_rx485_cmd_message+0x244>)
 8001f28:	f000 f8f4 	bl	8002114 <SKprintf>
	for( i=0; i < num; i++){
 8001f2c:	7bfb      	ldrb	r3, [r7, #15]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	73fb      	strb	r3, [r7, #15]
 8001f32:	7bfa      	ldrb	r2, [r7, #15]
 8001f34:	7b7b      	ldrb	r3, [r7, #13]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d3ee      	bcc.n	8001f18 <Send_rx485_cmd_message+0x1cc>
	}
	SKprintf("\r\n");
 8001f3a:	4816      	ldr	r0, [pc, #88]	; (8001f94 <Send_rx485_cmd_message+0x248>)
 8001f3c:	f000 f8ea 	bl	8002114 <SKprintf>

	//-------------------------------------------------------
	// コマンド送信
	//-------------------------------------------------------
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, RS485_TX);
 8001f40:	2201      	movs	r2, #1
 8001f42:	2120      	movs	r1, #32
 8001f44:	4814      	ldr	r0, [pc, #80]	; (8001f98 <Send_rx485_cmd_message+0x24c>)
 8001f46:	f001 fa3d 	bl	80033c4 <HAL_GPIO_WritePin>
	status = Send_rs485(cmd_mesg, num );
 8001f4a:	7b7b      	ldrb	r3, [r7, #13]
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4808      	ldr	r0, [pc, #32]	; (8001f74 <Send_rx485_cmd_message+0x228>)
 8001f52:	f000 f82d 	bl	8001fb0 <Send_rs485>
 8001f56:	4603      	mov	r3, r0
 8001f58:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, RS485_RX);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	2120      	movs	r1, #32
 8001f5e:	480e      	ldr	r0, [pc, #56]	; (8001f98 <Send_rx485_cmd_message+0x24c>)
 8001f60:	f001 fa30 	bl	80033c4 <HAL_GPIO_WritePin>


	return status;
 8001f64:	7b3b      	ldrb	r3, [r7, #12]

}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	0800a980 	.word	0x0800a980
 8001f74:	20001b9c 	.word	0x20001b9c
 8001f78:	20001bfe 	.word	0x20001bfe
 8001f7c:	0800a988 	.word	0x0800a988
 8001f80:	20001bdc 	.word	0x20001bdc
 8001f84:	0800a5a8 	.word	0x0800a5a8
 8001f88:	0800a550 	.word	0x0800a550
 8001f8c:	0800a558 	.word	0x0800a558
 8001f90:	0800a55c 	.word	0x0800a55c
 8001f94:	0800a564 	.word	0x0800a564
 8001f98:	40020000 	.word	0x40020000

08001f9c <Get_huart>:


/* Private function prototypes -----------------------------------------------*/

UART_HandleTypeDef * Get_huart(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
	return UartList[SK_UART1_RS485].huart;
 8001fa0:	4b02      	ldr	r3, [pc, #8]	; (8001fac <Get_huart+0x10>)
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr
 8001fac:	20001cc8 	.word	0x20001cc8

08001fb0 <Send_rs485>:

//==============================================================================
//
//==============================================================================
RETURN_STATUS Send_rs485(uint8_t *pData, uint16_t Size)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	460b      	mov	r3, r1
 8001fba:	807b      	strh	r3, [r7, #2]
	RETURN_STATUS status = RET_TRUE;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef s;

	//SKprintf("Send_rs485() size=%d\r\n",Size);
	s= HAL_UART_Transmit(UartList[SK_UART1_RS485].huart, pData, Size, HAL_MAX_DELAY);
 8001fc0:	480f      	ldr	r0, [pc, #60]	; (8002000 <Send_rs485+0x50>)
 8001fc2:	887a      	ldrh	r2, [r7, #2]
 8001fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8001fc8:	6879      	ldr	r1, [r7, #4]
 8001fca:	f003 f874 	bl	80050b6 <HAL_UART_Transmit>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	73bb      	strb	r3, [r7, #14]

	switch(s){
 8001fd2:	7bbb      	ldrb	r3, [r7, #14]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d00d      	beq.n	8001ff4 <Send_rs485+0x44>
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	db0c      	blt.n	8001ff6 <Send_rs485+0x46>
 8001fdc:	3b01      	subs	r3, #1
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d809      	bhi.n	8001ff6 <Send_rs485+0x46>
	case HAL_OK:
		break;
	case HAL_ERROR:
	case HAL_BUSY:
	case HAL_TIMEOUT:
		status = RET_FALSE;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	73fb      	strb	r3, [r7, #15]
		SKprintf("ERROR %s RS485 TRANSMIT = %d\r\n",UartList[SK_UART1_RS485].name, s);
 8001fe6:	7bbb      	ldrb	r3, [r7, #14]
 8001fe8:	461a      	mov	r2, r3
 8001fea:	4906      	ldr	r1, [pc, #24]	; (8002004 <Send_rs485+0x54>)
 8001fec:	4806      	ldr	r0, [pc, #24]	; (8002008 <Send_rs485+0x58>)
 8001fee:	f000 f891 	bl	8002114 <SKprintf>
		break;
 8001ff2:	e000      	b.n	8001ff6 <Send_rs485+0x46>
		break;
 8001ff4:	bf00      	nop
	}

	return status;
 8001ff6:	7bfb      	ldrb	r3, [r7, #15]

}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3710      	adds	r7, #16
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20001cc8 	.word	0x20001cc8
 8002004:	0800a9b5 	.word	0x0800a9b5
 8002008:	0800a5c0 	.word	0x0800a5c0

0800200c <uart_Rcv_init>:
//	huart2: デバックモニター用のUART
//		PA09：TX
//		PA10:RX
//==============================================================================
void uart_Rcv_init(SK_UART id)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef s;
	s= HAL_UART_Receive_IT(UartList[id].huart, UartList[id].rcvbuf, 1);
 8002016:	79fa      	ldrb	r2, [r7, #7]
 8002018:	4918      	ldr	r1, [pc, #96]	; (800207c <uart_Rcv_init+0x70>)
 800201a:	4613      	mov	r3, r2
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	4413      	add	r3, r2
 8002020:	00db      	lsls	r3, r3, #3
 8002022:	440b      	add	r3, r1
 8002024:	330c      	adds	r3, #12
 8002026:	6818      	ldr	r0, [r3, #0]
 8002028:	79fa      	ldrb	r2, [r7, #7]
 800202a:	4914      	ldr	r1, [pc, #80]	; (800207c <uart_Rcv_init+0x70>)
 800202c:	4613      	mov	r3, r2
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	4413      	add	r3, r2
 8002032:	00db      	lsls	r3, r3, #3
 8002034:	440b      	add	r3, r1
 8002036:	3310      	adds	r3, #16
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2201      	movs	r2, #1
 800203c:	4619      	mov	r1, r3
 800203e:	f003 f8cc 	bl	80051da <HAL_UART_Receive_IT>
 8002042:	4603      	mov	r3, r0
 8002044:	73fb      	strb	r3, [r7, #15]

	switch(s){
 8002046:	7bfb      	ldrb	r3, [r7, #15]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d012      	beq.n	8002072 <uart_Rcv_init+0x66>
 800204c:	2b00      	cmp	r3, #0
 800204e:	db11      	blt.n	8002074 <uart_Rcv_init+0x68>
 8002050:	3b01      	subs	r3, #1
 8002052:	2b02      	cmp	r3, #2
 8002054:	d80e      	bhi.n	8002074 <uart_Rcv_init+0x68>
	case HAL_OK:
		break;
	case HAL_ERROR:
	case HAL_BUSY:
	case HAL_TIMEOUT:
		SKprintf("ERROR %s RECIVE = %d\r\n",UartList[id].name, s);
 8002056:	79fa      	ldrb	r2, [r7, #7]
 8002058:	4613      	mov	r3, r2
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	4413      	add	r3, r2
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	4a06      	ldr	r2, [pc, #24]	; (800207c <uart_Rcv_init+0x70>)
 8002062:	4413      	add	r3, r2
 8002064:	3301      	adds	r3, #1
 8002066:	7bfa      	ldrb	r2, [r7, #15]
 8002068:	4619      	mov	r1, r3
 800206a:	4805      	ldr	r0, [pc, #20]	; (8002080 <uart_Rcv_init+0x74>)
 800206c:	f000 f852 	bl	8002114 <SKprintf>
		break;
 8002070:	e000      	b.n	8002074 <uart_Rcv_init+0x68>
		break;
 8002072:	bf00      	nop
	}
}
 8002074:	bf00      	nop
 8002076:	3710      	adds	r7, #16
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	0800a9b4 	.word	0x0800a9b4
 8002080:	0800a5e0 	.word	0x0800a5e0

08002084 <SKprintf_uart1>:
//	huart1： RS485用のUART
//		PA09：TX
//		PA10:RX
//==============================================================================
int	SKprintf_uart1 (const char *string, ...)
{
 8002084:	b40f      	push	{r0, r1, r2, r3}
 8002086:	b580      	push	{r7, lr}
 8002088:	b084      	sub	sp, #16
 800208a:	af00      	add	r7, sp, #0
	va_list ap;
	int i;
	char *buffer;

	while( Sem_Printf != 0 );
 800208c:	bf00      	nop
 800208e:	4b1f      	ldr	r3, [pc, #124]	; (800210c <SKprintf_uart1+0x88>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d1fb      	bne.n	800208e <SKprintf_uart1+0xa>

	buffer = (char *)pvPortMalloc(CHARA_MAX);
 8002096:	f44f 7080 	mov.w	r0, #256	; 0x100
 800209a:	f006 fc8d 	bl	80089b8 <pvPortMalloc>
 800209e:	60b8      	str	r0, [r7, #8]

	if( buffer != NULL ){
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d023      	beq.n	80020ee <SKprintf_uart1+0x6a>

		Sem_Printf = 1;
 80020a6:	4b19      	ldr	r3, [pc, #100]	; (800210c <SKprintf_uart1+0x88>)
 80020a8:	2201      	movs	r2, #1
 80020aa:	601a      	str	r2, [r3, #0]

		// 可変個引数の利用準備
		// -- １… va_list 構造体 ap
		// -- 2 … 可変個引数の直前にある引数

		va_start(ap, string);
 80020ac:	f107 031c 	add.w	r3, r7, #28
 80020b0:	607b      	str	r3, [r7, #4]
		vsprintf(buffer, string, ap);
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	69b9      	ldr	r1, [r7, #24]
 80020b6:	68b8      	ldr	r0, [r7, #8]
 80020b8:	f006 fef4 	bl	8008ea4 <vsiprintf>
		va_end(ap);

		for(i=0; i<CHARA_MAX; i++){
 80020bc:	2300      	movs	r3, #0
 80020be:	60fb      	str	r3, [r7, #12]
 80020c0:	e008      	b.n	80020d4 <SKprintf_uart1+0x50>
			if(buffer[i] == '\0'){
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	68ba      	ldr	r2, [r7, #8]
 80020c6:	4413      	add	r3, r2
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d006      	beq.n	80020dc <SKprintf_uart1+0x58>
		for(i=0; i<CHARA_MAX; i++){
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	3301      	adds	r3, #1
 80020d2:	60fb      	str	r3, [r7, #12]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2bff      	cmp	r3, #255	; 0xff
 80020d8:	ddf3      	ble.n	80020c2 <SKprintf_uart1+0x3e>
 80020da:	e000      	b.n	80020de <SKprintf_uart1+0x5a>
				break;
 80020dc:	bf00      	nop
			}
		}
		HAL_UART_Transmit(UartList[SK_UART1_RS485].huart, buffer, i, HAL_MAX_DELAY);
 80020de:	480c      	ldr	r0, [pc, #48]	; (8002110 <SKprintf_uart1+0x8c>)
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	f04f 33ff 	mov.w	r3, #4294967295
 80020e8:	68b9      	ldr	r1, [r7, #8]
 80020ea:	f002 ffe4 	bl	80050b6 <HAL_UART_Transmit>

	}

	vPortFree(buffer);
 80020ee:	68b8      	ldr	r0, [r7, #8]
 80020f0:	f006 fd2e 	bl	8008b50 <vPortFree>

	Sem_Printf = 0;
 80020f4:	4b05      	ldr	r3, [pc, #20]	; (800210c <SKprintf_uart1+0x88>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]

}
 80020fa:	bf00      	nop
 80020fc:	4618      	mov	r0, r3
 80020fe:	3710      	adds	r7, #16
 8002100:	46bd      	mov	sp, r7
 8002102:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002106:	b004      	add	sp, #16
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	20001c04 	.word	0x20001c04
 8002110:	20001cc8 	.word	0x20001cc8

08002114 <SKprintf>:
// 総和を求める関数（値は int 型を想定）
// n は、渡す引数の数、それ以降は計算する値です。
//==============================================================================

int	SKprintf (const char *string, ...)
{
 8002114:	b40f      	push	{r0, r1, r2, r3}
 8002116:	b580      	push	{r7, lr}
 8002118:	b084      	sub	sp, #16
 800211a:	af00      	add	r7, sp, #0
	va_list ap;
	int i;
	char *buffer;

	while( Sem_Printf != 0 );
 800211c:	bf00      	nop
 800211e:	4b1f      	ldr	r3, [pc, #124]	; (800219c <SKprintf+0x88>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1fb      	bne.n	800211e <SKprintf+0xa>

	buffer = (char *)pvPortMalloc(CHARA_MAX);
 8002126:	f44f 7080 	mov.w	r0, #256	; 0x100
 800212a:	f006 fc45 	bl	80089b8 <pvPortMalloc>
 800212e:	60b8      	str	r0, [r7, #8]

	if( buffer != NULL ){
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d023      	beq.n	800217e <SKprintf+0x6a>

		Sem_Printf = 1;
 8002136:	4b19      	ldr	r3, [pc, #100]	; (800219c <SKprintf+0x88>)
 8002138:	2201      	movs	r2, #1
 800213a:	601a      	str	r2, [r3, #0]

		// 可変個引数の利用準備
		// -- １… va_list 構造体 ap
		// -- 2 … 可変個引数の直前にある引数

		va_start(ap, string);
 800213c:	f107 031c 	add.w	r3, r7, #28
 8002140:	607b      	str	r3, [r7, #4]
		vsprintf(buffer, string, ap);
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	69b9      	ldr	r1, [r7, #24]
 8002146:	68b8      	ldr	r0, [r7, #8]
 8002148:	f006 feac 	bl	8008ea4 <vsiprintf>
		va_end(ap);

		for(i=0; i<CHARA_MAX; i++){
 800214c:	2300      	movs	r3, #0
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	e008      	b.n	8002164 <SKprintf+0x50>
			if(buffer[i] == '\0'){
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	68ba      	ldr	r2, [r7, #8]
 8002156:	4413      	add	r3, r2
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d006      	beq.n	800216c <SKprintf+0x58>
		for(i=0; i<CHARA_MAX; i++){
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	3301      	adds	r3, #1
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2bff      	cmp	r3, #255	; 0xff
 8002168:	ddf3      	ble.n	8002152 <SKprintf+0x3e>
 800216a:	e000      	b.n	800216e <SKprintf+0x5a>
				break;
 800216c:	bf00      	nop
			}
		}
		HAL_UART_Transmit(UartList[SK_UART2_DEBUG].huart, buffer, i, HAL_MAX_DELAY);
 800216e:	480c      	ldr	r0, [pc, #48]	; (80021a0 <SKprintf+0x8c>)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	b29a      	uxth	r2, r3
 8002174:	f04f 33ff 	mov.w	r3, #4294967295
 8002178:	68b9      	ldr	r1, [r7, #8]
 800217a:	f002 ff9c 	bl	80050b6 <HAL_UART_Transmit>

	}

	vPortFree(buffer);
 800217e:	68b8      	ldr	r0, [r7, #8]
 8002180:	f006 fce6 	bl	8008b50 <vPortFree>

	Sem_Printf = 0;
 8002184:	4b05      	ldr	r3, [pc, #20]	; (800219c <SKprintf+0x88>)
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]

}
 800218a:	bf00      	nop
 800218c:	4618      	mov	r0, r3
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002196:	b004      	add	sp, #16
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	20001c04 	.word	0x20001c04
 80021a0:	20001d0c 	.word	0x20001d0c

080021a4 <getch>:
//==============================================================================
//
//
//==============================================================================
int getch(SK_UART id)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	71fb      	strb	r3, [r7, #7]
	int rtn = 0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]

	if( *UartList[id].RcvFlg == 1 ){
 80021b2:	79fa      	ldrb	r2, [r7, #7]
 80021b4:	4914      	ldr	r1, [pc, #80]	; (8002208 <getch+0x64>)
 80021b6:	4613      	mov	r3, r2
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	4413      	add	r3, r2
 80021bc:	00db      	lsls	r3, r3, #3
 80021be:	440b      	add	r3, r1
 80021c0:	3314      	adds	r3, #20
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d119      	bne.n	80021fe <getch+0x5a>
		rtn = (int) UartList[id].rcvbuf[0];
 80021ca:	79fa      	ldrb	r2, [r7, #7]
 80021cc:	490e      	ldr	r1, [pc, #56]	; (8002208 <getch+0x64>)
 80021ce:	4613      	mov	r3, r2
 80021d0:	005b      	lsls	r3, r3, #1
 80021d2:	4413      	add	r3, r2
 80021d4:	00db      	lsls	r3, r3, #3
 80021d6:	440b      	add	r3, r1
 80021d8:	3310      	adds	r3, #16
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	60fb      	str	r3, [r7, #12]
		*UartList[id].RcvFlg = 0;
 80021e0:	79fa      	ldrb	r2, [r7, #7]
 80021e2:	4909      	ldr	r1, [pc, #36]	; (8002208 <getch+0x64>)
 80021e4:	4613      	mov	r3, r2
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	4413      	add	r3, r2
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	440b      	add	r3, r1
 80021ee:	3314      	adds	r3, #20
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	2200      	movs	r2, #0
 80021f4:	701a      	strb	r2, [r3, #0]
		uart_Rcv_init(id);
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7ff ff07 	bl	800200c <uart_Rcv_init>
	}

	return rtn;
 80021fe:	68fb      	ldr	r3, [r7, #12]
}
 8002200:	4618      	mov	r0, r3
 8002202:	3710      	adds	r7, #16
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	0800a9b4 	.word	0x0800a9b4

0800220c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002210:	f000 fd9e 	bl	8002d50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002214:	f000 f866 	bl	80022e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002218:	f000 fa6a 	bl	80026f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800221c:	f000 fa3e 	bl	800269c <MX_USART2_UART_Init>
  MX_RTC_Init();
 8002220:	f000 f8ce 	bl	80023c0 <MX_RTC_Init>
  MX_TIM1_Init();
 8002224:	f000 f96e 	bl	8002504 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002228:	f000 f9c0 	bl	80025ac <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800222c:	f000 fa0c 	bl	8002648 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
  user_init();		// SK ADDSKprint
 8002230:	f7ff fa4e 	bl	80016d0 <user_init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002234:	f003 ffae 	bl	8006194 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (16, sizeof(uint8_t), &myQueue01_attributes);
 8002238:	4a1a      	ldr	r2, [pc, #104]	; (80022a4 <main+0x98>)
 800223a:	2101      	movs	r1, #1
 800223c:	2010      	movs	r0, #16
 800223e:	f004 f8a0 	bl	8006382 <osMessageQueueNew>
 8002242:	4603      	mov	r3, r0
 8002244:	4a18      	ldr	r2, [pc, #96]	; (80022a8 <main+0x9c>)
 8002246:	6013      	str	r3, [r2, #0]

  /* creation of myQueue02 */
  myQueue02Handle = osMessageQueueNew (16, sizeof(uint8_t), &myQueue02_attributes);
 8002248:	4a18      	ldr	r2, [pc, #96]	; (80022ac <main+0xa0>)
 800224a:	2101      	movs	r1, #1
 800224c:	2010      	movs	r0, #16
 800224e:	f004 f898 	bl	8006382 <osMessageQueueNew>
 8002252:	4603      	mov	r3, r0
 8002254:	4a16      	ldr	r2, [pc, #88]	; (80022b0 <main+0xa4>)
 8002256:	6013      	str	r3, [r2, #0]

  /* creation of myQueue03 */
  myQueue03Handle = osMessageQueueNew (16, sizeof(uint8_t), &myQueue03_attributes);
 8002258:	4a16      	ldr	r2, [pc, #88]	; (80022b4 <main+0xa8>)
 800225a:	2101      	movs	r1, #1
 800225c:	2010      	movs	r0, #16
 800225e:	f004 f890 	bl	8006382 <osMessageQueueNew>
 8002262:	4603      	mov	r3, r0
 8002264:	4a14      	ldr	r2, [pc, #80]	; (80022b8 <main+0xac>)
 8002266:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_main */
  Task_mainHandle = osThreadNew(StartDefaultTask, NULL, &Task_main_attributes);
 8002268:	4a14      	ldr	r2, [pc, #80]	; (80022bc <main+0xb0>)
 800226a:	2100      	movs	r1, #0
 800226c:	4814      	ldr	r0, [pc, #80]	; (80022c0 <main+0xb4>)
 800226e:	f003 ffdb 	bl	8006228 <osThreadNew>
 8002272:	4603      	mov	r3, r0
 8002274:	4a13      	ldr	r2, [pc, #76]	; (80022c4 <main+0xb8>)
 8002276:	6013      	str	r3, [r2, #0]

  /* creation of Task_sub1 */
  Task_sub1Handle = osThreadNew(StartTask02, NULL, &Task_sub1_attributes);
 8002278:	4a13      	ldr	r2, [pc, #76]	; (80022c8 <main+0xbc>)
 800227a:	2100      	movs	r1, #0
 800227c:	4813      	ldr	r0, [pc, #76]	; (80022cc <main+0xc0>)
 800227e:	f003 ffd3 	bl	8006228 <osThreadNew>
 8002282:	4603      	mov	r3, r0
 8002284:	4a12      	ldr	r2, [pc, #72]	; (80022d0 <main+0xc4>)
 8002286:	6013      	str	r3, [r2, #0]

  /* creation of Task_sub2 */
  Task_sub2Handle = osThreadNew(StartTask03, NULL, &Task_sub2_attributes);
 8002288:	4a12      	ldr	r2, [pc, #72]	; (80022d4 <main+0xc8>)
 800228a:	2100      	movs	r1, #0
 800228c:	4812      	ldr	r0, [pc, #72]	; (80022d8 <main+0xcc>)
 800228e:	f003 ffcb 	bl	8006228 <osThreadNew>
 8002292:	4603      	mov	r3, r0
 8002294:	4a11      	ldr	r2, [pc, #68]	; (80022dc <main+0xd0>)
 8002296:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  SKprintf("osKernelStart()\r\n");
 8002298:	4811      	ldr	r0, [pc, #68]	; (80022e0 <main+0xd4>)
 800229a:	f7ff ff3b 	bl	8002114 <SKprintf>
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800229e:	f003 ff9d 	bl	80061dc <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80022a2:	e7fe      	b.n	80022a2 <main+0x96>
 80022a4:	0800aa50 	.word	0x0800aa50
 80022a8:	20001d5c 	.word	0x20001d5c
 80022ac:	0800aa68 	.word	0x0800aa68
 80022b0:	20001d60 	.word	0x20001d60
 80022b4:	0800aa80 	.word	0x0800aa80
 80022b8:	20001d64 	.word	0x20001d64
 80022bc:	0800a9e4 	.word	0x0800a9e4
 80022c0:	080027f5 	.word	0x080027f5
 80022c4:	20001d50 	.word	0x20001d50
 80022c8:	0800aa08 	.word	0x0800aa08
 80022cc:	08002805 	.word	0x08002805
 80022d0:	20001d54 	.word	0x20001d54
 80022d4:	0800aa2c 	.word	0x0800aa2c
 80022d8:	0800283d 	.word	0x0800283d
 80022dc:	20001d58 	.word	0x20001d58
 80022e0:	0800a640 	.word	0x0800a640

080022e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b094      	sub	sp, #80	; 0x50
 80022e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022ea:	f107 0320 	add.w	r3, r7, #32
 80022ee:	2230      	movs	r2, #48	; 0x30
 80022f0:	2100      	movs	r1, #0
 80022f2:	4618      	mov	r0, r3
 80022f4:	f006 fd8a 	bl	8008e0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022f8:	f107 030c 	add.w	r3, r7, #12
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
 8002306:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002308:	2300      	movs	r3, #0
 800230a:	60bb      	str	r3, [r7, #8]
 800230c:	4b2a      	ldr	r3, [pc, #168]	; (80023b8 <SystemClock_Config+0xd4>)
 800230e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002310:	4a29      	ldr	r2, [pc, #164]	; (80023b8 <SystemClock_Config+0xd4>)
 8002312:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002316:	6413      	str	r3, [r2, #64]	; 0x40
 8002318:	4b27      	ldr	r3, [pc, #156]	; (80023b8 <SystemClock_Config+0xd4>)
 800231a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002324:	2300      	movs	r3, #0
 8002326:	607b      	str	r3, [r7, #4]
 8002328:	4b24      	ldr	r3, [pc, #144]	; (80023bc <SystemClock_Config+0xd8>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002330:	4a22      	ldr	r2, [pc, #136]	; (80023bc <SystemClock_Config+0xd8>)
 8002332:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002336:	6013      	str	r3, [r2, #0]
 8002338:	4b20      	ldr	r3, [pc, #128]	; (80023bc <SystemClock_Config+0xd8>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002340:	607b      	str	r3, [r7, #4]
 8002342:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002344:	2306      	movs	r3, #6
 8002346:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002348:	2301      	movs	r3, #1
 800234a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800234c:	2301      	movs	r3, #1
 800234e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002350:	2310      	movs	r3, #16
 8002352:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002354:	2302      	movs	r3, #2
 8002356:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002358:	2300      	movs	r3, #0
 800235a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800235c:	2310      	movs	r3, #16
 800235e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002360:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002364:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002366:	2304      	movs	r3, #4
 8002368:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800236a:	2307      	movs	r3, #7
 800236c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800236e:	f107 0320 	add.w	r3, r7, #32
 8002372:	4618      	mov	r0, r3
 8002374:	f001 f840 	bl	80033f8 <HAL_RCC_OscConfig>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800237e:	f000 fa7f 	bl	8002880 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002382:	230f      	movs	r3, #15
 8002384:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002386:	2302      	movs	r3, #2
 8002388:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800238a:	2300      	movs	r3, #0
 800238c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800238e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002392:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002394:	2300      	movs	r3, #0
 8002396:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002398:	f107 030c 	add.w	r3, r7, #12
 800239c:	2102      	movs	r1, #2
 800239e:	4618      	mov	r0, r3
 80023a0:	f001 faa2 	bl	80038e8 <HAL_RCC_ClockConfig>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <SystemClock_Config+0xca>
  {
    Error_Handler();
 80023aa:	f000 fa69 	bl	8002880 <Error_Handler>
  }
}
 80023ae:	bf00      	nop
 80023b0:	3750      	adds	r7, #80	; 0x50
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	40023800 	.word	0x40023800
 80023bc:	40007000 	.word	0x40007000

080023c0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08c      	sub	sp, #48	; 0x30
 80023c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80023c6:	f107 031c 	add.w	r3, r7, #28
 80023ca:	2200      	movs	r2, #0
 80023cc:	601a      	str	r2, [r3, #0]
 80023ce:	605a      	str	r2, [r3, #4]
 80023d0:	609a      	str	r2, [r3, #8]
 80023d2:	60da      	str	r2, [r3, #12]
 80023d4:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80023d6:	2300      	movs	r3, #0
 80023d8:	61bb      	str	r3, [r7, #24]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80023da:	4b48      	ldr	r3, [pc, #288]	; (80024fc <MX_RTC_Init+0x13c>)
 80023dc:	4a48      	ldr	r2, [pc, #288]	; (8002500 <MX_RTC_Init+0x140>)
 80023de:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80023e0:	4b46      	ldr	r3, [pc, #280]	; (80024fc <MX_RTC_Init+0x13c>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80023e6:	4b45      	ldr	r3, [pc, #276]	; (80024fc <MX_RTC_Init+0x13c>)
 80023e8:	227f      	movs	r2, #127	; 0x7f
 80023ea:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80023ec:	4b43      	ldr	r3, [pc, #268]	; (80024fc <MX_RTC_Init+0x13c>)
 80023ee:	22ff      	movs	r2, #255	; 0xff
 80023f0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80023f2:	4b42      	ldr	r3, [pc, #264]	; (80024fc <MX_RTC_Init+0x13c>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80023f8:	4b40      	ldr	r3, [pc, #256]	; (80024fc <MX_RTC_Init+0x13c>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80023fe:	4b3f      	ldr	r3, [pc, #252]	; (80024fc <MX_RTC_Init+0x13c>)
 8002400:	2200      	movs	r2, #0
 8002402:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002404:	483d      	ldr	r0, [pc, #244]	; (80024fc <MX_RTC_Init+0x13c>)
 8002406:	f001 fdaf 	bl	8003f68 <HAL_RTC_Init>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d001      	beq.n	8002414 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8002410:	f000 fa36 	bl	8002880 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002414:	2300      	movs	r3, #0
 8002416:	773b      	strb	r3, [r7, #28]
  sTime.Minutes = 0x0;
 8002418:	2300      	movs	r3, #0
 800241a:	777b      	strb	r3, [r7, #29]
  sTime.Seconds = 0x0;
 800241c:	2300      	movs	r3, #0
 800241e:	77bb      	strb	r3, [r7, #30]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002420:	2300      	movs	r3, #0
 8002422:	62bb      	str	r3, [r7, #40]	; 0x28
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002424:	2300      	movs	r3, #0
 8002426:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002428:	f107 031c 	add.w	r3, r7, #28
 800242c:	2201      	movs	r2, #1
 800242e:	4619      	mov	r1, r3
 8002430:	4832      	ldr	r0, [pc, #200]	; (80024fc <MX_RTC_Init+0x13c>)
 8002432:	f001 fe0f 	bl	8004054 <HAL_RTC_SetTime>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <MX_RTC_Init+0x80>
  {
    Error_Handler();
 800243c:	f000 fa20 	bl	8002880 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002440:	2301      	movs	r3, #1
 8002442:	763b      	strb	r3, [r7, #24]
  sDate.Month = RTC_MONTH_JANUARY;
 8002444:	2301      	movs	r3, #1
 8002446:	767b      	strb	r3, [r7, #25]
  sDate.Date = 0x1;
 8002448:	2301      	movs	r3, #1
 800244a:	76bb      	strb	r3, [r7, #26]
  sDate.Year = 0x0;
 800244c:	2300      	movs	r3, #0
 800244e:	76fb      	strb	r3, [r7, #27]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002450:	f107 0318 	add.w	r3, r7, #24
 8002454:	2201      	movs	r2, #1
 8002456:	4619      	mov	r1, r3
 8002458:	4828      	ldr	r0, [pc, #160]	; (80024fc <MX_RTC_Init+0x13c>)
 800245a:	f001 fef3 	bl	8004244 <HAL_RTC_SetDate>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8002464:	f000 fa0c 	bl	8002880 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8002468:	2204      	movs	r2, #4
 800246a:	2100      	movs	r1, #0
 800246c:	4823      	ldr	r0, [pc, #140]	; (80024fc <MX_RTC_Init+0x13c>)
 800246e:	f002 f879 	bl	8004564 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <MX_RTC_Init+0xbc>
  {
    Error_Handler();
 8002478:	f000 fa02 	bl	8002880 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
#define MAGIC_NO 0x12a5			// SK ADD

  if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) != MAGIC_NO)
 800247c:	2100      	movs	r1, #0
 800247e:	481f      	ldr	r0, [pc, #124]	; (80024fc <MX_RTC_Init+0x13c>)
 8002480:	f002 f96e 	bl	8004760 <HAL_RTCEx_BKUPRead>
 8002484:	4603      	mov	r3, r0
 8002486:	f241 22a5 	movw	r2, #4773	; 0x12a5
 800248a:	4293      	cmp	r3, r2
 800248c:	d032      	beq.n	80024f4 <MX_RTC_Init+0x134>
  {
    RTC_TimeTypeDef sTime = {0};
 800248e:	1d3b      	adds	r3, r7, #4
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	605a      	str	r2, [r3, #4]
 8002496:	609a      	str	r2, [r3, #8]
 8002498:	60da      	str	r2, [r3, #12]
 800249a:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 800249c:	2300      	movs	r3, #0
 800249e:	603b      	str	r3, [r7, #0]

    sTime.Hours = 1;
 80024a0:	2301      	movs	r3, #1
 80024a2:	713b      	strb	r3, [r7, #4]
    sTime.Minutes = 0;
 80024a4:	2300      	movs	r3, #0
 80024a6:	717b      	strb	r3, [r7, #5]
    sTime.Seconds = 0;
 80024a8:	2300      	movs	r3, #0
 80024aa:	71bb      	strb	r3, [r7, #6]
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80024ac:	1d3b      	adds	r3, r7, #4
 80024ae:	2200      	movs	r2, #0
 80024b0:	4619      	mov	r1, r3
 80024b2:	4812      	ldr	r0, [pc, #72]	; (80024fc <MX_RTC_Init+0x13c>)
 80024b4:	f001 fdce 	bl	8004054 <HAL_RTC_SetTime>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <MX_RTC_Init+0x102>
    {
      Error_Handler();
 80024be:	f000 f9df 	bl	8002880 <Error_Handler>
    }
    sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 80024c2:	2303      	movs	r3, #3
 80024c4:	703b      	strb	r3, [r7, #0]
    sDate.Month = RTC_MONTH_JANUARY;
 80024c6:	2301      	movs	r3, #1
 80024c8:	707b      	strb	r3, [r7, #1]
    sDate.Date = 1;
 80024ca:	2301      	movs	r3, #1
 80024cc:	70bb      	strb	r3, [r7, #2]
    sDate.Year = 20;
 80024ce:	2314      	movs	r3, #20
 80024d0:	70fb      	strb	r3, [r7, #3]
    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80024d2:	463b      	mov	r3, r7
 80024d4:	2200      	movs	r2, #0
 80024d6:	4619      	mov	r1, r3
 80024d8:	4808      	ldr	r0, [pc, #32]	; (80024fc <MX_RTC_Init+0x13c>)
 80024da:	f001 feb3 	bl	8004244 <HAL_RTC_SetDate>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <MX_RTC_Init+0x128>
    {
      Error_Handler();
 80024e4:	f000 f9cc 	bl	8002880 <Error_Handler>

    }
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, MAGIC_NO);
 80024e8:	f241 22a5 	movw	r2, #4773	; 0x12a5
 80024ec:	2100      	movs	r1, #0
 80024ee:	4803      	ldr	r0, [pc, #12]	; (80024fc <MX_RTC_Init+0x13c>)
 80024f0:	f002 f91c 	bl	800472c <HAL_RTCEx_BKUPWrite>
  }
  /* USER CODE END RTC_Init 2 */

}
 80024f4:	bf00      	nop
 80024f6:	3730      	adds	r7, #48	; 0x30
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	20001c18 	.word	0x20001c18
 8002500:	40002800 	.word	0x40002800

08002504 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b086      	sub	sp, #24
 8002508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800250a:	f107 0308 	add.w	r3, r7, #8
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	605a      	str	r2, [r3, #4]
 8002514:	609a      	str	r2, [r3, #8]
 8002516:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002518:	463b      	mov	r3, r7
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002520:	4b20      	ldr	r3, [pc, #128]	; (80025a4 <MX_TIM1_Init+0xa0>)
 8002522:	4a21      	ldr	r2, [pc, #132]	; (80025a8 <MX_TIM1_Init+0xa4>)
 8002524:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3999;
 8002526:	4b1f      	ldr	r3, [pc, #124]	; (80025a4 <MX_TIM1_Init+0xa0>)
 8002528:	f640 729f 	movw	r2, #3999	; 0xf9f
 800252c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800252e:	4b1d      	ldr	r3, [pc, #116]	; (80025a4 <MX_TIM1_Init+0xa0>)
 8002530:	2200      	movs	r2, #0
 8002532:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20999;
 8002534:	4b1b      	ldr	r3, [pc, #108]	; (80025a4 <MX_TIM1_Init+0xa0>)
 8002536:	f245 2207 	movw	r2, #20999	; 0x5207
 800253a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800253c:	4b19      	ldr	r3, [pc, #100]	; (80025a4 <MX_TIM1_Init+0xa0>)
 800253e:	2200      	movs	r2, #0
 8002540:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002542:	4b18      	ldr	r3, [pc, #96]	; (80025a4 <MX_TIM1_Init+0xa0>)
 8002544:	2200      	movs	r2, #0
 8002546:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002548:	4b16      	ldr	r3, [pc, #88]	; (80025a4 <MX_TIM1_Init+0xa0>)
 800254a:	2200      	movs	r2, #0
 800254c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800254e:	4815      	ldr	r0, [pc, #84]	; (80025a4 <MX_TIM1_Init+0xa0>)
 8002550:	f002 f91e 	bl	8004790 <HAL_TIM_Base_Init>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800255a:	f000 f991 	bl	8002880 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800255e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002562:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002564:	f107 0308 	add.w	r3, r7, #8
 8002568:	4619      	mov	r1, r3
 800256a:	480e      	ldr	r0, [pc, #56]	; (80025a4 <MX_TIM1_Init+0xa0>)
 800256c:	f002 faca 	bl	8004b04 <HAL_TIM_ConfigClockSource>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8002576:	f000 f983 	bl	8002880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800257a:	2300      	movs	r3, #0
 800257c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800257e:	2300      	movs	r3, #0
 8002580:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002582:	463b      	mov	r3, r7
 8002584:	4619      	mov	r1, r3
 8002586:	4807      	ldr	r0, [pc, #28]	; (80025a4 <MX_TIM1_Init+0xa0>)
 8002588:	f002 fcc6 	bl	8004f18 <HAL_TIMEx_MasterConfigSynchronization>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002592:	f000 f975 	bl	8002880 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_Base_Start_IT(&htim1);    // SK ADD
 8002596:	4803      	ldr	r0, [pc, #12]	; (80025a4 <MX_TIM1_Init+0xa0>)
 8002598:	f002 f94a 	bl	8004830 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM1_Init 2 */

}
 800259c:	bf00      	nop
 800259e:	3718      	adds	r7, #24
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20001c38 	.word	0x20001c38
 80025a8:	40010000 	.word	0x40010000

080025ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025b2:	f107 0308 	add.w	r3, r7, #8
 80025b6:	2200      	movs	r2, #0
 80025b8:	601a      	str	r2, [r3, #0]
 80025ba:	605a      	str	r2, [r3, #4]
 80025bc:	609a      	str	r2, [r3, #8]
 80025be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c0:	463b      	mov	r3, r7
 80025c2:	2200      	movs	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025c8:	4b1e      	ldr	r3, [pc, #120]	; (8002644 <MX_TIM2_Init+0x98>)
 80025ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3;
 80025d0:	4b1c      	ldr	r3, [pc, #112]	; (8002644 <MX_TIM2_Init+0x98>)
 80025d2:	2203      	movs	r2, #3
 80025d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d6:	4b1b      	ldr	r3, [pc, #108]	; (8002644 <MX_TIM2_Init+0x98>)
 80025d8:	2200      	movs	r2, #0
 80025da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 209;
 80025dc:	4b19      	ldr	r3, [pc, #100]	; (8002644 <MX_TIM2_Init+0x98>)
 80025de:	22d1      	movs	r2, #209	; 0xd1
 80025e0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025e2:	4b18      	ldr	r3, [pc, #96]	; (8002644 <MX_TIM2_Init+0x98>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025e8:	4b16      	ldr	r3, [pc, #88]	; (8002644 <MX_TIM2_Init+0x98>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80025ee:	4815      	ldr	r0, [pc, #84]	; (8002644 <MX_TIM2_Init+0x98>)
 80025f0:	f002 f8ce 	bl	8004790 <HAL_TIM_Base_Init>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80025fa:	f000 f941 	bl	8002880 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002602:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002604:	f107 0308 	add.w	r3, r7, #8
 8002608:	4619      	mov	r1, r3
 800260a:	480e      	ldr	r0, [pc, #56]	; (8002644 <MX_TIM2_Init+0x98>)
 800260c:	f002 fa7a 	bl	8004b04 <HAL_TIM_ConfigClockSource>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8002616:	f000 f933 	bl	8002880 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800261a:	2300      	movs	r3, #0
 800261c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800261e:	2300      	movs	r3, #0
 8002620:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002622:	463b      	mov	r3, r7
 8002624:	4619      	mov	r1, r3
 8002626:	4807      	ldr	r0, [pc, #28]	; (8002644 <MX_TIM2_Init+0x98>)
 8002628:	f002 fc76 	bl	8004f18 <HAL_TIMEx_MasterConfigSynchronization>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8002632:	f000 f925 	bl	8002880 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Base_Start_IT(&htim2);    // SK ADD
 8002636:	4803      	ldr	r0, [pc, #12]	; (8002644 <MX_TIM2_Init+0x98>)
 8002638:	f002 f8fa 	bl	8004830 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 800263c:	bf00      	nop
 800263e:	3718      	adds	r7, #24
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	20001c80 	.word	0x20001c80

08002648 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800264c:	4b11      	ldr	r3, [pc, #68]	; (8002694 <MX_USART1_UART_Init+0x4c>)
 800264e:	4a12      	ldr	r2, [pc, #72]	; (8002698 <MX_USART1_UART_Init+0x50>)
 8002650:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8002652:	4b10      	ldr	r3, [pc, #64]	; (8002694 <MX_USART1_UART_Init+0x4c>)
 8002654:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8002658:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800265a:	4b0e      	ldr	r3, [pc, #56]	; (8002694 <MX_USART1_UART_Init+0x4c>)
 800265c:	2200      	movs	r2, #0
 800265e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002660:	4b0c      	ldr	r3, [pc, #48]	; (8002694 <MX_USART1_UART_Init+0x4c>)
 8002662:	2200      	movs	r2, #0
 8002664:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002666:	4b0b      	ldr	r3, [pc, #44]	; (8002694 <MX_USART1_UART_Init+0x4c>)
 8002668:	2200      	movs	r2, #0
 800266a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800266c:	4b09      	ldr	r3, [pc, #36]	; (8002694 <MX_USART1_UART_Init+0x4c>)
 800266e:	220c      	movs	r2, #12
 8002670:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002672:	4b08      	ldr	r3, [pc, #32]	; (8002694 <MX_USART1_UART_Init+0x4c>)
 8002674:	2200      	movs	r2, #0
 8002676:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002678:	4b06      	ldr	r3, [pc, #24]	; (8002694 <MX_USART1_UART_Init+0x4c>)
 800267a:	2200      	movs	r2, #0
 800267c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800267e:	4805      	ldr	r0, [pc, #20]	; (8002694 <MX_USART1_UART_Init+0x4c>)
 8002680:	f002 fccc 	bl	800501c <HAL_UART_Init>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800268a:	f000 f8f9 	bl	8002880 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	20001cc8 	.word	0x20001cc8
 8002698:	40011000 	.word	0x40011000

0800269c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026a0:	4b11      	ldr	r3, [pc, #68]	; (80026e8 <MX_USART2_UART_Init+0x4c>)
 80026a2:	4a12      	ldr	r2, [pc, #72]	; (80026ec <MX_USART2_UART_Init+0x50>)
 80026a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80026a6:	4b10      	ldr	r3, [pc, #64]	; (80026e8 <MX_USART2_UART_Init+0x4c>)
 80026a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026ae:	4b0e      	ldr	r3, [pc, #56]	; (80026e8 <MX_USART2_UART_Init+0x4c>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026b4:	4b0c      	ldr	r3, [pc, #48]	; (80026e8 <MX_USART2_UART_Init+0x4c>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026ba:	4b0b      	ldr	r3, [pc, #44]	; (80026e8 <MX_USART2_UART_Init+0x4c>)
 80026bc:	2200      	movs	r2, #0
 80026be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80026c0:	4b09      	ldr	r3, [pc, #36]	; (80026e8 <MX_USART2_UART_Init+0x4c>)
 80026c2:	220c      	movs	r2, #12
 80026c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026c6:	4b08      	ldr	r3, [pc, #32]	; (80026e8 <MX_USART2_UART_Init+0x4c>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026cc:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <MX_USART2_UART_Init+0x4c>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026d2:	4805      	ldr	r0, [pc, #20]	; (80026e8 <MX_USART2_UART_Init+0x4c>)
 80026d4:	f002 fca2 	bl	800501c <HAL_UART_Init>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80026de:	f000 f8cf 	bl	8002880 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026e2:	bf00      	nop
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	20001d0c 	.word	0x20001d0c
 80026ec:	40004400 	.word	0x40004400

080026f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b08a      	sub	sp, #40	; 0x28
 80026f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026f6:	f107 0314 	add.w	r3, r7, #20
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	605a      	str	r2, [r3, #4]
 8002700:	609a      	str	r2, [r3, #8]
 8002702:	60da      	str	r2, [r3, #12]
 8002704:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002706:	2300      	movs	r3, #0
 8002708:	613b      	str	r3, [r7, #16]
 800270a:	4b37      	ldr	r3, [pc, #220]	; (80027e8 <MX_GPIO_Init+0xf8>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270e:	4a36      	ldr	r2, [pc, #216]	; (80027e8 <MX_GPIO_Init+0xf8>)
 8002710:	f043 0304 	orr.w	r3, r3, #4
 8002714:	6313      	str	r3, [r2, #48]	; 0x30
 8002716:	4b34      	ldr	r3, [pc, #208]	; (80027e8 <MX_GPIO_Init+0xf8>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	f003 0304 	and.w	r3, r3, #4
 800271e:	613b      	str	r3, [r7, #16]
 8002720:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002722:	2300      	movs	r3, #0
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	4b30      	ldr	r3, [pc, #192]	; (80027e8 <MX_GPIO_Init+0xf8>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272a:	4a2f      	ldr	r2, [pc, #188]	; (80027e8 <MX_GPIO_Init+0xf8>)
 800272c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002730:	6313      	str	r3, [r2, #48]	; 0x30
 8002732:	4b2d      	ldr	r3, [pc, #180]	; (80027e8 <MX_GPIO_Init+0xf8>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800273a:	60fb      	str	r3, [r7, #12]
 800273c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800273e:	2300      	movs	r3, #0
 8002740:	60bb      	str	r3, [r7, #8]
 8002742:	4b29      	ldr	r3, [pc, #164]	; (80027e8 <MX_GPIO_Init+0xf8>)
 8002744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002746:	4a28      	ldr	r2, [pc, #160]	; (80027e8 <MX_GPIO_Init+0xf8>)
 8002748:	f043 0301 	orr.w	r3, r3, #1
 800274c:	6313      	str	r3, [r2, #48]	; 0x30
 800274e:	4b26      	ldr	r3, [pc, #152]	; (80027e8 <MX_GPIO_Init+0xf8>)
 8002750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002752:	f003 0301 	and.w	r3, r3, #1
 8002756:	60bb      	str	r3, [r7, #8]
 8002758:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800275a:	2300      	movs	r3, #0
 800275c:	607b      	str	r3, [r7, #4]
 800275e:	4b22      	ldr	r3, [pc, #136]	; (80027e8 <MX_GPIO_Init+0xf8>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002762:	4a21      	ldr	r2, [pc, #132]	; (80027e8 <MX_GPIO_Init+0xf8>)
 8002764:	f043 0302 	orr.w	r3, r3, #2
 8002768:	6313      	str	r3, [r2, #48]	; 0x30
 800276a:	4b1f      	ldr	r3, [pc, #124]	; (80027e8 <MX_GPIO_Init+0xf8>)
 800276c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	607b      	str	r3, [r7, #4]
 8002774:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TIM1_PLS_GPIO_Port, TIM1_PLS_Pin, GPIO_PIN_RESET);
 8002776:	2200      	movs	r2, #0
 8002778:	2104      	movs	r1, #4
 800277a:	481c      	ldr	r0, [pc, #112]	; (80027ec <MX_GPIO_Init+0xfc>)
 800277c:	f000 fe22 	bl	80033c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002780:	2200      	movs	r2, #0
 8002782:	2120      	movs	r1, #32
 8002784:	481a      	ldr	r0, [pc, #104]	; (80027f0 <MX_GPIO_Init+0x100>)
 8002786:	f000 fe1d 	bl	80033c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800278a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800278e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002790:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002794:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002796:	2300      	movs	r3, #0
 8002798:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800279a:	f107 0314 	add.w	r3, r7, #20
 800279e:	4619      	mov	r1, r3
 80027a0:	4812      	ldr	r0, [pc, #72]	; (80027ec <MX_GPIO_Init+0xfc>)
 80027a2:	f000 fc8b 	bl	80030bc <HAL_GPIO_Init>

  /*Configure GPIO pin : TIM1_PLS_Pin */
  GPIO_InitStruct.Pin = TIM1_PLS_Pin;
 80027a6:	2304      	movs	r3, #4
 80027a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027aa:	2301      	movs	r3, #1
 80027ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ae:	2300      	movs	r3, #0
 80027b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b2:	2300      	movs	r3, #0
 80027b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TIM1_PLS_GPIO_Port, &GPIO_InitStruct);
 80027b6:	f107 0314 	add.w	r3, r7, #20
 80027ba:	4619      	mov	r1, r3
 80027bc:	480b      	ldr	r0, [pc, #44]	; (80027ec <MX_GPIO_Init+0xfc>)
 80027be:	f000 fc7d 	bl	80030bc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80027c2:	2320      	movs	r3, #32
 80027c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027c6:	2301      	movs	r3, #1
 80027c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ca:	2300      	movs	r3, #0
 80027cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ce:	2300      	movs	r3, #0
 80027d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80027d2:	f107 0314 	add.w	r3, r7, #20
 80027d6:	4619      	mov	r1, r3
 80027d8:	4805      	ldr	r0, [pc, #20]	; (80027f0 <MX_GPIO_Init+0x100>)
 80027da:	f000 fc6f 	bl	80030bc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80027de:	bf00      	nop
 80027e0:	3728      	adds	r7, #40	; 0x28
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40020800 	.word	0x40020800
 80027f0:	40020000 	.word	0x40020000

080027f4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
//	  rtc_display();
	  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
    osDelay(200);
 80027fc:	20c8      	movs	r0, #200	; 0xc8
 80027fe:	f003 fda5 	bl	800634c <osDelay>
 8002802:	e7fb      	b.n	80027fc <StartDefaultTask+0x8>

08002804 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	 SKprintf("task2 start()\r\n");
 800280c:	4809      	ldr	r0, [pc, #36]	; (8002834 <StartTask02+0x30>)
 800280e:	f7ff fc81 	bl	8002114 <SKprintf>
		uart_Rcv_init(SK_UART2_DEBUG);
 8002812:	2001      	movs	r0, #1
 8002814:	f7ff fbfa 	bl	800200c <uart_Rcv_init>
	task_chk_init();
 8002818:	f7fe fd14 	bl	8001244 <task_chk_init>


	 SKprintf("task2 loop()\r\n");
 800281c:	4806      	ldr	r0, [pc, #24]	; (8002838 <StartTask02+0x34>)
 800281e:	f7ff fc79 	bl	8002114 <SKprintf>
  /* Infinite loop */
  for(;;)
  {
	  task_stack_chk();
 8002822:	f7fe fdf5 	bl	8001410 <task_stack_chk>
	  debu_main();
 8002826:	f7fd fec5 	bl	80005b4 <debu_main>

//	  user_main_loop();		// SK ADD
    osDelay(100);
 800282a:	2064      	movs	r0, #100	; 0x64
 800282c:	f003 fd8e 	bl	800634c <osDelay>
	  task_stack_chk();
 8002830:	e7f7      	b.n	8002822 <StartTask02+0x1e>
 8002832:	bf00      	nop
 8002834:	0800a654 	.word	0x0800a654
 8002838:	0800a664 	.word	0x0800a664

0800283c <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
__weak void StartTask03(void *argument)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
    osDelay(100);
 8002844:	2064      	movs	r0, #100	; 0x64
 8002846:	f003 fd81 	bl	800634c <osDelay>
    //char c[2];

	//SKprintf_uart1("===================\r\n");
	SKprintf_uart1("=== UART1 START ===\r\n");
 800284a:	4803      	ldr	r0, [pc, #12]	; (8002858 <StartTask03+0x1c>)
 800284c:	f7ff fc1a 	bl	8002084 <SKprintf_uart1>

	/* Infinite loop */

	for(;;)
	{
		rs485_com_task();
 8002850:	f7ff f83a 	bl	80018c8 <rs485_com_task>
 8002854:	e7fc      	b.n	8002850 <StartTask03+0x14>
 8002856:	bf00      	nop
 8002858:	0800a674 	.word	0x0800a674

0800285c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a04      	ldr	r2, [pc, #16]	; (800287c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d101      	bne.n	8002872 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800286e:	f000 fa91 	bl	8002d94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002872:	bf00      	nop
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	40014400 	.word	0x40014400

08002880 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002884:	b672      	cpsid	i
}
 8002886:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002888:	e7fe      	b.n	8002888 <Error_Handler+0x8>
	...

0800288c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002892:	2300      	movs	r3, #0
 8002894:	607b      	str	r3, [r7, #4]
 8002896:	4b12      	ldr	r3, [pc, #72]	; (80028e0 <HAL_MspInit+0x54>)
 8002898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800289a:	4a11      	ldr	r2, [pc, #68]	; (80028e0 <HAL_MspInit+0x54>)
 800289c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028a0:	6453      	str	r3, [r2, #68]	; 0x44
 80028a2:	4b0f      	ldr	r3, [pc, #60]	; (80028e0 <HAL_MspInit+0x54>)
 80028a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028aa:	607b      	str	r3, [r7, #4]
 80028ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028ae:	2300      	movs	r3, #0
 80028b0:	603b      	str	r3, [r7, #0]
 80028b2:	4b0b      	ldr	r3, [pc, #44]	; (80028e0 <HAL_MspInit+0x54>)
 80028b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b6:	4a0a      	ldr	r2, [pc, #40]	; (80028e0 <HAL_MspInit+0x54>)
 80028b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028bc:	6413      	str	r3, [r2, #64]	; 0x40
 80028be:	4b08      	ldr	r3, [pc, #32]	; (80028e0 <HAL_MspInit+0x54>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c6:	603b      	str	r3, [r7, #0]
 80028c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80028ca:	2200      	movs	r2, #0
 80028cc:	210f      	movs	r1, #15
 80028ce:	f06f 0001 	mvn.w	r0, #1
 80028d2:	f000 fb37 	bl	8002f44 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028d6:	bf00      	nop
 80028d8:	3708      	adds	r7, #8
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40023800 	.word	0x40023800

080028e4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b088      	sub	sp, #32
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80028ec:	f107 030c 	add.w	r3, r7, #12
 80028f0:	2200      	movs	r2, #0
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	605a      	str	r2, [r3, #4]
 80028f6:	609a      	str	r2, [r3, #8]
 80028f8:	60da      	str	r2, [r3, #12]
 80028fa:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a10      	ldr	r2, [pc, #64]	; (8002944 <HAL_RTC_MspInit+0x60>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d119      	bne.n	800293a <HAL_RTC_MspInit+0x56>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002906:	2302      	movs	r3, #2
 8002908:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800290a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800290e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002910:	f107 030c 	add.w	r3, r7, #12
 8002914:	4618      	mov	r0, r3
 8002916:	f001 fa39 	bl	8003d8c <HAL_RCCEx_PeriphCLKConfig>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002920:	f7ff ffae 	bl	8002880 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002924:	4b08      	ldr	r3, [pc, #32]	; (8002948 <HAL_RTC_MspInit+0x64>)
 8002926:	2201      	movs	r2, #1
 8002928:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 5, 0);
 800292a:	2200      	movs	r2, #0
 800292c:	2105      	movs	r1, #5
 800292e:	2003      	movs	r0, #3
 8002930:	f000 fb08 	bl	8002f44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8002934:	2003      	movs	r0, #3
 8002936:	f000 fb21 	bl	8002f7c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800293a:	bf00      	nop
 800293c:	3720      	adds	r7, #32
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	40002800 	.word	0x40002800
 8002948:	42470e3c 	.word	0x42470e3c

0800294c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a1c      	ldr	r2, [pc, #112]	; (80029cc <HAL_TIM_Base_MspInit+0x80>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d116      	bne.n	800298c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800295e:	2300      	movs	r3, #0
 8002960:	60fb      	str	r3, [r7, #12]
 8002962:	4b1b      	ldr	r3, [pc, #108]	; (80029d0 <HAL_TIM_Base_MspInit+0x84>)
 8002964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002966:	4a1a      	ldr	r2, [pc, #104]	; (80029d0 <HAL_TIM_Base_MspInit+0x84>)
 8002968:	f043 0301 	orr.w	r3, r3, #1
 800296c:	6453      	str	r3, [r2, #68]	; 0x44
 800296e:	4b18      	ldr	r3, [pc, #96]	; (80029d0 <HAL_TIM_Base_MspInit+0x84>)
 8002970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	60fb      	str	r3, [r7, #12]
 8002978:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 15, 0);
 800297a:	2200      	movs	r2, #0
 800297c:	210f      	movs	r1, #15
 800297e:	2019      	movs	r0, #25
 8002980:	f000 fae0 	bl	8002f44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002984:	2019      	movs	r0, #25
 8002986:	f000 faf9 	bl	8002f7c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800298a:	e01a      	b.n	80029c2 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM2)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002994:	d115      	bne.n	80029c2 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	60bb      	str	r3, [r7, #8]
 800299a:	4b0d      	ldr	r3, [pc, #52]	; (80029d0 <HAL_TIM_Base_MspInit+0x84>)
 800299c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299e:	4a0c      	ldr	r2, [pc, #48]	; (80029d0 <HAL_TIM_Base_MspInit+0x84>)
 80029a0:	f043 0301 	orr.w	r3, r3, #1
 80029a4:	6413      	str	r3, [r2, #64]	; 0x40
 80029a6:	4b0a      	ldr	r3, [pc, #40]	; (80029d0 <HAL_TIM_Base_MspInit+0x84>)
 80029a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	60bb      	str	r3, [r7, #8]
 80029b0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80029b2:	2200      	movs	r2, #0
 80029b4:	2105      	movs	r1, #5
 80029b6:	201c      	movs	r0, #28
 80029b8:	f000 fac4 	bl	8002f44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80029bc:	201c      	movs	r0, #28
 80029be:	f000 fadd 	bl	8002f7c <HAL_NVIC_EnableIRQ>
}
 80029c2:	bf00      	nop
 80029c4:	3710      	adds	r7, #16
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	40010000 	.word	0x40010000
 80029d0:	40023800 	.word	0x40023800

080029d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08c      	sub	sp, #48	; 0x30
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029dc:	f107 031c 	add.w	r3, r7, #28
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
 80029ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a3a      	ldr	r2, [pc, #232]	; (8002adc <HAL_UART_MspInit+0x108>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d135      	bne.n	8002a62 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029f6:	2300      	movs	r3, #0
 80029f8:	61bb      	str	r3, [r7, #24]
 80029fa:	4b39      	ldr	r3, [pc, #228]	; (8002ae0 <HAL_UART_MspInit+0x10c>)
 80029fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029fe:	4a38      	ldr	r2, [pc, #224]	; (8002ae0 <HAL_UART_MspInit+0x10c>)
 8002a00:	f043 0310 	orr.w	r3, r3, #16
 8002a04:	6453      	str	r3, [r2, #68]	; 0x44
 8002a06:	4b36      	ldr	r3, [pc, #216]	; (8002ae0 <HAL_UART_MspInit+0x10c>)
 8002a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a0a:	f003 0310 	and.w	r3, r3, #16
 8002a0e:	61bb      	str	r3, [r7, #24]
 8002a10:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a12:	2300      	movs	r3, #0
 8002a14:	617b      	str	r3, [r7, #20]
 8002a16:	4b32      	ldr	r3, [pc, #200]	; (8002ae0 <HAL_UART_MspInit+0x10c>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1a:	4a31      	ldr	r2, [pc, #196]	; (8002ae0 <HAL_UART_MspInit+0x10c>)
 8002a1c:	f043 0301 	orr.w	r3, r3, #1
 8002a20:	6313      	str	r3, [r2, #48]	; 0x30
 8002a22:	4b2f      	ldr	r3, [pc, #188]	; (8002ae0 <HAL_UART_MspInit+0x10c>)
 8002a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	617b      	str	r3, [r7, #20]
 8002a2c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002a2e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002a32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a34:	2302      	movs	r3, #2
 8002a36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a40:	2307      	movs	r3, #7
 8002a42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a44:	f107 031c 	add.w	r3, r7, #28
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4826      	ldr	r0, [pc, #152]	; (8002ae4 <HAL_UART_MspInit+0x110>)
 8002a4c:	f000 fb36 	bl	80030bc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002a50:	2200      	movs	r2, #0
 8002a52:	2105      	movs	r1, #5
 8002a54:	2025      	movs	r0, #37	; 0x25
 8002a56:	f000 fa75 	bl	8002f44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a5a:	2025      	movs	r0, #37	; 0x25
 8002a5c:	f000 fa8e 	bl	8002f7c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002a60:	e038      	b.n	8002ad4 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a20      	ldr	r2, [pc, #128]	; (8002ae8 <HAL_UART_MspInit+0x114>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d133      	bne.n	8002ad4 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	613b      	str	r3, [r7, #16]
 8002a70:	4b1b      	ldr	r3, [pc, #108]	; (8002ae0 <HAL_UART_MspInit+0x10c>)
 8002a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a74:	4a1a      	ldr	r2, [pc, #104]	; (8002ae0 <HAL_UART_MspInit+0x10c>)
 8002a76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a7a:	6413      	str	r3, [r2, #64]	; 0x40
 8002a7c:	4b18      	ldr	r3, [pc, #96]	; (8002ae0 <HAL_UART_MspInit+0x10c>)
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a84:	613b      	str	r3, [r7, #16]
 8002a86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a88:	2300      	movs	r3, #0
 8002a8a:	60fb      	str	r3, [r7, #12]
 8002a8c:	4b14      	ldr	r3, [pc, #80]	; (8002ae0 <HAL_UART_MspInit+0x10c>)
 8002a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a90:	4a13      	ldr	r2, [pc, #76]	; (8002ae0 <HAL_UART_MspInit+0x10c>)
 8002a92:	f043 0301 	orr.w	r3, r3, #1
 8002a96:	6313      	str	r3, [r2, #48]	; 0x30
 8002a98:	4b11      	ldr	r3, [pc, #68]	; (8002ae0 <HAL_UART_MspInit+0x10c>)
 8002a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	60fb      	str	r3, [r7, #12]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002aa4:	230c      	movs	r3, #12
 8002aa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aac:	2300      	movs	r3, #0
 8002aae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ab4:	2307      	movs	r3, #7
 8002ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab8:	f107 031c 	add.w	r3, r7, #28
 8002abc:	4619      	mov	r1, r3
 8002abe:	4809      	ldr	r0, [pc, #36]	; (8002ae4 <HAL_UART_MspInit+0x110>)
 8002ac0:	f000 fafc 	bl	80030bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	2105      	movs	r1, #5
 8002ac8:	2026      	movs	r0, #38	; 0x26
 8002aca:	f000 fa3b 	bl	8002f44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002ace:	2026      	movs	r0, #38	; 0x26
 8002ad0:	f000 fa54 	bl	8002f7c <HAL_NVIC_EnableIRQ>
}
 8002ad4:	bf00      	nop
 8002ad6:	3730      	adds	r7, #48	; 0x30
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	40011000 	.word	0x40011000
 8002ae0:	40023800 	.word	0x40023800
 8002ae4:	40020000 	.word	0x40020000
 8002ae8:	40004400 	.word	0x40004400

08002aec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b08c      	sub	sp, #48	; 0x30
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002af4:	2300      	movs	r3, #0
 8002af6:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002af8:	2300      	movs	r3, #0
 8002afa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8002afc:	2300      	movs	r3, #0
 8002afe:	60bb      	str	r3, [r7, #8]
 8002b00:	4b2e      	ldr	r3, [pc, #184]	; (8002bbc <HAL_InitTick+0xd0>)
 8002b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b04:	4a2d      	ldr	r2, [pc, #180]	; (8002bbc <HAL_InitTick+0xd0>)
 8002b06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b0a:	6453      	str	r3, [r2, #68]	; 0x44
 8002b0c:	4b2b      	ldr	r3, [pc, #172]	; (8002bbc <HAL_InitTick+0xd0>)
 8002b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b14:	60bb      	str	r3, [r7, #8]
 8002b16:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b18:	f107 020c 	add.w	r2, r7, #12
 8002b1c:	f107 0310 	add.w	r3, r7, #16
 8002b20:	4611      	mov	r1, r2
 8002b22:	4618      	mov	r0, r3
 8002b24:	f001 f900 	bl	8003d28 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002b28:	f001 f8ea 	bl	8003d00 <HAL_RCC_GetPCLK2Freq>
 8002b2c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b30:	4a23      	ldr	r2, [pc, #140]	; (8002bc0 <HAL_InitTick+0xd4>)
 8002b32:	fba2 2303 	umull	r2, r3, r2, r3
 8002b36:	0c9b      	lsrs	r3, r3, #18
 8002b38:	3b01      	subs	r3, #1
 8002b3a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8002b3c:	4b21      	ldr	r3, [pc, #132]	; (8002bc4 <HAL_InitTick+0xd8>)
 8002b3e:	4a22      	ldr	r2, [pc, #136]	; (8002bc8 <HAL_InitTick+0xdc>)
 8002b40:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8002b42:	4b20      	ldr	r3, [pc, #128]	; (8002bc4 <HAL_InitTick+0xd8>)
 8002b44:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b48:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8002b4a:	4a1e      	ldr	r2, [pc, #120]	; (8002bc4 <HAL_InitTick+0xd8>)
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4e:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8002b50:	4b1c      	ldr	r3, [pc, #112]	; (8002bc4 <HAL_InitTick+0xd8>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b56:	4b1b      	ldr	r3, [pc, #108]	; (8002bc4 <HAL_InitTick+0xd8>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b5c:	4b19      	ldr	r3, [pc, #100]	; (8002bc4 <HAL_InitTick+0xd8>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8002b62:	4818      	ldr	r0, [pc, #96]	; (8002bc4 <HAL_InitTick+0xd8>)
 8002b64:	f001 fe14 	bl	8004790 <HAL_TIM_Base_Init>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8002b6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d11b      	bne.n	8002bae <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8002b76:	4813      	ldr	r0, [pc, #76]	; (8002bc4 <HAL_InitTick+0xd8>)
 8002b78:	f001 fe5a 	bl	8004830 <HAL_TIM_Base_Start_IT>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8002b82:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d111      	bne.n	8002bae <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002b8a:	2019      	movs	r0, #25
 8002b8c:	f000 f9f6 	bl	8002f7c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2b0f      	cmp	r3, #15
 8002b94:	d808      	bhi.n	8002ba8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002b96:	2200      	movs	r2, #0
 8002b98:	6879      	ldr	r1, [r7, #4]
 8002b9a:	2019      	movs	r0, #25
 8002b9c:	f000 f9d2 	bl	8002f44 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ba0:	4a0a      	ldr	r2, [pc, #40]	; (8002bcc <HAL_InitTick+0xe0>)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6013      	str	r3, [r2, #0]
 8002ba6:	e002      	b.n	8002bae <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002bae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3730      	adds	r7, #48	; 0x30
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	40023800 	.word	0x40023800
 8002bc0:	431bde83 	.word	0x431bde83
 8002bc4:	20001d68 	.word	0x20001d68
 8002bc8:	40014400 	.word	0x40014400
 8002bcc:	20000004 	.word	0x20000004

08002bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002bd4:	e7fe      	b.n	8002bd4 <NMI_Handler+0x4>

08002bd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bda:	e7fe      	b.n	8002bda <HardFault_Handler+0x4>

08002bdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002be0:	e7fe      	b.n	8002be0 <MemManage_Handler+0x4>

08002be2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002be2:	b480      	push	{r7}
 8002be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002be6:	e7fe      	b.n	8002be6 <BusFault_Handler+0x4>

08002be8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bec:	e7fe      	b.n	8002bec <UsageFault_Handler+0x4>

08002bee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bee:	b480      	push	{r7}
 8002bf0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bf2:	bf00      	nop
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8002c00:	4802      	ldr	r0, [pc, #8]	; (8002c0c <RTC_WKUP_IRQHandler+0x10>)
 8002c02:	f001 fd6f 	bl	80046e4 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */
  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);	// SK ADD
  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8002c06:	bf00      	nop
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	20001c18 	.word	0x20001c18

08002c10 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c14:	4803      	ldr	r0, [pc, #12]	; (8002c24 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002c16:	f001 fe6d 	bl	80048f4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002c1a:	4803      	ldr	r0, [pc, #12]	; (8002c28 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002c1c:	f001 fe6a 	bl	80048f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
//  usr_isr_tim1_up();	// SK ADD
  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);	// SK ADD
  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002c20:	bf00      	nop
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	20001c38 	.word	0x20001c38
 8002c28:	20001d68 	.word	0x20001d68

08002c2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002c30:	4803      	ldr	r0, [pc, #12]	; (8002c40 <TIM2_IRQHandler+0x14>)
 8002c32:	f001 fe5f 	bl	80048f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  usr_isr_tim1_up();	// SK ADD
 8002c36:	f7fe fa21 	bl	800107c <usr_isr_tim1_up>

  /* USER CODE END TIM2_IRQn 1 */
}
 8002c3a:	bf00      	nop
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	20001c80 	.word	0x20001c80

08002c44 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c48:	4802      	ldr	r0, [pc, #8]	; (8002c54 <USART1_IRQHandler+0x10>)
 8002c4a:	f002 faf7 	bl	800523c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c4e:	bf00      	nop
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	20001cc8 	.word	0x20001cc8

08002c58 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c5c:	4802      	ldr	r0, [pc, #8]	; (8002c68 <USART2_IRQHandler+0x10>)
 8002c5e:	f002 faed 	bl	800523c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c62:	bf00      	nop
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	20001d0c 	.word	0x20001d0c

08002c6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b086      	sub	sp, #24
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c74:	4a14      	ldr	r2, [pc, #80]	; (8002cc8 <_sbrk+0x5c>)
 8002c76:	4b15      	ldr	r3, [pc, #84]	; (8002ccc <_sbrk+0x60>)
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c80:	4b13      	ldr	r3, [pc, #76]	; (8002cd0 <_sbrk+0x64>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d102      	bne.n	8002c8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c88:	4b11      	ldr	r3, [pc, #68]	; (8002cd0 <_sbrk+0x64>)
 8002c8a:	4a12      	ldr	r2, [pc, #72]	; (8002cd4 <_sbrk+0x68>)
 8002c8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c8e:	4b10      	ldr	r3, [pc, #64]	; (8002cd0 <_sbrk+0x64>)
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4413      	add	r3, r2
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d207      	bcs.n	8002cac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c9c:	f006 f876 	bl	8008d8c <__errno>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	220c      	movs	r2, #12
 8002ca4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8002caa:	e009      	b.n	8002cc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cac:	4b08      	ldr	r3, [pc, #32]	; (8002cd0 <_sbrk+0x64>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cb2:	4b07      	ldr	r3, [pc, #28]	; (8002cd0 <_sbrk+0x64>)
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4413      	add	r3, r2
 8002cba:	4a05      	ldr	r2, [pc, #20]	; (8002cd0 <_sbrk+0x64>)
 8002cbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3718      	adds	r7, #24
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	20018000 	.word	0x20018000
 8002ccc:	00000400 	.word	0x00000400
 8002cd0:	20001db0 	.word	0x20001db0
 8002cd4:	20006718 	.word	0x20006718

08002cd8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cdc:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <SystemInit+0x20>)
 8002cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ce2:	4a05      	ldr	r2, [pc, #20]	; (8002cf8 <SystemInit+0x20>)
 8002ce4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ce8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cec:	bf00      	nop
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	e000ed00 	.word	0xe000ed00

08002cfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002cfc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d34 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d00:	480d      	ldr	r0, [pc, #52]	; (8002d38 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d02:	490e      	ldr	r1, [pc, #56]	; (8002d3c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d04:	4a0e      	ldr	r2, [pc, #56]	; (8002d40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d08:	e002      	b.n	8002d10 <LoopCopyDataInit>

08002d0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d0e:	3304      	adds	r3, #4

08002d10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d14:	d3f9      	bcc.n	8002d0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d16:	4a0b      	ldr	r2, [pc, #44]	; (8002d44 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d18:	4c0b      	ldr	r4, [pc, #44]	; (8002d48 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d1c:	e001      	b.n	8002d22 <LoopFillZerobss>

08002d1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d20:	3204      	adds	r2, #4

08002d22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d24:	d3fb      	bcc.n	8002d1e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d26:	f7ff ffd7 	bl	8002cd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d2a:	f006 f835 	bl	8008d98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d2e:	f7ff fa6d 	bl	800220c <main>
  bx  lr    
 8002d32:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d34:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002d38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d3c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002d40:	0800ac70 	.word	0x0800ac70
  ldr r2, =_sbss
 8002d44:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002d48:	20006718 	.word	0x20006718

08002d4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d4c:	e7fe      	b.n	8002d4c <ADC_IRQHandler>
	...

08002d50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d54:	4b0e      	ldr	r3, [pc, #56]	; (8002d90 <HAL_Init+0x40>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a0d      	ldr	r2, [pc, #52]	; (8002d90 <HAL_Init+0x40>)
 8002d5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d60:	4b0b      	ldr	r3, [pc, #44]	; (8002d90 <HAL_Init+0x40>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a0a      	ldr	r2, [pc, #40]	; (8002d90 <HAL_Init+0x40>)
 8002d66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d6c:	4b08      	ldr	r3, [pc, #32]	; (8002d90 <HAL_Init+0x40>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a07      	ldr	r2, [pc, #28]	; (8002d90 <HAL_Init+0x40>)
 8002d72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d78:	2003      	movs	r0, #3
 8002d7a:	f000 f8d8 	bl	8002f2e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d7e:	200f      	movs	r0, #15
 8002d80:	f7ff feb4 	bl	8002aec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d84:	f7ff fd82 	bl	800288c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	40023c00 	.word	0x40023c00

08002d94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d98:	4b06      	ldr	r3, [pc, #24]	; (8002db4 <HAL_IncTick+0x20>)
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	4b06      	ldr	r3, [pc, #24]	; (8002db8 <HAL_IncTick+0x24>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4413      	add	r3, r2
 8002da4:	4a04      	ldr	r2, [pc, #16]	; (8002db8 <HAL_IncTick+0x24>)
 8002da6:	6013      	str	r3, [r2, #0]
}
 8002da8:	bf00      	nop
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	20000008 	.word	0x20000008
 8002db8:	20001db4 	.word	0x20001db4

08002dbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  return uwTick;
 8002dc0:	4b03      	ldr	r3, [pc, #12]	; (8002dd0 <HAL_GetTick+0x14>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	20001db4 	.word	0x20001db4

08002dd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b085      	sub	sp, #20
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f003 0307 	and.w	r3, r3, #7
 8002de2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002de4:	4b0c      	ldr	r3, [pc, #48]	; (8002e18 <__NVIC_SetPriorityGrouping+0x44>)
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dea:	68ba      	ldr	r2, [r7, #8]
 8002dec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002df0:	4013      	ands	r3, r2
 8002df2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dfc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e06:	4a04      	ldr	r2, [pc, #16]	; (8002e18 <__NVIC_SetPriorityGrouping+0x44>)
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	60d3      	str	r3, [r2, #12]
}
 8002e0c:	bf00      	nop
 8002e0e:	3714      	adds	r7, #20
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	e000ed00 	.word	0xe000ed00

08002e1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e20:	4b04      	ldr	r3, [pc, #16]	; (8002e34 <__NVIC_GetPriorityGrouping+0x18>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	0a1b      	lsrs	r3, r3, #8
 8002e26:	f003 0307 	and.w	r3, r3, #7
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr
 8002e34:	e000ed00 	.word	0xe000ed00

08002e38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	4603      	mov	r3, r0
 8002e40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	db0b      	blt.n	8002e62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	f003 021f 	and.w	r2, r3, #31
 8002e50:	4907      	ldr	r1, [pc, #28]	; (8002e70 <__NVIC_EnableIRQ+0x38>)
 8002e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e56:	095b      	lsrs	r3, r3, #5
 8002e58:	2001      	movs	r0, #1
 8002e5a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e62:	bf00      	nop
 8002e64:	370c      	adds	r7, #12
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	e000e100 	.word	0xe000e100

08002e74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	6039      	str	r1, [r7, #0]
 8002e7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	db0a      	blt.n	8002e9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	b2da      	uxtb	r2, r3
 8002e8c:	490c      	ldr	r1, [pc, #48]	; (8002ec0 <__NVIC_SetPriority+0x4c>)
 8002e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e92:	0112      	lsls	r2, r2, #4
 8002e94:	b2d2      	uxtb	r2, r2
 8002e96:	440b      	add	r3, r1
 8002e98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e9c:	e00a      	b.n	8002eb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	b2da      	uxtb	r2, r3
 8002ea2:	4908      	ldr	r1, [pc, #32]	; (8002ec4 <__NVIC_SetPriority+0x50>)
 8002ea4:	79fb      	ldrb	r3, [r7, #7]
 8002ea6:	f003 030f 	and.w	r3, r3, #15
 8002eaa:	3b04      	subs	r3, #4
 8002eac:	0112      	lsls	r2, r2, #4
 8002eae:	b2d2      	uxtb	r2, r2
 8002eb0:	440b      	add	r3, r1
 8002eb2:	761a      	strb	r2, [r3, #24]
}
 8002eb4:	bf00      	nop
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr
 8002ec0:	e000e100 	.word	0xe000e100
 8002ec4:	e000ed00 	.word	0xe000ed00

08002ec8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b089      	sub	sp, #36	; 0x24
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f003 0307 	and.w	r3, r3, #7
 8002eda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	f1c3 0307 	rsb	r3, r3, #7
 8002ee2:	2b04      	cmp	r3, #4
 8002ee4:	bf28      	it	cs
 8002ee6:	2304      	movcs	r3, #4
 8002ee8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	3304      	adds	r3, #4
 8002eee:	2b06      	cmp	r3, #6
 8002ef0:	d902      	bls.n	8002ef8 <NVIC_EncodePriority+0x30>
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	3b03      	subs	r3, #3
 8002ef6:	e000      	b.n	8002efa <NVIC_EncodePriority+0x32>
 8002ef8:	2300      	movs	r3, #0
 8002efa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002efc:	f04f 32ff 	mov.w	r2, #4294967295
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	fa02 f303 	lsl.w	r3, r2, r3
 8002f06:	43da      	mvns	r2, r3
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	401a      	ands	r2, r3
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f10:	f04f 31ff 	mov.w	r1, #4294967295
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	fa01 f303 	lsl.w	r3, r1, r3
 8002f1a:	43d9      	mvns	r1, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f20:	4313      	orrs	r3, r2
         );
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3724      	adds	r7, #36	; 0x24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	b082      	sub	sp, #8
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f7ff ff4c 	bl	8002dd4 <__NVIC_SetPriorityGrouping>
}
 8002f3c:	bf00      	nop
 8002f3e:	3708      	adds	r7, #8
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
 8002f50:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f52:	2300      	movs	r3, #0
 8002f54:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f56:	f7ff ff61 	bl	8002e1c <__NVIC_GetPriorityGrouping>
 8002f5a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	68b9      	ldr	r1, [r7, #8]
 8002f60:	6978      	ldr	r0, [r7, #20]
 8002f62:	f7ff ffb1 	bl	8002ec8 <NVIC_EncodePriority>
 8002f66:	4602      	mov	r2, r0
 8002f68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f6c:	4611      	mov	r1, r2
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7ff ff80 	bl	8002e74 <__NVIC_SetPriority>
}
 8002f74:	bf00      	nop
 8002f76:	3718      	adds	r7, #24
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	4603      	mov	r3, r0
 8002f84:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7ff ff54 	bl	8002e38 <__NVIC_EnableIRQ>
}
 8002f90:	bf00      	nop
 8002f92:	3708      	adds	r7, #8
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fa4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002fa6:	f7ff ff09 	bl	8002dbc <HAL_GetTick>
 8002faa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d008      	beq.n	8002fca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2280      	movs	r2, #128	; 0x80
 8002fbc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e052      	b.n	8003070 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 0216 	bic.w	r2, r2, #22
 8002fd8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	695a      	ldr	r2, [r3, #20]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fe8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d103      	bne.n	8002ffa <HAL_DMA_Abort+0x62>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d007      	beq.n	800300a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 0208 	bic.w	r2, r2, #8
 8003008:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f022 0201 	bic.w	r2, r2, #1
 8003018:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800301a:	e013      	b.n	8003044 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800301c:	f7ff fece 	bl	8002dbc <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	2b05      	cmp	r3, #5
 8003028:	d90c      	bls.n	8003044 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2220      	movs	r2, #32
 800302e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2203      	movs	r2, #3
 8003034:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e015      	b.n	8003070 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1e4      	bne.n	800301c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003056:	223f      	movs	r2, #63	; 0x3f
 8003058:	409a      	lsls	r2, r3
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2201      	movs	r2, #1
 8003062:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800306e:	2300      	movs	r3, #0
}
 8003070:	4618      	mov	r0, r3
 8003072:	3710      	adds	r7, #16
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}

08003078 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d004      	beq.n	8003096 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2280      	movs	r2, #128	; 0x80
 8003090:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e00c      	b.n	80030b0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2205      	movs	r2, #5
 800309a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 0201 	bic.w	r2, r2, #1
 80030ac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030bc:	b480      	push	{r7}
 80030be:	b089      	sub	sp, #36	; 0x24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80030c6:	2300      	movs	r3, #0
 80030c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80030ca:	2300      	movs	r3, #0
 80030cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030ce:	2300      	movs	r3, #0
 80030d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030d2:	2300      	movs	r3, #0
 80030d4:	61fb      	str	r3, [r7, #28]
 80030d6:	e159      	b.n	800338c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030d8:	2201      	movs	r2, #1
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	4013      	ands	r3, r2
 80030ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030ec:	693a      	ldr	r2, [r7, #16]
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	429a      	cmp	r2, r3
 80030f2:	f040 8148 	bne.w	8003386 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f003 0303 	and.w	r3, r3, #3
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d005      	beq.n	800310e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800310a:	2b02      	cmp	r3, #2
 800310c:	d130      	bne.n	8003170 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	005b      	lsls	r3, r3, #1
 8003118:	2203      	movs	r2, #3
 800311a:	fa02 f303 	lsl.w	r3, r2, r3
 800311e:	43db      	mvns	r3, r3
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4013      	ands	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	68da      	ldr	r2, [r3, #12]
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	fa02 f303 	lsl.w	r3, r2, r3
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	4313      	orrs	r3, r2
 8003136:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	69ba      	ldr	r2, [r7, #24]
 800313c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003144:	2201      	movs	r2, #1
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	43db      	mvns	r3, r3
 800314e:	69ba      	ldr	r2, [r7, #24]
 8003150:	4013      	ands	r3, r2
 8003152:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	091b      	lsrs	r3, r3, #4
 800315a:	f003 0201 	and.w	r2, r3, #1
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	4313      	orrs	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f003 0303 	and.w	r3, r3, #3
 8003178:	2b03      	cmp	r3, #3
 800317a:	d017      	beq.n	80031ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	005b      	lsls	r3, r3, #1
 8003186:	2203      	movs	r2, #3
 8003188:	fa02 f303 	lsl.w	r3, r2, r3
 800318c:	43db      	mvns	r3, r3
 800318e:	69ba      	ldr	r2, [r7, #24]
 8003190:	4013      	ands	r3, r2
 8003192:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	fa02 f303 	lsl.w	r3, r2, r3
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f003 0303 	and.w	r3, r3, #3
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d123      	bne.n	8003200 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031b8:	69fb      	ldr	r3, [r7, #28]
 80031ba:	08da      	lsrs	r2, r3, #3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	3208      	adds	r2, #8
 80031c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	f003 0307 	and.w	r3, r3, #7
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	220f      	movs	r2, #15
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	43db      	mvns	r3, r3
 80031d6:	69ba      	ldr	r2, [r7, #24]
 80031d8:	4013      	ands	r3, r2
 80031da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	691a      	ldr	r2, [r3, #16]
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	f003 0307 	and.w	r3, r3, #7
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	08da      	lsrs	r2, r3, #3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	3208      	adds	r2, #8
 80031fa:	69b9      	ldr	r1, [r7, #24]
 80031fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	2203      	movs	r2, #3
 800320c:	fa02 f303 	lsl.w	r3, r2, r3
 8003210:	43db      	mvns	r3, r3
 8003212:	69ba      	ldr	r2, [r7, #24]
 8003214:	4013      	ands	r3, r2
 8003216:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f003 0203 	and.w	r2, r3, #3
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	fa02 f303 	lsl.w	r3, r2, r3
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	4313      	orrs	r3, r2
 800322c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800323c:	2b00      	cmp	r3, #0
 800323e:	f000 80a2 	beq.w	8003386 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003242:	2300      	movs	r3, #0
 8003244:	60fb      	str	r3, [r7, #12]
 8003246:	4b57      	ldr	r3, [pc, #348]	; (80033a4 <HAL_GPIO_Init+0x2e8>)
 8003248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324a:	4a56      	ldr	r2, [pc, #344]	; (80033a4 <HAL_GPIO_Init+0x2e8>)
 800324c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003250:	6453      	str	r3, [r2, #68]	; 0x44
 8003252:	4b54      	ldr	r3, [pc, #336]	; (80033a4 <HAL_GPIO_Init+0x2e8>)
 8003254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003256:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800325a:	60fb      	str	r3, [r7, #12]
 800325c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800325e:	4a52      	ldr	r2, [pc, #328]	; (80033a8 <HAL_GPIO_Init+0x2ec>)
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	089b      	lsrs	r3, r3, #2
 8003264:	3302      	adds	r3, #2
 8003266:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800326a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	f003 0303 	and.w	r3, r3, #3
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	220f      	movs	r2, #15
 8003276:	fa02 f303 	lsl.w	r3, r2, r3
 800327a:	43db      	mvns	r3, r3
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	4013      	ands	r3, r2
 8003280:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a49      	ldr	r2, [pc, #292]	; (80033ac <HAL_GPIO_Init+0x2f0>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d019      	beq.n	80032be <HAL_GPIO_Init+0x202>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a48      	ldr	r2, [pc, #288]	; (80033b0 <HAL_GPIO_Init+0x2f4>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d013      	beq.n	80032ba <HAL_GPIO_Init+0x1fe>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a47      	ldr	r2, [pc, #284]	; (80033b4 <HAL_GPIO_Init+0x2f8>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d00d      	beq.n	80032b6 <HAL_GPIO_Init+0x1fa>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a46      	ldr	r2, [pc, #280]	; (80033b8 <HAL_GPIO_Init+0x2fc>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d007      	beq.n	80032b2 <HAL_GPIO_Init+0x1f6>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a45      	ldr	r2, [pc, #276]	; (80033bc <HAL_GPIO_Init+0x300>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d101      	bne.n	80032ae <HAL_GPIO_Init+0x1f2>
 80032aa:	2304      	movs	r3, #4
 80032ac:	e008      	b.n	80032c0 <HAL_GPIO_Init+0x204>
 80032ae:	2307      	movs	r3, #7
 80032b0:	e006      	b.n	80032c0 <HAL_GPIO_Init+0x204>
 80032b2:	2303      	movs	r3, #3
 80032b4:	e004      	b.n	80032c0 <HAL_GPIO_Init+0x204>
 80032b6:	2302      	movs	r3, #2
 80032b8:	e002      	b.n	80032c0 <HAL_GPIO_Init+0x204>
 80032ba:	2301      	movs	r3, #1
 80032bc:	e000      	b.n	80032c0 <HAL_GPIO_Init+0x204>
 80032be:	2300      	movs	r3, #0
 80032c0:	69fa      	ldr	r2, [r7, #28]
 80032c2:	f002 0203 	and.w	r2, r2, #3
 80032c6:	0092      	lsls	r2, r2, #2
 80032c8:	4093      	lsls	r3, r2
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032d0:	4935      	ldr	r1, [pc, #212]	; (80033a8 <HAL_GPIO_Init+0x2ec>)
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	089b      	lsrs	r3, r3, #2
 80032d6:	3302      	adds	r3, #2
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032de:	4b38      	ldr	r3, [pc, #224]	; (80033c0 <HAL_GPIO_Init+0x304>)
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	43db      	mvns	r3, r3
 80032e8:	69ba      	ldr	r2, [r7, #24]
 80032ea:	4013      	ands	r3, r2
 80032ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d003      	beq.n	8003302 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80032fa:	69ba      	ldr	r2, [r7, #24]
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	4313      	orrs	r3, r2
 8003300:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003302:	4a2f      	ldr	r2, [pc, #188]	; (80033c0 <HAL_GPIO_Init+0x304>)
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003308:	4b2d      	ldr	r3, [pc, #180]	; (80033c0 <HAL_GPIO_Init+0x304>)
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	43db      	mvns	r3, r3
 8003312:	69ba      	ldr	r2, [r7, #24]
 8003314:	4013      	ands	r3, r2
 8003316:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d003      	beq.n	800332c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	4313      	orrs	r3, r2
 800332a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800332c:	4a24      	ldr	r2, [pc, #144]	; (80033c0 <HAL_GPIO_Init+0x304>)
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003332:	4b23      	ldr	r3, [pc, #140]	; (80033c0 <HAL_GPIO_Init+0x304>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	43db      	mvns	r3, r3
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	4013      	ands	r3, r2
 8003340:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d003      	beq.n	8003356 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800334e:	69ba      	ldr	r2, [r7, #24]
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	4313      	orrs	r3, r2
 8003354:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003356:	4a1a      	ldr	r2, [pc, #104]	; (80033c0 <HAL_GPIO_Init+0x304>)
 8003358:	69bb      	ldr	r3, [r7, #24]
 800335a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800335c:	4b18      	ldr	r3, [pc, #96]	; (80033c0 <HAL_GPIO_Init+0x304>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	43db      	mvns	r3, r3
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	4013      	ands	r3, r2
 800336a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d003      	beq.n	8003380 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003378:	69ba      	ldr	r2, [r7, #24]
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	4313      	orrs	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003380:	4a0f      	ldr	r2, [pc, #60]	; (80033c0 <HAL_GPIO_Init+0x304>)
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	3301      	adds	r3, #1
 800338a:	61fb      	str	r3, [r7, #28]
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	2b0f      	cmp	r3, #15
 8003390:	f67f aea2 	bls.w	80030d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003394:	bf00      	nop
 8003396:	bf00      	nop
 8003398:	3724      	adds	r7, #36	; 0x24
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	40023800 	.word	0x40023800
 80033a8:	40013800 	.word	0x40013800
 80033ac:	40020000 	.word	0x40020000
 80033b0:	40020400 	.word	0x40020400
 80033b4:	40020800 	.word	0x40020800
 80033b8:	40020c00 	.word	0x40020c00
 80033bc:	40021000 	.word	0x40021000
 80033c0:	40013c00 	.word	0x40013c00

080033c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	460b      	mov	r3, r1
 80033ce:	807b      	strh	r3, [r7, #2]
 80033d0:	4613      	mov	r3, r2
 80033d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033d4:	787b      	ldrb	r3, [r7, #1]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d003      	beq.n	80033e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033da:	887a      	ldrh	r2, [r7, #2]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033e0:	e003      	b.n	80033ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033e2:	887b      	ldrh	r3, [r7, #2]
 80033e4:	041a      	lsls	r2, r3, #16
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	619a      	str	r2, [r3, #24]
}
 80033ea:	bf00      	nop
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
	...

080033f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b086      	sub	sp, #24
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e267      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	2b00      	cmp	r3, #0
 8003414:	d075      	beq.n	8003502 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003416:	4b88      	ldr	r3, [pc, #544]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f003 030c 	and.w	r3, r3, #12
 800341e:	2b04      	cmp	r3, #4
 8003420:	d00c      	beq.n	800343c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003422:	4b85      	ldr	r3, [pc, #532]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800342a:	2b08      	cmp	r3, #8
 800342c:	d112      	bne.n	8003454 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800342e:	4b82      	ldr	r3, [pc, #520]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003436:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800343a:	d10b      	bne.n	8003454 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800343c:	4b7e      	ldr	r3, [pc, #504]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d05b      	beq.n	8003500 <HAL_RCC_OscConfig+0x108>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d157      	bne.n	8003500 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e242      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800345c:	d106      	bne.n	800346c <HAL_RCC_OscConfig+0x74>
 800345e:	4b76      	ldr	r3, [pc, #472]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a75      	ldr	r2, [pc, #468]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 8003464:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003468:	6013      	str	r3, [r2, #0]
 800346a:	e01d      	b.n	80034a8 <HAL_RCC_OscConfig+0xb0>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003474:	d10c      	bne.n	8003490 <HAL_RCC_OscConfig+0x98>
 8003476:	4b70      	ldr	r3, [pc, #448]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a6f      	ldr	r2, [pc, #444]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 800347c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003480:	6013      	str	r3, [r2, #0]
 8003482:	4b6d      	ldr	r3, [pc, #436]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a6c      	ldr	r2, [pc, #432]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 8003488:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800348c:	6013      	str	r3, [r2, #0]
 800348e:	e00b      	b.n	80034a8 <HAL_RCC_OscConfig+0xb0>
 8003490:	4b69      	ldr	r3, [pc, #420]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a68      	ldr	r2, [pc, #416]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 8003496:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800349a:	6013      	str	r3, [r2, #0]
 800349c:	4b66      	ldr	r3, [pc, #408]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a65      	ldr	r2, [pc, #404]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 80034a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d013      	beq.n	80034d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034b0:	f7ff fc84 	bl	8002dbc <HAL_GetTick>
 80034b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034b6:	e008      	b.n	80034ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034b8:	f7ff fc80 	bl	8002dbc <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	2b64      	cmp	r3, #100	; 0x64
 80034c4:	d901      	bls.n	80034ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e207      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ca:	4b5b      	ldr	r3, [pc, #364]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d0f0      	beq.n	80034b8 <HAL_RCC_OscConfig+0xc0>
 80034d6:	e014      	b.n	8003502 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d8:	f7ff fc70 	bl	8002dbc <HAL_GetTick>
 80034dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034de:	e008      	b.n	80034f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034e0:	f7ff fc6c 	bl	8002dbc <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b64      	cmp	r3, #100	; 0x64
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e1f3      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034f2:	4b51      	ldr	r3, [pc, #324]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1f0      	bne.n	80034e0 <HAL_RCC_OscConfig+0xe8>
 80034fe:	e000      	b.n	8003502 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003500:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0302 	and.w	r3, r3, #2
 800350a:	2b00      	cmp	r3, #0
 800350c:	d063      	beq.n	80035d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800350e:	4b4a      	ldr	r3, [pc, #296]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 030c 	and.w	r3, r3, #12
 8003516:	2b00      	cmp	r3, #0
 8003518:	d00b      	beq.n	8003532 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800351a:	4b47      	ldr	r3, [pc, #284]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003522:	2b08      	cmp	r3, #8
 8003524:	d11c      	bne.n	8003560 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003526:	4b44      	ldr	r3, [pc, #272]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d116      	bne.n	8003560 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003532:	4b41      	ldr	r3, [pc, #260]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d005      	beq.n	800354a <HAL_RCC_OscConfig+0x152>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d001      	beq.n	800354a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e1c7      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800354a:	4b3b      	ldr	r3, [pc, #236]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	00db      	lsls	r3, r3, #3
 8003558:	4937      	ldr	r1, [pc, #220]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 800355a:	4313      	orrs	r3, r2
 800355c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800355e:	e03a      	b.n	80035d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d020      	beq.n	80035aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003568:	4b34      	ldr	r3, [pc, #208]	; (800363c <HAL_RCC_OscConfig+0x244>)
 800356a:	2201      	movs	r2, #1
 800356c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800356e:	f7ff fc25 	bl	8002dbc <HAL_GetTick>
 8003572:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003574:	e008      	b.n	8003588 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003576:	f7ff fc21 	bl	8002dbc <HAL_GetTick>
 800357a:	4602      	mov	r2, r0
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	2b02      	cmp	r3, #2
 8003582:	d901      	bls.n	8003588 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e1a8      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003588:	4b2b      	ldr	r3, [pc, #172]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0302 	and.w	r3, r3, #2
 8003590:	2b00      	cmp	r3, #0
 8003592:	d0f0      	beq.n	8003576 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003594:	4b28      	ldr	r3, [pc, #160]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	00db      	lsls	r3, r3, #3
 80035a2:	4925      	ldr	r1, [pc, #148]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	600b      	str	r3, [r1, #0]
 80035a8:	e015      	b.n	80035d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035aa:	4b24      	ldr	r3, [pc, #144]	; (800363c <HAL_RCC_OscConfig+0x244>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b0:	f7ff fc04 	bl	8002dbc <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035b8:	f7ff fc00 	bl	8002dbc <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e187      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ca:	4b1b      	ldr	r3, [pc, #108]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1f0      	bne.n	80035b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0308 	and.w	r3, r3, #8
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d036      	beq.n	8003650 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d016      	beq.n	8003618 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035ea:	4b15      	ldr	r3, [pc, #84]	; (8003640 <HAL_RCC_OscConfig+0x248>)
 80035ec:	2201      	movs	r2, #1
 80035ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035f0:	f7ff fbe4 	bl	8002dbc <HAL_GetTick>
 80035f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035f6:	e008      	b.n	800360a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035f8:	f7ff fbe0 	bl	8002dbc <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	2b02      	cmp	r3, #2
 8003604:	d901      	bls.n	800360a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e167      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800360a:	4b0b      	ldr	r3, [pc, #44]	; (8003638 <HAL_RCC_OscConfig+0x240>)
 800360c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d0f0      	beq.n	80035f8 <HAL_RCC_OscConfig+0x200>
 8003616:	e01b      	b.n	8003650 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003618:	4b09      	ldr	r3, [pc, #36]	; (8003640 <HAL_RCC_OscConfig+0x248>)
 800361a:	2200      	movs	r2, #0
 800361c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800361e:	f7ff fbcd 	bl	8002dbc <HAL_GetTick>
 8003622:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003624:	e00e      	b.n	8003644 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003626:	f7ff fbc9 	bl	8002dbc <HAL_GetTick>
 800362a:	4602      	mov	r2, r0
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	2b02      	cmp	r3, #2
 8003632:	d907      	bls.n	8003644 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	e150      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
 8003638:	40023800 	.word	0x40023800
 800363c:	42470000 	.word	0x42470000
 8003640:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003644:	4b88      	ldr	r3, [pc, #544]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003646:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1ea      	bne.n	8003626 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0304 	and.w	r3, r3, #4
 8003658:	2b00      	cmp	r3, #0
 800365a:	f000 8097 	beq.w	800378c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800365e:	2300      	movs	r3, #0
 8003660:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003662:	4b81      	ldr	r3, [pc, #516]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d10f      	bne.n	800368e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800366e:	2300      	movs	r3, #0
 8003670:	60bb      	str	r3, [r7, #8]
 8003672:	4b7d      	ldr	r3, [pc, #500]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003676:	4a7c      	ldr	r2, [pc, #496]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003678:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800367c:	6413      	str	r3, [r2, #64]	; 0x40
 800367e:	4b7a      	ldr	r3, [pc, #488]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003686:	60bb      	str	r3, [r7, #8]
 8003688:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800368a:	2301      	movs	r3, #1
 800368c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800368e:	4b77      	ldr	r3, [pc, #476]	; (800386c <HAL_RCC_OscConfig+0x474>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003696:	2b00      	cmp	r3, #0
 8003698:	d118      	bne.n	80036cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800369a:	4b74      	ldr	r3, [pc, #464]	; (800386c <HAL_RCC_OscConfig+0x474>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a73      	ldr	r2, [pc, #460]	; (800386c <HAL_RCC_OscConfig+0x474>)
 80036a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036a6:	f7ff fb89 	bl	8002dbc <HAL_GetTick>
 80036aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ac:	e008      	b.n	80036c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036ae:	f7ff fb85 	bl	8002dbc <HAL_GetTick>
 80036b2:	4602      	mov	r2, r0
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	2b02      	cmp	r3, #2
 80036ba:	d901      	bls.n	80036c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80036bc:	2303      	movs	r3, #3
 80036be:	e10c      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036c0:	4b6a      	ldr	r3, [pc, #424]	; (800386c <HAL_RCC_OscConfig+0x474>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d0f0      	beq.n	80036ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d106      	bne.n	80036e2 <HAL_RCC_OscConfig+0x2ea>
 80036d4:	4b64      	ldr	r3, [pc, #400]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 80036d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036d8:	4a63      	ldr	r2, [pc, #396]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 80036da:	f043 0301 	orr.w	r3, r3, #1
 80036de:	6713      	str	r3, [r2, #112]	; 0x70
 80036e0:	e01c      	b.n	800371c <HAL_RCC_OscConfig+0x324>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	2b05      	cmp	r3, #5
 80036e8:	d10c      	bne.n	8003704 <HAL_RCC_OscConfig+0x30c>
 80036ea:	4b5f      	ldr	r3, [pc, #380]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 80036ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036ee:	4a5e      	ldr	r2, [pc, #376]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 80036f0:	f043 0304 	orr.w	r3, r3, #4
 80036f4:	6713      	str	r3, [r2, #112]	; 0x70
 80036f6:	4b5c      	ldr	r3, [pc, #368]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 80036f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036fa:	4a5b      	ldr	r2, [pc, #364]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 80036fc:	f043 0301 	orr.w	r3, r3, #1
 8003700:	6713      	str	r3, [r2, #112]	; 0x70
 8003702:	e00b      	b.n	800371c <HAL_RCC_OscConfig+0x324>
 8003704:	4b58      	ldr	r3, [pc, #352]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003706:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003708:	4a57      	ldr	r2, [pc, #348]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 800370a:	f023 0301 	bic.w	r3, r3, #1
 800370e:	6713      	str	r3, [r2, #112]	; 0x70
 8003710:	4b55      	ldr	r3, [pc, #340]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003714:	4a54      	ldr	r2, [pc, #336]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003716:	f023 0304 	bic.w	r3, r3, #4
 800371a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d015      	beq.n	8003750 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003724:	f7ff fb4a 	bl	8002dbc <HAL_GetTick>
 8003728:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800372a:	e00a      	b.n	8003742 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800372c:	f7ff fb46 	bl	8002dbc <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	f241 3288 	movw	r2, #5000	; 0x1388
 800373a:	4293      	cmp	r3, r2
 800373c:	d901      	bls.n	8003742 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800373e:	2303      	movs	r3, #3
 8003740:	e0cb      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003742:	4b49      	ldr	r3, [pc, #292]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d0ee      	beq.n	800372c <HAL_RCC_OscConfig+0x334>
 800374e:	e014      	b.n	800377a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003750:	f7ff fb34 	bl	8002dbc <HAL_GetTick>
 8003754:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003756:	e00a      	b.n	800376e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003758:	f7ff fb30 	bl	8002dbc <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	f241 3288 	movw	r2, #5000	; 0x1388
 8003766:	4293      	cmp	r3, r2
 8003768:	d901      	bls.n	800376e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e0b5      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800376e:	4b3e      	ldr	r3, [pc, #248]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003772:	f003 0302 	and.w	r3, r3, #2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d1ee      	bne.n	8003758 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800377a:	7dfb      	ldrb	r3, [r7, #23]
 800377c:	2b01      	cmp	r3, #1
 800377e:	d105      	bne.n	800378c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003780:	4b39      	ldr	r3, [pc, #228]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003784:	4a38      	ldr	r2, [pc, #224]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003786:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800378a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	2b00      	cmp	r3, #0
 8003792:	f000 80a1 	beq.w	80038d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003796:	4b34      	ldr	r3, [pc, #208]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f003 030c 	and.w	r3, r3, #12
 800379e:	2b08      	cmp	r3, #8
 80037a0:	d05c      	beq.n	800385c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d141      	bne.n	800382e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037aa:	4b31      	ldr	r3, [pc, #196]	; (8003870 <HAL_RCC_OscConfig+0x478>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b0:	f7ff fb04 	bl	8002dbc <HAL_GetTick>
 80037b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037b6:	e008      	b.n	80037ca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037b8:	f7ff fb00 	bl	8002dbc <HAL_GetTick>
 80037bc:	4602      	mov	r2, r0
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d901      	bls.n	80037ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e087      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037ca:	4b27      	ldr	r3, [pc, #156]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d1f0      	bne.n	80037b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	69da      	ldr	r2, [r3, #28]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a1b      	ldr	r3, [r3, #32]
 80037de:	431a      	orrs	r2, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e4:	019b      	lsls	r3, r3, #6
 80037e6:	431a      	orrs	r2, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ec:	085b      	lsrs	r3, r3, #1
 80037ee:	3b01      	subs	r3, #1
 80037f0:	041b      	lsls	r3, r3, #16
 80037f2:	431a      	orrs	r2, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f8:	061b      	lsls	r3, r3, #24
 80037fa:	491b      	ldr	r1, [pc, #108]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 80037fc:	4313      	orrs	r3, r2
 80037fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003800:	4b1b      	ldr	r3, [pc, #108]	; (8003870 <HAL_RCC_OscConfig+0x478>)
 8003802:	2201      	movs	r2, #1
 8003804:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003806:	f7ff fad9 	bl	8002dbc <HAL_GetTick>
 800380a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800380c:	e008      	b.n	8003820 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800380e:	f7ff fad5 	bl	8002dbc <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	2b02      	cmp	r3, #2
 800381a:	d901      	bls.n	8003820 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800381c:	2303      	movs	r3, #3
 800381e:	e05c      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003820:	4b11      	ldr	r3, [pc, #68]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d0f0      	beq.n	800380e <HAL_RCC_OscConfig+0x416>
 800382c:	e054      	b.n	80038d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800382e:	4b10      	ldr	r3, [pc, #64]	; (8003870 <HAL_RCC_OscConfig+0x478>)
 8003830:	2200      	movs	r2, #0
 8003832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003834:	f7ff fac2 	bl	8002dbc <HAL_GetTick>
 8003838:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800383a:	e008      	b.n	800384e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800383c:	f7ff fabe 	bl	8002dbc <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	2b02      	cmp	r3, #2
 8003848:	d901      	bls.n	800384e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e045      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800384e:	4b06      	ldr	r3, [pc, #24]	; (8003868 <HAL_RCC_OscConfig+0x470>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d1f0      	bne.n	800383c <HAL_RCC_OscConfig+0x444>
 800385a:	e03d      	b.n	80038d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	2b01      	cmp	r3, #1
 8003862:	d107      	bne.n	8003874 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e038      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
 8003868:	40023800 	.word	0x40023800
 800386c:	40007000 	.word	0x40007000
 8003870:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003874:	4b1b      	ldr	r3, [pc, #108]	; (80038e4 <HAL_RCC_OscConfig+0x4ec>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	2b01      	cmp	r3, #1
 8003880:	d028      	beq.n	80038d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800388c:	429a      	cmp	r2, r3
 800388e:	d121      	bne.n	80038d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800389a:	429a      	cmp	r2, r3
 800389c:	d11a      	bne.n	80038d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800389e:	68fa      	ldr	r2, [r7, #12]
 80038a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80038a4:	4013      	ands	r3, r2
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80038aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d111      	bne.n	80038d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ba:	085b      	lsrs	r3, r3, #1
 80038bc:	3b01      	subs	r3, #1
 80038be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d107      	bne.n	80038d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d001      	beq.n	80038d8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e000      	b.n	80038da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3718      	adds	r7, #24
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	40023800 	.word	0x40023800

080038e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d101      	bne.n	80038fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e0cc      	b.n	8003a96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038fc:	4b68      	ldr	r3, [pc, #416]	; (8003aa0 <HAL_RCC_ClockConfig+0x1b8>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0307 	and.w	r3, r3, #7
 8003904:	683a      	ldr	r2, [r7, #0]
 8003906:	429a      	cmp	r2, r3
 8003908:	d90c      	bls.n	8003924 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800390a:	4b65      	ldr	r3, [pc, #404]	; (8003aa0 <HAL_RCC_ClockConfig+0x1b8>)
 800390c:	683a      	ldr	r2, [r7, #0]
 800390e:	b2d2      	uxtb	r2, r2
 8003910:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003912:	4b63      	ldr	r3, [pc, #396]	; (8003aa0 <HAL_RCC_ClockConfig+0x1b8>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0307 	and.w	r3, r3, #7
 800391a:	683a      	ldr	r2, [r7, #0]
 800391c:	429a      	cmp	r2, r3
 800391e:	d001      	beq.n	8003924 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e0b8      	b.n	8003a96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d020      	beq.n	8003972 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0304 	and.w	r3, r3, #4
 8003938:	2b00      	cmp	r3, #0
 800393a:	d005      	beq.n	8003948 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800393c:	4b59      	ldr	r3, [pc, #356]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	4a58      	ldr	r2, [pc, #352]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8003942:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003946:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0308 	and.w	r3, r3, #8
 8003950:	2b00      	cmp	r3, #0
 8003952:	d005      	beq.n	8003960 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003954:	4b53      	ldr	r3, [pc, #332]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	4a52      	ldr	r2, [pc, #328]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 800395a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800395e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003960:	4b50      	ldr	r3, [pc, #320]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	494d      	ldr	r1, [pc, #308]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 800396e:	4313      	orrs	r3, r2
 8003970:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0301 	and.w	r3, r3, #1
 800397a:	2b00      	cmp	r3, #0
 800397c:	d044      	beq.n	8003a08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	2b01      	cmp	r3, #1
 8003984:	d107      	bne.n	8003996 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003986:	4b47      	ldr	r3, [pc, #284]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d119      	bne.n	80039c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e07f      	b.n	8003a96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	2b02      	cmp	r3, #2
 800399c:	d003      	beq.n	80039a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039a2:	2b03      	cmp	r3, #3
 80039a4:	d107      	bne.n	80039b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039a6:	4b3f      	ldr	r3, [pc, #252]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d109      	bne.n	80039c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e06f      	b.n	8003a96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039b6:	4b3b      	ldr	r3, [pc, #236]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d101      	bne.n	80039c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e067      	b.n	8003a96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039c6:	4b37      	ldr	r3, [pc, #220]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	f023 0203 	bic.w	r2, r3, #3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	4934      	ldr	r1, [pc, #208]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039d8:	f7ff f9f0 	bl	8002dbc <HAL_GetTick>
 80039dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039de:	e00a      	b.n	80039f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039e0:	f7ff f9ec 	bl	8002dbc <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d901      	bls.n	80039f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	e04f      	b.n	8003a96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039f6:	4b2b      	ldr	r3, [pc, #172]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f003 020c 	and.w	r2, r3, #12
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d1eb      	bne.n	80039e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a08:	4b25      	ldr	r3, [pc, #148]	; (8003aa0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0307 	and.w	r3, r3, #7
 8003a10:	683a      	ldr	r2, [r7, #0]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d20c      	bcs.n	8003a30 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a16:	4b22      	ldr	r3, [pc, #136]	; (8003aa0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a18:	683a      	ldr	r2, [r7, #0]
 8003a1a:	b2d2      	uxtb	r2, r2
 8003a1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a1e:	4b20      	ldr	r3, [pc, #128]	; (8003aa0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0307 	and.w	r3, r3, #7
 8003a26:	683a      	ldr	r2, [r7, #0]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d001      	beq.n	8003a30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e032      	b.n	8003a96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0304 	and.w	r3, r3, #4
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d008      	beq.n	8003a4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a3c:	4b19      	ldr	r3, [pc, #100]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	4916      	ldr	r1, [pc, #88]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0308 	and.w	r3, r3, #8
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d009      	beq.n	8003a6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a5a:	4b12      	ldr	r3, [pc, #72]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	00db      	lsls	r3, r3, #3
 8003a68:	490e      	ldr	r1, [pc, #56]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a6e:	f000 f821 	bl	8003ab4 <HAL_RCC_GetSysClockFreq>
 8003a72:	4602      	mov	r2, r0
 8003a74:	4b0b      	ldr	r3, [pc, #44]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	091b      	lsrs	r3, r3, #4
 8003a7a:	f003 030f 	and.w	r3, r3, #15
 8003a7e:	490a      	ldr	r1, [pc, #40]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c0>)
 8003a80:	5ccb      	ldrb	r3, [r1, r3]
 8003a82:	fa22 f303 	lsr.w	r3, r2, r3
 8003a86:	4a09      	ldr	r2, [pc, #36]	; (8003aac <HAL_RCC_ClockConfig+0x1c4>)
 8003a88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a8a:	4b09      	ldr	r3, [pc, #36]	; (8003ab0 <HAL_RCC_ClockConfig+0x1c8>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f7ff f82c 	bl	8002aec <HAL_InitTick>

  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3710      	adds	r7, #16
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	40023c00 	.word	0x40023c00
 8003aa4:	40023800 	.word	0x40023800
 8003aa8:	0800aa98 	.word	0x0800aa98
 8003aac:	20000000 	.word	0x20000000
 8003ab0:	20000004 	.word	0x20000004

08003ab4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ab4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ab8:	b094      	sub	sp, #80	; 0x50
 8003aba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003abc:	2300      	movs	r3, #0
 8003abe:	647b      	str	r3, [r7, #68]	; 0x44
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003acc:	4b79      	ldr	r3, [pc, #484]	; (8003cb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f003 030c 	and.w	r3, r3, #12
 8003ad4:	2b08      	cmp	r3, #8
 8003ad6:	d00d      	beq.n	8003af4 <HAL_RCC_GetSysClockFreq+0x40>
 8003ad8:	2b08      	cmp	r3, #8
 8003ada:	f200 80e1 	bhi.w	8003ca0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d002      	beq.n	8003ae8 <HAL_RCC_GetSysClockFreq+0x34>
 8003ae2:	2b04      	cmp	r3, #4
 8003ae4:	d003      	beq.n	8003aee <HAL_RCC_GetSysClockFreq+0x3a>
 8003ae6:	e0db      	b.n	8003ca0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ae8:	4b73      	ldr	r3, [pc, #460]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003aea:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003aec:	e0db      	b.n	8003ca6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003aee:	4b73      	ldr	r3, [pc, #460]	; (8003cbc <HAL_RCC_GetSysClockFreq+0x208>)
 8003af0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003af2:	e0d8      	b.n	8003ca6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003af4:	4b6f      	ldr	r3, [pc, #444]	; (8003cb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003afc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003afe:	4b6d      	ldr	r3, [pc, #436]	; (8003cb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d063      	beq.n	8003bd2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b0a:	4b6a      	ldr	r3, [pc, #424]	; (8003cb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	099b      	lsrs	r3, r3, #6
 8003b10:	2200      	movs	r2, #0
 8003b12:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b14:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b1c:	633b      	str	r3, [r7, #48]	; 0x30
 8003b1e:	2300      	movs	r3, #0
 8003b20:	637b      	str	r3, [r7, #52]	; 0x34
 8003b22:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003b26:	4622      	mov	r2, r4
 8003b28:	462b      	mov	r3, r5
 8003b2a:	f04f 0000 	mov.w	r0, #0
 8003b2e:	f04f 0100 	mov.w	r1, #0
 8003b32:	0159      	lsls	r1, r3, #5
 8003b34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b38:	0150      	lsls	r0, r2, #5
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	4621      	mov	r1, r4
 8003b40:	1a51      	subs	r1, r2, r1
 8003b42:	6139      	str	r1, [r7, #16]
 8003b44:	4629      	mov	r1, r5
 8003b46:	eb63 0301 	sbc.w	r3, r3, r1
 8003b4a:	617b      	str	r3, [r7, #20]
 8003b4c:	f04f 0200 	mov.w	r2, #0
 8003b50:	f04f 0300 	mov.w	r3, #0
 8003b54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b58:	4659      	mov	r1, fp
 8003b5a:	018b      	lsls	r3, r1, #6
 8003b5c:	4651      	mov	r1, sl
 8003b5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b62:	4651      	mov	r1, sl
 8003b64:	018a      	lsls	r2, r1, #6
 8003b66:	4651      	mov	r1, sl
 8003b68:	ebb2 0801 	subs.w	r8, r2, r1
 8003b6c:	4659      	mov	r1, fp
 8003b6e:	eb63 0901 	sbc.w	r9, r3, r1
 8003b72:	f04f 0200 	mov.w	r2, #0
 8003b76:	f04f 0300 	mov.w	r3, #0
 8003b7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b86:	4690      	mov	r8, r2
 8003b88:	4699      	mov	r9, r3
 8003b8a:	4623      	mov	r3, r4
 8003b8c:	eb18 0303 	adds.w	r3, r8, r3
 8003b90:	60bb      	str	r3, [r7, #8]
 8003b92:	462b      	mov	r3, r5
 8003b94:	eb49 0303 	adc.w	r3, r9, r3
 8003b98:	60fb      	str	r3, [r7, #12]
 8003b9a:	f04f 0200 	mov.w	r2, #0
 8003b9e:	f04f 0300 	mov.w	r3, #0
 8003ba2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003ba6:	4629      	mov	r1, r5
 8003ba8:	024b      	lsls	r3, r1, #9
 8003baa:	4621      	mov	r1, r4
 8003bac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003bb0:	4621      	mov	r1, r4
 8003bb2:	024a      	lsls	r2, r1, #9
 8003bb4:	4610      	mov	r0, r2
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003bba:	2200      	movs	r2, #0
 8003bbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8003bbe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003bc0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003bc4:	f7fc fb74 	bl	80002b0 <__aeabi_uldivmod>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	460b      	mov	r3, r1
 8003bcc:	4613      	mov	r3, r2
 8003bce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003bd0:	e058      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bd2:	4b38      	ldr	r3, [pc, #224]	; (8003cb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	099b      	lsrs	r3, r3, #6
 8003bd8:	2200      	movs	r2, #0
 8003bda:	4618      	mov	r0, r3
 8003bdc:	4611      	mov	r1, r2
 8003bde:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003be2:	623b      	str	r3, [r7, #32]
 8003be4:	2300      	movs	r3, #0
 8003be6:	627b      	str	r3, [r7, #36]	; 0x24
 8003be8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003bec:	4642      	mov	r2, r8
 8003bee:	464b      	mov	r3, r9
 8003bf0:	f04f 0000 	mov.w	r0, #0
 8003bf4:	f04f 0100 	mov.w	r1, #0
 8003bf8:	0159      	lsls	r1, r3, #5
 8003bfa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bfe:	0150      	lsls	r0, r2, #5
 8003c00:	4602      	mov	r2, r0
 8003c02:	460b      	mov	r3, r1
 8003c04:	4641      	mov	r1, r8
 8003c06:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c0a:	4649      	mov	r1, r9
 8003c0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c10:	f04f 0200 	mov.w	r2, #0
 8003c14:	f04f 0300 	mov.w	r3, #0
 8003c18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003c1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003c20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003c24:	ebb2 040a 	subs.w	r4, r2, sl
 8003c28:	eb63 050b 	sbc.w	r5, r3, fp
 8003c2c:	f04f 0200 	mov.w	r2, #0
 8003c30:	f04f 0300 	mov.w	r3, #0
 8003c34:	00eb      	lsls	r3, r5, #3
 8003c36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c3a:	00e2      	lsls	r2, r4, #3
 8003c3c:	4614      	mov	r4, r2
 8003c3e:	461d      	mov	r5, r3
 8003c40:	4643      	mov	r3, r8
 8003c42:	18e3      	adds	r3, r4, r3
 8003c44:	603b      	str	r3, [r7, #0]
 8003c46:	464b      	mov	r3, r9
 8003c48:	eb45 0303 	adc.w	r3, r5, r3
 8003c4c:	607b      	str	r3, [r7, #4]
 8003c4e:	f04f 0200 	mov.w	r2, #0
 8003c52:	f04f 0300 	mov.w	r3, #0
 8003c56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c5a:	4629      	mov	r1, r5
 8003c5c:	028b      	lsls	r3, r1, #10
 8003c5e:	4621      	mov	r1, r4
 8003c60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c64:	4621      	mov	r1, r4
 8003c66:	028a      	lsls	r2, r1, #10
 8003c68:	4610      	mov	r0, r2
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c6e:	2200      	movs	r2, #0
 8003c70:	61bb      	str	r3, [r7, #24]
 8003c72:	61fa      	str	r2, [r7, #28]
 8003c74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c78:	f7fc fb1a 	bl	80002b0 <__aeabi_uldivmod>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	460b      	mov	r3, r1
 8003c80:	4613      	mov	r3, r2
 8003c82:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c84:	4b0b      	ldr	r3, [pc, #44]	; (8003cb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	0c1b      	lsrs	r3, r3, #16
 8003c8a:	f003 0303 	and.w	r3, r3, #3
 8003c8e:	3301      	adds	r3, #1
 8003c90:	005b      	lsls	r3, r3, #1
 8003c92:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003c94:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003c96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c9c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003c9e:	e002      	b.n	8003ca6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ca0:	4b05      	ldr	r3, [pc, #20]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003ca2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003ca4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ca6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3750      	adds	r7, #80	; 0x50
 8003cac:	46bd      	mov	sp, r7
 8003cae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cb2:	bf00      	nop
 8003cb4:	40023800 	.word	0x40023800
 8003cb8:	00f42400 	.word	0x00f42400
 8003cbc:	007a1200 	.word	0x007a1200

08003cc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cc4:	4b03      	ldr	r3, [pc, #12]	; (8003cd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	20000000 	.word	0x20000000

08003cd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003cdc:	f7ff fff0 	bl	8003cc0 <HAL_RCC_GetHCLKFreq>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	4b05      	ldr	r3, [pc, #20]	; (8003cf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	0a9b      	lsrs	r3, r3, #10
 8003ce8:	f003 0307 	and.w	r3, r3, #7
 8003cec:	4903      	ldr	r1, [pc, #12]	; (8003cfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cee:	5ccb      	ldrb	r3, [r1, r3]
 8003cf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	40023800 	.word	0x40023800
 8003cfc:	0800aaa8 	.word	0x0800aaa8

08003d00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003d04:	f7ff ffdc 	bl	8003cc0 <HAL_RCC_GetHCLKFreq>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	4b05      	ldr	r3, [pc, #20]	; (8003d20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	0b5b      	lsrs	r3, r3, #13
 8003d10:	f003 0307 	and.w	r3, r3, #7
 8003d14:	4903      	ldr	r1, [pc, #12]	; (8003d24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d16:	5ccb      	ldrb	r3, [r1, r3]
 8003d18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	40023800 	.word	0x40023800
 8003d24:	0800aaa8 	.word	0x0800aaa8

08003d28 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	220f      	movs	r2, #15
 8003d36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003d38:	4b12      	ldr	r3, [pc, #72]	; (8003d84 <HAL_RCC_GetClockConfig+0x5c>)
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	f003 0203 	and.w	r2, r3, #3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003d44:	4b0f      	ldr	r3, [pc, #60]	; (8003d84 <HAL_RCC_GetClockConfig+0x5c>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003d50:	4b0c      	ldr	r3, [pc, #48]	; (8003d84 <HAL_RCC_GetClockConfig+0x5c>)
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003d5c:	4b09      	ldr	r3, [pc, #36]	; (8003d84 <HAL_RCC_GetClockConfig+0x5c>)
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	08db      	lsrs	r3, r3, #3
 8003d62:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003d6a:	4b07      	ldr	r3, [pc, #28]	; (8003d88 <HAL_RCC_GetClockConfig+0x60>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0207 	and.w	r2, r3, #7
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	601a      	str	r2, [r3, #0]
}
 8003d76:	bf00      	nop
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop
 8003d84:	40023800 	.word	0x40023800
 8003d88:	40023c00 	.word	0x40023c00

08003d8c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b086      	sub	sp, #24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d94:	2300      	movs	r3, #0
 8003d96:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0301 	and.w	r3, r3, #1
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d105      	bne.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d035      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003db4:	4b67      	ldr	r3, [pc, #412]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003dba:	f7fe ffff 	bl	8002dbc <HAL_GetTick>
 8003dbe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003dc0:	e008      	b.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003dc2:	f7fe fffb 	bl	8002dbc <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d901      	bls.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e0ba      	b.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003dd4:	4b60      	ldr	r3, [pc, #384]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d1f0      	bne.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	019a      	lsls	r2, r3, #6
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	071b      	lsls	r3, r3, #28
 8003dec:	495a      	ldr	r1, [pc, #360]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003df4:	4b57      	ldr	r3, [pc, #348]	; (8003f54 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003df6:	2201      	movs	r2, #1
 8003df8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003dfa:	f7fe ffdf 	bl	8002dbc <HAL_GetTick>
 8003dfe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e00:	e008      	b.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003e02:	f7fe ffdb 	bl	8002dbc <HAL_GetTick>
 8003e06:	4602      	mov	r2, r0
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d901      	bls.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e10:	2303      	movs	r3, #3
 8003e12:	e09a      	b.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e14:	4b50      	ldr	r3, [pc, #320]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d0f0      	beq.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f000 8083 	beq.w	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60fb      	str	r3, [r7, #12]
 8003e32:	4b49      	ldr	r3, [pc, #292]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e36:	4a48      	ldr	r2, [pc, #288]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003e38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e3c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e3e:	4b46      	ldr	r3, [pc, #280]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e46:	60fb      	str	r3, [r7, #12]
 8003e48:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003e4a:	4b44      	ldr	r3, [pc, #272]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a43      	ldr	r2, [pc, #268]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e54:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003e56:	f7fe ffb1 	bl	8002dbc <HAL_GetTick>
 8003e5a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003e5c:	e008      	b.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003e5e:	f7fe ffad 	bl	8002dbc <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e06c      	b.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003e70:	4b3a      	ldr	r3, [pc, #232]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d0f0      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e7c:	4b36      	ldr	r3, [pc, #216]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e84:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d02f      	beq.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d028      	beq.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e9a:	4b2f      	ldr	r3, [pc, #188]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ea2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ea4:	4b2e      	ldr	r3, [pc, #184]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003eaa:	4b2d      	ldr	r3, [pc, #180]	; (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003eb0:	4a29      	ldr	r2, [pc, #164]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003eb6:	4b28      	ldr	r3, [pc, #160]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003eb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d114      	bne.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003ec2:	f7fe ff7b 	bl	8002dbc <HAL_GetTick>
 8003ec6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ec8:	e00a      	b.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003eca:	f7fe ff77 	bl	8002dbc <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d901      	bls.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003edc:	2303      	movs	r3, #3
 8003ede:	e034      	b.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ee0:	4b1d      	ldr	r3, [pc, #116]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003ee2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d0ee      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ef4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ef8:	d10d      	bne.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003efa:	4b17      	ldr	r3, [pc, #92]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003f0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f0e:	4912      	ldr	r1, [pc, #72]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003f10:	4313      	orrs	r3, r2
 8003f12:	608b      	str	r3, [r1, #8]
 8003f14:	e005      	b.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003f16:	4b10      	ldr	r3, [pc, #64]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	4a0f      	ldr	r2, [pc, #60]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003f1c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003f20:	6093      	str	r3, [r2, #8]
 8003f22:	4b0d      	ldr	r3, [pc, #52]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003f24:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f2e:	490a      	ldr	r1, [pc, #40]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0308 	and.w	r3, r3, #8
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d003      	beq.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	7c1a      	ldrb	r2, [r3, #16]
 8003f44:	4b07      	ldr	r3, [pc, #28]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003f46:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3718      	adds	r7, #24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	42470068 	.word	0x42470068
 8003f58:	40023800 	.word	0x40023800
 8003f5c:	40007000 	.word	0x40007000
 8003f60:	42470e40 	.word	0x42470e40
 8003f64:	424711e0 	.word	0x424711e0

08003f68 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e066      	b.n	800404c <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	7f5b      	ldrb	r3, [r3, #29]
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d105      	bne.n	8003f94 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f7fe fca8 	bl	80028e4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2202      	movs	r2, #2
 8003f98:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	22ca      	movs	r2, #202	; 0xca
 8003fa0:	625a      	str	r2, [r3, #36]	; 0x24
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2253      	movs	r2, #83	; 0x53
 8003fa8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f000 fa45 	bl	800443a <RTC_EnterInitMode>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003fb4:	7bfb      	ldrb	r3, [r7, #15]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d12c      	bne.n	8004014 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	6812      	ldr	r2, [r2, #0]
 8003fc4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003fc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fcc:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	6899      	ldr	r1, [r3, #8]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685a      	ldr	r2, [r3, #4]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	431a      	orrs	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	431a      	orrs	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	430a      	orrs	r2, r1
 8003fea:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	68d2      	ldr	r2, [r2, #12]
 8003ff4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	6919      	ldr	r1, [r3, #16]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	041a      	lsls	r2, r3, #16
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	430a      	orrs	r2, r1
 8004008:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 fa4c 	bl	80044a8 <RTC_ExitInitMode>
 8004010:	4603      	mov	r3, r0
 8004012:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004014:	7bfb      	ldrb	r3, [r7, #15]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d113      	bne.n	8004042 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004028:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	699a      	ldr	r2, [r3, #24]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	430a      	orrs	r2, r1
 800403a:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	22ff      	movs	r2, #255	; 0xff
 8004048:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800404a:	7bfb      	ldrb	r3, [r7, #15]
}
 800404c:	4618      	mov	r0, r3
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004054:	b590      	push	{r4, r7, lr}
 8004056:	b087      	sub	sp, #28
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004060:	2300      	movs	r3, #0
 8004062:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	7f1b      	ldrb	r3, [r3, #28]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d101      	bne.n	8004070 <HAL_RTC_SetTime+0x1c>
 800406c:	2302      	movs	r3, #2
 800406e:	e087      	b.n	8004180 <HAL_RTC_SetTime+0x12c>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2201      	movs	r2, #1
 8004074:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2202      	movs	r2, #2
 800407a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d126      	bne.n	80040d0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800408c:	2b00      	cmp	r3, #0
 800408e:	d102      	bne.n	8004096 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	2200      	movs	r2, #0
 8004094:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	4618      	mov	r0, r3
 800409c:	f000 fa29 	bl	80044f2 <RTC_ByteToBcd2>
 80040a0:	4603      	mov	r3, r0
 80040a2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	785b      	ldrb	r3, [r3, #1]
 80040a8:	4618      	mov	r0, r3
 80040aa:	f000 fa22 	bl	80044f2 <RTC_ByteToBcd2>
 80040ae:	4603      	mov	r3, r0
 80040b0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80040b2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	789b      	ldrb	r3, [r3, #2]
 80040b8:	4618      	mov	r0, r3
 80040ba:	f000 fa1a 	bl	80044f2 <RTC_ByteToBcd2>
 80040be:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80040c0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	78db      	ldrb	r3, [r3, #3]
 80040c8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80040ca:	4313      	orrs	r3, r2
 80040cc:	617b      	str	r3, [r7, #20]
 80040ce:	e018      	b.n	8004102 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d102      	bne.n	80040e4 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	2200      	movs	r2, #0
 80040e2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	785b      	ldrb	r3, [r3, #1]
 80040ee:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80040f0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80040f2:	68ba      	ldr	r2, [r7, #8]
 80040f4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80040f6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	78db      	ldrb	r3, [r3, #3]
 80040fc:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80040fe:	4313      	orrs	r3, r2
 8004100:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	22ca      	movs	r2, #202	; 0xca
 8004108:	625a      	str	r2, [r3, #36]	; 0x24
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2253      	movs	r2, #83	; 0x53
 8004110:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004112:	68f8      	ldr	r0, [r7, #12]
 8004114:	f000 f991 	bl	800443a <RTC_EnterInitMode>
 8004118:	4603      	mov	r3, r0
 800411a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800411c:	7cfb      	ldrb	r3, [r7, #19]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d120      	bne.n	8004164 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800412c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004130:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689a      	ldr	r2, [r3, #8]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004140:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	6899      	ldr	r1, [r3, #8]
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	68da      	ldr	r2, [r3, #12]
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	431a      	orrs	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	430a      	orrs	r2, r1
 8004158:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 f9a4 	bl	80044a8 <RTC_ExitInitMode>
 8004160:	4603      	mov	r3, r0
 8004162:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004164:	7cfb      	ldrb	r3, [r7, #19]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d102      	bne.n	8004170 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2201      	movs	r2, #1
 800416e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	22ff      	movs	r2, #255	; 0xff
 8004176:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	771a      	strb	r2, [r3, #28]

  return status;
 800417e:	7cfb      	ldrb	r3, [r7, #19]
}
 8004180:	4618      	mov	r0, r3
 8004182:	371c      	adds	r7, #28
 8004184:	46bd      	mov	sp, r7
 8004186:	bd90      	pop	{r4, r7, pc}

08004188 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004194:	2300      	movs	r3, #0
 8004196:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80041ba:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80041be:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	0c1b      	lsrs	r3, r3, #16
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041ca:	b2da      	uxtb	r2, r3
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	0a1b      	lsrs	r3, r3, #8
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041da:	b2da      	uxtb	r2, r3
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041e8:	b2da      	uxtb	r2, r3
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	0d9b      	lsrs	r3, r3, #22
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d11a      	bne.n	800423a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	4618      	mov	r0, r3
 800420a:	f000 f98f 	bl	800452c <RTC_Bcd2ToByte>
 800420e:	4603      	mov	r3, r0
 8004210:	461a      	mov	r2, r3
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	785b      	ldrb	r3, [r3, #1]
 800421a:	4618      	mov	r0, r3
 800421c:	f000 f986 	bl	800452c <RTC_Bcd2ToByte>
 8004220:	4603      	mov	r3, r0
 8004222:	461a      	mov	r2, r3
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	789b      	ldrb	r3, [r3, #2]
 800422c:	4618      	mov	r0, r3
 800422e:	f000 f97d 	bl	800452c <RTC_Bcd2ToByte>
 8004232:	4603      	mov	r3, r0
 8004234:	461a      	mov	r2, r3
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800423a:	2300      	movs	r3, #0
}
 800423c:	4618      	mov	r0, r3
 800423e:	3718      	adds	r7, #24
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004244:	b590      	push	{r4, r7, lr}
 8004246:	b087      	sub	sp, #28
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004250:	2300      	movs	r3, #0
 8004252:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	7f1b      	ldrb	r3, [r3, #28]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d101      	bne.n	8004260 <HAL_RTC_SetDate+0x1c>
 800425c:	2302      	movs	r3, #2
 800425e:	e071      	b.n	8004344 <HAL_RTC_SetDate+0x100>
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2201      	movs	r2, #1
 8004264:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2202      	movs	r2, #2
 800426a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10e      	bne.n	8004290 <HAL_RTC_SetDate+0x4c>
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	785b      	ldrb	r3, [r3, #1]
 8004276:	f003 0310 	and.w	r3, r3, #16
 800427a:	2b00      	cmp	r3, #0
 800427c:	d008      	beq.n	8004290 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	785b      	ldrb	r3, [r3, #1]
 8004282:	f023 0310 	bic.w	r3, r3, #16
 8004286:	b2db      	uxtb	r3, r3
 8004288:	330a      	adds	r3, #10
 800428a:	b2da      	uxtb	r2, r3
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d11c      	bne.n	80042d0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	78db      	ldrb	r3, [r3, #3]
 800429a:	4618      	mov	r0, r3
 800429c:	f000 f929 	bl	80044f2 <RTC_ByteToBcd2>
 80042a0:	4603      	mov	r3, r0
 80042a2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	785b      	ldrb	r3, [r3, #1]
 80042a8:	4618      	mov	r0, r3
 80042aa:	f000 f922 	bl	80044f2 <RTC_ByteToBcd2>
 80042ae:	4603      	mov	r3, r0
 80042b0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80042b2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	789b      	ldrb	r3, [r3, #2]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f000 f91a 	bl	80044f2 <RTC_ByteToBcd2>
 80042be:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80042c0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80042ca:	4313      	orrs	r3, r2
 80042cc:	617b      	str	r3, [r7, #20]
 80042ce:	e00e      	b.n	80042ee <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	78db      	ldrb	r3, [r3, #3]
 80042d4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	785b      	ldrb	r3, [r3, #1]
 80042da:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80042dc:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80042e2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80042ea:	4313      	orrs	r3, r2
 80042ec:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	22ca      	movs	r2, #202	; 0xca
 80042f4:	625a      	str	r2, [r3, #36]	; 0x24
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	2253      	movs	r2, #83	; 0x53
 80042fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f000 f89b 	bl	800443a <RTC_EnterInitMode>
 8004304:	4603      	mov	r3, r0
 8004306:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004308:	7cfb      	ldrb	r3, [r7, #19]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d10c      	bne.n	8004328 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004318:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800431c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 f8c2 	bl	80044a8 <RTC_ExitInitMode>
 8004324:	4603      	mov	r3, r0
 8004326:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004328:	7cfb      	ldrb	r3, [r7, #19]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d102      	bne.n	8004334 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2201      	movs	r2, #1
 8004332:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	22ff      	movs	r2, #255	; 0xff
 800433a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	771a      	strb	r2, [r3, #28]

  return status;
 8004342:	7cfb      	ldrb	r3, [r7, #19]
}
 8004344:	4618      	mov	r0, r3
 8004346:	371c      	adds	r7, #28
 8004348:	46bd      	mov	sp, r7
 800434a:	bd90      	pop	{r4, r7, pc}

0800434c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b086      	sub	sp, #24
 8004350:	af00      	add	r7, sp, #0
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004358:	2300      	movs	r3, #0
 800435a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004366:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800436a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	0c1b      	lsrs	r3, r3, #16
 8004370:	b2da      	uxtb	r2, r3
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	0a1b      	lsrs	r3, r3, #8
 800437a:	b2db      	uxtb	r3, r3
 800437c:	f003 031f 	and.w	r3, r3, #31
 8004380:	b2da      	uxtb	r2, r3
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	b2db      	uxtb	r3, r3
 800438a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800438e:	b2da      	uxtb	r2, r3
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	0b5b      	lsrs	r3, r3, #13
 8004398:	b2db      	uxtb	r3, r3
 800439a:	f003 0307 	and.w	r3, r3, #7
 800439e:	b2da      	uxtb	r2, r3
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d11a      	bne.n	80043e0 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	78db      	ldrb	r3, [r3, #3]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f000 f8bc 	bl	800452c <RTC_Bcd2ToByte>
 80043b4:	4603      	mov	r3, r0
 80043b6:	461a      	mov	r2, r3
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	785b      	ldrb	r3, [r3, #1]
 80043c0:	4618      	mov	r0, r3
 80043c2:	f000 f8b3 	bl	800452c <RTC_Bcd2ToByte>
 80043c6:	4603      	mov	r3, r0
 80043c8:	461a      	mov	r2, r3
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	789b      	ldrb	r3, [r3, #2]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f000 f8aa 	bl	800452c <RTC_Bcd2ToByte>
 80043d8:	4603      	mov	r3, r0
 80043da:	461a      	mov	r2, r3
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3718      	adds	r7, #24
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}

080043ea <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80043ea:	b580      	push	{r7, lr}
 80043ec:	b084      	sub	sp, #16
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80043f2:	2300      	movs	r3, #0
 80043f4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68da      	ldr	r2, [r3, #12]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004404:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004406:	f7fe fcd9 	bl	8002dbc <HAL_GetTick>
 800440a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800440c:	e009      	b.n	8004422 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800440e:	f7fe fcd5 	bl	8002dbc <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800441c:	d901      	bls.n	8004422 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e007      	b.n	8004432 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	f003 0320 	and.w	r3, r3, #32
 800442c:	2b00      	cmp	r3, #0
 800442e:	d0ee      	beq.n	800440e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004430:	2300      	movs	r3, #0
}
 8004432:	4618      	mov	r0, r3
 8004434:	3710      	adds	r7, #16
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}

0800443a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800443a:	b580      	push	{r7, lr}
 800443c:	b084      	sub	sp, #16
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004442:	2300      	movs	r3, #0
 8004444:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004446:	2300      	movs	r3, #0
 8004448:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004454:	2b00      	cmp	r3, #0
 8004456:	d122      	bne.n	800449e <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68da      	ldr	r2, [r3, #12]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004466:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004468:	f7fe fca8 	bl	8002dbc <HAL_GetTick>
 800446c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800446e:	e00c      	b.n	800448a <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004470:	f7fe fca4 	bl	8002dbc <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800447e:	d904      	bls.n	800448a <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2204      	movs	r2, #4
 8004484:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004494:	2b00      	cmp	r3, #0
 8004496:	d102      	bne.n	800449e <RTC_EnterInitMode+0x64>
 8004498:	7bfb      	ldrb	r3, [r7, #15]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d1e8      	bne.n	8004470 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800449e:	7bfb      	ldrb	r3, [r7, #15]
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3710      	adds	r7, #16
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044b0:	2300      	movs	r3, #0
 80044b2:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	68da      	ldr	r2, [r3, #12]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044c2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f003 0320 	and.w	r3, r3, #32
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d10a      	bne.n	80044e8 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f7ff ff89 	bl	80043ea <HAL_RTC_WaitForSynchro>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d004      	beq.n	80044e8 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2204      	movs	r2, #4
 80044e2:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80044e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3710      	adds	r7, #16
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}

080044f2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80044f2:	b480      	push	{r7}
 80044f4:	b085      	sub	sp, #20
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	4603      	mov	r3, r0
 80044fa:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80044fc:	2300      	movs	r3, #0
 80044fe:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8004500:	e005      	b.n	800450e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004502:	7bfb      	ldrb	r3, [r7, #15]
 8004504:	3301      	adds	r3, #1
 8004506:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8004508:	79fb      	ldrb	r3, [r7, #7]
 800450a:	3b0a      	subs	r3, #10
 800450c:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800450e:	79fb      	ldrb	r3, [r7, #7]
 8004510:	2b09      	cmp	r3, #9
 8004512:	d8f6      	bhi.n	8004502 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8004514:	7bfb      	ldrb	r3, [r7, #15]
 8004516:	011b      	lsls	r3, r3, #4
 8004518:	b2da      	uxtb	r2, r3
 800451a:	79fb      	ldrb	r3, [r7, #7]
 800451c:	4313      	orrs	r3, r2
 800451e:	b2db      	uxtb	r3, r3
}
 8004520:	4618      	mov	r0, r3
 8004522:	3714      	adds	r7, #20
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr

0800452c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800452c:	b480      	push	{r7}
 800452e:	b085      	sub	sp, #20
 8004530:	af00      	add	r7, sp, #0
 8004532:	4603      	mov	r3, r0
 8004534:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8004536:	2300      	movs	r3, #0
 8004538:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800453a:	79fb      	ldrb	r3, [r7, #7]
 800453c:	091b      	lsrs	r3, r3, #4
 800453e:	b2db      	uxtb	r3, r3
 8004540:	461a      	mov	r2, r3
 8004542:	0092      	lsls	r2, r2, #2
 8004544:	4413      	add	r3, r2
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 800454a:	79fb      	ldrb	r3, [r7, #7]
 800454c:	f003 030f 	and.w	r3, r3, #15
 8004550:	b2da      	uxtb	r2, r3
 8004552:	7bfb      	ldrb	r3, [r7, #15]
 8004554:	4413      	add	r3, r2
 8004556:	b2db      	uxtb	r3, r3
}
 8004558:	4618      	mov	r0, r3
 800455a:	3714      	adds	r7, #20
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8004564:	b480      	push	{r7}
 8004566:	b087      	sub	sp, #28
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004570:	4b59      	ldr	r3, [pc, #356]	; (80046d8 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a59      	ldr	r2, [pc, #356]	; (80046dc <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8004576:	fba2 2303 	umull	r2, r3, r2, r3
 800457a:	0adb      	lsrs	r3, r3, #11
 800457c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004580:	fb02 f303 	mul.w	r3, r2, r3
 8004584:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	7f1b      	ldrb	r3, [r3, #28]
 800458a:	2b01      	cmp	r3, #1
 800458c:	d101      	bne.n	8004592 <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 800458e:	2302      	movs	r3, #2
 8004590:	e09b      	b.n	80046ca <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2201      	movs	r2, #1
 8004596:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2202      	movs	r2, #2
 800459c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	22ca      	movs	r2, #202	; 0xca
 80045a4:	625a      	str	r2, [r3, #36]	; 0x24
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2253      	movs	r2, #83	; 0x53
 80045ac:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d017      	beq.n	80045ec <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	1e5a      	subs	r2, r3, #1
 80045c0:	617a      	str	r2, [r7, #20]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10b      	bne.n	80045de <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	22ff      	movs	r2, #255	; 0xff
 80045cc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2203      	movs	r2, #3
 80045d2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e075      	b.n	80046ca <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	f003 0304 	and.w	r3, r3, #4
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1e7      	bne.n	80045bc <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	689a      	ldr	r2, [r3, #8]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045fa:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	b2da      	uxtb	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800460c:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800460e:	4b32      	ldr	r3, [pc, #200]	; (80046d8 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a32      	ldr	r2, [pc, #200]	; (80046dc <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8004614:	fba2 2303 	umull	r2, r3, r2, r3
 8004618:	0adb      	lsrs	r3, r3, #11
 800461a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800461e:	fb02 f303 	mul.w	r3, r2, r3
 8004622:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    if (count-- == 0U)
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	1e5a      	subs	r2, r3, #1
 8004628:	617a      	str	r2, [r7, #20]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d10b      	bne.n	8004646 <HAL_RTCEx_SetWakeUpTimer_IT+0xe2>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	22ff      	movs	r2, #255	; 0xff
 8004634:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2203      	movs	r2, #3
 800463a:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2200      	movs	r2, #0
 8004640:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e041      	b.n	80046ca <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	f003 0304 	and.w	r3, r3, #4
 8004650:	2b00      	cmp	r3, #0
 8004652:	d0e7      	beq.n	8004624 <HAL_RTCEx_SetWakeUpTimer_IT+0xc0>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	689a      	ldr	r2, [r3, #8]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f022 0207 	bic.w	r2, r2, #7
 8004662:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	6899      	ldr	r1, [r3, #8]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	430a      	orrs	r2, r1
 8004672:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68ba      	ldr	r2, [r7, #8]
 800467a:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800467c:	4b18      	ldr	r3, [pc, #96]	; (80046e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a17      	ldr	r2, [pc, #92]	; (80046e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8004682:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004686:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8004688:	4b15      	ldr	r3, [pc, #84]	; (80046e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	4a14      	ldr	r2, [pc, #80]	; (80046e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800468e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004692:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	689a      	ldr	r2, [r3, #8]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046a2:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689a      	ldr	r2, [r3, #8]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80046b2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	22ff      	movs	r2, #255	; 0xff
 80046ba:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2201      	movs	r2, #1
 80046c0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80046c8:	2300      	movs	r3, #0
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	371c      	adds	r7, #28
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr
 80046d6:	bf00      	nop
 80046d8:	20000000 	.word	0x20000000
 80046dc:	10624dd3 	.word	0x10624dd3
 80046e0:	40013c00 	.word	0x40013c00

080046e4 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00b      	beq.n	8004712 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2e>
  {
    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7fc fc60 	bl	8000fc0 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	b2da      	uxtb	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8004710:	60da      	str	r2, [r3, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8004712:	4b05      	ldr	r3, [pc, #20]	; (8004728 <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 8004714:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004718:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2201      	movs	r2, #1
 800471e:	775a      	strb	r2, [r3, #29]
}
 8004720:	bf00      	nop
 8004722:	3708      	adds	r7, #8
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}
 8004728:	40013c00 	.word	0x40013c00

0800472c <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800472c:	b480      	push	{r7}
 800472e:	b087      	sub	sp, #28
 8004730:	af00      	add	r7, sp, #0
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004738:	2300      	movs	r3, #0
 800473a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	3350      	adds	r3, #80	; 0x50
 8004742:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	697a      	ldr	r2, [r7, #20]
 800474a:	4413      	add	r3, r2
 800474c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	601a      	str	r2, [r3, #0]
}
 8004754:	bf00      	nop
 8004756:	371c      	adds	r7, #28
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800476a:	2300      	movs	r3, #0
 800476c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	3350      	adds	r3, #80	; 0x50
 8004774:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	68fa      	ldr	r2, [r7, #12]
 800477c:	4413      	add	r3, r2
 800477e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
}
 8004784:	4618      	mov	r0, r3
 8004786:	3714      	adds	r7, #20
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr

08004790 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d101      	bne.n	80047a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e041      	b.n	8004826 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d106      	bne.n	80047bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f7fe f8c8 	bl	800294c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2202      	movs	r2, #2
 80047c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	3304      	adds	r3, #4
 80047cc:	4619      	mov	r1, r3
 80047ce:	4610      	mov	r0, r2
 80047d0:	f000 fa88 	bl	8004ce4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
	...

08004830 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004830:	b480      	push	{r7}
 8004832:	b085      	sub	sp, #20
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b01      	cmp	r3, #1
 8004842:	d001      	beq.n	8004848 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e044      	b.n	80048d2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2202      	movs	r2, #2
 800484c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68da      	ldr	r2, [r3, #12]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f042 0201 	orr.w	r2, r2, #1
 800485e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a1e      	ldr	r2, [pc, #120]	; (80048e0 <HAL_TIM_Base_Start_IT+0xb0>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d018      	beq.n	800489c <HAL_TIM_Base_Start_IT+0x6c>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004872:	d013      	beq.n	800489c <HAL_TIM_Base_Start_IT+0x6c>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a1a      	ldr	r2, [pc, #104]	; (80048e4 <HAL_TIM_Base_Start_IT+0xb4>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d00e      	beq.n	800489c <HAL_TIM_Base_Start_IT+0x6c>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a19      	ldr	r2, [pc, #100]	; (80048e8 <HAL_TIM_Base_Start_IT+0xb8>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d009      	beq.n	800489c <HAL_TIM_Base_Start_IT+0x6c>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a17      	ldr	r2, [pc, #92]	; (80048ec <HAL_TIM_Base_Start_IT+0xbc>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d004      	beq.n	800489c <HAL_TIM_Base_Start_IT+0x6c>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a16      	ldr	r2, [pc, #88]	; (80048f0 <HAL_TIM_Base_Start_IT+0xc0>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d111      	bne.n	80048c0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f003 0307 	and.w	r3, r3, #7
 80048a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2b06      	cmp	r3, #6
 80048ac:	d010      	beq.n	80048d0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f042 0201 	orr.w	r2, r2, #1
 80048bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048be:	e007      	b.n	80048d0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0201 	orr.w	r2, r2, #1
 80048ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3714      	adds	r7, #20
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	40010000 	.word	0x40010000
 80048e4:	40000400 	.word	0x40000400
 80048e8:	40000800 	.word	0x40000800
 80048ec:	40000c00 	.word	0x40000c00
 80048f0:	40014000 	.word	0x40014000

080048f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b082      	sub	sp, #8
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	2b02      	cmp	r3, #2
 8004908:	d122      	bne.n	8004950 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	f003 0302 	and.w	r3, r3, #2
 8004914:	2b02      	cmp	r3, #2
 8004916:	d11b      	bne.n	8004950 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f06f 0202 	mvn.w	r2, #2
 8004920:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2201      	movs	r2, #1
 8004926:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	699b      	ldr	r3, [r3, #24]
 800492e:	f003 0303 	and.w	r3, r3, #3
 8004932:	2b00      	cmp	r3, #0
 8004934:	d003      	beq.n	800493e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f000 f9b5 	bl	8004ca6 <HAL_TIM_IC_CaptureCallback>
 800493c:	e005      	b.n	800494a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f000 f9a7 	bl	8004c92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f000 f9b8 	bl	8004cba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	f003 0304 	and.w	r3, r3, #4
 800495a:	2b04      	cmp	r3, #4
 800495c:	d122      	bne.n	80049a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	f003 0304 	and.w	r3, r3, #4
 8004968:	2b04      	cmp	r3, #4
 800496a:	d11b      	bne.n	80049a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f06f 0204 	mvn.w	r2, #4
 8004974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2202      	movs	r2, #2
 800497a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	699b      	ldr	r3, [r3, #24]
 8004982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004986:	2b00      	cmp	r3, #0
 8004988:	d003      	beq.n	8004992 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 f98b 	bl	8004ca6 <HAL_TIM_IC_CaptureCallback>
 8004990:	e005      	b.n	800499e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 f97d 	bl	8004c92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f000 f98e 	bl	8004cba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	f003 0308 	and.w	r3, r3, #8
 80049ae:	2b08      	cmp	r3, #8
 80049b0:	d122      	bne.n	80049f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	f003 0308 	and.w	r3, r3, #8
 80049bc:	2b08      	cmp	r3, #8
 80049be:	d11b      	bne.n	80049f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f06f 0208 	mvn.w	r2, #8
 80049c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2204      	movs	r2, #4
 80049ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	69db      	ldr	r3, [r3, #28]
 80049d6:	f003 0303 	and.w	r3, r3, #3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d003      	beq.n	80049e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 f961 	bl	8004ca6 <HAL_TIM_IC_CaptureCallback>
 80049e4:	e005      	b.n	80049f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f000 f953 	bl	8004c92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 f964 	bl	8004cba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	691b      	ldr	r3, [r3, #16]
 80049fe:	f003 0310 	and.w	r3, r3, #16
 8004a02:	2b10      	cmp	r3, #16
 8004a04:	d122      	bne.n	8004a4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	f003 0310 	and.w	r3, r3, #16
 8004a10:	2b10      	cmp	r3, #16
 8004a12:	d11b      	bne.n	8004a4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f06f 0210 	mvn.w	r2, #16
 8004a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2208      	movs	r2, #8
 8004a22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	69db      	ldr	r3, [r3, #28]
 8004a2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d003      	beq.n	8004a3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 f937 	bl	8004ca6 <HAL_TIM_IC_CaptureCallback>
 8004a38:	e005      	b.n	8004a46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 f929 	bl	8004c92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f000 f93a 	bl	8004cba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	691b      	ldr	r3, [r3, #16]
 8004a52:	f003 0301 	and.w	r3, r3, #1
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d10e      	bne.n	8004a78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	f003 0301 	and.w	r3, r3, #1
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d107      	bne.n	8004a78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f06f 0201 	mvn.w	r2, #1
 8004a70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f7fd fef2 	bl	800285c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a82:	2b80      	cmp	r3, #128	; 0x80
 8004a84:	d10e      	bne.n	8004aa4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a90:	2b80      	cmp	r3, #128	; 0x80
 8004a92:	d107      	bne.n	8004aa4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 fab2 	bl	8005008 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aae:	2b40      	cmp	r3, #64	; 0x40
 8004ab0:	d10e      	bne.n	8004ad0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004abc:	2b40      	cmp	r3, #64	; 0x40
 8004abe:	d107      	bne.n	8004ad0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 f8ff 	bl	8004cce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	f003 0320 	and.w	r3, r3, #32
 8004ada:	2b20      	cmp	r3, #32
 8004adc:	d10e      	bne.n	8004afc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	f003 0320 	and.w	r3, r3, #32
 8004ae8:	2b20      	cmp	r3, #32
 8004aea:	d107      	bne.n	8004afc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f06f 0220 	mvn.w	r2, #32
 8004af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 fa7c 	bl	8004ff4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004afc:	bf00      	nop
 8004afe:	3708      	adds	r7, #8
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d101      	bne.n	8004b20 <HAL_TIM_ConfigClockSource+0x1c>
 8004b1c:	2302      	movs	r3, #2
 8004b1e:	e0b4      	b.n	8004c8a <HAL_TIM_ConfigClockSource+0x186>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2202      	movs	r2, #2
 8004b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004b3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68ba      	ldr	r2, [r7, #8]
 8004b4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b58:	d03e      	beq.n	8004bd8 <HAL_TIM_ConfigClockSource+0xd4>
 8004b5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b5e:	f200 8087 	bhi.w	8004c70 <HAL_TIM_ConfigClockSource+0x16c>
 8004b62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b66:	f000 8086 	beq.w	8004c76 <HAL_TIM_ConfigClockSource+0x172>
 8004b6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b6e:	d87f      	bhi.n	8004c70 <HAL_TIM_ConfigClockSource+0x16c>
 8004b70:	2b70      	cmp	r3, #112	; 0x70
 8004b72:	d01a      	beq.n	8004baa <HAL_TIM_ConfigClockSource+0xa6>
 8004b74:	2b70      	cmp	r3, #112	; 0x70
 8004b76:	d87b      	bhi.n	8004c70 <HAL_TIM_ConfigClockSource+0x16c>
 8004b78:	2b60      	cmp	r3, #96	; 0x60
 8004b7a:	d050      	beq.n	8004c1e <HAL_TIM_ConfigClockSource+0x11a>
 8004b7c:	2b60      	cmp	r3, #96	; 0x60
 8004b7e:	d877      	bhi.n	8004c70 <HAL_TIM_ConfigClockSource+0x16c>
 8004b80:	2b50      	cmp	r3, #80	; 0x50
 8004b82:	d03c      	beq.n	8004bfe <HAL_TIM_ConfigClockSource+0xfa>
 8004b84:	2b50      	cmp	r3, #80	; 0x50
 8004b86:	d873      	bhi.n	8004c70 <HAL_TIM_ConfigClockSource+0x16c>
 8004b88:	2b40      	cmp	r3, #64	; 0x40
 8004b8a:	d058      	beq.n	8004c3e <HAL_TIM_ConfigClockSource+0x13a>
 8004b8c:	2b40      	cmp	r3, #64	; 0x40
 8004b8e:	d86f      	bhi.n	8004c70 <HAL_TIM_ConfigClockSource+0x16c>
 8004b90:	2b30      	cmp	r3, #48	; 0x30
 8004b92:	d064      	beq.n	8004c5e <HAL_TIM_ConfigClockSource+0x15a>
 8004b94:	2b30      	cmp	r3, #48	; 0x30
 8004b96:	d86b      	bhi.n	8004c70 <HAL_TIM_ConfigClockSource+0x16c>
 8004b98:	2b20      	cmp	r3, #32
 8004b9a:	d060      	beq.n	8004c5e <HAL_TIM_ConfigClockSource+0x15a>
 8004b9c:	2b20      	cmp	r3, #32
 8004b9e:	d867      	bhi.n	8004c70 <HAL_TIM_ConfigClockSource+0x16c>
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d05c      	beq.n	8004c5e <HAL_TIM_ConfigClockSource+0x15a>
 8004ba4:	2b10      	cmp	r3, #16
 8004ba6:	d05a      	beq.n	8004c5e <HAL_TIM_ConfigClockSource+0x15a>
 8004ba8:	e062      	b.n	8004c70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6818      	ldr	r0, [r3, #0]
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	6899      	ldr	r1, [r3, #8]
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	685a      	ldr	r2, [r3, #4]
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	f000 f98d 	bl	8004ed8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004bcc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	68ba      	ldr	r2, [r7, #8]
 8004bd4:	609a      	str	r2, [r3, #8]
      break;
 8004bd6:	e04f      	b.n	8004c78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6818      	ldr	r0, [r3, #0]
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	6899      	ldr	r1, [r3, #8]
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	685a      	ldr	r2, [r3, #4]
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	f000 f976 	bl	8004ed8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	689a      	ldr	r2, [r3, #8]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bfa:	609a      	str	r2, [r3, #8]
      break;
 8004bfc:	e03c      	b.n	8004c78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6818      	ldr	r0, [r3, #0]
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	6859      	ldr	r1, [r3, #4]
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	f000 f8ea 	bl	8004de4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2150      	movs	r1, #80	; 0x50
 8004c16:	4618      	mov	r0, r3
 8004c18:	f000 f943 	bl	8004ea2 <TIM_ITRx_SetConfig>
      break;
 8004c1c:	e02c      	b.n	8004c78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6818      	ldr	r0, [r3, #0]
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	6859      	ldr	r1, [r3, #4]
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	f000 f909 	bl	8004e42 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2160      	movs	r1, #96	; 0x60
 8004c36:	4618      	mov	r0, r3
 8004c38:	f000 f933 	bl	8004ea2 <TIM_ITRx_SetConfig>
      break;
 8004c3c:	e01c      	b.n	8004c78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6818      	ldr	r0, [r3, #0]
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	6859      	ldr	r1, [r3, #4]
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	f000 f8ca 	bl	8004de4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2140      	movs	r1, #64	; 0x40
 8004c56:	4618      	mov	r0, r3
 8004c58:	f000 f923 	bl	8004ea2 <TIM_ITRx_SetConfig>
      break;
 8004c5c:	e00c      	b.n	8004c78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4619      	mov	r1, r3
 8004c68:	4610      	mov	r0, r2
 8004c6a:	f000 f91a 	bl	8004ea2 <TIM_ITRx_SetConfig>
      break;
 8004c6e:	e003      	b.n	8004c78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	73fb      	strb	r3, [r7, #15]
      break;
 8004c74:	e000      	b.n	8004c78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004c76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3710      	adds	r7, #16
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c92:	b480      	push	{r7}
 8004c94:	b083      	sub	sp, #12
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c9a:	bf00      	nop
 8004c9c:	370c      	adds	r7, #12
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr

08004ca6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	b083      	sub	sp, #12
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004cae:	bf00      	nop
 8004cb0:	370c      	adds	r7, #12
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr

08004cba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cba:	b480      	push	{r7}
 8004cbc:	b083      	sub	sp, #12
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cc2:	bf00      	nop
 8004cc4:	370c      	adds	r7, #12
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr

08004cce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cce:	b480      	push	{r7}
 8004cd0:	b083      	sub	sp, #12
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cd6:	bf00      	nop
 8004cd8:	370c      	adds	r7, #12
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
	...

08004ce4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b085      	sub	sp, #20
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a34      	ldr	r2, [pc, #208]	; (8004dc8 <TIM_Base_SetConfig+0xe4>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d00f      	beq.n	8004d1c <TIM_Base_SetConfig+0x38>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d02:	d00b      	beq.n	8004d1c <TIM_Base_SetConfig+0x38>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	4a31      	ldr	r2, [pc, #196]	; (8004dcc <TIM_Base_SetConfig+0xe8>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d007      	beq.n	8004d1c <TIM_Base_SetConfig+0x38>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4a30      	ldr	r2, [pc, #192]	; (8004dd0 <TIM_Base_SetConfig+0xec>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d003      	beq.n	8004d1c <TIM_Base_SetConfig+0x38>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4a2f      	ldr	r2, [pc, #188]	; (8004dd4 <TIM_Base_SetConfig+0xf0>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d108      	bne.n	8004d2e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	68fa      	ldr	r2, [r7, #12]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a25      	ldr	r2, [pc, #148]	; (8004dc8 <TIM_Base_SetConfig+0xe4>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d01b      	beq.n	8004d6e <TIM_Base_SetConfig+0x8a>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d3c:	d017      	beq.n	8004d6e <TIM_Base_SetConfig+0x8a>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a22      	ldr	r2, [pc, #136]	; (8004dcc <TIM_Base_SetConfig+0xe8>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d013      	beq.n	8004d6e <TIM_Base_SetConfig+0x8a>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a21      	ldr	r2, [pc, #132]	; (8004dd0 <TIM_Base_SetConfig+0xec>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d00f      	beq.n	8004d6e <TIM_Base_SetConfig+0x8a>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a20      	ldr	r2, [pc, #128]	; (8004dd4 <TIM_Base_SetConfig+0xf0>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d00b      	beq.n	8004d6e <TIM_Base_SetConfig+0x8a>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a1f      	ldr	r2, [pc, #124]	; (8004dd8 <TIM_Base_SetConfig+0xf4>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d007      	beq.n	8004d6e <TIM_Base_SetConfig+0x8a>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a1e      	ldr	r2, [pc, #120]	; (8004ddc <TIM_Base_SetConfig+0xf8>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d003      	beq.n	8004d6e <TIM_Base_SetConfig+0x8a>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a1d      	ldr	r2, [pc, #116]	; (8004de0 <TIM_Base_SetConfig+0xfc>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d108      	bne.n	8004d80 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	695b      	ldr	r3, [r3, #20]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	68fa      	ldr	r2, [r7, #12]
 8004d92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	689a      	ldr	r2, [r3, #8]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a08      	ldr	r2, [pc, #32]	; (8004dc8 <TIM_Base_SetConfig+0xe4>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d103      	bne.n	8004db4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	691a      	ldr	r2, [r3, #16]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	615a      	str	r2, [r3, #20]
}
 8004dba:	bf00      	nop
 8004dbc:	3714      	adds	r7, #20
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr
 8004dc6:	bf00      	nop
 8004dc8:	40010000 	.word	0x40010000
 8004dcc:	40000400 	.word	0x40000400
 8004dd0:	40000800 	.word	0x40000800
 8004dd4:	40000c00 	.word	0x40000c00
 8004dd8:	40014000 	.word	0x40014000
 8004ddc:	40014400 	.word	0x40014400
 8004de0:	40014800 	.word	0x40014800

08004de4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b087      	sub	sp, #28
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6a1b      	ldr	r3, [r3, #32]
 8004df4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6a1b      	ldr	r3, [r3, #32]
 8004dfa:	f023 0201 	bic.w	r2, r3, #1
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	011b      	lsls	r3, r3, #4
 8004e14:	693a      	ldr	r2, [r7, #16]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	f023 030a 	bic.w	r3, r3, #10
 8004e20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	621a      	str	r2, [r3, #32]
}
 8004e36:	bf00      	nop
 8004e38:	371c      	adds	r7, #28
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr

08004e42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e42:	b480      	push	{r7}
 8004e44:	b087      	sub	sp, #28
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	60f8      	str	r0, [r7, #12]
 8004e4a:	60b9      	str	r1, [r7, #8]
 8004e4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	f023 0210 	bic.w	r2, r3, #16
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6a1b      	ldr	r3, [r3, #32]
 8004e64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	031b      	lsls	r3, r3, #12
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e7e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	011b      	lsls	r3, r3, #4
 8004e84:	693a      	ldr	r2, [r7, #16]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	697a      	ldr	r2, [r7, #20]
 8004e8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	621a      	str	r2, [r3, #32]
}
 8004e96:	bf00      	nop
 8004e98:	371c      	adds	r7, #28
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr

08004ea2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ea2:	b480      	push	{r7}
 8004ea4:	b085      	sub	sp, #20
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	6078      	str	r0, [r7, #4]
 8004eaa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004eba:	683a      	ldr	r2, [r7, #0]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	f043 0307 	orr.w	r3, r3, #7
 8004ec4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68fa      	ldr	r2, [r7, #12]
 8004eca:	609a      	str	r2, [r3, #8]
}
 8004ecc:	bf00      	nop
 8004ece:	3714      	adds	r7, #20
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b087      	sub	sp, #28
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
 8004ee4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ef2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	021a      	lsls	r2, r3, #8
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	431a      	orrs	r2, r3
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	697a      	ldr	r2, [r7, #20]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	609a      	str	r2, [r3, #8]
}
 8004f0c:	bf00      	nop
 8004f0e:	371c      	adds	r7, #28
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b085      	sub	sp, #20
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d101      	bne.n	8004f30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	e050      	b.n	8004fd2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	68fa      	ldr	r2, [r7, #12]
 8004f68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a1c      	ldr	r2, [pc, #112]	; (8004fe0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d018      	beq.n	8004fa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f7c:	d013      	beq.n	8004fa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a18      	ldr	r2, [pc, #96]	; (8004fe4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d00e      	beq.n	8004fa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a16      	ldr	r2, [pc, #88]	; (8004fe8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d009      	beq.n	8004fa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a15      	ldr	r2, [pc, #84]	; (8004fec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d004      	beq.n	8004fa6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a13      	ldr	r2, [pc, #76]	; (8004ff0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d10c      	bne.n	8004fc0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	68ba      	ldr	r2, [r7, #8]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3714      	adds	r7, #20
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	40010000 	.word	0x40010000
 8004fe4:	40000400 	.word	0x40000400
 8004fe8:	40000800 	.word	0x40000800
 8004fec:	40000c00 	.word	0x40000c00
 8004ff0:	40014000 	.word	0x40014000

08004ff4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ffc:	bf00      	nop
 8004ffe:	370c      	adds	r7, #12
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr

08005008 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005010:	bf00      	nop
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b082      	sub	sp, #8
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d101      	bne.n	800502e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e03f      	b.n	80050ae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d106      	bne.n	8005048 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f7fd fcc6 	bl	80029d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2224      	movs	r2, #36	; 0x24
 800504c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68da      	ldr	r2, [r3, #12]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800505e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f000 fddf 	bl	8005c24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	691a      	ldr	r2, [r3, #16]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005074:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	695a      	ldr	r2, [r3, #20]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005084:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	68da      	ldr	r2, [r3, #12]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005094:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2220      	movs	r2, #32
 80050a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2220      	movs	r2, #32
 80050a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80050ac:	2300      	movs	r3, #0
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3708      	adds	r7, #8
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}

080050b6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050b6:	b580      	push	{r7, lr}
 80050b8:	b08a      	sub	sp, #40	; 0x28
 80050ba:	af02      	add	r7, sp, #8
 80050bc:	60f8      	str	r0, [r7, #12]
 80050be:	60b9      	str	r1, [r7, #8]
 80050c0:	603b      	str	r3, [r7, #0]
 80050c2:	4613      	mov	r3, r2
 80050c4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80050c6:	2300      	movs	r3, #0
 80050c8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	2b20      	cmp	r3, #32
 80050d4:	d17c      	bne.n	80051d0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d002      	beq.n	80050e2 <HAL_UART_Transmit+0x2c>
 80050dc:	88fb      	ldrh	r3, [r7, #6]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d101      	bne.n	80050e6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e075      	b.n	80051d2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d101      	bne.n	80050f4 <HAL_UART_Transmit+0x3e>
 80050f0:	2302      	movs	r3, #2
 80050f2:	e06e      	b.n	80051d2 <HAL_UART_Transmit+0x11c>
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2201      	movs	r2, #1
 80050f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2200      	movs	r2, #0
 8005100:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2221      	movs	r2, #33	; 0x21
 8005106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800510a:	f7fd fe57 	bl	8002dbc <HAL_GetTick>
 800510e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	88fa      	ldrh	r2, [r7, #6]
 8005114:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	88fa      	ldrh	r2, [r7, #6]
 800511a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005124:	d108      	bne.n	8005138 <HAL_UART_Transmit+0x82>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	691b      	ldr	r3, [r3, #16]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d104      	bne.n	8005138 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800512e:	2300      	movs	r3, #0
 8005130:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	61bb      	str	r3, [r7, #24]
 8005136:	e003      	b.n	8005140 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800513c:	2300      	movs	r3, #0
 800513e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005148:	e02a      	b.n	80051a0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	9300      	str	r3, [sp, #0]
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	2200      	movs	r2, #0
 8005152:	2180      	movs	r1, #128	; 0x80
 8005154:	68f8      	ldr	r0, [r7, #12]
 8005156:	f000 fb1f 	bl	8005798 <UART_WaitOnFlagUntilTimeout>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d001      	beq.n	8005164 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	e036      	b.n	80051d2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d10b      	bne.n	8005182 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	881b      	ldrh	r3, [r3, #0]
 800516e:	461a      	mov	r2, r3
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005178:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800517a:	69bb      	ldr	r3, [r7, #24]
 800517c:	3302      	adds	r3, #2
 800517e:	61bb      	str	r3, [r7, #24]
 8005180:	e007      	b.n	8005192 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	781a      	ldrb	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	3301      	adds	r3, #1
 8005190:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005196:	b29b      	uxth	r3, r3
 8005198:	3b01      	subs	r3, #1
 800519a:	b29a      	uxth	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d1cf      	bne.n	800514a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	9300      	str	r3, [sp, #0]
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	2200      	movs	r2, #0
 80051b2:	2140      	movs	r1, #64	; 0x40
 80051b4:	68f8      	ldr	r0, [r7, #12]
 80051b6:	f000 faef 	bl	8005798 <UART_WaitOnFlagUntilTimeout>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d001      	beq.n	80051c4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80051c0:	2303      	movs	r3, #3
 80051c2:	e006      	b.n	80051d2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2220      	movs	r2, #32
 80051c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80051cc:	2300      	movs	r3, #0
 80051ce:	e000      	b.n	80051d2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80051d0:	2302      	movs	r3, #2
  }
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3720      	adds	r7, #32
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}

080051da <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051da:	b580      	push	{r7, lr}
 80051dc:	b084      	sub	sp, #16
 80051de:	af00      	add	r7, sp, #0
 80051e0:	60f8      	str	r0, [r7, #12]
 80051e2:	60b9      	str	r1, [r7, #8]
 80051e4:	4613      	mov	r3, r2
 80051e6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	2b20      	cmp	r3, #32
 80051f2:	d11d      	bne.n	8005230 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d002      	beq.n	8005200 <HAL_UART_Receive_IT+0x26>
 80051fa:	88fb      	ldrh	r3, [r7, #6]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d101      	bne.n	8005204 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e016      	b.n	8005232 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800520a:	2b01      	cmp	r3, #1
 800520c:	d101      	bne.n	8005212 <HAL_UART_Receive_IT+0x38>
 800520e:	2302      	movs	r3, #2
 8005210:	e00f      	b.n	8005232 <HAL_UART_Receive_IT+0x58>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2200      	movs	r2, #0
 800521e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005220:	88fb      	ldrh	r3, [r7, #6]
 8005222:	461a      	mov	r2, r3
 8005224:	68b9      	ldr	r1, [r7, #8]
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f000 fb24 	bl	8005874 <UART_Start_Receive_IT>
 800522c:	4603      	mov	r3, r0
 800522e:	e000      	b.n	8005232 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005230:	2302      	movs	r3, #2
  }
}
 8005232:	4618      	mov	r0, r3
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
	...

0800523c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b0ba      	sub	sp, #232	; 0xe8
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005262:	2300      	movs	r3, #0
 8005264:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005268:	2300      	movs	r3, #0
 800526a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800526e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005272:	f003 030f 	and.w	r3, r3, #15
 8005276:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800527a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800527e:	2b00      	cmp	r3, #0
 8005280:	d10f      	bne.n	80052a2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005286:	f003 0320 	and.w	r3, r3, #32
 800528a:	2b00      	cmp	r3, #0
 800528c:	d009      	beq.n	80052a2 <HAL_UART_IRQHandler+0x66>
 800528e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005292:	f003 0320 	and.w	r3, r3, #32
 8005296:	2b00      	cmp	r3, #0
 8005298:	d003      	beq.n	80052a2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f000 fc07 	bl	8005aae <UART_Receive_IT>
      return;
 80052a0:	e256      	b.n	8005750 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80052a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	f000 80de 	beq.w	8005468 <HAL_UART_IRQHandler+0x22c>
 80052ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80052b0:	f003 0301 	and.w	r3, r3, #1
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d106      	bne.n	80052c6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80052b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052bc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	f000 80d1 	beq.w	8005468 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80052c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052ca:	f003 0301 	and.w	r3, r3, #1
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d00b      	beq.n	80052ea <HAL_UART_IRQHandler+0xae>
 80052d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d005      	beq.n	80052ea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e2:	f043 0201 	orr.w	r2, r3, #1
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052ee:	f003 0304 	and.w	r3, r3, #4
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00b      	beq.n	800530e <HAL_UART_IRQHandler+0xd2>
 80052f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80052fa:	f003 0301 	and.w	r3, r3, #1
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d005      	beq.n	800530e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005306:	f043 0202 	orr.w	r2, r3, #2
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800530e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005312:	f003 0302 	and.w	r3, r3, #2
 8005316:	2b00      	cmp	r3, #0
 8005318:	d00b      	beq.n	8005332 <HAL_UART_IRQHandler+0xf6>
 800531a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800531e:	f003 0301 	and.w	r3, r3, #1
 8005322:	2b00      	cmp	r3, #0
 8005324:	d005      	beq.n	8005332 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532a:	f043 0204 	orr.w	r2, r3, #4
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005336:	f003 0308 	and.w	r3, r3, #8
 800533a:	2b00      	cmp	r3, #0
 800533c:	d011      	beq.n	8005362 <HAL_UART_IRQHandler+0x126>
 800533e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005342:	f003 0320 	and.w	r3, r3, #32
 8005346:	2b00      	cmp	r3, #0
 8005348:	d105      	bne.n	8005356 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800534a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800534e:	f003 0301 	and.w	r3, r3, #1
 8005352:	2b00      	cmp	r3, #0
 8005354:	d005      	beq.n	8005362 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535a:	f043 0208 	orr.w	r2, r3, #8
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005366:	2b00      	cmp	r3, #0
 8005368:	f000 81ed 	beq.w	8005746 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800536c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005370:	f003 0320 	and.w	r3, r3, #32
 8005374:	2b00      	cmp	r3, #0
 8005376:	d008      	beq.n	800538a <HAL_UART_IRQHandler+0x14e>
 8005378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800537c:	f003 0320 	and.w	r3, r3, #32
 8005380:	2b00      	cmp	r3, #0
 8005382:	d002      	beq.n	800538a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 fb92 	bl	8005aae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	695b      	ldr	r3, [r3, #20]
 8005390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005394:	2b40      	cmp	r3, #64	; 0x40
 8005396:	bf0c      	ite	eq
 8005398:	2301      	moveq	r3, #1
 800539a:	2300      	movne	r3, #0
 800539c:	b2db      	uxtb	r3, r3
 800539e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a6:	f003 0308 	and.w	r3, r3, #8
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d103      	bne.n	80053b6 <HAL_UART_IRQHandler+0x17a>
 80053ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d04f      	beq.n	8005456 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 fa9a 	bl	80058f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	695b      	ldr	r3, [r3, #20]
 80053c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053c6:	2b40      	cmp	r3, #64	; 0x40
 80053c8:	d141      	bne.n	800544e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	3314      	adds	r3, #20
 80053d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80053d8:	e853 3f00 	ldrex	r3, [r3]
 80053dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80053e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80053e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	3314      	adds	r3, #20
 80053f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80053f6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80053fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005402:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005406:	e841 2300 	strex	r3, r2, [r1]
 800540a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800540e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005412:	2b00      	cmp	r3, #0
 8005414:	d1d9      	bne.n	80053ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800541a:	2b00      	cmp	r3, #0
 800541c:	d013      	beq.n	8005446 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005422:	4a7d      	ldr	r2, [pc, #500]	; (8005618 <HAL_UART_IRQHandler+0x3dc>)
 8005424:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800542a:	4618      	mov	r0, r3
 800542c:	f7fd fe24 	bl	8003078 <HAL_DMA_Abort_IT>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d016      	beq.n	8005464 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800543a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005440:	4610      	mov	r0, r2
 8005442:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005444:	e00e      	b.n	8005464 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 f990 	bl	800576c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800544c:	e00a      	b.n	8005464 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 f98c 	bl	800576c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005454:	e006      	b.n	8005464 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 f988 	bl	800576c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005462:	e170      	b.n	8005746 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005464:	bf00      	nop
    return;
 8005466:	e16e      	b.n	8005746 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800546c:	2b01      	cmp	r3, #1
 800546e:	f040 814a 	bne.w	8005706 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005476:	f003 0310 	and.w	r3, r3, #16
 800547a:	2b00      	cmp	r3, #0
 800547c:	f000 8143 	beq.w	8005706 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005480:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005484:	f003 0310 	and.w	r3, r3, #16
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 813c 	beq.w	8005706 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800548e:	2300      	movs	r3, #0
 8005490:	60bb      	str	r3, [r7, #8]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	60bb      	str	r3, [r7, #8]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	60bb      	str	r3, [r7, #8]
 80054a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	695b      	ldr	r3, [r3, #20]
 80054aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054ae:	2b40      	cmp	r3, #64	; 0x40
 80054b0:	f040 80b4 	bne.w	800561c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80054c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	f000 8140 	beq.w	800574a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80054ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80054d2:	429a      	cmp	r2, r3
 80054d4:	f080 8139 	bcs.w	800574a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80054de:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e4:	69db      	ldr	r3, [r3, #28]
 80054e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054ea:	f000 8088 	beq.w	80055fe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	330c      	adds	r3, #12
 80054f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80054fc:	e853 3f00 	ldrex	r3, [r3]
 8005500:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005504:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005508:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800550c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	330c      	adds	r3, #12
 8005516:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800551a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800551e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005522:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005526:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800552a:	e841 2300 	strex	r3, r2, [r1]
 800552e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005532:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1d9      	bne.n	80054ee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	3314      	adds	r3, #20
 8005540:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005542:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005544:	e853 3f00 	ldrex	r3, [r3]
 8005548:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800554a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800554c:	f023 0301 	bic.w	r3, r3, #1
 8005550:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	3314      	adds	r3, #20
 800555a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800555e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005562:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005564:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005566:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800556a:	e841 2300 	strex	r3, r2, [r1]
 800556e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005570:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1e1      	bne.n	800553a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	3314      	adds	r3, #20
 800557c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005580:	e853 3f00 	ldrex	r3, [r3]
 8005584:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005586:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005588:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800558c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	3314      	adds	r3, #20
 8005596:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800559a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800559c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80055a0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80055a2:	e841 2300 	strex	r3, r2, [r1]
 80055a6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80055a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d1e3      	bne.n	8005576 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2220      	movs	r2, #32
 80055b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	330c      	adds	r3, #12
 80055c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055c6:	e853 3f00 	ldrex	r3, [r3]
 80055ca:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80055cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055ce:	f023 0310 	bic.w	r3, r3, #16
 80055d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	330c      	adds	r3, #12
 80055dc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80055e0:	65ba      	str	r2, [r7, #88]	; 0x58
 80055e2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80055e6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80055e8:	e841 2300 	strex	r3, r2, [r1]
 80055ec:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80055ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d1e3      	bne.n	80055bc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f8:	4618      	mov	r0, r3
 80055fa:	f7fd fccd 	bl	8002f98 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005606:	b29b      	uxth	r3, r3
 8005608:	1ad3      	subs	r3, r2, r3
 800560a:	b29b      	uxth	r3, r3
 800560c:	4619      	mov	r1, r3
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f000 f8b6 	bl	8005780 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005614:	e099      	b.n	800574a <HAL_UART_IRQHandler+0x50e>
 8005616:	bf00      	nop
 8005618:	080059b7 	.word	0x080059b7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005624:	b29b      	uxth	r3, r3
 8005626:	1ad3      	subs	r3, r2, r3
 8005628:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005630:	b29b      	uxth	r3, r3
 8005632:	2b00      	cmp	r3, #0
 8005634:	f000 808b 	beq.w	800574e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005638:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800563c:	2b00      	cmp	r3, #0
 800563e:	f000 8086 	beq.w	800574e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	330c      	adds	r3, #12
 8005648:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800564c:	e853 3f00 	ldrex	r3, [r3]
 8005650:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005654:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005658:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	330c      	adds	r3, #12
 8005662:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005666:	647a      	str	r2, [r7, #68]	; 0x44
 8005668:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800566a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800566c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800566e:	e841 2300 	strex	r3, r2, [r1]
 8005672:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005674:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005676:	2b00      	cmp	r3, #0
 8005678:	d1e3      	bne.n	8005642 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	3314      	adds	r3, #20
 8005680:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005684:	e853 3f00 	ldrex	r3, [r3]
 8005688:	623b      	str	r3, [r7, #32]
   return(result);
 800568a:	6a3b      	ldr	r3, [r7, #32]
 800568c:	f023 0301 	bic.w	r3, r3, #1
 8005690:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	3314      	adds	r3, #20
 800569a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800569e:	633a      	str	r2, [r7, #48]	; 0x30
 80056a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80056a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056a6:	e841 2300 	strex	r3, r2, [r1]
 80056aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80056ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1e3      	bne.n	800567a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2220      	movs	r2, #32
 80056b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	330c      	adds	r3, #12
 80056c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	e853 3f00 	ldrex	r3, [r3]
 80056ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f023 0310 	bic.w	r3, r3, #16
 80056d6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	330c      	adds	r3, #12
 80056e0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80056e4:	61fa      	str	r2, [r7, #28]
 80056e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e8:	69b9      	ldr	r1, [r7, #24]
 80056ea:	69fa      	ldr	r2, [r7, #28]
 80056ec:	e841 2300 	strex	r3, r2, [r1]
 80056f0:	617b      	str	r3, [r7, #20]
   return(result);
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d1e3      	bne.n	80056c0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80056f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80056fc:	4619      	mov	r1, r3
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 f83e 	bl	8005780 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005704:	e023      	b.n	800574e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005706:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800570a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800570e:	2b00      	cmp	r3, #0
 8005710:	d009      	beq.n	8005726 <HAL_UART_IRQHandler+0x4ea>
 8005712:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005716:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800571a:	2b00      	cmp	r3, #0
 800571c:	d003      	beq.n	8005726 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 f95d 	bl	80059de <UART_Transmit_IT>
    return;
 8005724:	e014      	b.n	8005750 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800572a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00e      	beq.n	8005750 <HAL_UART_IRQHandler+0x514>
 8005732:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800573a:	2b00      	cmp	r3, #0
 800573c:	d008      	beq.n	8005750 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f99d 	bl	8005a7e <UART_EndTransmit_IT>
    return;
 8005744:	e004      	b.n	8005750 <HAL_UART_IRQHandler+0x514>
    return;
 8005746:	bf00      	nop
 8005748:	e002      	b.n	8005750 <HAL_UART_IRQHandler+0x514>
      return;
 800574a:	bf00      	nop
 800574c:	e000      	b.n	8005750 <HAL_UART_IRQHandler+0x514>
      return;
 800574e:	bf00      	nop
  }
}
 8005750:	37e8      	adds	r7, #232	; 0xe8
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
 8005756:	bf00      	nop

08005758 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005760:	bf00      	nop
 8005762:	370c      	adds	r7, #12
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005774:	bf00      	nop
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	460b      	mov	r3, r1
 800578a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b090      	sub	sp, #64	; 0x40
 800579c:	af00      	add	r7, sp, #0
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	603b      	str	r3, [r7, #0]
 80057a4:	4613      	mov	r3, r2
 80057a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057a8:	e050      	b.n	800584c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b0:	d04c      	beq.n	800584c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80057b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d007      	beq.n	80057c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80057b8:	f7fd fb00 	bl	8002dbc <HAL_GetTick>
 80057bc:	4602      	mov	r2, r0
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d241      	bcs.n	800584c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	330c      	adds	r3, #12
 80057ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057d2:	e853 3f00 	ldrex	r3, [r3]
 80057d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80057d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057da:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80057de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	330c      	adds	r3, #12
 80057e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80057e8:	637a      	str	r2, [r7, #52]	; 0x34
 80057ea:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80057ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057f0:	e841 2300 	strex	r3, r2, [r1]
 80057f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80057f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d1e5      	bne.n	80057c8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	3314      	adds	r3, #20
 8005802:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	e853 3f00 	ldrex	r3, [r3]
 800580a:	613b      	str	r3, [r7, #16]
   return(result);
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	f023 0301 	bic.w	r3, r3, #1
 8005812:	63bb      	str	r3, [r7, #56]	; 0x38
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	3314      	adds	r3, #20
 800581a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800581c:	623a      	str	r2, [r7, #32]
 800581e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005820:	69f9      	ldr	r1, [r7, #28]
 8005822:	6a3a      	ldr	r2, [r7, #32]
 8005824:	e841 2300 	strex	r3, r2, [r1]
 8005828:	61bb      	str	r3, [r7, #24]
   return(result);
 800582a:	69bb      	ldr	r3, [r7, #24]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d1e5      	bne.n	80057fc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2220      	movs	r2, #32
 8005834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2220      	movs	r2, #32
 800583c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005848:	2303      	movs	r3, #3
 800584a:	e00f      	b.n	800586c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	4013      	ands	r3, r2
 8005856:	68ba      	ldr	r2, [r7, #8]
 8005858:	429a      	cmp	r2, r3
 800585a:	bf0c      	ite	eq
 800585c:	2301      	moveq	r3, #1
 800585e:	2300      	movne	r3, #0
 8005860:	b2db      	uxtb	r3, r3
 8005862:	461a      	mov	r2, r3
 8005864:	79fb      	ldrb	r3, [r7, #7]
 8005866:	429a      	cmp	r2, r3
 8005868:	d09f      	beq.n	80057aa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800586a:	2300      	movs	r3, #0
}
 800586c:	4618      	mov	r0, r3
 800586e:	3740      	adds	r7, #64	; 0x40
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	4613      	mov	r3, r2
 8005880:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	68ba      	ldr	r2, [r7, #8]
 8005886:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	88fa      	ldrh	r2, [r7, #6]
 800588c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	88fa      	ldrh	r2, [r7, #6]
 8005892:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2200      	movs	r2, #0
 8005898:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2222      	movs	r2, #34	; 0x22
 800589e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	691b      	ldr	r3, [r3, #16]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d007      	beq.n	80058c2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68da      	ldr	r2, [r3, #12]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058c0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	695a      	ldr	r2, [r3, #20]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f042 0201 	orr.w	r2, r2, #1
 80058d0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	68da      	ldr	r2, [r3, #12]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f042 0220 	orr.w	r2, r2, #32
 80058e0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80058e2:	2300      	movs	r3, #0
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3714      	adds	r7, #20
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b095      	sub	sp, #84	; 0x54
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	330c      	adds	r3, #12
 80058fe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005902:	e853 3f00 	ldrex	r3, [r3]
 8005906:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800590a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800590e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	330c      	adds	r3, #12
 8005916:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005918:	643a      	str	r2, [r7, #64]	; 0x40
 800591a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800591c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800591e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005920:	e841 2300 	strex	r3, r2, [r1]
 8005924:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005928:	2b00      	cmp	r3, #0
 800592a:	d1e5      	bne.n	80058f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	3314      	adds	r3, #20
 8005932:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005934:	6a3b      	ldr	r3, [r7, #32]
 8005936:	e853 3f00 	ldrex	r3, [r3]
 800593a:	61fb      	str	r3, [r7, #28]
   return(result);
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	f023 0301 	bic.w	r3, r3, #1
 8005942:	64bb      	str	r3, [r7, #72]	; 0x48
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	3314      	adds	r3, #20
 800594a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800594c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800594e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005950:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005952:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005954:	e841 2300 	strex	r3, r2, [r1]
 8005958:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800595a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1e5      	bne.n	800592c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005964:	2b01      	cmp	r3, #1
 8005966:	d119      	bne.n	800599c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	330c      	adds	r3, #12
 800596e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	e853 3f00 	ldrex	r3, [r3]
 8005976:	60bb      	str	r3, [r7, #8]
   return(result);
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	f023 0310 	bic.w	r3, r3, #16
 800597e:	647b      	str	r3, [r7, #68]	; 0x44
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	330c      	adds	r3, #12
 8005986:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005988:	61ba      	str	r2, [r7, #24]
 800598a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800598c:	6979      	ldr	r1, [r7, #20]
 800598e:	69ba      	ldr	r2, [r7, #24]
 8005990:	e841 2300 	strex	r3, r2, [r1]
 8005994:	613b      	str	r3, [r7, #16]
   return(result);
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d1e5      	bne.n	8005968 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2220      	movs	r2, #32
 80059a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2200      	movs	r2, #0
 80059a8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80059aa:	bf00      	nop
 80059ac:	3754      	adds	r7, #84	; 0x54
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr

080059b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80059b6:	b580      	push	{r7, lr}
 80059b8:	b084      	sub	sp, #16
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2200      	movs	r2, #0
 80059c8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2200      	movs	r2, #0
 80059ce:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059d0:	68f8      	ldr	r0, [r7, #12]
 80059d2:	f7ff fecb 	bl	800576c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059d6:	bf00      	nop
 80059d8:	3710      	adds	r7, #16
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}

080059de <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80059de:	b480      	push	{r7}
 80059e0:	b085      	sub	sp, #20
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	2b21      	cmp	r3, #33	; 0x21
 80059f0:	d13e      	bne.n	8005a70 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059fa:	d114      	bne.n	8005a26 <UART_Transmit_IT+0x48>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	691b      	ldr	r3, [r3, #16]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d110      	bne.n	8005a26 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6a1b      	ldr	r3, [r3, #32]
 8005a08:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	881b      	ldrh	r3, [r3, #0]
 8005a0e:	461a      	mov	r2, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a18:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a1b      	ldr	r3, [r3, #32]
 8005a1e:	1c9a      	adds	r2, r3, #2
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	621a      	str	r2, [r3, #32]
 8005a24:	e008      	b.n	8005a38 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	1c59      	adds	r1, r3, #1
 8005a2c:	687a      	ldr	r2, [r7, #4]
 8005a2e:	6211      	str	r1, [r2, #32]
 8005a30:	781a      	ldrb	r2, [r3, #0]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	3b01      	subs	r3, #1
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	4619      	mov	r1, r3
 8005a46:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d10f      	bne.n	8005a6c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	68da      	ldr	r2, [r3, #12]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a5a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	68da      	ldr	r2, [r3, #12]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a6a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	e000      	b.n	8005a72 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005a70:	2302      	movs	r3, #2
  }
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3714      	adds	r7, #20
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr

08005a7e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a7e:	b580      	push	{r7, lr}
 8005a80:	b082      	sub	sp, #8
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68da      	ldr	r2, [r3, #12]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a94:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2220      	movs	r2, #32
 8005a9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f7ff fe5a 	bl	8005758 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005aa4:	2300      	movs	r3, #0
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3708      	adds	r7, #8
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b08c      	sub	sp, #48	; 0x30
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b22      	cmp	r3, #34	; 0x22
 8005ac0:	f040 80ab 	bne.w	8005c1a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005acc:	d117      	bne.n	8005afe <UART_Receive_IT+0x50>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d113      	bne.n	8005afe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ade:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aec:	b29a      	uxth	r2, r3
 8005aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005af0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005af6:	1c9a      	adds	r2, r3, #2
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	629a      	str	r2, [r3, #40]	; 0x28
 8005afc:	e026      	b.n	8005b4c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b02:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005b04:	2300      	movs	r3, #0
 8005b06:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b10:	d007      	beq.n	8005b22 <UART_Receive_IT+0x74>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d10a      	bne.n	8005b30 <UART_Receive_IT+0x82>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d106      	bne.n	8005b30 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	b2da      	uxtb	r2, r3
 8005b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b2c:	701a      	strb	r2, [r3, #0]
 8005b2e:	e008      	b.n	8005b42 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b3c:	b2da      	uxtb	r2, r3
 8005b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b40:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b46:	1c5a      	adds	r2, r3, #1
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b50:	b29b      	uxth	r3, r3
 8005b52:	3b01      	subs	r3, #1
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	4619      	mov	r1, r3
 8005b5a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d15a      	bne.n	8005c16 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68da      	ldr	r2, [r3, #12]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f022 0220 	bic.w	r2, r2, #32
 8005b6e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68da      	ldr	r2, [r3, #12]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b7e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	695a      	ldr	r2, [r3, #20]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f022 0201 	bic.w	r2, r2, #1
 8005b8e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2220      	movs	r2, #32
 8005b94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d135      	bne.n	8005c0c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	330c      	adds	r3, #12
 8005bac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	e853 3f00 	ldrex	r3, [r3]
 8005bb4:	613b      	str	r3, [r7, #16]
   return(result);
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	f023 0310 	bic.w	r3, r3, #16
 8005bbc:	627b      	str	r3, [r7, #36]	; 0x24
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	330c      	adds	r3, #12
 8005bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bc6:	623a      	str	r2, [r7, #32]
 8005bc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bca:	69f9      	ldr	r1, [r7, #28]
 8005bcc:	6a3a      	ldr	r2, [r7, #32]
 8005bce:	e841 2300 	strex	r3, r2, [r1]
 8005bd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d1e5      	bne.n	8005ba6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 0310 	and.w	r3, r3, #16
 8005be4:	2b10      	cmp	r3, #16
 8005be6:	d10a      	bne.n	8005bfe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005be8:	2300      	movs	r3, #0
 8005bea:	60fb      	str	r3, [r7, #12]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	60fb      	str	r3, [r7, #12]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	60fb      	str	r3, [r7, #12]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c02:	4619      	mov	r1, r3
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f7ff fdbb 	bl	8005780 <HAL_UARTEx_RxEventCallback>
 8005c0a:	e002      	b.n	8005c12 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f7fb fe25 	bl	800185c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c12:	2300      	movs	r3, #0
 8005c14:	e002      	b.n	8005c1c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005c16:	2300      	movs	r3, #0
 8005c18:	e000      	b.n	8005c1c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005c1a:	2302      	movs	r3, #2
  }
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3730      	adds	r7, #48	; 0x30
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c28:	b0c0      	sub	sp, #256	; 0x100
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c40:	68d9      	ldr	r1, [r3, #12]
 8005c42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	ea40 0301 	orr.w	r3, r0, r1
 8005c4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c52:	689a      	ldr	r2, [r3, #8]
 8005c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	431a      	orrs	r2, r3
 8005c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c60:	695b      	ldr	r3, [r3, #20]
 8005c62:	431a      	orrs	r2, r3
 8005c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c68:	69db      	ldr	r3, [r3, #28]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68db      	ldr	r3, [r3, #12]
 8005c78:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005c7c:	f021 010c 	bic.w	r1, r1, #12
 8005c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005c8a:	430b      	orrs	r3, r1
 8005c8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	695b      	ldr	r3, [r3, #20]
 8005c96:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c9e:	6999      	ldr	r1, [r3, #24]
 8005ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	ea40 0301 	orr.w	r3, r0, r1
 8005caa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	4b8f      	ldr	r3, [pc, #572]	; (8005ef0 <UART_SetConfig+0x2cc>)
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d005      	beq.n	8005cc4 <UART_SetConfig+0xa0>
 8005cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	4b8d      	ldr	r3, [pc, #564]	; (8005ef4 <UART_SetConfig+0x2d0>)
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d104      	bne.n	8005cce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005cc4:	f7fe f81c 	bl	8003d00 <HAL_RCC_GetPCLK2Freq>
 8005cc8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005ccc:	e003      	b.n	8005cd6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005cce:	f7fe f803 	bl	8003cd8 <HAL_RCC_GetPCLK1Freq>
 8005cd2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cda:	69db      	ldr	r3, [r3, #28]
 8005cdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ce0:	f040 810c 	bne.w	8005efc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ce4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005cee:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005cf2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005cf6:	4622      	mov	r2, r4
 8005cf8:	462b      	mov	r3, r5
 8005cfa:	1891      	adds	r1, r2, r2
 8005cfc:	65b9      	str	r1, [r7, #88]	; 0x58
 8005cfe:	415b      	adcs	r3, r3
 8005d00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d02:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005d06:	4621      	mov	r1, r4
 8005d08:	eb12 0801 	adds.w	r8, r2, r1
 8005d0c:	4629      	mov	r1, r5
 8005d0e:	eb43 0901 	adc.w	r9, r3, r1
 8005d12:	f04f 0200 	mov.w	r2, #0
 8005d16:	f04f 0300 	mov.w	r3, #0
 8005d1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d26:	4690      	mov	r8, r2
 8005d28:	4699      	mov	r9, r3
 8005d2a:	4623      	mov	r3, r4
 8005d2c:	eb18 0303 	adds.w	r3, r8, r3
 8005d30:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005d34:	462b      	mov	r3, r5
 8005d36:	eb49 0303 	adc.w	r3, r9, r3
 8005d3a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005d4a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005d4e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005d52:	460b      	mov	r3, r1
 8005d54:	18db      	adds	r3, r3, r3
 8005d56:	653b      	str	r3, [r7, #80]	; 0x50
 8005d58:	4613      	mov	r3, r2
 8005d5a:	eb42 0303 	adc.w	r3, r2, r3
 8005d5e:	657b      	str	r3, [r7, #84]	; 0x54
 8005d60:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005d64:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005d68:	f7fa faa2 	bl	80002b0 <__aeabi_uldivmod>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	460b      	mov	r3, r1
 8005d70:	4b61      	ldr	r3, [pc, #388]	; (8005ef8 <UART_SetConfig+0x2d4>)
 8005d72:	fba3 2302 	umull	r2, r3, r3, r2
 8005d76:	095b      	lsrs	r3, r3, #5
 8005d78:	011c      	lsls	r4, r3, #4
 8005d7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005d84:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005d88:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005d8c:	4642      	mov	r2, r8
 8005d8e:	464b      	mov	r3, r9
 8005d90:	1891      	adds	r1, r2, r2
 8005d92:	64b9      	str	r1, [r7, #72]	; 0x48
 8005d94:	415b      	adcs	r3, r3
 8005d96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d98:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005d9c:	4641      	mov	r1, r8
 8005d9e:	eb12 0a01 	adds.w	sl, r2, r1
 8005da2:	4649      	mov	r1, r9
 8005da4:	eb43 0b01 	adc.w	fp, r3, r1
 8005da8:	f04f 0200 	mov.w	r2, #0
 8005dac:	f04f 0300 	mov.w	r3, #0
 8005db0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005db4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005db8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005dbc:	4692      	mov	sl, r2
 8005dbe:	469b      	mov	fp, r3
 8005dc0:	4643      	mov	r3, r8
 8005dc2:	eb1a 0303 	adds.w	r3, sl, r3
 8005dc6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005dca:	464b      	mov	r3, r9
 8005dcc:	eb4b 0303 	adc.w	r3, fp, r3
 8005dd0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005de0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005de4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005de8:	460b      	mov	r3, r1
 8005dea:	18db      	adds	r3, r3, r3
 8005dec:	643b      	str	r3, [r7, #64]	; 0x40
 8005dee:	4613      	mov	r3, r2
 8005df0:	eb42 0303 	adc.w	r3, r2, r3
 8005df4:	647b      	str	r3, [r7, #68]	; 0x44
 8005df6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005dfa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005dfe:	f7fa fa57 	bl	80002b0 <__aeabi_uldivmod>
 8005e02:	4602      	mov	r2, r0
 8005e04:	460b      	mov	r3, r1
 8005e06:	4611      	mov	r1, r2
 8005e08:	4b3b      	ldr	r3, [pc, #236]	; (8005ef8 <UART_SetConfig+0x2d4>)
 8005e0a:	fba3 2301 	umull	r2, r3, r3, r1
 8005e0e:	095b      	lsrs	r3, r3, #5
 8005e10:	2264      	movs	r2, #100	; 0x64
 8005e12:	fb02 f303 	mul.w	r3, r2, r3
 8005e16:	1acb      	subs	r3, r1, r3
 8005e18:	00db      	lsls	r3, r3, #3
 8005e1a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005e1e:	4b36      	ldr	r3, [pc, #216]	; (8005ef8 <UART_SetConfig+0x2d4>)
 8005e20:	fba3 2302 	umull	r2, r3, r3, r2
 8005e24:	095b      	lsrs	r3, r3, #5
 8005e26:	005b      	lsls	r3, r3, #1
 8005e28:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e2c:	441c      	add	r4, r3
 8005e2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e32:	2200      	movs	r2, #0
 8005e34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005e38:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005e3c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005e40:	4642      	mov	r2, r8
 8005e42:	464b      	mov	r3, r9
 8005e44:	1891      	adds	r1, r2, r2
 8005e46:	63b9      	str	r1, [r7, #56]	; 0x38
 8005e48:	415b      	adcs	r3, r3
 8005e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e4c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005e50:	4641      	mov	r1, r8
 8005e52:	1851      	adds	r1, r2, r1
 8005e54:	6339      	str	r1, [r7, #48]	; 0x30
 8005e56:	4649      	mov	r1, r9
 8005e58:	414b      	adcs	r3, r1
 8005e5a:	637b      	str	r3, [r7, #52]	; 0x34
 8005e5c:	f04f 0200 	mov.w	r2, #0
 8005e60:	f04f 0300 	mov.w	r3, #0
 8005e64:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005e68:	4659      	mov	r1, fp
 8005e6a:	00cb      	lsls	r3, r1, #3
 8005e6c:	4651      	mov	r1, sl
 8005e6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e72:	4651      	mov	r1, sl
 8005e74:	00ca      	lsls	r2, r1, #3
 8005e76:	4610      	mov	r0, r2
 8005e78:	4619      	mov	r1, r3
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	4642      	mov	r2, r8
 8005e7e:	189b      	adds	r3, r3, r2
 8005e80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005e84:	464b      	mov	r3, r9
 8005e86:	460a      	mov	r2, r1
 8005e88:	eb42 0303 	adc.w	r3, r2, r3
 8005e8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005e9c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005ea0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005ea4:	460b      	mov	r3, r1
 8005ea6:	18db      	adds	r3, r3, r3
 8005ea8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005eaa:	4613      	mov	r3, r2
 8005eac:	eb42 0303 	adc.w	r3, r2, r3
 8005eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005eb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005eb6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005eba:	f7fa f9f9 	bl	80002b0 <__aeabi_uldivmod>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	4b0d      	ldr	r3, [pc, #52]	; (8005ef8 <UART_SetConfig+0x2d4>)
 8005ec4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ec8:	095b      	lsrs	r3, r3, #5
 8005eca:	2164      	movs	r1, #100	; 0x64
 8005ecc:	fb01 f303 	mul.w	r3, r1, r3
 8005ed0:	1ad3      	subs	r3, r2, r3
 8005ed2:	00db      	lsls	r3, r3, #3
 8005ed4:	3332      	adds	r3, #50	; 0x32
 8005ed6:	4a08      	ldr	r2, [pc, #32]	; (8005ef8 <UART_SetConfig+0x2d4>)
 8005ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8005edc:	095b      	lsrs	r3, r3, #5
 8005ede:	f003 0207 	and.w	r2, r3, #7
 8005ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4422      	add	r2, r4
 8005eea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005eec:	e105      	b.n	80060fa <UART_SetConfig+0x4d6>
 8005eee:	bf00      	nop
 8005ef0:	40011000 	.word	0x40011000
 8005ef4:	40011400 	.word	0x40011400
 8005ef8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005efc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f00:	2200      	movs	r2, #0
 8005f02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005f06:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005f0a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005f0e:	4642      	mov	r2, r8
 8005f10:	464b      	mov	r3, r9
 8005f12:	1891      	adds	r1, r2, r2
 8005f14:	6239      	str	r1, [r7, #32]
 8005f16:	415b      	adcs	r3, r3
 8005f18:	627b      	str	r3, [r7, #36]	; 0x24
 8005f1a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f1e:	4641      	mov	r1, r8
 8005f20:	1854      	adds	r4, r2, r1
 8005f22:	4649      	mov	r1, r9
 8005f24:	eb43 0501 	adc.w	r5, r3, r1
 8005f28:	f04f 0200 	mov.w	r2, #0
 8005f2c:	f04f 0300 	mov.w	r3, #0
 8005f30:	00eb      	lsls	r3, r5, #3
 8005f32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f36:	00e2      	lsls	r2, r4, #3
 8005f38:	4614      	mov	r4, r2
 8005f3a:	461d      	mov	r5, r3
 8005f3c:	4643      	mov	r3, r8
 8005f3e:	18e3      	adds	r3, r4, r3
 8005f40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005f44:	464b      	mov	r3, r9
 8005f46:	eb45 0303 	adc.w	r3, r5, r3
 8005f4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005f5a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005f5e:	f04f 0200 	mov.w	r2, #0
 8005f62:	f04f 0300 	mov.w	r3, #0
 8005f66:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005f6a:	4629      	mov	r1, r5
 8005f6c:	008b      	lsls	r3, r1, #2
 8005f6e:	4621      	mov	r1, r4
 8005f70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f74:	4621      	mov	r1, r4
 8005f76:	008a      	lsls	r2, r1, #2
 8005f78:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005f7c:	f7fa f998 	bl	80002b0 <__aeabi_uldivmod>
 8005f80:	4602      	mov	r2, r0
 8005f82:	460b      	mov	r3, r1
 8005f84:	4b60      	ldr	r3, [pc, #384]	; (8006108 <UART_SetConfig+0x4e4>)
 8005f86:	fba3 2302 	umull	r2, r3, r3, r2
 8005f8a:	095b      	lsrs	r3, r3, #5
 8005f8c:	011c      	lsls	r4, r3, #4
 8005f8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f92:	2200      	movs	r2, #0
 8005f94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005f98:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005f9c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005fa0:	4642      	mov	r2, r8
 8005fa2:	464b      	mov	r3, r9
 8005fa4:	1891      	adds	r1, r2, r2
 8005fa6:	61b9      	str	r1, [r7, #24]
 8005fa8:	415b      	adcs	r3, r3
 8005faa:	61fb      	str	r3, [r7, #28]
 8005fac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005fb0:	4641      	mov	r1, r8
 8005fb2:	1851      	adds	r1, r2, r1
 8005fb4:	6139      	str	r1, [r7, #16]
 8005fb6:	4649      	mov	r1, r9
 8005fb8:	414b      	adcs	r3, r1
 8005fba:	617b      	str	r3, [r7, #20]
 8005fbc:	f04f 0200 	mov.w	r2, #0
 8005fc0:	f04f 0300 	mov.w	r3, #0
 8005fc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005fc8:	4659      	mov	r1, fp
 8005fca:	00cb      	lsls	r3, r1, #3
 8005fcc:	4651      	mov	r1, sl
 8005fce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fd2:	4651      	mov	r1, sl
 8005fd4:	00ca      	lsls	r2, r1, #3
 8005fd6:	4610      	mov	r0, r2
 8005fd8:	4619      	mov	r1, r3
 8005fda:	4603      	mov	r3, r0
 8005fdc:	4642      	mov	r2, r8
 8005fde:	189b      	adds	r3, r3, r2
 8005fe0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005fe4:	464b      	mov	r3, r9
 8005fe6:	460a      	mov	r2, r1
 8005fe8:	eb42 0303 	adc.w	r3, r2, r3
 8005fec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	67bb      	str	r3, [r7, #120]	; 0x78
 8005ffa:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005ffc:	f04f 0200 	mov.w	r2, #0
 8006000:	f04f 0300 	mov.w	r3, #0
 8006004:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006008:	4649      	mov	r1, r9
 800600a:	008b      	lsls	r3, r1, #2
 800600c:	4641      	mov	r1, r8
 800600e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006012:	4641      	mov	r1, r8
 8006014:	008a      	lsls	r2, r1, #2
 8006016:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800601a:	f7fa f949 	bl	80002b0 <__aeabi_uldivmod>
 800601e:	4602      	mov	r2, r0
 8006020:	460b      	mov	r3, r1
 8006022:	4b39      	ldr	r3, [pc, #228]	; (8006108 <UART_SetConfig+0x4e4>)
 8006024:	fba3 1302 	umull	r1, r3, r3, r2
 8006028:	095b      	lsrs	r3, r3, #5
 800602a:	2164      	movs	r1, #100	; 0x64
 800602c:	fb01 f303 	mul.w	r3, r1, r3
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	011b      	lsls	r3, r3, #4
 8006034:	3332      	adds	r3, #50	; 0x32
 8006036:	4a34      	ldr	r2, [pc, #208]	; (8006108 <UART_SetConfig+0x4e4>)
 8006038:	fba2 2303 	umull	r2, r3, r2, r3
 800603c:	095b      	lsrs	r3, r3, #5
 800603e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006042:	441c      	add	r4, r3
 8006044:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006048:	2200      	movs	r2, #0
 800604a:	673b      	str	r3, [r7, #112]	; 0x70
 800604c:	677a      	str	r2, [r7, #116]	; 0x74
 800604e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006052:	4642      	mov	r2, r8
 8006054:	464b      	mov	r3, r9
 8006056:	1891      	adds	r1, r2, r2
 8006058:	60b9      	str	r1, [r7, #8]
 800605a:	415b      	adcs	r3, r3
 800605c:	60fb      	str	r3, [r7, #12]
 800605e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006062:	4641      	mov	r1, r8
 8006064:	1851      	adds	r1, r2, r1
 8006066:	6039      	str	r1, [r7, #0]
 8006068:	4649      	mov	r1, r9
 800606a:	414b      	adcs	r3, r1
 800606c:	607b      	str	r3, [r7, #4]
 800606e:	f04f 0200 	mov.w	r2, #0
 8006072:	f04f 0300 	mov.w	r3, #0
 8006076:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800607a:	4659      	mov	r1, fp
 800607c:	00cb      	lsls	r3, r1, #3
 800607e:	4651      	mov	r1, sl
 8006080:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006084:	4651      	mov	r1, sl
 8006086:	00ca      	lsls	r2, r1, #3
 8006088:	4610      	mov	r0, r2
 800608a:	4619      	mov	r1, r3
 800608c:	4603      	mov	r3, r0
 800608e:	4642      	mov	r2, r8
 8006090:	189b      	adds	r3, r3, r2
 8006092:	66bb      	str	r3, [r7, #104]	; 0x68
 8006094:	464b      	mov	r3, r9
 8006096:	460a      	mov	r2, r1
 8006098:	eb42 0303 	adc.w	r3, r2, r3
 800609c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800609e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	663b      	str	r3, [r7, #96]	; 0x60
 80060a8:	667a      	str	r2, [r7, #100]	; 0x64
 80060aa:	f04f 0200 	mov.w	r2, #0
 80060ae:	f04f 0300 	mov.w	r3, #0
 80060b2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80060b6:	4649      	mov	r1, r9
 80060b8:	008b      	lsls	r3, r1, #2
 80060ba:	4641      	mov	r1, r8
 80060bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060c0:	4641      	mov	r1, r8
 80060c2:	008a      	lsls	r2, r1, #2
 80060c4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80060c8:	f7fa f8f2 	bl	80002b0 <__aeabi_uldivmod>
 80060cc:	4602      	mov	r2, r0
 80060ce:	460b      	mov	r3, r1
 80060d0:	4b0d      	ldr	r3, [pc, #52]	; (8006108 <UART_SetConfig+0x4e4>)
 80060d2:	fba3 1302 	umull	r1, r3, r3, r2
 80060d6:	095b      	lsrs	r3, r3, #5
 80060d8:	2164      	movs	r1, #100	; 0x64
 80060da:	fb01 f303 	mul.w	r3, r1, r3
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	011b      	lsls	r3, r3, #4
 80060e2:	3332      	adds	r3, #50	; 0x32
 80060e4:	4a08      	ldr	r2, [pc, #32]	; (8006108 <UART_SetConfig+0x4e4>)
 80060e6:	fba2 2303 	umull	r2, r3, r2, r3
 80060ea:	095b      	lsrs	r3, r3, #5
 80060ec:	f003 020f 	and.w	r2, r3, #15
 80060f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4422      	add	r2, r4
 80060f8:	609a      	str	r2, [r3, #8]
}
 80060fa:	bf00      	nop
 80060fc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006100:	46bd      	mov	sp, r7
 8006102:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006106:	bf00      	nop
 8006108:	51eb851f 	.word	0x51eb851f

0800610c <__NVIC_SetPriority>:
{
 800610c:	b480      	push	{r7}
 800610e:	b083      	sub	sp, #12
 8006110:	af00      	add	r7, sp, #0
 8006112:	4603      	mov	r3, r0
 8006114:	6039      	str	r1, [r7, #0]
 8006116:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800611c:	2b00      	cmp	r3, #0
 800611e:	db0a      	blt.n	8006136 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	b2da      	uxtb	r2, r3
 8006124:	490c      	ldr	r1, [pc, #48]	; (8006158 <__NVIC_SetPriority+0x4c>)
 8006126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800612a:	0112      	lsls	r2, r2, #4
 800612c:	b2d2      	uxtb	r2, r2
 800612e:	440b      	add	r3, r1
 8006130:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006134:	e00a      	b.n	800614c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	b2da      	uxtb	r2, r3
 800613a:	4908      	ldr	r1, [pc, #32]	; (800615c <__NVIC_SetPriority+0x50>)
 800613c:	79fb      	ldrb	r3, [r7, #7]
 800613e:	f003 030f 	and.w	r3, r3, #15
 8006142:	3b04      	subs	r3, #4
 8006144:	0112      	lsls	r2, r2, #4
 8006146:	b2d2      	uxtb	r2, r2
 8006148:	440b      	add	r3, r1
 800614a:	761a      	strb	r2, [r3, #24]
}
 800614c:	bf00      	nop
 800614e:	370c      	adds	r7, #12
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr
 8006158:	e000e100 	.word	0xe000e100
 800615c:	e000ed00 	.word	0xe000ed00

08006160 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006160:	b580      	push	{r7, lr}
 8006162:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006164:	4b05      	ldr	r3, [pc, #20]	; (800617c <SysTick_Handler+0x1c>)
 8006166:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006168:	f001 fdaa 	bl	8007cc0 <xTaskGetSchedulerState>
 800616c:	4603      	mov	r3, r0
 800616e:	2b01      	cmp	r3, #1
 8006170:	d001      	beq.n	8006176 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006172:	f002 fb91 	bl	8008898 <xPortSysTickHandler>
  }
}
 8006176:	bf00      	nop
 8006178:	bd80      	pop	{r7, pc}
 800617a:	bf00      	nop
 800617c:	e000e010 	.word	0xe000e010

08006180 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006180:	b580      	push	{r7, lr}
 8006182:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006184:	2100      	movs	r1, #0
 8006186:	f06f 0004 	mvn.w	r0, #4
 800618a:	f7ff ffbf 	bl	800610c <__NVIC_SetPriority>
#endif
}
 800618e:	bf00      	nop
 8006190:	bd80      	pop	{r7, pc}
	...

08006194 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006194:	b480      	push	{r7}
 8006196:	b083      	sub	sp, #12
 8006198:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800619a:	f3ef 8305 	mrs	r3, IPSR
 800619e:	603b      	str	r3, [r7, #0]
  return(result);
 80061a0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d003      	beq.n	80061ae <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80061a6:	f06f 0305 	mvn.w	r3, #5
 80061aa:	607b      	str	r3, [r7, #4]
 80061ac:	e00c      	b.n	80061c8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80061ae:	4b0a      	ldr	r3, [pc, #40]	; (80061d8 <osKernelInitialize+0x44>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d105      	bne.n	80061c2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80061b6:	4b08      	ldr	r3, [pc, #32]	; (80061d8 <osKernelInitialize+0x44>)
 80061b8:	2201      	movs	r2, #1
 80061ba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80061bc:	2300      	movs	r3, #0
 80061be:	607b      	str	r3, [r7, #4]
 80061c0:	e002      	b.n	80061c8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80061c2:	f04f 33ff 	mov.w	r3, #4294967295
 80061c6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80061c8:	687b      	ldr	r3, [r7, #4]
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	370c      	adds	r7, #12
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr
 80061d6:	bf00      	nop
 80061d8:	20001db8 	.word	0x20001db8

080061dc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80061dc:	b580      	push	{r7, lr}
 80061de:	b082      	sub	sp, #8
 80061e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061e2:	f3ef 8305 	mrs	r3, IPSR
 80061e6:	603b      	str	r3, [r7, #0]
  return(result);
 80061e8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d003      	beq.n	80061f6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80061ee:	f06f 0305 	mvn.w	r3, #5
 80061f2:	607b      	str	r3, [r7, #4]
 80061f4:	e010      	b.n	8006218 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80061f6:	4b0b      	ldr	r3, [pc, #44]	; (8006224 <osKernelStart+0x48>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d109      	bne.n	8006212 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80061fe:	f7ff ffbf 	bl	8006180 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006202:	4b08      	ldr	r3, [pc, #32]	; (8006224 <osKernelStart+0x48>)
 8006204:	2202      	movs	r2, #2
 8006206:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006208:	f001 f912 	bl	8007430 <vTaskStartScheduler>
      stat = osOK;
 800620c:	2300      	movs	r3, #0
 800620e:	607b      	str	r3, [r7, #4]
 8006210:	e002      	b.n	8006218 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006212:	f04f 33ff 	mov.w	r3, #4294967295
 8006216:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006218:	687b      	ldr	r3, [r7, #4]
}
 800621a:	4618      	mov	r0, r3
 800621c:	3708      	adds	r7, #8
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
 8006222:	bf00      	nop
 8006224:	20001db8 	.word	0x20001db8

08006228 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006228:	b580      	push	{r7, lr}
 800622a:	b08e      	sub	sp, #56	; 0x38
 800622c:	af04      	add	r7, sp, #16
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006234:	2300      	movs	r3, #0
 8006236:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006238:	f3ef 8305 	mrs	r3, IPSR
 800623c:	617b      	str	r3, [r7, #20]
  return(result);
 800623e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006240:	2b00      	cmp	r3, #0
 8006242:	d17e      	bne.n	8006342 <osThreadNew+0x11a>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d07b      	beq.n	8006342 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800624a:	2380      	movs	r3, #128	; 0x80
 800624c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800624e:	2318      	movs	r3, #24
 8006250:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006252:	2300      	movs	r3, #0
 8006254:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006256:	f04f 33ff 	mov.w	r3, #4294967295
 800625a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d045      	beq.n	80062ee <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d002      	beq.n	8006270 <osThreadNew+0x48>
        name = attr->name;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	699b      	ldr	r3, [r3, #24]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d002      	beq.n	800627e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	699b      	ldr	r3, [r3, #24]
 800627c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800627e:	69fb      	ldr	r3, [r7, #28]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d008      	beq.n	8006296 <osThreadNew+0x6e>
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	2b38      	cmp	r3, #56	; 0x38
 8006288:	d805      	bhi.n	8006296 <osThreadNew+0x6e>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f003 0301 	and.w	r3, r3, #1
 8006292:	2b00      	cmp	r3, #0
 8006294:	d001      	beq.n	800629a <osThreadNew+0x72>
        return (NULL);
 8006296:	2300      	movs	r3, #0
 8006298:	e054      	b.n	8006344 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	695b      	ldr	r3, [r3, #20]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d003      	beq.n	80062aa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	695b      	ldr	r3, [r3, #20]
 80062a6:	089b      	lsrs	r3, r3, #2
 80062a8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d00e      	beq.n	80062d0 <osThreadNew+0xa8>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	2b5b      	cmp	r3, #91	; 0x5b
 80062b8:	d90a      	bls.n	80062d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d006      	beq.n	80062d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	695b      	ldr	r3, [r3, #20]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d002      	beq.n	80062d0 <osThreadNew+0xa8>
        mem = 1;
 80062ca:	2301      	movs	r3, #1
 80062cc:	61bb      	str	r3, [r7, #24]
 80062ce:	e010      	b.n	80062f2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d10c      	bne.n	80062f2 <osThreadNew+0xca>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d108      	bne.n	80062f2 <osThreadNew+0xca>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	691b      	ldr	r3, [r3, #16]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d104      	bne.n	80062f2 <osThreadNew+0xca>
          mem = 0;
 80062e8:	2300      	movs	r3, #0
 80062ea:	61bb      	str	r3, [r7, #24]
 80062ec:	e001      	b.n	80062f2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80062ee:	2300      	movs	r3, #0
 80062f0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d110      	bne.n	800631a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80062fc:	687a      	ldr	r2, [r7, #4]
 80062fe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006300:	9202      	str	r2, [sp, #8]
 8006302:	9301      	str	r3, [sp, #4]
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	9300      	str	r3, [sp, #0]
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	6a3a      	ldr	r2, [r7, #32]
 800630c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	f000 feb8 	bl	8007084 <xTaskCreateStatic>
 8006314:	4603      	mov	r3, r0
 8006316:	613b      	str	r3, [r7, #16]
 8006318:	e013      	b.n	8006342 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800631a:	69bb      	ldr	r3, [r7, #24]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d110      	bne.n	8006342 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006320:	6a3b      	ldr	r3, [r7, #32]
 8006322:	b29a      	uxth	r2, r3
 8006324:	f107 0310 	add.w	r3, r7, #16
 8006328:	9301      	str	r3, [sp, #4]
 800632a:	69fb      	ldr	r3, [r7, #28]
 800632c:	9300      	str	r3, [sp, #0]
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006332:	68f8      	ldr	r0, [r7, #12]
 8006334:	f000 ff03 	bl	800713e <xTaskCreate>
 8006338:	4603      	mov	r3, r0
 800633a:	2b01      	cmp	r3, #1
 800633c:	d001      	beq.n	8006342 <osThreadNew+0x11a>
            hTask = NULL;
 800633e:	2300      	movs	r3, #0
 8006340:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006342:	693b      	ldr	r3, [r7, #16]
}
 8006344:	4618      	mov	r0, r3
 8006346:	3728      	adds	r7, #40	; 0x28
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800634c:	b580      	push	{r7, lr}
 800634e:	b084      	sub	sp, #16
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006354:	f3ef 8305 	mrs	r3, IPSR
 8006358:	60bb      	str	r3, [r7, #8]
  return(result);
 800635a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800635c:	2b00      	cmp	r3, #0
 800635e:	d003      	beq.n	8006368 <osDelay+0x1c>
    stat = osErrorISR;
 8006360:	f06f 0305 	mvn.w	r3, #5
 8006364:	60fb      	str	r3, [r7, #12]
 8006366:	e007      	b.n	8006378 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006368:	2300      	movs	r3, #0
 800636a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d002      	beq.n	8006378 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f001 f828 	bl	80073c8 <vTaskDelay>
    }
  }

  return (stat);
 8006378:	68fb      	ldr	r3, [r7, #12]
}
 800637a:	4618      	mov	r0, r3
 800637c:	3710      	adds	r7, #16
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}

08006382 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006382:	b580      	push	{r7, lr}
 8006384:	b08a      	sub	sp, #40	; 0x28
 8006386:	af02      	add	r7, sp, #8
 8006388:	60f8      	str	r0, [r7, #12]
 800638a:	60b9      	str	r1, [r7, #8]
 800638c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800638e:	2300      	movs	r3, #0
 8006390:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006392:	f3ef 8305 	mrs	r3, IPSR
 8006396:	613b      	str	r3, [r7, #16]
  return(result);
 8006398:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800639a:	2b00      	cmp	r3, #0
 800639c:	d15f      	bne.n	800645e <osMessageQueueNew+0xdc>
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d05c      	beq.n	800645e <osMessageQueueNew+0xdc>
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d059      	beq.n	800645e <osMessageQueueNew+0xdc>
    mem = -1;
 80063aa:	f04f 33ff 	mov.w	r3, #4294967295
 80063ae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d029      	beq.n	800640a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d012      	beq.n	80063e4 <osMessageQueueNew+0x62>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	2b4f      	cmp	r3, #79	; 0x4f
 80063c4:	d90e      	bls.n	80063e4 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00a      	beq.n	80063e4 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	695a      	ldr	r2, [r3, #20]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	68b9      	ldr	r1, [r7, #8]
 80063d6:	fb01 f303 	mul.w	r3, r1, r3
 80063da:	429a      	cmp	r2, r3
 80063dc:	d302      	bcc.n	80063e4 <osMessageQueueNew+0x62>
        mem = 1;
 80063de:	2301      	movs	r3, #1
 80063e0:	61bb      	str	r3, [r7, #24]
 80063e2:	e014      	b.n	800640e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d110      	bne.n	800640e <osMessageQueueNew+0x8c>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d10c      	bne.n	800640e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d108      	bne.n	800640e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	695b      	ldr	r3, [r3, #20]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d104      	bne.n	800640e <osMessageQueueNew+0x8c>
          mem = 0;
 8006404:	2300      	movs	r3, #0
 8006406:	61bb      	str	r3, [r7, #24]
 8006408:	e001      	b.n	800640e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800640a:	2300      	movs	r3, #0
 800640c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800640e:	69bb      	ldr	r3, [r7, #24]
 8006410:	2b01      	cmp	r3, #1
 8006412:	d10b      	bne.n	800642c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	691a      	ldr	r2, [r3, #16]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	2100      	movs	r1, #0
 800641e:	9100      	str	r1, [sp, #0]
 8006420:	68b9      	ldr	r1, [r7, #8]
 8006422:	68f8      	ldr	r0, [r7, #12]
 8006424:	f000 f970 	bl	8006708 <xQueueGenericCreateStatic>
 8006428:	61f8      	str	r0, [r7, #28]
 800642a:	e008      	b.n	800643e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d105      	bne.n	800643e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8006432:	2200      	movs	r2, #0
 8006434:	68b9      	ldr	r1, [r7, #8]
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f000 f9de 	bl	80067f8 <xQueueGenericCreate>
 800643c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800643e:	69fb      	ldr	r3, [r7, #28]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d00c      	beq.n	800645e <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d003      	beq.n	8006452 <osMessageQueueNew+0xd0>
        name = attr->name;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	617b      	str	r3, [r7, #20]
 8006450:	e001      	b.n	8006456 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8006452:	2300      	movs	r3, #0
 8006454:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8006456:	6979      	ldr	r1, [r7, #20]
 8006458:	69f8      	ldr	r0, [r7, #28]
 800645a:	f000 fdb5 	bl	8006fc8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800645e:	69fb      	ldr	r3, [r7, #28]
}
 8006460:	4618      	mov	r0, r3
 8006462:	3720      	adds	r7, #32
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006468:	b480      	push	{r7}
 800646a:	b085      	sub	sp, #20
 800646c:	af00      	add	r7, sp, #0
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	60b9      	str	r1, [r7, #8]
 8006472:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	4a07      	ldr	r2, [pc, #28]	; (8006494 <vApplicationGetIdleTaskMemory+0x2c>)
 8006478:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	4a06      	ldr	r2, [pc, #24]	; (8006498 <vApplicationGetIdleTaskMemory+0x30>)
 800647e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2280      	movs	r2, #128	; 0x80
 8006484:	601a      	str	r2, [r3, #0]
}
 8006486:	bf00      	nop
 8006488:	3714      	adds	r7, #20
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr
 8006492:	bf00      	nop
 8006494:	20001dbc 	.word	0x20001dbc
 8006498:	20001e18 	.word	0x20001e18

0800649c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800649c:	b480      	push	{r7}
 800649e:	b085      	sub	sp, #20
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	4a07      	ldr	r2, [pc, #28]	; (80064c8 <vApplicationGetTimerTaskMemory+0x2c>)
 80064ac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	4a06      	ldr	r2, [pc, #24]	; (80064cc <vApplicationGetTimerTaskMemory+0x30>)
 80064b2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80064ba:	601a      	str	r2, [r3, #0]
}
 80064bc:	bf00      	nop
 80064be:	3714      	adds	r7, #20
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr
 80064c8:	20002018 	.word	0x20002018
 80064cc:	20002074 	.word	0x20002074

080064d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80064d0:	b480      	push	{r7}
 80064d2:	b083      	sub	sp, #12
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f103 0208 	add.w	r2, r3, #8
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f04f 32ff 	mov.w	r2, #4294967295
 80064e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f103 0208 	add.w	r2, r3, #8
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f103 0208 	add.w	r2, r3, #8
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2200      	movs	r2, #0
 8006502:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006504:	bf00      	nop
 8006506:	370c      	adds	r7, #12
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2200      	movs	r2, #0
 800651c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800651e:	bf00      	nop
 8006520:	370c      	adds	r7, #12
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr

0800652a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800652a:	b480      	push	{r7}
 800652c:	b085      	sub	sp, #20
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
 8006532:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	68fa      	ldr	r2, [r7, #12]
 800653e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	689a      	ldr	r2, [r3, #8]
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	683a      	ldr	r2, [r7, #0]
 8006554:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	687a      	ldr	r2, [r7, #4]
 800655a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	1c5a      	adds	r2, r3, #1
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	601a      	str	r2, [r3, #0]
}
 8006566:	bf00      	nop
 8006568:	3714      	adds	r7, #20
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr

08006572 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006572:	b480      	push	{r7}
 8006574:	b085      	sub	sp, #20
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
 800657a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006588:	d103      	bne.n	8006592 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	60fb      	str	r3, [r7, #12]
 8006590:	e00c      	b.n	80065ac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	3308      	adds	r3, #8
 8006596:	60fb      	str	r3, [r7, #12]
 8006598:	e002      	b.n	80065a0 <vListInsert+0x2e>
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	60fb      	str	r3, [r7, #12]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	68ba      	ldr	r2, [r7, #8]
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d2f6      	bcs.n	800659a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	685a      	ldr	r2, [r3, #4]
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	683a      	ldr	r2, [r7, #0]
 80065ba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	683a      	ldr	r2, [r7, #0]
 80065c6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	1c5a      	adds	r2, r3, #1
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	601a      	str	r2, [r3, #0]
}
 80065d8:	bf00      	nop
 80065da:	3714      	adds	r7, #20
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr

080065e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80065e4:	b480      	push	{r7}
 80065e6:	b085      	sub	sp, #20
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	691b      	ldr	r3, [r3, #16]
 80065f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	6892      	ldr	r2, [r2, #8]
 80065fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	6852      	ldr	r2, [r2, #4]
 8006604:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	429a      	cmp	r2, r3
 800660e:	d103      	bne.n	8006618 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	689a      	ldr	r2, [r3, #8]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2200      	movs	r2, #0
 800661c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	1e5a      	subs	r2, r3, #1
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
}
 800662c:	4618      	mov	r0, r3
 800662e:	3714      	adds	r7, #20
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d10a      	bne.n	8006662 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800664c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006650:	f383 8811 	msr	BASEPRI, r3
 8006654:	f3bf 8f6f 	isb	sy
 8006658:	f3bf 8f4f 	dsb	sy
 800665c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800665e:	bf00      	nop
 8006660:	e7fe      	b.n	8006660 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006662:	f002 f887 	bl	8008774 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800666e:	68f9      	ldr	r1, [r7, #12]
 8006670:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006672:	fb01 f303 	mul.w	r3, r1, r3
 8006676:	441a      	add	r2, r3
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2200      	movs	r2, #0
 8006680:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006692:	3b01      	subs	r3, #1
 8006694:	68f9      	ldr	r1, [r7, #12]
 8006696:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006698:	fb01 f303 	mul.w	r3, r1, r3
 800669c:	441a      	add	r2, r3
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	22ff      	movs	r2, #255	; 0xff
 80066a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	22ff      	movs	r2, #255	; 0xff
 80066ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d114      	bne.n	80066e2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	691b      	ldr	r3, [r3, #16]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d01a      	beq.n	80066f6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	3310      	adds	r3, #16
 80066c4:	4618      	mov	r0, r3
 80066c6:	f001 f93d 	bl	8007944 <xTaskRemoveFromEventList>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d012      	beq.n	80066f6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80066d0:	4b0c      	ldr	r3, [pc, #48]	; (8006704 <xQueueGenericReset+0xcc>)
 80066d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066d6:	601a      	str	r2, [r3, #0]
 80066d8:	f3bf 8f4f 	dsb	sy
 80066dc:	f3bf 8f6f 	isb	sy
 80066e0:	e009      	b.n	80066f6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	3310      	adds	r3, #16
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7ff fef2 	bl	80064d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	3324      	adds	r3, #36	; 0x24
 80066f0:	4618      	mov	r0, r3
 80066f2:	f7ff feed 	bl	80064d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80066f6:	f002 f86d 	bl	80087d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80066fa:	2301      	movs	r3, #1
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}
 8006704:	e000ed04 	.word	0xe000ed04

08006708 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006708:	b580      	push	{r7, lr}
 800670a:	b08e      	sub	sp, #56	; 0x38
 800670c:	af02      	add	r7, sp, #8
 800670e:	60f8      	str	r0, [r7, #12]
 8006710:	60b9      	str	r1, [r7, #8]
 8006712:	607a      	str	r2, [r7, #4]
 8006714:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d10a      	bne.n	8006732 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800671c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006720:	f383 8811 	msr	BASEPRI, r3
 8006724:	f3bf 8f6f 	isb	sy
 8006728:	f3bf 8f4f 	dsb	sy
 800672c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800672e:	bf00      	nop
 8006730:	e7fe      	b.n	8006730 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d10a      	bne.n	800674e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800673c:	f383 8811 	msr	BASEPRI, r3
 8006740:	f3bf 8f6f 	isb	sy
 8006744:	f3bf 8f4f 	dsb	sy
 8006748:	627b      	str	r3, [r7, #36]	; 0x24
}
 800674a:	bf00      	nop
 800674c:	e7fe      	b.n	800674c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d002      	beq.n	800675a <xQueueGenericCreateStatic+0x52>
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d001      	beq.n	800675e <xQueueGenericCreateStatic+0x56>
 800675a:	2301      	movs	r3, #1
 800675c:	e000      	b.n	8006760 <xQueueGenericCreateStatic+0x58>
 800675e:	2300      	movs	r3, #0
 8006760:	2b00      	cmp	r3, #0
 8006762:	d10a      	bne.n	800677a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006768:	f383 8811 	msr	BASEPRI, r3
 800676c:	f3bf 8f6f 	isb	sy
 8006770:	f3bf 8f4f 	dsb	sy
 8006774:	623b      	str	r3, [r7, #32]
}
 8006776:	bf00      	nop
 8006778:	e7fe      	b.n	8006778 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d102      	bne.n	8006786 <xQueueGenericCreateStatic+0x7e>
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d101      	bne.n	800678a <xQueueGenericCreateStatic+0x82>
 8006786:	2301      	movs	r3, #1
 8006788:	e000      	b.n	800678c <xQueueGenericCreateStatic+0x84>
 800678a:	2300      	movs	r3, #0
 800678c:	2b00      	cmp	r3, #0
 800678e:	d10a      	bne.n	80067a6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006794:	f383 8811 	msr	BASEPRI, r3
 8006798:	f3bf 8f6f 	isb	sy
 800679c:	f3bf 8f4f 	dsb	sy
 80067a0:	61fb      	str	r3, [r7, #28]
}
 80067a2:	bf00      	nop
 80067a4:	e7fe      	b.n	80067a4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80067a6:	2350      	movs	r3, #80	; 0x50
 80067a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	2b50      	cmp	r3, #80	; 0x50
 80067ae:	d00a      	beq.n	80067c6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80067b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067b4:	f383 8811 	msr	BASEPRI, r3
 80067b8:	f3bf 8f6f 	isb	sy
 80067bc:	f3bf 8f4f 	dsb	sy
 80067c0:	61bb      	str	r3, [r7, #24]
}
 80067c2:	bf00      	nop
 80067c4:	e7fe      	b.n	80067c4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80067c6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80067cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d00d      	beq.n	80067ee <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80067d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d4:	2201      	movs	r2, #1
 80067d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80067da:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80067de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067e0:	9300      	str	r3, [sp, #0]
 80067e2:	4613      	mov	r3, r2
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	68b9      	ldr	r1, [r7, #8]
 80067e8:	68f8      	ldr	r0, [r7, #12]
 80067ea:	f000 f83f 	bl	800686c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80067ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3730      	adds	r7, #48	; 0x30
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}

080067f8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b08a      	sub	sp, #40	; 0x28
 80067fc:	af02      	add	r7, sp, #8
 80067fe:	60f8      	str	r0, [r7, #12]
 8006800:	60b9      	str	r1, [r7, #8]
 8006802:	4613      	mov	r3, r2
 8006804:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d10a      	bne.n	8006822 <xQueueGenericCreate+0x2a>
	__asm volatile
 800680c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006810:	f383 8811 	msr	BASEPRI, r3
 8006814:	f3bf 8f6f 	isb	sy
 8006818:	f3bf 8f4f 	dsb	sy
 800681c:	613b      	str	r3, [r7, #16]
}
 800681e:	bf00      	nop
 8006820:	e7fe      	b.n	8006820 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	68ba      	ldr	r2, [r7, #8]
 8006826:	fb02 f303 	mul.w	r3, r2, r3
 800682a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	3350      	adds	r3, #80	; 0x50
 8006830:	4618      	mov	r0, r3
 8006832:	f002 f8c1 	bl	80089b8 <pvPortMalloc>
 8006836:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006838:	69bb      	ldr	r3, [r7, #24]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d011      	beq.n	8006862 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800683e:	69bb      	ldr	r3, [r7, #24]
 8006840:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	3350      	adds	r3, #80	; 0x50
 8006846:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006850:	79fa      	ldrb	r2, [r7, #7]
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	9300      	str	r3, [sp, #0]
 8006856:	4613      	mov	r3, r2
 8006858:	697a      	ldr	r2, [r7, #20]
 800685a:	68b9      	ldr	r1, [r7, #8]
 800685c:	68f8      	ldr	r0, [r7, #12]
 800685e:	f000 f805 	bl	800686c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006862:	69bb      	ldr	r3, [r7, #24]
	}
 8006864:	4618      	mov	r0, r3
 8006866:	3720      	adds	r7, #32
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	60b9      	str	r1, [r7, #8]
 8006876:	607a      	str	r2, [r7, #4]
 8006878:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d103      	bne.n	8006888 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006880:	69bb      	ldr	r3, [r7, #24]
 8006882:	69ba      	ldr	r2, [r7, #24]
 8006884:	601a      	str	r2, [r3, #0]
 8006886:	e002      	b.n	800688e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006888:	69bb      	ldr	r3, [r7, #24]
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800688e:	69bb      	ldr	r3, [r7, #24]
 8006890:	68fa      	ldr	r2, [r7, #12]
 8006892:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006894:	69bb      	ldr	r3, [r7, #24]
 8006896:	68ba      	ldr	r2, [r7, #8]
 8006898:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800689a:	2101      	movs	r1, #1
 800689c:	69b8      	ldr	r0, [r7, #24]
 800689e:	f7ff fecb 	bl	8006638 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80068a2:	69bb      	ldr	r3, [r7, #24]
 80068a4:	78fa      	ldrb	r2, [r7, #3]
 80068a6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80068aa:	bf00      	nop
 80068ac:	3710      	adds	r7, #16
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
	...

080068b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b08e      	sub	sp, #56	; 0x38
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	607a      	str	r2, [r7, #4]
 80068c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80068c2:	2300      	movs	r3, #0
 80068c4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80068ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d10a      	bne.n	80068e6 <xQueueGenericSend+0x32>
	__asm volatile
 80068d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d4:	f383 8811 	msr	BASEPRI, r3
 80068d8:	f3bf 8f6f 	isb	sy
 80068dc:	f3bf 8f4f 	dsb	sy
 80068e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80068e2:	bf00      	nop
 80068e4:	e7fe      	b.n	80068e4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d103      	bne.n	80068f4 <xQueueGenericSend+0x40>
 80068ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d101      	bne.n	80068f8 <xQueueGenericSend+0x44>
 80068f4:	2301      	movs	r3, #1
 80068f6:	e000      	b.n	80068fa <xQueueGenericSend+0x46>
 80068f8:	2300      	movs	r3, #0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10a      	bne.n	8006914 <xQueueGenericSend+0x60>
	__asm volatile
 80068fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006902:	f383 8811 	msr	BASEPRI, r3
 8006906:	f3bf 8f6f 	isb	sy
 800690a:	f3bf 8f4f 	dsb	sy
 800690e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006910:	bf00      	nop
 8006912:	e7fe      	b.n	8006912 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	2b02      	cmp	r3, #2
 8006918:	d103      	bne.n	8006922 <xQueueGenericSend+0x6e>
 800691a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800691c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800691e:	2b01      	cmp	r3, #1
 8006920:	d101      	bne.n	8006926 <xQueueGenericSend+0x72>
 8006922:	2301      	movs	r3, #1
 8006924:	e000      	b.n	8006928 <xQueueGenericSend+0x74>
 8006926:	2300      	movs	r3, #0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d10a      	bne.n	8006942 <xQueueGenericSend+0x8e>
	__asm volatile
 800692c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006930:	f383 8811 	msr	BASEPRI, r3
 8006934:	f3bf 8f6f 	isb	sy
 8006938:	f3bf 8f4f 	dsb	sy
 800693c:	623b      	str	r3, [r7, #32]
}
 800693e:	bf00      	nop
 8006940:	e7fe      	b.n	8006940 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006942:	f001 f9bd 	bl	8007cc0 <xTaskGetSchedulerState>
 8006946:	4603      	mov	r3, r0
 8006948:	2b00      	cmp	r3, #0
 800694a:	d102      	bne.n	8006952 <xQueueGenericSend+0x9e>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d101      	bne.n	8006956 <xQueueGenericSend+0xa2>
 8006952:	2301      	movs	r3, #1
 8006954:	e000      	b.n	8006958 <xQueueGenericSend+0xa4>
 8006956:	2300      	movs	r3, #0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d10a      	bne.n	8006972 <xQueueGenericSend+0xbe>
	__asm volatile
 800695c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006960:	f383 8811 	msr	BASEPRI, r3
 8006964:	f3bf 8f6f 	isb	sy
 8006968:	f3bf 8f4f 	dsb	sy
 800696c:	61fb      	str	r3, [r7, #28]
}
 800696e:	bf00      	nop
 8006970:	e7fe      	b.n	8006970 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006972:	f001 feff 	bl	8008774 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006978:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800697a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800697c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800697e:	429a      	cmp	r2, r3
 8006980:	d302      	bcc.n	8006988 <xQueueGenericSend+0xd4>
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	2b02      	cmp	r3, #2
 8006986:	d129      	bne.n	80069dc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006988:	683a      	ldr	r2, [r7, #0]
 800698a:	68b9      	ldr	r1, [r7, #8]
 800698c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800698e:	f000 fa0b 	bl	8006da8 <prvCopyDataToQueue>
 8006992:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006998:	2b00      	cmp	r3, #0
 800699a:	d010      	beq.n	80069be <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800699c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800699e:	3324      	adds	r3, #36	; 0x24
 80069a0:	4618      	mov	r0, r3
 80069a2:	f000 ffcf 	bl	8007944 <xTaskRemoveFromEventList>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d013      	beq.n	80069d4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80069ac:	4b3f      	ldr	r3, [pc, #252]	; (8006aac <xQueueGenericSend+0x1f8>)
 80069ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069b2:	601a      	str	r2, [r3, #0]
 80069b4:	f3bf 8f4f 	dsb	sy
 80069b8:	f3bf 8f6f 	isb	sy
 80069bc:	e00a      	b.n	80069d4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80069be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d007      	beq.n	80069d4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80069c4:	4b39      	ldr	r3, [pc, #228]	; (8006aac <xQueueGenericSend+0x1f8>)
 80069c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069ca:	601a      	str	r2, [r3, #0]
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80069d4:	f001 fefe 	bl	80087d4 <vPortExitCritical>
				return pdPASS;
 80069d8:	2301      	movs	r3, #1
 80069da:	e063      	b.n	8006aa4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d103      	bne.n	80069ea <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80069e2:	f001 fef7 	bl	80087d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80069e6:	2300      	movs	r3, #0
 80069e8:	e05c      	b.n	8006aa4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80069ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d106      	bne.n	80069fe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80069f0:	f107 0314 	add.w	r3, r7, #20
 80069f4:	4618      	mov	r0, r3
 80069f6:	f001 f809 	bl	8007a0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80069fa:	2301      	movs	r3, #1
 80069fc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80069fe:	f001 fee9 	bl	80087d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006a02:	f000 fd7b 	bl	80074fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006a06:	f001 feb5 	bl	8008774 <vPortEnterCritical>
 8006a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a10:	b25b      	sxtb	r3, r3
 8006a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a16:	d103      	bne.n	8006a20 <xQueueGenericSend+0x16c>
 8006a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006a26:	b25b      	sxtb	r3, r3
 8006a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a2c:	d103      	bne.n	8006a36 <xQueueGenericSend+0x182>
 8006a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a30:	2200      	movs	r2, #0
 8006a32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a36:	f001 fecd 	bl	80087d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006a3a:	1d3a      	adds	r2, r7, #4
 8006a3c:	f107 0314 	add.w	r3, r7, #20
 8006a40:	4611      	mov	r1, r2
 8006a42:	4618      	mov	r0, r3
 8006a44:	f000 fff8 	bl	8007a38 <xTaskCheckForTimeOut>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d124      	bne.n	8006a98 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006a4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a50:	f000 faa2 	bl	8006f98 <prvIsQueueFull>
 8006a54:	4603      	mov	r3, r0
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d018      	beq.n	8006a8c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a5c:	3310      	adds	r3, #16
 8006a5e:	687a      	ldr	r2, [r7, #4]
 8006a60:	4611      	mov	r1, r2
 8006a62:	4618      	mov	r0, r3
 8006a64:	f000 ff1e 	bl	80078a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006a68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a6a:	f000 fa2d 	bl	8006ec8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006a6e:	f000 fd53 	bl	8007518 <xTaskResumeAll>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	f47f af7c 	bne.w	8006972 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006a7a:	4b0c      	ldr	r3, [pc, #48]	; (8006aac <xQueueGenericSend+0x1f8>)
 8006a7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a80:	601a      	str	r2, [r3, #0]
 8006a82:	f3bf 8f4f 	dsb	sy
 8006a86:	f3bf 8f6f 	isb	sy
 8006a8a:	e772      	b.n	8006972 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006a8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a8e:	f000 fa1b 	bl	8006ec8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006a92:	f000 fd41 	bl	8007518 <xTaskResumeAll>
 8006a96:	e76c      	b.n	8006972 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006a98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a9a:	f000 fa15 	bl	8006ec8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006a9e:	f000 fd3b 	bl	8007518 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006aa2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3738      	adds	r7, #56	; 0x38
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}
 8006aac:	e000ed04 	.word	0xe000ed04

08006ab0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b090      	sub	sp, #64	; 0x40
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	607a      	str	r2, [r7, #4]
 8006abc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d10a      	bne.n	8006ade <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006acc:	f383 8811 	msr	BASEPRI, r3
 8006ad0:	f3bf 8f6f 	isb	sy
 8006ad4:	f3bf 8f4f 	dsb	sy
 8006ad8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006ada:	bf00      	nop
 8006adc:	e7fe      	b.n	8006adc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d103      	bne.n	8006aec <xQueueGenericSendFromISR+0x3c>
 8006ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d101      	bne.n	8006af0 <xQueueGenericSendFromISR+0x40>
 8006aec:	2301      	movs	r3, #1
 8006aee:	e000      	b.n	8006af2 <xQueueGenericSendFromISR+0x42>
 8006af0:	2300      	movs	r3, #0
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d10a      	bne.n	8006b0c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006afa:	f383 8811 	msr	BASEPRI, r3
 8006afe:	f3bf 8f6f 	isb	sy
 8006b02:	f3bf 8f4f 	dsb	sy
 8006b06:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006b08:	bf00      	nop
 8006b0a:	e7fe      	b.n	8006b0a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	2b02      	cmp	r3, #2
 8006b10:	d103      	bne.n	8006b1a <xQueueGenericSendFromISR+0x6a>
 8006b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d101      	bne.n	8006b1e <xQueueGenericSendFromISR+0x6e>
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e000      	b.n	8006b20 <xQueueGenericSendFromISR+0x70>
 8006b1e:	2300      	movs	r3, #0
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d10a      	bne.n	8006b3a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b28:	f383 8811 	msr	BASEPRI, r3
 8006b2c:	f3bf 8f6f 	isb	sy
 8006b30:	f3bf 8f4f 	dsb	sy
 8006b34:	623b      	str	r3, [r7, #32]
}
 8006b36:	bf00      	nop
 8006b38:	e7fe      	b.n	8006b38 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006b3a:	f001 fefd 	bl	8008938 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006b3e:	f3ef 8211 	mrs	r2, BASEPRI
 8006b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b46:	f383 8811 	msr	BASEPRI, r3
 8006b4a:	f3bf 8f6f 	isb	sy
 8006b4e:	f3bf 8f4f 	dsb	sy
 8006b52:	61fa      	str	r2, [r7, #28]
 8006b54:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006b56:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006b58:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b62:	429a      	cmp	r2, r3
 8006b64:	d302      	bcc.n	8006b6c <xQueueGenericSendFromISR+0xbc>
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	d12f      	bne.n	8006bcc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006b7c:	683a      	ldr	r2, [r7, #0]
 8006b7e:	68b9      	ldr	r1, [r7, #8]
 8006b80:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006b82:	f000 f911 	bl	8006da8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006b86:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b8e:	d112      	bne.n	8006bb6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d016      	beq.n	8006bc6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b9a:	3324      	adds	r3, #36	; 0x24
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f000 fed1 	bl	8007944 <xTaskRemoveFromEventList>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d00e      	beq.n	8006bc6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d00b      	beq.n	8006bc6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	601a      	str	r2, [r3, #0]
 8006bb4:	e007      	b.n	8006bc6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006bb6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006bba:	3301      	adds	r3, #1
 8006bbc:	b2db      	uxtb	r3, r3
 8006bbe:	b25a      	sxtb	r2, r3
 8006bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006bca:	e001      	b.n	8006bd0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006bd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bd2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006bda:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006bdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3740      	adds	r7, #64	; 0x40
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}
	...

08006be8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b08c      	sub	sp, #48	; 0x30
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d10a      	bne.n	8006c18 <xQueueReceive+0x30>
	__asm volatile
 8006c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c06:	f383 8811 	msr	BASEPRI, r3
 8006c0a:	f3bf 8f6f 	isb	sy
 8006c0e:	f3bf 8f4f 	dsb	sy
 8006c12:	623b      	str	r3, [r7, #32]
}
 8006c14:	bf00      	nop
 8006c16:	e7fe      	b.n	8006c16 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d103      	bne.n	8006c26 <xQueueReceive+0x3e>
 8006c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d101      	bne.n	8006c2a <xQueueReceive+0x42>
 8006c26:	2301      	movs	r3, #1
 8006c28:	e000      	b.n	8006c2c <xQueueReceive+0x44>
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d10a      	bne.n	8006c46 <xQueueReceive+0x5e>
	__asm volatile
 8006c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c34:	f383 8811 	msr	BASEPRI, r3
 8006c38:	f3bf 8f6f 	isb	sy
 8006c3c:	f3bf 8f4f 	dsb	sy
 8006c40:	61fb      	str	r3, [r7, #28]
}
 8006c42:	bf00      	nop
 8006c44:	e7fe      	b.n	8006c44 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c46:	f001 f83b 	bl	8007cc0 <xTaskGetSchedulerState>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d102      	bne.n	8006c56 <xQueueReceive+0x6e>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d101      	bne.n	8006c5a <xQueueReceive+0x72>
 8006c56:	2301      	movs	r3, #1
 8006c58:	e000      	b.n	8006c5c <xQueueReceive+0x74>
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d10a      	bne.n	8006c76 <xQueueReceive+0x8e>
	__asm volatile
 8006c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c64:	f383 8811 	msr	BASEPRI, r3
 8006c68:	f3bf 8f6f 	isb	sy
 8006c6c:	f3bf 8f4f 	dsb	sy
 8006c70:	61bb      	str	r3, [r7, #24]
}
 8006c72:	bf00      	nop
 8006c74:	e7fe      	b.n	8006c74 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006c76:	f001 fd7d 	bl	8008774 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c7e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d01f      	beq.n	8006cc6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006c86:	68b9      	ldr	r1, [r7, #8]
 8006c88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c8a:	f000 f8f7 	bl	8006e7c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c90:	1e5a      	subs	r2, r3, #1
 8006c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c94:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c98:	691b      	ldr	r3, [r3, #16]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d00f      	beq.n	8006cbe <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca0:	3310      	adds	r3, #16
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f000 fe4e 	bl	8007944 <xTaskRemoveFromEventList>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d007      	beq.n	8006cbe <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006cae:	4b3d      	ldr	r3, [pc, #244]	; (8006da4 <xQueueReceive+0x1bc>)
 8006cb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cb4:	601a      	str	r2, [r3, #0]
 8006cb6:	f3bf 8f4f 	dsb	sy
 8006cba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006cbe:	f001 fd89 	bl	80087d4 <vPortExitCritical>
				return pdPASS;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e069      	b.n	8006d9a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d103      	bne.n	8006cd4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006ccc:	f001 fd82 	bl	80087d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	e062      	b.n	8006d9a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d106      	bne.n	8006ce8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006cda:	f107 0310 	add.w	r3, r7, #16
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f000 fe94 	bl	8007a0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ce8:	f001 fd74 	bl	80087d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006cec:	f000 fc06 	bl	80074fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006cf0:	f001 fd40 	bl	8008774 <vPortEnterCritical>
 8006cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006cfa:	b25b      	sxtb	r3, r3
 8006cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d00:	d103      	bne.n	8006d0a <xQueueReceive+0x122>
 8006d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d04:	2200      	movs	r2, #0
 8006d06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d0c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d10:	b25b      	sxtb	r3, r3
 8006d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d16:	d103      	bne.n	8006d20 <xQueueReceive+0x138>
 8006d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d20:	f001 fd58 	bl	80087d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d24:	1d3a      	adds	r2, r7, #4
 8006d26:	f107 0310 	add.w	r3, r7, #16
 8006d2a:	4611      	mov	r1, r2
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f000 fe83 	bl	8007a38 <xTaskCheckForTimeOut>
 8006d32:	4603      	mov	r3, r0
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d123      	bne.n	8006d80 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d3a:	f000 f917 	bl	8006f6c <prvIsQueueEmpty>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d017      	beq.n	8006d74 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d46:	3324      	adds	r3, #36	; 0x24
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	4611      	mov	r1, r2
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f000 fda9 	bl	80078a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006d52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d54:	f000 f8b8 	bl	8006ec8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006d58:	f000 fbde 	bl	8007518 <xTaskResumeAll>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d189      	bne.n	8006c76 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006d62:	4b10      	ldr	r3, [pc, #64]	; (8006da4 <xQueueReceive+0x1bc>)
 8006d64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d68:	601a      	str	r2, [r3, #0]
 8006d6a:	f3bf 8f4f 	dsb	sy
 8006d6e:	f3bf 8f6f 	isb	sy
 8006d72:	e780      	b.n	8006c76 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006d74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d76:	f000 f8a7 	bl	8006ec8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006d7a:	f000 fbcd 	bl	8007518 <xTaskResumeAll>
 8006d7e:	e77a      	b.n	8006c76 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006d80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d82:	f000 f8a1 	bl	8006ec8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d86:	f000 fbc7 	bl	8007518 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d8c:	f000 f8ee 	bl	8006f6c <prvIsQueueEmpty>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	f43f af6f 	beq.w	8006c76 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006d98:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3730      	adds	r7, #48	; 0x30
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	e000ed04 	.word	0xe000ed04

08006da8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b086      	sub	sp, #24
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	60f8      	str	r0, [r7, #12]
 8006db0:	60b9      	str	r1, [r7, #8]
 8006db2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006db4:	2300      	movs	r3, #0
 8006db6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dbc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d10d      	bne.n	8006de2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d14d      	bne.n	8006e6a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f000 ff92 	bl	8007cfc <xTaskPriorityDisinherit>
 8006dd8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	609a      	str	r2, [r3, #8]
 8006de0:	e043      	b.n	8006e6a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d119      	bne.n	8006e1c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6858      	ldr	r0, [r3, #4]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006df0:	461a      	mov	r2, r3
 8006df2:	68b9      	ldr	r1, [r7, #8]
 8006df4:	f001 fffc 	bl	8008df0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	685a      	ldr	r2, [r3, #4]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e00:	441a      	add	r2, r3
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	685a      	ldr	r2, [r3, #4]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d32b      	bcc.n	8006e6a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	605a      	str	r2, [r3, #4]
 8006e1a:	e026      	b.n	8006e6a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	68d8      	ldr	r0, [r3, #12]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e24:	461a      	mov	r2, r3
 8006e26:	68b9      	ldr	r1, [r7, #8]
 8006e28:	f001 ffe2 	bl	8008df0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	68da      	ldr	r2, [r3, #12]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e34:	425b      	negs	r3, r3
 8006e36:	441a      	add	r2, r3
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	68da      	ldr	r2, [r3, #12]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d207      	bcs.n	8006e58 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	689a      	ldr	r2, [r3, #8]
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e50:	425b      	negs	r3, r3
 8006e52:	441a      	add	r2, r3
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2b02      	cmp	r3, #2
 8006e5c:	d105      	bne.n	8006e6a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d002      	beq.n	8006e6a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	3b01      	subs	r3, #1
 8006e68:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	1c5a      	adds	r2, r3, #1
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006e72:	697b      	ldr	r3, [r7, #20]
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3718      	adds	r7, #24
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}

08006e7c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b082      	sub	sp, #8
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d018      	beq.n	8006ec0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	68da      	ldr	r2, [r3, #12]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e96:	441a      	add	r2, r3
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	68da      	ldr	r2, [r3, #12]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	689b      	ldr	r3, [r3, #8]
 8006ea4:	429a      	cmp	r2, r3
 8006ea6:	d303      	bcc.n	8006eb0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	68d9      	ldr	r1, [r3, #12]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb8:	461a      	mov	r2, r3
 8006eba:	6838      	ldr	r0, [r7, #0]
 8006ebc:	f001 ff98 	bl	8008df0 <memcpy>
	}
}
 8006ec0:	bf00      	nop
 8006ec2:	3708      	adds	r7, #8
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}

08006ec8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b084      	sub	sp, #16
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006ed0:	f001 fc50 	bl	8008774 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006eda:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006edc:	e011      	b.n	8006f02 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d012      	beq.n	8006f0c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	3324      	adds	r3, #36	; 0x24
 8006eea:	4618      	mov	r0, r3
 8006eec:	f000 fd2a 	bl	8007944 <xTaskRemoveFromEventList>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d001      	beq.n	8006efa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006ef6:	f000 fe01 	bl	8007afc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006efa:	7bfb      	ldrb	r3, [r7, #15]
 8006efc:	3b01      	subs	r3, #1
 8006efe:	b2db      	uxtb	r3, r3
 8006f00:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	dce9      	bgt.n	8006ede <prvUnlockQueue+0x16>
 8006f0a:	e000      	b.n	8006f0e <prvUnlockQueue+0x46>
					break;
 8006f0c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	22ff      	movs	r2, #255	; 0xff
 8006f12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006f16:	f001 fc5d 	bl	80087d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006f1a:	f001 fc2b 	bl	8008774 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f24:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f26:	e011      	b.n	8006f4c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	691b      	ldr	r3, [r3, #16]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d012      	beq.n	8006f56 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	3310      	adds	r3, #16
 8006f34:	4618      	mov	r0, r3
 8006f36:	f000 fd05 	bl	8007944 <xTaskRemoveFromEventList>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d001      	beq.n	8006f44 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006f40:	f000 fddc 	bl	8007afc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006f44:	7bbb      	ldrb	r3, [r7, #14]
 8006f46:	3b01      	subs	r3, #1
 8006f48:	b2db      	uxtb	r3, r3
 8006f4a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	dce9      	bgt.n	8006f28 <prvUnlockQueue+0x60>
 8006f54:	e000      	b.n	8006f58 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006f56:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	22ff      	movs	r2, #255	; 0xff
 8006f5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006f60:	f001 fc38 	bl	80087d4 <vPortExitCritical>
}
 8006f64:	bf00      	nop
 8006f66:	3710      	adds	r7, #16
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}

08006f6c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b084      	sub	sp, #16
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006f74:	f001 fbfe 	bl	8008774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d102      	bne.n	8006f86 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006f80:	2301      	movs	r3, #1
 8006f82:	60fb      	str	r3, [r7, #12]
 8006f84:	e001      	b.n	8006f8a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006f86:	2300      	movs	r3, #0
 8006f88:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006f8a:	f001 fc23 	bl	80087d4 <vPortExitCritical>

	return xReturn;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3710      	adds	r7, #16
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}

08006f98 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b084      	sub	sp, #16
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006fa0:	f001 fbe8 	bl	8008774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d102      	bne.n	8006fb6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	60fb      	str	r3, [r7, #12]
 8006fb4:	e001      	b.n	8006fba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006fba:	f001 fc0b 	bl	80087d4 <vPortExitCritical>

	return xReturn;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3710      	adds	r7, #16
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006fc8:	b480      	push	{r7}
 8006fca:	b085      	sub	sp, #20
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
 8006fd0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	60fb      	str	r3, [r7, #12]
 8006fd6:	e014      	b.n	8007002 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006fd8:	4a0f      	ldr	r2, [pc, #60]	; (8007018 <vQueueAddToRegistry+0x50>)
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d10b      	bne.n	8006ffc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006fe4:	490c      	ldr	r1, [pc, #48]	; (8007018 <vQueueAddToRegistry+0x50>)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	683a      	ldr	r2, [r7, #0]
 8006fea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006fee:	4a0a      	ldr	r2, [pc, #40]	; (8007018 <vQueueAddToRegistry+0x50>)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	00db      	lsls	r3, r3, #3
 8006ff4:	4413      	add	r3, r2
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006ffa:	e006      	b.n	800700a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	3301      	adds	r3, #1
 8007000:	60fb      	str	r3, [r7, #12]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2b07      	cmp	r3, #7
 8007006:	d9e7      	bls.n	8006fd8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007008:	bf00      	nop
 800700a:	bf00      	nop
 800700c:	3714      	adds	r7, #20
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	20002474 	.word	0x20002474

0800701c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800701c:	b580      	push	{r7, lr}
 800701e:	b086      	sub	sp, #24
 8007020:	af00      	add	r7, sp, #0
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	60b9      	str	r1, [r7, #8]
 8007026:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800702c:	f001 fba2 	bl	8008774 <vPortEnterCritical>
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007036:	b25b      	sxtb	r3, r3
 8007038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800703c:	d103      	bne.n	8007046 <vQueueWaitForMessageRestricted+0x2a>
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	2200      	movs	r2, #0
 8007042:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800704c:	b25b      	sxtb	r3, r3
 800704e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007052:	d103      	bne.n	800705c <vQueueWaitForMessageRestricted+0x40>
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	2200      	movs	r2, #0
 8007058:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800705c:	f001 fbba 	bl	80087d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007064:	2b00      	cmp	r3, #0
 8007066:	d106      	bne.n	8007076 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	3324      	adds	r3, #36	; 0x24
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	68b9      	ldr	r1, [r7, #8]
 8007070:	4618      	mov	r0, r3
 8007072:	f000 fc3b 	bl	80078ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007076:	6978      	ldr	r0, [r7, #20]
 8007078:	f7ff ff26 	bl	8006ec8 <prvUnlockQueue>
	}
 800707c:	bf00      	nop
 800707e:	3718      	adds	r7, #24
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007084:	b580      	push	{r7, lr}
 8007086:	b08e      	sub	sp, #56	; 0x38
 8007088:	af04      	add	r7, sp, #16
 800708a:	60f8      	str	r0, [r7, #12]
 800708c:	60b9      	str	r1, [r7, #8]
 800708e:	607a      	str	r2, [r7, #4]
 8007090:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007092:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007094:	2b00      	cmp	r3, #0
 8007096:	d10a      	bne.n	80070ae <xTaskCreateStatic+0x2a>
	__asm volatile
 8007098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800709c:	f383 8811 	msr	BASEPRI, r3
 80070a0:	f3bf 8f6f 	isb	sy
 80070a4:	f3bf 8f4f 	dsb	sy
 80070a8:	623b      	str	r3, [r7, #32]
}
 80070aa:	bf00      	nop
 80070ac:	e7fe      	b.n	80070ac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80070ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d10a      	bne.n	80070ca <xTaskCreateStatic+0x46>
	__asm volatile
 80070b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b8:	f383 8811 	msr	BASEPRI, r3
 80070bc:	f3bf 8f6f 	isb	sy
 80070c0:	f3bf 8f4f 	dsb	sy
 80070c4:	61fb      	str	r3, [r7, #28]
}
 80070c6:	bf00      	nop
 80070c8:	e7fe      	b.n	80070c8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80070ca:	235c      	movs	r3, #92	; 0x5c
 80070cc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	2b5c      	cmp	r3, #92	; 0x5c
 80070d2:	d00a      	beq.n	80070ea <xTaskCreateStatic+0x66>
	__asm volatile
 80070d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d8:	f383 8811 	msr	BASEPRI, r3
 80070dc:	f3bf 8f6f 	isb	sy
 80070e0:	f3bf 8f4f 	dsb	sy
 80070e4:	61bb      	str	r3, [r7, #24]
}
 80070e6:	bf00      	nop
 80070e8:	e7fe      	b.n	80070e8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80070ea:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80070ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d01e      	beq.n	8007130 <xTaskCreateStatic+0xac>
 80070f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d01b      	beq.n	8007130 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80070f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070fa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80070fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007100:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007104:	2202      	movs	r2, #2
 8007106:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800710a:	2300      	movs	r3, #0
 800710c:	9303      	str	r3, [sp, #12]
 800710e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007110:	9302      	str	r3, [sp, #8]
 8007112:	f107 0314 	add.w	r3, r7, #20
 8007116:	9301      	str	r3, [sp, #4]
 8007118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800711a:	9300      	str	r3, [sp, #0]
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	68b9      	ldr	r1, [r7, #8]
 8007122:	68f8      	ldr	r0, [r7, #12]
 8007124:	f000 f850 	bl	80071c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007128:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800712a:	f000 f8dd 	bl	80072e8 <prvAddNewTaskToReadyList>
 800712e:	e001      	b.n	8007134 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007130:	2300      	movs	r3, #0
 8007132:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007134:	697b      	ldr	r3, [r7, #20]
	}
 8007136:	4618      	mov	r0, r3
 8007138:	3728      	adds	r7, #40	; 0x28
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}

0800713e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800713e:	b580      	push	{r7, lr}
 8007140:	b08c      	sub	sp, #48	; 0x30
 8007142:	af04      	add	r7, sp, #16
 8007144:	60f8      	str	r0, [r7, #12]
 8007146:	60b9      	str	r1, [r7, #8]
 8007148:	603b      	str	r3, [r7, #0]
 800714a:	4613      	mov	r3, r2
 800714c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800714e:	88fb      	ldrh	r3, [r7, #6]
 8007150:	009b      	lsls	r3, r3, #2
 8007152:	4618      	mov	r0, r3
 8007154:	f001 fc30 	bl	80089b8 <pvPortMalloc>
 8007158:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d00e      	beq.n	800717e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007160:	205c      	movs	r0, #92	; 0x5c
 8007162:	f001 fc29 	bl	80089b8 <pvPortMalloc>
 8007166:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d003      	beq.n	8007176 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	697a      	ldr	r2, [r7, #20]
 8007172:	631a      	str	r2, [r3, #48]	; 0x30
 8007174:	e005      	b.n	8007182 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007176:	6978      	ldr	r0, [r7, #20]
 8007178:	f001 fcea 	bl	8008b50 <vPortFree>
 800717c:	e001      	b.n	8007182 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800717e:	2300      	movs	r3, #0
 8007180:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007182:	69fb      	ldr	r3, [r7, #28]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d017      	beq.n	80071b8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007188:	69fb      	ldr	r3, [r7, #28]
 800718a:	2200      	movs	r2, #0
 800718c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007190:	88fa      	ldrh	r2, [r7, #6]
 8007192:	2300      	movs	r3, #0
 8007194:	9303      	str	r3, [sp, #12]
 8007196:	69fb      	ldr	r3, [r7, #28]
 8007198:	9302      	str	r3, [sp, #8]
 800719a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800719c:	9301      	str	r3, [sp, #4]
 800719e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071a0:	9300      	str	r3, [sp, #0]
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	68b9      	ldr	r1, [r7, #8]
 80071a6:	68f8      	ldr	r0, [r7, #12]
 80071a8:	f000 f80e 	bl	80071c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80071ac:	69f8      	ldr	r0, [r7, #28]
 80071ae:	f000 f89b 	bl	80072e8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80071b2:	2301      	movs	r3, #1
 80071b4:	61bb      	str	r3, [r7, #24]
 80071b6:	e002      	b.n	80071be <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80071b8:	f04f 33ff 	mov.w	r3, #4294967295
 80071bc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80071be:	69bb      	ldr	r3, [r7, #24]
	}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3720      	adds	r7, #32
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b088      	sub	sp, #32
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	607a      	str	r2, [r7, #4]
 80071d4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80071d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	009b      	lsls	r3, r3, #2
 80071de:	461a      	mov	r2, r3
 80071e0:	21a5      	movs	r1, #165	; 0xa5
 80071e2:	f001 fe13 	bl	8008e0c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80071e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80071f0:	3b01      	subs	r3, #1
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	4413      	add	r3, r2
 80071f6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80071f8:	69bb      	ldr	r3, [r7, #24]
 80071fa:	f023 0307 	bic.w	r3, r3, #7
 80071fe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007200:	69bb      	ldr	r3, [r7, #24]
 8007202:	f003 0307 	and.w	r3, r3, #7
 8007206:	2b00      	cmp	r3, #0
 8007208:	d00a      	beq.n	8007220 <prvInitialiseNewTask+0x58>
	__asm volatile
 800720a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800720e:	f383 8811 	msr	BASEPRI, r3
 8007212:	f3bf 8f6f 	isb	sy
 8007216:	f3bf 8f4f 	dsb	sy
 800721a:	617b      	str	r3, [r7, #20]
}
 800721c:	bf00      	nop
 800721e:	e7fe      	b.n	800721e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d01f      	beq.n	8007266 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007226:	2300      	movs	r3, #0
 8007228:	61fb      	str	r3, [r7, #28]
 800722a:	e012      	b.n	8007252 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800722c:	68ba      	ldr	r2, [r7, #8]
 800722e:	69fb      	ldr	r3, [r7, #28]
 8007230:	4413      	add	r3, r2
 8007232:	7819      	ldrb	r1, [r3, #0]
 8007234:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007236:	69fb      	ldr	r3, [r7, #28]
 8007238:	4413      	add	r3, r2
 800723a:	3334      	adds	r3, #52	; 0x34
 800723c:	460a      	mov	r2, r1
 800723e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007240:	68ba      	ldr	r2, [r7, #8]
 8007242:	69fb      	ldr	r3, [r7, #28]
 8007244:	4413      	add	r3, r2
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d006      	beq.n	800725a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800724c:	69fb      	ldr	r3, [r7, #28]
 800724e:	3301      	adds	r3, #1
 8007250:	61fb      	str	r3, [r7, #28]
 8007252:	69fb      	ldr	r3, [r7, #28]
 8007254:	2b0f      	cmp	r3, #15
 8007256:	d9e9      	bls.n	800722c <prvInitialiseNewTask+0x64>
 8007258:	e000      	b.n	800725c <prvInitialiseNewTask+0x94>
			{
				break;
 800725a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800725c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800725e:	2200      	movs	r2, #0
 8007260:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007264:	e003      	b.n	800726e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007268:	2200      	movs	r2, #0
 800726a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800726e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007270:	2b37      	cmp	r3, #55	; 0x37
 8007272:	d901      	bls.n	8007278 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007274:	2337      	movs	r3, #55	; 0x37
 8007276:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800727a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800727c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800727e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007280:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007282:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007286:	2200      	movs	r2, #0
 8007288:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800728a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800728c:	3304      	adds	r3, #4
 800728e:	4618      	mov	r0, r3
 8007290:	f7ff f93e 	bl	8006510 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007296:	3318      	adds	r3, #24
 8007298:	4618      	mov	r0, r3
 800729a:	f7ff f939 	bl	8006510 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800729e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072a2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072a6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80072aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ac:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80072ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072b2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80072b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072b6:	2200      	movs	r2, #0
 80072b8:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80072ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072bc:	2200      	movs	r2, #0
 80072be:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80072c2:	683a      	ldr	r2, [r7, #0]
 80072c4:	68f9      	ldr	r1, [r7, #12]
 80072c6:	69b8      	ldr	r0, [r7, #24]
 80072c8:	f001 f928 	bl	800851c <pxPortInitialiseStack>
 80072cc:	4602      	mov	r2, r0
 80072ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072d0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80072d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d002      	beq.n	80072de <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80072d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80072de:	bf00      	nop
 80072e0:	3720      	adds	r7, #32
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
	...

080072e8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80072f0:	f001 fa40 	bl	8008774 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80072f4:	4b2d      	ldr	r3, [pc, #180]	; (80073ac <prvAddNewTaskToReadyList+0xc4>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	3301      	adds	r3, #1
 80072fa:	4a2c      	ldr	r2, [pc, #176]	; (80073ac <prvAddNewTaskToReadyList+0xc4>)
 80072fc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80072fe:	4b2c      	ldr	r3, [pc, #176]	; (80073b0 <prvAddNewTaskToReadyList+0xc8>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d109      	bne.n	800731a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007306:	4a2a      	ldr	r2, [pc, #168]	; (80073b0 <prvAddNewTaskToReadyList+0xc8>)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800730c:	4b27      	ldr	r3, [pc, #156]	; (80073ac <prvAddNewTaskToReadyList+0xc4>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	2b01      	cmp	r3, #1
 8007312:	d110      	bne.n	8007336 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007314:	f000 fc16 	bl	8007b44 <prvInitialiseTaskLists>
 8007318:	e00d      	b.n	8007336 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800731a:	4b26      	ldr	r3, [pc, #152]	; (80073b4 <prvAddNewTaskToReadyList+0xcc>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d109      	bne.n	8007336 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007322:	4b23      	ldr	r3, [pc, #140]	; (80073b0 <prvAddNewTaskToReadyList+0xc8>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800732c:	429a      	cmp	r2, r3
 800732e:	d802      	bhi.n	8007336 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007330:	4a1f      	ldr	r2, [pc, #124]	; (80073b0 <prvAddNewTaskToReadyList+0xc8>)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007336:	4b20      	ldr	r3, [pc, #128]	; (80073b8 <prvAddNewTaskToReadyList+0xd0>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	3301      	adds	r3, #1
 800733c:	4a1e      	ldr	r2, [pc, #120]	; (80073b8 <prvAddNewTaskToReadyList+0xd0>)
 800733e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007340:	4b1d      	ldr	r3, [pc, #116]	; (80073b8 <prvAddNewTaskToReadyList+0xd0>)
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800734c:	4b1b      	ldr	r3, [pc, #108]	; (80073bc <prvAddNewTaskToReadyList+0xd4>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	429a      	cmp	r2, r3
 8007352:	d903      	bls.n	800735c <prvAddNewTaskToReadyList+0x74>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007358:	4a18      	ldr	r2, [pc, #96]	; (80073bc <prvAddNewTaskToReadyList+0xd4>)
 800735a:	6013      	str	r3, [r2, #0]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007360:	4613      	mov	r3, r2
 8007362:	009b      	lsls	r3, r3, #2
 8007364:	4413      	add	r3, r2
 8007366:	009b      	lsls	r3, r3, #2
 8007368:	4a15      	ldr	r2, [pc, #84]	; (80073c0 <prvAddNewTaskToReadyList+0xd8>)
 800736a:	441a      	add	r2, r3
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	3304      	adds	r3, #4
 8007370:	4619      	mov	r1, r3
 8007372:	4610      	mov	r0, r2
 8007374:	f7ff f8d9 	bl	800652a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007378:	f001 fa2c 	bl	80087d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800737c:	4b0d      	ldr	r3, [pc, #52]	; (80073b4 <prvAddNewTaskToReadyList+0xcc>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d00e      	beq.n	80073a2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007384:	4b0a      	ldr	r3, [pc, #40]	; (80073b0 <prvAddNewTaskToReadyList+0xc8>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800738e:	429a      	cmp	r2, r3
 8007390:	d207      	bcs.n	80073a2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007392:	4b0c      	ldr	r3, [pc, #48]	; (80073c4 <prvAddNewTaskToReadyList+0xdc>)
 8007394:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007398:	601a      	str	r2, [r3, #0]
 800739a:	f3bf 8f4f 	dsb	sy
 800739e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80073a2:	bf00      	nop
 80073a4:	3708      	adds	r7, #8
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop
 80073ac:	20002988 	.word	0x20002988
 80073b0:	200024b4 	.word	0x200024b4
 80073b4:	20002994 	.word	0x20002994
 80073b8:	200029a4 	.word	0x200029a4
 80073bc:	20002990 	.word	0x20002990
 80073c0:	200024b8 	.word	0x200024b8
 80073c4:	e000ed04 	.word	0xe000ed04

080073c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80073d0:	2300      	movs	r3, #0
 80073d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d017      	beq.n	800740a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80073da:	4b13      	ldr	r3, [pc, #76]	; (8007428 <vTaskDelay+0x60>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d00a      	beq.n	80073f8 <vTaskDelay+0x30>
	__asm volatile
 80073e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073e6:	f383 8811 	msr	BASEPRI, r3
 80073ea:	f3bf 8f6f 	isb	sy
 80073ee:	f3bf 8f4f 	dsb	sy
 80073f2:	60bb      	str	r3, [r7, #8]
}
 80073f4:	bf00      	nop
 80073f6:	e7fe      	b.n	80073f6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80073f8:	f000 f880 	bl	80074fc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80073fc:	2100      	movs	r1, #0
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 fcea 	bl	8007dd8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007404:	f000 f888 	bl	8007518 <xTaskResumeAll>
 8007408:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d107      	bne.n	8007420 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007410:	4b06      	ldr	r3, [pc, #24]	; (800742c <vTaskDelay+0x64>)
 8007412:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007416:	601a      	str	r2, [r3, #0]
 8007418:	f3bf 8f4f 	dsb	sy
 800741c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007420:	bf00      	nop
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}
 8007428:	200029b0 	.word	0x200029b0
 800742c:	e000ed04 	.word	0xe000ed04

08007430 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b08a      	sub	sp, #40	; 0x28
 8007434:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007436:	2300      	movs	r3, #0
 8007438:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800743a:	2300      	movs	r3, #0
 800743c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800743e:	463a      	mov	r2, r7
 8007440:	1d39      	adds	r1, r7, #4
 8007442:	f107 0308 	add.w	r3, r7, #8
 8007446:	4618      	mov	r0, r3
 8007448:	f7ff f80e 	bl	8006468 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800744c:	6839      	ldr	r1, [r7, #0]
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	68ba      	ldr	r2, [r7, #8]
 8007452:	9202      	str	r2, [sp, #8]
 8007454:	9301      	str	r3, [sp, #4]
 8007456:	2300      	movs	r3, #0
 8007458:	9300      	str	r3, [sp, #0]
 800745a:	2300      	movs	r3, #0
 800745c:	460a      	mov	r2, r1
 800745e:	4921      	ldr	r1, [pc, #132]	; (80074e4 <vTaskStartScheduler+0xb4>)
 8007460:	4821      	ldr	r0, [pc, #132]	; (80074e8 <vTaskStartScheduler+0xb8>)
 8007462:	f7ff fe0f 	bl	8007084 <xTaskCreateStatic>
 8007466:	4603      	mov	r3, r0
 8007468:	4a20      	ldr	r2, [pc, #128]	; (80074ec <vTaskStartScheduler+0xbc>)
 800746a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800746c:	4b1f      	ldr	r3, [pc, #124]	; (80074ec <vTaskStartScheduler+0xbc>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d002      	beq.n	800747a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007474:	2301      	movs	r3, #1
 8007476:	617b      	str	r3, [r7, #20]
 8007478:	e001      	b.n	800747e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800747a:	2300      	movs	r3, #0
 800747c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	2b01      	cmp	r3, #1
 8007482:	d102      	bne.n	800748a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007484:	f000 fcfc 	bl	8007e80 <xTimerCreateTimerTask>
 8007488:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	2b01      	cmp	r3, #1
 800748e:	d116      	bne.n	80074be <vTaskStartScheduler+0x8e>
	__asm volatile
 8007490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007494:	f383 8811 	msr	BASEPRI, r3
 8007498:	f3bf 8f6f 	isb	sy
 800749c:	f3bf 8f4f 	dsb	sy
 80074a0:	613b      	str	r3, [r7, #16]
}
 80074a2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80074a4:	4b12      	ldr	r3, [pc, #72]	; (80074f0 <vTaskStartScheduler+0xc0>)
 80074a6:	f04f 32ff 	mov.w	r2, #4294967295
 80074aa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80074ac:	4b11      	ldr	r3, [pc, #68]	; (80074f4 <vTaskStartScheduler+0xc4>)
 80074ae:	2201      	movs	r2, #1
 80074b0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80074b2:	4b11      	ldr	r3, [pc, #68]	; (80074f8 <vTaskStartScheduler+0xc8>)
 80074b4:	2200      	movs	r2, #0
 80074b6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80074b8:	f001 f8ba 	bl	8008630 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80074bc:	e00e      	b.n	80074dc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074c4:	d10a      	bne.n	80074dc <vTaskStartScheduler+0xac>
	__asm volatile
 80074c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ca:	f383 8811 	msr	BASEPRI, r3
 80074ce:	f3bf 8f6f 	isb	sy
 80074d2:	f3bf 8f4f 	dsb	sy
 80074d6:	60fb      	str	r3, [r7, #12]
}
 80074d8:	bf00      	nop
 80074da:	e7fe      	b.n	80074da <vTaskStartScheduler+0xaa>
}
 80074dc:	bf00      	nop
 80074de:	3718      	adds	r7, #24
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}
 80074e4:	0800a68c 	.word	0x0800a68c
 80074e8:	08007b15 	.word	0x08007b15
 80074ec:	200029ac 	.word	0x200029ac
 80074f0:	200029a8 	.word	0x200029a8
 80074f4:	20002994 	.word	0x20002994
 80074f8:	2000298c 	.word	0x2000298c

080074fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80074fc:	b480      	push	{r7}
 80074fe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007500:	4b04      	ldr	r3, [pc, #16]	; (8007514 <vTaskSuspendAll+0x18>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	3301      	adds	r3, #1
 8007506:	4a03      	ldr	r2, [pc, #12]	; (8007514 <vTaskSuspendAll+0x18>)
 8007508:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800750a:	bf00      	nop
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr
 8007514:	200029b0 	.word	0x200029b0

08007518 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b084      	sub	sp, #16
 800751c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800751e:	2300      	movs	r3, #0
 8007520:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007522:	2300      	movs	r3, #0
 8007524:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007526:	4b42      	ldr	r3, [pc, #264]	; (8007630 <xTaskResumeAll+0x118>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d10a      	bne.n	8007544 <xTaskResumeAll+0x2c>
	__asm volatile
 800752e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007532:	f383 8811 	msr	BASEPRI, r3
 8007536:	f3bf 8f6f 	isb	sy
 800753a:	f3bf 8f4f 	dsb	sy
 800753e:	603b      	str	r3, [r7, #0]
}
 8007540:	bf00      	nop
 8007542:	e7fe      	b.n	8007542 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007544:	f001 f916 	bl	8008774 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007548:	4b39      	ldr	r3, [pc, #228]	; (8007630 <xTaskResumeAll+0x118>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	3b01      	subs	r3, #1
 800754e:	4a38      	ldr	r2, [pc, #224]	; (8007630 <xTaskResumeAll+0x118>)
 8007550:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007552:	4b37      	ldr	r3, [pc, #220]	; (8007630 <xTaskResumeAll+0x118>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d162      	bne.n	8007620 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800755a:	4b36      	ldr	r3, [pc, #216]	; (8007634 <xTaskResumeAll+0x11c>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d05e      	beq.n	8007620 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007562:	e02f      	b.n	80075c4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007564:	4b34      	ldr	r3, [pc, #208]	; (8007638 <xTaskResumeAll+0x120>)
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	3318      	adds	r3, #24
 8007570:	4618      	mov	r0, r3
 8007572:	f7ff f837 	bl	80065e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	3304      	adds	r3, #4
 800757a:	4618      	mov	r0, r3
 800757c:	f7ff f832 	bl	80065e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007584:	4b2d      	ldr	r3, [pc, #180]	; (800763c <xTaskResumeAll+0x124>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	429a      	cmp	r2, r3
 800758a:	d903      	bls.n	8007594 <xTaskResumeAll+0x7c>
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007590:	4a2a      	ldr	r2, [pc, #168]	; (800763c <xTaskResumeAll+0x124>)
 8007592:	6013      	str	r3, [r2, #0]
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007598:	4613      	mov	r3, r2
 800759a:	009b      	lsls	r3, r3, #2
 800759c:	4413      	add	r3, r2
 800759e:	009b      	lsls	r3, r3, #2
 80075a0:	4a27      	ldr	r2, [pc, #156]	; (8007640 <xTaskResumeAll+0x128>)
 80075a2:	441a      	add	r2, r3
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	3304      	adds	r3, #4
 80075a8:	4619      	mov	r1, r3
 80075aa:	4610      	mov	r0, r2
 80075ac:	f7fe ffbd 	bl	800652a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075b4:	4b23      	ldr	r3, [pc, #140]	; (8007644 <xTaskResumeAll+0x12c>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d302      	bcc.n	80075c4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80075be:	4b22      	ldr	r3, [pc, #136]	; (8007648 <xTaskResumeAll+0x130>)
 80075c0:	2201      	movs	r2, #1
 80075c2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80075c4:	4b1c      	ldr	r3, [pc, #112]	; (8007638 <xTaskResumeAll+0x120>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d1cb      	bne.n	8007564 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d001      	beq.n	80075d6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80075d2:	f000 fb55 	bl	8007c80 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80075d6:	4b1d      	ldr	r3, [pc, #116]	; (800764c <xTaskResumeAll+0x134>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d010      	beq.n	8007604 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80075e2:	f000 f847 	bl	8007674 <xTaskIncrementTick>
 80075e6:	4603      	mov	r3, r0
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d002      	beq.n	80075f2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80075ec:	4b16      	ldr	r3, [pc, #88]	; (8007648 <xTaskResumeAll+0x130>)
 80075ee:	2201      	movs	r2, #1
 80075f0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	3b01      	subs	r3, #1
 80075f6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d1f1      	bne.n	80075e2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80075fe:	4b13      	ldr	r3, [pc, #76]	; (800764c <xTaskResumeAll+0x134>)
 8007600:	2200      	movs	r2, #0
 8007602:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007604:	4b10      	ldr	r3, [pc, #64]	; (8007648 <xTaskResumeAll+0x130>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d009      	beq.n	8007620 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800760c:	2301      	movs	r3, #1
 800760e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007610:	4b0f      	ldr	r3, [pc, #60]	; (8007650 <xTaskResumeAll+0x138>)
 8007612:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007616:	601a      	str	r2, [r3, #0]
 8007618:	f3bf 8f4f 	dsb	sy
 800761c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007620:	f001 f8d8 	bl	80087d4 <vPortExitCritical>

	return xAlreadyYielded;
 8007624:	68bb      	ldr	r3, [r7, #8]
}
 8007626:	4618      	mov	r0, r3
 8007628:	3710      	adds	r7, #16
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop
 8007630:	200029b0 	.word	0x200029b0
 8007634:	20002988 	.word	0x20002988
 8007638:	20002948 	.word	0x20002948
 800763c:	20002990 	.word	0x20002990
 8007640:	200024b8 	.word	0x200024b8
 8007644:	200024b4 	.word	0x200024b4
 8007648:	2000299c 	.word	0x2000299c
 800764c:	20002998 	.word	0x20002998
 8007650:	e000ed04 	.word	0xe000ed04

08007654 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007654:	b480      	push	{r7}
 8007656:	b083      	sub	sp, #12
 8007658:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800765a:	4b05      	ldr	r3, [pc, #20]	; (8007670 <xTaskGetTickCount+0x1c>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007660:	687b      	ldr	r3, [r7, #4]
}
 8007662:	4618      	mov	r0, r3
 8007664:	370c      	adds	r7, #12
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr
 800766e:	bf00      	nop
 8007670:	2000298c 	.word	0x2000298c

08007674 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b086      	sub	sp, #24
 8007678:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800767a:	2300      	movs	r3, #0
 800767c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800767e:	4b4f      	ldr	r3, [pc, #316]	; (80077bc <xTaskIncrementTick+0x148>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	2b00      	cmp	r3, #0
 8007684:	f040 808f 	bne.w	80077a6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007688:	4b4d      	ldr	r3, [pc, #308]	; (80077c0 <xTaskIncrementTick+0x14c>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	3301      	adds	r3, #1
 800768e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007690:	4a4b      	ldr	r2, [pc, #300]	; (80077c0 <xTaskIncrementTick+0x14c>)
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d120      	bne.n	80076de <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800769c:	4b49      	ldr	r3, [pc, #292]	; (80077c4 <xTaskIncrementTick+0x150>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d00a      	beq.n	80076bc <xTaskIncrementTick+0x48>
	__asm volatile
 80076a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076aa:	f383 8811 	msr	BASEPRI, r3
 80076ae:	f3bf 8f6f 	isb	sy
 80076b2:	f3bf 8f4f 	dsb	sy
 80076b6:	603b      	str	r3, [r7, #0]
}
 80076b8:	bf00      	nop
 80076ba:	e7fe      	b.n	80076ba <xTaskIncrementTick+0x46>
 80076bc:	4b41      	ldr	r3, [pc, #260]	; (80077c4 <xTaskIncrementTick+0x150>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	60fb      	str	r3, [r7, #12]
 80076c2:	4b41      	ldr	r3, [pc, #260]	; (80077c8 <xTaskIncrementTick+0x154>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a3f      	ldr	r2, [pc, #252]	; (80077c4 <xTaskIncrementTick+0x150>)
 80076c8:	6013      	str	r3, [r2, #0]
 80076ca:	4a3f      	ldr	r2, [pc, #252]	; (80077c8 <xTaskIncrementTick+0x154>)
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	6013      	str	r3, [r2, #0]
 80076d0:	4b3e      	ldr	r3, [pc, #248]	; (80077cc <xTaskIncrementTick+0x158>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	3301      	adds	r3, #1
 80076d6:	4a3d      	ldr	r2, [pc, #244]	; (80077cc <xTaskIncrementTick+0x158>)
 80076d8:	6013      	str	r3, [r2, #0]
 80076da:	f000 fad1 	bl	8007c80 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80076de:	4b3c      	ldr	r3, [pc, #240]	; (80077d0 <xTaskIncrementTick+0x15c>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	693a      	ldr	r2, [r7, #16]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d349      	bcc.n	800777c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076e8:	4b36      	ldr	r3, [pc, #216]	; (80077c4 <xTaskIncrementTick+0x150>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d104      	bne.n	80076fc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076f2:	4b37      	ldr	r3, [pc, #220]	; (80077d0 <xTaskIncrementTick+0x15c>)
 80076f4:	f04f 32ff 	mov.w	r2, #4294967295
 80076f8:	601a      	str	r2, [r3, #0]
					break;
 80076fa:	e03f      	b.n	800777c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076fc:	4b31      	ldr	r3, [pc, #196]	; (80077c4 <xTaskIncrementTick+0x150>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	68db      	ldr	r3, [r3, #12]
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800770c:	693a      	ldr	r2, [r7, #16]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	429a      	cmp	r2, r3
 8007712:	d203      	bcs.n	800771c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007714:	4a2e      	ldr	r2, [pc, #184]	; (80077d0 <xTaskIncrementTick+0x15c>)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800771a:	e02f      	b.n	800777c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	3304      	adds	r3, #4
 8007720:	4618      	mov	r0, r3
 8007722:	f7fe ff5f 	bl	80065e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800772a:	2b00      	cmp	r3, #0
 800772c:	d004      	beq.n	8007738 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	3318      	adds	r3, #24
 8007732:	4618      	mov	r0, r3
 8007734:	f7fe ff56 	bl	80065e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800773c:	4b25      	ldr	r3, [pc, #148]	; (80077d4 <xTaskIncrementTick+0x160>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	429a      	cmp	r2, r3
 8007742:	d903      	bls.n	800774c <xTaskIncrementTick+0xd8>
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007748:	4a22      	ldr	r2, [pc, #136]	; (80077d4 <xTaskIncrementTick+0x160>)
 800774a:	6013      	str	r3, [r2, #0]
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007750:	4613      	mov	r3, r2
 8007752:	009b      	lsls	r3, r3, #2
 8007754:	4413      	add	r3, r2
 8007756:	009b      	lsls	r3, r3, #2
 8007758:	4a1f      	ldr	r2, [pc, #124]	; (80077d8 <xTaskIncrementTick+0x164>)
 800775a:	441a      	add	r2, r3
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	3304      	adds	r3, #4
 8007760:	4619      	mov	r1, r3
 8007762:	4610      	mov	r0, r2
 8007764:	f7fe fee1 	bl	800652a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800776c:	4b1b      	ldr	r3, [pc, #108]	; (80077dc <xTaskIncrementTick+0x168>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007772:	429a      	cmp	r2, r3
 8007774:	d3b8      	bcc.n	80076e8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007776:	2301      	movs	r3, #1
 8007778:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800777a:	e7b5      	b.n	80076e8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800777c:	4b17      	ldr	r3, [pc, #92]	; (80077dc <xTaskIncrementTick+0x168>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007782:	4915      	ldr	r1, [pc, #84]	; (80077d8 <xTaskIncrementTick+0x164>)
 8007784:	4613      	mov	r3, r2
 8007786:	009b      	lsls	r3, r3, #2
 8007788:	4413      	add	r3, r2
 800778a:	009b      	lsls	r3, r3, #2
 800778c:	440b      	add	r3, r1
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	2b01      	cmp	r3, #1
 8007792:	d901      	bls.n	8007798 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007794:	2301      	movs	r3, #1
 8007796:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007798:	4b11      	ldr	r3, [pc, #68]	; (80077e0 <xTaskIncrementTick+0x16c>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d007      	beq.n	80077b0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80077a0:	2301      	movs	r3, #1
 80077a2:	617b      	str	r3, [r7, #20]
 80077a4:	e004      	b.n	80077b0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80077a6:	4b0f      	ldr	r3, [pc, #60]	; (80077e4 <xTaskIncrementTick+0x170>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	3301      	adds	r3, #1
 80077ac:	4a0d      	ldr	r2, [pc, #52]	; (80077e4 <xTaskIncrementTick+0x170>)
 80077ae:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80077b0:	697b      	ldr	r3, [r7, #20]
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3718      	adds	r7, #24
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}
 80077ba:	bf00      	nop
 80077bc:	200029b0 	.word	0x200029b0
 80077c0:	2000298c 	.word	0x2000298c
 80077c4:	20002940 	.word	0x20002940
 80077c8:	20002944 	.word	0x20002944
 80077cc:	200029a0 	.word	0x200029a0
 80077d0:	200029a8 	.word	0x200029a8
 80077d4:	20002990 	.word	0x20002990
 80077d8:	200024b8 	.word	0x200024b8
 80077dc:	200024b4 	.word	0x200024b4
 80077e0:	2000299c 	.word	0x2000299c
 80077e4:	20002998 	.word	0x20002998

080077e8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80077e8:	b480      	push	{r7}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80077ee:	4b28      	ldr	r3, [pc, #160]	; (8007890 <vTaskSwitchContext+0xa8>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d003      	beq.n	80077fe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80077f6:	4b27      	ldr	r3, [pc, #156]	; (8007894 <vTaskSwitchContext+0xac>)
 80077f8:	2201      	movs	r2, #1
 80077fa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80077fc:	e041      	b.n	8007882 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80077fe:	4b25      	ldr	r3, [pc, #148]	; (8007894 <vTaskSwitchContext+0xac>)
 8007800:	2200      	movs	r2, #0
 8007802:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007804:	4b24      	ldr	r3, [pc, #144]	; (8007898 <vTaskSwitchContext+0xb0>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	60fb      	str	r3, [r7, #12]
 800780a:	e010      	b.n	800782e <vTaskSwitchContext+0x46>
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d10a      	bne.n	8007828 <vTaskSwitchContext+0x40>
	__asm volatile
 8007812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007816:	f383 8811 	msr	BASEPRI, r3
 800781a:	f3bf 8f6f 	isb	sy
 800781e:	f3bf 8f4f 	dsb	sy
 8007822:	607b      	str	r3, [r7, #4]
}
 8007824:	bf00      	nop
 8007826:	e7fe      	b.n	8007826 <vTaskSwitchContext+0x3e>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	3b01      	subs	r3, #1
 800782c:	60fb      	str	r3, [r7, #12]
 800782e:	491b      	ldr	r1, [pc, #108]	; (800789c <vTaskSwitchContext+0xb4>)
 8007830:	68fa      	ldr	r2, [r7, #12]
 8007832:	4613      	mov	r3, r2
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	4413      	add	r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	440b      	add	r3, r1
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d0e4      	beq.n	800780c <vTaskSwitchContext+0x24>
 8007842:	68fa      	ldr	r2, [r7, #12]
 8007844:	4613      	mov	r3, r2
 8007846:	009b      	lsls	r3, r3, #2
 8007848:	4413      	add	r3, r2
 800784a:	009b      	lsls	r3, r3, #2
 800784c:	4a13      	ldr	r2, [pc, #76]	; (800789c <vTaskSwitchContext+0xb4>)
 800784e:	4413      	add	r3, r2
 8007850:	60bb      	str	r3, [r7, #8]
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	685a      	ldr	r2, [r3, #4]
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	605a      	str	r2, [r3, #4]
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	685a      	ldr	r2, [r3, #4]
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	3308      	adds	r3, #8
 8007864:	429a      	cmp	r2, r3
 8007866:	d104      	bne.n	8007872 <vTaskSwitchContext+0x8a>
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	685a      	ldr	r2, [r3, #4]
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	605a      	str	r2, [r3, #4]
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	68db      	ldr	r3, [r3, #12]
 8007878:	4a09      	ldr	r2, [pc, #36]	; (80078a0 <vTaskSwitchContext+0xb8>)
 800787a:	6013      	str	r3, [r2, #0]
 800787c:	4a06      	ldr	r2, [pc, #24]	; (8007898 <vTaskSwitchContext+0xb0>)
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6013      	str	r3, [r2, #0]
}
 8007882:	bf00      	nop
 8007884:	3714      	adds	r7, #20
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr
 800788e:	bf00      	nop
 8007890:	200029b0 	.word	0x200029b0
 8007894:	2000299c 	.word	0x2000299c
 8007898:	20002990 	.word	0x20002990
 800789c:	200024b8 	.word	0x200024b8
 80078a0:	200024b4 	.word	0x200024b4

080078a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b084      	sub	sp, #16
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
 80078ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d10a      	bne.n	80078ca <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80078b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078b8:	f383 8811 	msr	BASEPRI, r3
 80078bc:	f3bf 8f6f 	isb	sy
 80078c0:	f3bf 8f4f 	dsb	sy
 80078c4:	60fb      	str	r3, [r7, #12]
}
 80078c6:	bf00      	nop
 80078c8:	e7fe      	b.n	80078c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80078ca:	4b07      	ldr	r3, [pc, #28]	; (80078e8 <vTaskPlaceOnEventList+0x44>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	3318      	adds	r3, #24
 80078d0:	4619      	mov	r1, r3
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f7fe fe4d 	bl	8006572 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80078d8:	2101      	movs	r1, #1
 80078da:	6838      	ldr	r0, [r7, #0]
 80078dc:	f000 fa7c 	bl	8007dd8 <prvAddCurrentTaskToDelayedList>
}
 80078e0:	bf00      	nop
 80078e2:	3710      	adds	r7, #16
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}
 80078e8:	200024b4 	.word	0x200024b4

080078ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b086      	sub	sp, #24
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	60f8      	str	r0, [r7, #12]
 80078f4:	60b9      	str	r1, [r7, #8]
 80078f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d10a      	bne.n	8007914 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80078fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007902:	f383 8811 	msr	BASEPRI, r3
 8007906:	f3bf 8f6f 	isb	sy
 800790a:	f3bf 8f4f 	dsb	sy
 800790e:	617b      	str	r3, [r7, #20]
}
 8007910:	bf00      	nop
 8007912:	e7fe      	b.n	8007912 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007914:	4b0a      	ldr	r3, [pc, #40]	; (8007940 <vTaskPlaceOnEventListRestricted+0x54>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	3318      	adds	r3, #24
 800791a:	4619      	mov	r1, r3
 800791c:	68f8      	ldr	r0, [r7, #12]
 800791e:	f7fe fe04 	bl	800652a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d002      	beq.n	800792e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007928:	f04f 33ff 	mov.w	r3, #4294967295
 800792c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800792e:	6879      	ldr	r1, [r7, #4]
 8007930:	68b8      	ldr	r0, [r7, #8]
 8007932:	f000 fa51 	bl	8007dd8 <prvAddCurrentTaskToDelayedList>
	}
 8007936:	bf00      	nop
 8007938:	3718      	adds	r7, #24
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}
 800793e:	bf00      	nop
 8007940:	200024b4 	.word	0x200024b4

08007944 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b086      	sub	sp, #24
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	68db      	ldr	r3, [r3, #12]
 8007952:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d10a      	bne.n	8007970 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800795a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800795e:	f383 8811 	msr	BASEPRI, r3
 8007962:	f3bf 8f6f 	isb	sy
 8007966:	f3bf 8f4f 	dsb	sy
 800796a:	60fb      	str	r3, [r7, #12]
}
 800796c:	bf00      	nop
 800796e:	e7fe      	b.n	800796e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007970:	693b      	ldr	r3, [r7, #16]
 8007972:	3318      	adds	r3, #24
 8007974:	4618      	mov	r0, r3
 8007976:	f7fe fe35 	bl	80065e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800797a:	4b1e      	ldr	r3, [pc, #120]	; (80079f4 <xTaskRemoveFromEventList+0xb0>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d11d      	bne.n	80079be <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	3304      	adds	r3, #4
 8007986:	4618      	mov	r0, r3
 8007988:	f7fe fe2c 	bl	80065e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007990:	4b19      	ldr	r3, [pc, #100]	; (80079f8 <xTaskRemoveFromEventList+0xb4>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	429a      	cmp	r2, r3
 8007996:	d903      	bls.n	80079a0 <xTaskRemoveFromEventList+0x5c>
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800799c:	4a16      	ldr	r2, [pc, #88]	; (80079f8 <xTaskRemoveFromEventList+0xb4>)
 800799e:	6013      	str	r3, [r2, #0]
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079a4:	4613      	mov	r3, r2
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	4413      	add	r3, r2
 80079aa:	009b      	lsls	r3, r3, #2
 80079ac:	4a13      	ldr	r2, [pc, #76]	; (80079fc <xTaskRemoveFromEventList+0xb8>)
 80079ae:	441a      	add	r2, r3
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	3304      	adds	r3, #4
 80079b4:	4619      	mov	r1, r3
 80079b6:	4610      	mov	r0, r2
 80079b8:	f7fe fdb7 	bl	800652a <vListInsertEnd>
 80079bc:	e005      	b.n	80079ca <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	3318      	adds	r3, #24
 80079c2:	4619      	mov	r1, r3
 80079c4:	480e      	ldr	r0, [pc, #56]	; (8007a00 <xTaskRemoveFromEventList+0xbc>)
 80079c6:	f7fe fdb0 	bl	800652a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079ce:	4b0d      	ldr	r3, [pc, #52]	; (8007a04 <xTaskRemoveFromEventList+0xc0>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d905      	bls.n	80079e4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80079d8:	2301      	movs	r3, #1
 80079da:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80079dc:	4b0a      	ldr	r3, [pc, #40]	; (8007a08 <xTaskRemoveFromEventList+0xc4>)
 80079de:	2201      	movs	r2, #1
 80079e0:	601a      	str	r2, [r3, #0]
 80079e2:	e001      	b.n	80079e8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80079e4:	2300      	movs	r3, #0
 80079e6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80079e8:	697b      	ldr	r3, [r7, #20]
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3718      	adds	r7, #24
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	200029b0 	.word	0x200029b0
 80079f8:	20002990 	.word	0x20002990
 80079fc:	200024b8 	.word	0x200024b8
 8007a00:	20002948 	.word	0x20002948
 8007a04:	200024b4 	.word	0x200024b4
 8007a08:	2000299c 	.word	0x2000299c

08007a0c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b083      	sub	sp, #12
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007a14:	4b06      	ldr	r3, [pc, #24]	; (8007a30 <vTaskInternalSetTimeOutState+0x24>)
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007a1c:	4b05      	ldr	r3, [pc, #20]	; (8007a34 <vTaskInternalSetTimeOutState+0x28>)
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	605a      	str	r2, [r3, #4]
}
 8007a24:	bf00      	nop
 8007a26:	370c      	adds	r7, #12
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr
 8007a30:	200029a0 	.word	0x200029a0
 8007a34:	2000298c 	.word	0x2000298c

08007a38 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b088      	sub	sp, #32
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d10a      	bne.n	8007a5e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a4c:	f383 8811 	msr	BASEPRI, r3
 8007a50:	f3bf 8f6f 	isb	sy
 8007a54:	f3bf 8f4f 	dsb	sy
 8007a58:	613b      	str	r3, [r7, #16]
}
 8007a5a:	bf00      	nop
 8007a5c:	e7fe      	b.n	8007a5c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d10a      	bne.n	8007a7a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a68:	f383 8811 	msr	BASEPRI, r3
 8007a6c:	f3bf 8f6f 	isb	sy
 8007a70:	f3bf 8f4f 	dsb	sy
 8007a74:	60fb      	str	r3, [r7, #12]
}
 8007a76:	bf00      	nop
 8007a78:	e7fe      	b.n	8007a78 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007a7a:	f000 fe7b 	bl	8008774 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007a7e:	4b1d      	ldr	r3, [pc, #116]	; (8007af4 <xTaskCheckForTimeOut+0xbc>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	69ba      	ldr	r2, [r7, #24]
 8007a8a:	1ad3      	subs	r3, r2, r3
 8007a8c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a96:	d102      	bne.n	8007a9e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007a98:	2300      	movs	r3, #0
 8007a9a:	61fb      	str	r3, [r7, #28]
 8007a9c:	e023      	b.n	8007ae6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	4b15      	ldr	r3, [pc, #84]	; (8007af8 <xTaskCheckForTimeOut+0xc0>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	d007      	beq.n	8007aba <xTaskCheckForTimeOut+0x82>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	69ba      	ldr	r2, [r7, #24]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d302      	bcc.n	8007aba <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	61fb      	str	r3, [r7, #28]
 8007ab8:	e015      	b.n	8007ae6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	697a      	ldr	r2, [r7, #20]
 8007ac0:	429a      	cmp	r2, r3
 8007ac2:	d20b      	bcs.n	8007adc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	681a      	ldr	r2, [r3, #0]
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	1ad2      	subs	r2, r2, r3
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f7ff ff9b 	bl	8007a0c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	61fb      	str	r3, [r7, #28]
 8007ada:	e004      	b.n	8007ae6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007ae6:	f000 fe75 	bl	80087d4 <vPortExitCritical>

	return xReturn;
 8007aea:	69fb      	ldr	r3, [r7, #28]
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3720      	adds	r7, #32
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}
 8007af4:	2000298c 	.word	0x2000298c
 8007af8:	200029a0 	.word	0x200029a0

08007afc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007afc:	b480      	push	{r7}
 8007afe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007b00:	4b03      	ldr	r3, [pc, #12]	; (8007b10 <vTaskMissedYield+0x14>)
 8007b02:	2201      	movs	r2, #1
 8007b04:	601a      	str	r2, [r3, #0]
}
 8007b06:	bf00      	nop
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0e:	4770      	bx	lr
 8007b10:	2000299c 	.word	0x2000299c

08007b14 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b082      	sub	sp, #8
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007b1c:	f000 f852 	bl	8007bc4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007b20:	4b06      	ldr	r3, [pc, #24]	; (8007b3c <prvIdleTask+0x28>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d9f9      	bls.n	8007b1c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007b28:	4b05      	ldr	r3, [pc, #20]	; (8007b40 <prvIdleTask+0x2c>)
 8007b2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b2e:	601a      	str	r2, [r3, #0]
 8007b30:	f3bf 8f4f 	dsb	sy
 8007b34:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007b38:	e7f0      	b.n	8007b1c <prvIdleTask+0x8>
 8007b3a:	bf00      	nop
 8007b3c:	200024b8 	.word	0x200024b8
 8007b40:	e000ed04 	.word	0xe000ed04

08007b44 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b082      	sub	sp, #8
 8007b48:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	607b      	str	r3, [r7, #4]
 8007b4e:	e00c      	b.n	8007b6a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007b50:	687a      	ldr	r2, [r7, #4]
 8007b52:	4613      	mov	r3, r2
 8007b54:	009b      	lsls	r3, r3, #2
 8007b56:	4413      	add	r3, r2
 8007b58:	009b      	lsls	r3, r3, #2
 8007b5a:	4a12      	ldr	r2, [pc, #72]	; (8007ba4 <prvInitialiseTaskLists+0x60>)
 8007b5c:	4413      	add	r3, r2
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f7fe fcb6 	bl	80064d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	3301      	adds	r3, #1
 8007b68:	607b      	str	r3, [r7, #4]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2b37      	cmp	r3, #55	; 0x37
 8007b6e:	d9ef      	bls.n	8007b50 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007b70:	480d      	ldr	r0, [pc, #52]	; (8007ba8 <prvInitialiseTaskLists+0x64>)
 8007b72:	f7fe fcad 	bl	80064d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007b76:	480d      	ldr	r0, [pc, #52]	; (8007bac <prvInitialiseTaskLists+0x68>)
 8007b78:	f7fe fcaa 	bl	80064d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007b7c:	480c      	ldr	r0, [pc, #48]	; (8007bb0 <prvInitialiseTaskLists+0x6c>)
 8007b7e:	f7fe fca7 	bl	80064d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007b82:	480c      	ldr	r0, [pc, #48]	; (8007bb4 <prvInitialiseTaskLists+0x70>)
 8007b84:	f7fe fca4 	bl	80064d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007b88:	480b      	ldr	r0, [pc, #44]	; (8007bb8 <prvInitialiseTaskLists+0x74>)
 8007b8a:	f7fe fca1 	bl	80064d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007b8e:	4b0b      	ldr	r3, [pc, #44]	; (8007bbc <prvInitialiseTaskLists+0x78>)
 8007b90:	4a05      	ldr	r2, [pc, #20]	; (8007ba8 <prvInitialiseTaskLists+0x64>)
 8007b92:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007b94:	4b0a      	ldr	r3, [pc, #40]	; (8007bc0 <prvInitialiseTaskLists+0x7c>)
 8007b96:	4a05      	ldr	r2, [pc, #20]	; (8007bac <prvInitialiseTaskLists+0x68>)
 8007b98:	601a      	str	r2, [r3, #0]
}
 8007b9a:	bf00      	nop
 8007b9c:	3708      	adds	r7, #8
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}
 8007ba2:	bf00      	nop
 8007ba4:	200024b8 	.word	0x200024b8
 8007ba8:	20002918 	.word	0x20002918
 8007bac:	2000292c 	.word	0x2000292c
 8007bb0:	20002948 	.word	0x20002948
 8007bb4:	2000295c 	.word	0x2000295c
 8007bb8:	20002974 	.word	0x20002974
 8007bbc:	20002940 	.word	0x20002940
 8007bc0:	20002944 	.word	0x20002944

08007bc4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b082      	sub	sp, #8
 8007bc8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007bca:	e019      	b.n	8007c00 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007bcc:	f000 fdd2 	bl	8008774 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bd0:	4b10      	ldr	r3, [pc, #64]	; (8007c14 <prvCheckTasksWaitingTermination+0x50>)
 8007bd2:	68db      	ldr	r3, [r3, #12]
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	3304      	adds	r3, #4
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f7fe fd01 	bl	80065e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007be2:	4b0d      	ldr	r3, [pc, #52]	; (8007c18 <prvCheckTasksWaitingTermination+0x54>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	3b01      	subs	r3, #1
 8007be8:	4a0b      	ldr	r2, [pc, #44]	; (8007c18 <prvCheckTasksWaitingTermination+0x54>)
 8007bea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007bec:	4b0b      	ldr	r3, [pc, #44]	; (8007c1c <prvCheckTasksWaitingTermination+0x58>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	3b01      	subs	r3, #1
 8007bf2:	4a0a      	ldr	r2, [pc, #40]	; (8007c1c <prvCheckTasksWaitingTermination+0x58>)
 8007bf4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007bf6:	f000 fded 	bl	80087d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 f810 	bl	8007c20 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c00:	4b06      	ldr	r3, [pc, #24]	; (8007c1c <prvCheckTasksWaitingTermination+0x58>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d1e1      	bne.n	8007bcc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007c08:	bf00      	nop
 8007c0a:	bf00      	nop
 8007c0c:	3708      	adds	r7, #8
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	2000295c 	.word	0x2000295c
 8007c18:	20002988 	.word	0x20002988
 8007c1c:	20002970 	.word	0x20002970

08007c20 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b084      	sub	sp, #16
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d108      	bne.n	8007c44 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c36:	4618      	mov	r0, r3
 8007c38:	f000 ff8a 	bl	8008b50 <vPortFree>
				vPortFree( pxTCB );
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f000 ff87 	bl	8008b50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007c42:	e018      	b.n	8007c76 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007c4a:	2b01      	cmp	r3, #1
 8007c4c:	d103      	bne.n	8007c56 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f000 ff7e 	bl	8008b50 <vPortFree>
	}
 8007c54:	e00f      	b.n	8007c76 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007c5c:	2b02      	cmp	r3, #2
 8007c5e:	d00a      	beq.n	8007c76 <prvDeleteTCB+0x56>
	__asm volatile
 8007c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c64:	f383 8811 	msr	BASEPRI, r3
 8007c68:	f3bf 8f6f 	isb	sy
 8007c6c:	f3bf 8f4f 	dsb	sy
 8007c70:	60fb      	str	r3, [r7, #12]
}
 8007c72:	bf00      	nop
 8007c74:	e7fe      	b.n	8007c74 <prvDeleteTCB+0x54>
	}
 8007c76:	bf00      	nop
 8007c78:	3710      	adds	r7, #16
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
	...

08007c80 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c86:	4b0c      	ldr	r3, [pc, #48]	; (8007cb8 <prvResetNextTaskUnblockTime+0x38>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d104      	bne.n	8007c9a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007c90:	4b0a      	ldr	r3, [pc, #40]	; (8007cbc <prvResetNextTaskUnblockTime+0x3c>)
 8007c92:	f04f 32ff 	mov.w	r2, #4294967295
 8007c96:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007c98:	e008      	b.n	8007cac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c9a:	4b07      	ldr	r3, [pc, #28]	; (8007cb8 <prvResetNextTaskUnblockTime+0x38>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	68db      	ldr	r3, [r3, #12]
 8007ca0:	68db      	ldr	r3, [r3, #12]
 8007ca2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	4a04      	ldr	r2, [pc, #16]	; (8007cbc <prvResetNextTaskUnblockTime+0x3c>)
 8007caa:	6013      	str	r3, [r2, #0]
}
 8007cac:	bf00      	nop
 8007cae:	370c      	adds	r7, #12
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr
 8007cb8:	20002940 	.word	0x20002940
 8007cbc:	200029a8 	.word	0x200029a8

08007cc0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007cc6:	4b0b      	ldr	r3, [pc, #44]	; (8007cf4 <xTaskGetSchedulerState+0x34>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d102      	bne.n	8007cd4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	607b      	str	r3, [r7, #4]
 8007cd2:	e008      	b.n	8007ce6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007cd4:	4b08      	ldr	r3, [pc, #32]	; (8007cf8 <xTaskGetSchedulerState+0x38>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d102      	bne.n	8007ce2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007cdc:	2302      	movs	r3, #2
 8007cde:	607b      	str	r3, [r7, #4]
 8007ce0:	e001      	b.n	8007ce6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007ce6:	687b      	ldr	r3, [r7, #4]
	}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr
 8007cf4:	20002994 	.word	0x20002994
 8007cf8:	200029b0 	.word	0x200029b0

08007cfc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b086      	sub	sp, #24
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d056      	beq.n	8007dc0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007d12:	4b2e      	ldr	r3, [pc, #184]	; (8007dcc <xTaskPriorityDisinherit+0xd0>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d00a      	beq.n	8007d32 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d20:	f383 8811 	msr	BASEPRI, r3
 8007d24:	f3bf 8f6f 	isb	sy
 8007d28:	f3bf 8f4f 	dsb	sy
 8007d2c:	60fb      	str	r3, [r7, #12]
}
 8007d2e:	bf00      	nop
 8007d30:	e7fe      	b.n	8007d30 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d10a      	bne.n	8007d50 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d3e:	f383 8811 	msr	BASEPRI, r3
 8007d42:	f3bf 8f6f 	isb	sy
 8007d46:	f3bf 8f4f 	dsb	sy
 8007d4a:	60bb      	str	r3, [r7, #8]
}
 8007d4c:	bf00      	nop
 8007d4e:	e7fe      	b.n	8007d4e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d54:	1e5a      	subs	r2, r3, #1
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d5e:	693b      	ldr	r3, [r7, #16]
 8007d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d62:	429a      	cmp	r2, r3
 8007d64:	d02c      	beq.n	8007dc0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d128      	bne.n	8007dc0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	3304      	adds	r3, #4
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7fe fc36 	bl	80065e4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d84:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d90:	4b0f      	ldr	r3, [pc, #60]	; (8007dd0 <xTaskPriorityDisinherit+0xd4>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d903      	bls.n	8007da0 <xTaskPriorityDisinherit+0xa4>
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d9c:	4a0c      	ldr	r2, [pc, #48]	; (8007dd0 <xTaskPriorityDisinherit+0xd4>)
 8007d9e:	6013      	str	r3, [r2, #0]
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007da4:	4613      	mov	r3, r2
 8007da6:	009b      	lsls	r3, r3, #2
 8007da8:	4413      	add	r3, r2
 8007daa:	009b      	lsls	r3, r3, #2
 8007dac:	4a09      	ldr	r2, [pc, #36]	; (8007dd4 <xTaskPriorityDisinherit+0xd8>)
 8007dae:	441a      	add	r2, r3
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	3304      	adds	r3, #4
 8007db4:	4619      	mov	r1, r3
 8007db6:	4610      	mov	r0, r2
 8007db8:	f7fe fbb7 	bl	800652a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007dc0:	697b      	ldr	r3, [r7, #20]
	}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3718      	adds	r7, #24
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	200024b4 	.word	0x200024b4
 8007dd0:	20002990 	.word	0x20002990
 8007dd4:	200024b8 	.word	0x200024b8

08007dd8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b084      	sub	sp, #16
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007de2:	4b21      	ldr	r3, [pc, #132]	; (8007e68 <prvAddCurrentTaskToDelayedList+0x90>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007de8:	4b20      	ldr	r3, [pc, #128]	; (8007e6c <prvAddCurrentTaskToDelayedList+0x94>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	3304      	adds	r3, #4
 8007dee:	4618      	mov	r0, r3
 8007df0:	f7fe fbf8 	bl	80065e4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dfa:	d10a      	bne.n	8007e12 <prvAddCurrentTaskToDelayedList+0x3a>
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d007      	beq.n	8007e12 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e02:	4b1a      	ldr	r3, [pc, #104]	; (8007e6c <prvAddCurrentTaskToDelayedList+0x94>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	3304      	adds	r3, #4
 8007e08:	4619      	mov	r1, r3
 8007e0a:	4819      	ldr	r0, [pc, #100]	; (8007e70 <prvAddCurrentTaskToDelayedList+0x98>)
 8007e0c:	f7fe fb8d 	bl	800652a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007e10:	e026      	b.n	8007e60 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007e12:	68fa      	ldr	r2, [r7, #12]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	4413      	add	r3, r2
 8007e18:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007e1a:	4b14      	ldr	r3, [pc, #80]	; (8007e6c <prvAddCurrentTaskToDelayedList+0x94>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	68ba      	ldr	r2, [r7, #8]
 8007e20:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007e22:	68ba      	ldr	r2, [r7, #8]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d209      	bcs.n	8007e3e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e2a:	4b12      	ldr	r3, [pc, #72]	; (8007e74 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	4b0f      	ldr	r3, [pc, #60]	; (8007e6c <prvAddCurrentTaskToDelayedList+0x94>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	3304      	adds	r3, #4
 8007e34:	4619      	mov	r1, r3
 8007e36:	4610      	mov	r0, r2
 8007e38:	f7fe fb9b 	bl	8006572 <vListInsert>
}
 8007e3c:	e010      	b.n	8007e60 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e3e:	4b0e      	ldr	r3, [pc, #56]	; (8007e78 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007e40:	681a      	ldr	r2, [r3, #0]
 8007e42:	4b0a      	ldr	r3, [pc, #40]	; (8007e6c <prvAddCurrentTaskToDelayedList+0x94>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	3304      	adds	r3, #4
 8007e48:	4619      	mov	r1, r3
 8007e4a:	4610      	mov	r0, r2
 8007e4c:	f7fe fb91 	bl	8006572 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007e50:	4b0a      	ldr	r3, [pc, #40]	; (8007e7c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	68ba      	ldr	r2, [r7, #8]
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d202      	bcs.n	8007e60 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007e5a:	4a08      	ldr	r2, [pc, #32]	; (8007e7c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	6013      	str	r3, [r2, #0]
}
 8007e60:	bf00      	nop
 8007e62:	3710      	adds	r7, #16
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}
 8007e68:	2000298c 	.word	0x2000298c
 8007e6c:	200024b4 	.word	0x200024b4
 8007e70:	20002974 	.word	0x20002974
 8007e74:	20002944 	.word	0x20002944
 8007e78:	20002940 	.word	0x20002940
 8007e7c:	200029a8 	.word	0x200029a8

08007e80 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b08a      	sub	sp, #40	; 0x28
 8007e84:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007e86:	2300      	movs	r3, #0
 8007e88:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007e8a:	f000 fb07 	bl	800849c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007e8e:	4b1c      	ldr	r3, [pc, #112]	; (8007f00 <xTimerCreateTimerTask+0x80>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d021      	beq.n	8007eda <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007e96:	2300      	movs	r3, #0
 8007e98:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007e9e:	1d3a      	adds	r2, r7, #4
 8007ea0:	f107 0108 	add.w	r1, r7, #8
 8007ea4:	f107 030c 	add.w	r3, r7, #12
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f7fe faf7 	bl	800649c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007eae:	6879      	ldr	r1, [r7, #4]
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	68fa      	ldr	r2, [r7, #12]
 8007eb4:	9202      	str	r2, [sp, #8]
 8007eb6:	9301      	str	r3, [sp, #4]
 8007eb8:	2302      	movs	r3, #2
 8007eba:	9300      	str	r3, [sp, #0]
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	460a      	mov	r2, r1
 8007ec0:	4910      	ldr	r1, [pc, #64]	; (8007f04 <xTimerCreateTimerTask+0x84>)
 8007ec2:	4811      	ldr	r0, [pc, #68]	; (8007f08 <xTimerCreateTimerTask+0x88>)
 8007ec4:	f7ff f8de 	bl	8007084 <xTaskCreateStatic>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	4a10      	ldr	r2, [pc, #64]	; (8007f0c <xTimerCreateTimerTask+0x8c>)
 8007ecc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007ece:	4b0f      	ldr	r3, [pc, #60]	; (8007f0c <xTimerCreateTimerTask+0x8c>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d001      	beq.n	8007eda <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d10a      	bne.n	8007ef6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ee4:	f383 8811 	msr	BASEPRI, r3
 8007ee8:	f3bf 8f6f 	isb	sy
 8007eec:	f3bf 8f4f 	dsb	sy
 8007ef0:	613b      	str	r3, [r7, #16]
}
 8007ef2:	bf00      	nop
 8007ef4:	e7fe      	b.n	8007ef4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007ef6:	697b      	ldr	r3, [r7, #20]
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3718      	adds	r7, #24
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}
 8007f00:	200029e4 	.word	0x200029e4
 8007f04:	0800a694 	.word	0x0800a694
 8007f08:	08008045 	.word	0x08008045
 8007f0c:	200029e8 	.word	0x200029e8

08007f10 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b08a      	sub	sp, #40	; 0x28
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	60b9      	str	r1, [r7, #8]
 8007f1a:	607a      	str	r2, [r7, #4]
 8007f1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d10a      	bne.n	8007f3e <xTimerGenericCommand+0x2e>
	__asm volatile
 8007f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f2c:	f383 8811 	msr	BASEPRI, r3
 8007f30:	f3bf 8f6f 	isb	sy
 8007f34:	f3bf 8f4f 	dsb	sy
 8007f38:	623b      	str	r3, [r7, #32]
}
 8007f3a:	bf00      	nop
 8007f3c:	e7fe      	b.n	8007f3c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007f3e:	4b1a      	ldr	r3, [pc, #104]	; (8007fa8 <xTimerGenericCommand+0x98>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d02a      	beq.n	8007f9c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	2b05      	cmp	r3, #5
 8007f56:	dc18      	bgt.n	8007f8a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007f58:	f7ff feb2 	bl	8007cc0 <xTaskGetSchedulerState>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	2b02      	cmp	r3, #2
 8007f60:	d109      	bne.n	8007f76 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007f62:	4b11      	ldr	r3, [pc, #68]	; (8007fa8 <xTimerGenericCommand+0x98>)
 8007f64:	6818      	ldr	r0, [r3, #0]
 8007f66:	f107 0110 	add.w	r1, r7, #16
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f6e:	f7fe fca1 	bl	80068b4 <xQueueGenericSend>
 8007f72:	6278      	str	r0, [r7, #36]	; 0x24
 8007f74:	e012      	b.n	8007f9c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007f76:	4b0c      	ldr	r3, [pc, #48]	; (8007fa8 <xTimerGenericCommand+0x98>)
 8007f78:	6818      	ldr	r0, [r3, #0]
 8007f7a:	f107 0110 	add.w	r1, r7, #16
 8007f7e:	2300      	movs	r3, #0
 8007f80:	2200      	movs	r2, #0
 8007f82:	f7fe fc97 	bl	80068b4 <xQueueGenericSend>
 8007f86:	6278      	str	r0, [r7, #36]	; 0x24
 8007f88:	e008      	b.n	8007f9c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007f8a:	4b07      	ldr	r3, [pc, #28]	; (8007fa8 <xTimerGenericCommand+0x98>)
 8007f8c:	6818      	ldr	r0, [r3, #0]
 8007f8e:	f107 0110 	add.w	r1, r7, #16
 8007f92:	2300      	movs	r3, #0
 8007f94:	683a      	ldr	r2, [r7, #0]
 8007f96:	f7fe fd8b 	bl	8006ab0 <xQueueGenericSendFromISR>
 8007f9a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3728      	adds	r7, #40	; 0x28
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
 8007fa6:	bf00      	nop
 8007fa8:	200029e4 	.word	0x200029e4

08007fac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b088      	sub	sp, #32
 8007fb0:	af02      	add	r7, sp, #8
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fb6:	4b22      	ldr	r3, [pc, #136]	; (8008040 <prvProcessExpiredTimer+0x94>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	68db      	ldr	r3, [r3, #12]
 8007fbc:	68db      	ldr	r3, [r3, #12]
 8007fbe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	3304      	adds	r3, #4
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f7fe fb0d 	bl	80065e4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007fd0:	f003 0304 	and.w	r3, r3, #4
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d022      	beq.n	800801e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	699a      	ldr	r2, [r3, #24]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	18d1      	adds	r1, r2, r3
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	683a      	ldr	r2, [r7, #0]
 8007fe4:	6978      	ldr	r0, [r7, #20]
 8007fe6:	f000 f8d1 	bl	800818c <prvInsertTimerInActiveList>
 8007fea:	4603      	mov	r3, r0
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d01f      	beq.n	8008030 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	9300      	str	r3, [sp, #0]
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	687a      	ldr	r2, [r7, #4]
 8007ff8:	2100      	movs	r1, #0
 8007ffa:	6978      	ldr	r0, [r7, #20]
 8007ffc:	f7ff ff88 	bl	8007f10 <xTimerGenericCommand>
 8008000:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d113      	bne.n	8008030 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800800c:	f383 8811 	msr	BASEPRI, r3
 8008010:	f3bf 8f6f 	isb	sy
 8008014:	f3bf 8f4f 	dsb	sy
 8008018:	60fb      	str	r3, [r7, #12]
}
 800801a:	bf00      	nop
 800801c:	e7fe      	b.n	800801c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008024:	f023 0301 	bic.w	r3, r3, #1
 8008028:	b2da      	uxtb	r2, r3
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	6a1b      	ldr	r3, [r3, #32]
 8008034:	6978      	ldr	r0, [r7, #20]
 8008036:	4798      	blx	r3
}
 8008038:	bf00      	nop
 800803a:	3718      	adds	r7, #24
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}
 8008040:	200029dc 	.word	0x200029dc

08008044 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b084      	sub	sp, #16
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800804c:	f107 0308 	add.w	r3, r7, #8
 8008050:	4618      	mov	r0, r3
 8008052:	f000 f857 	bl	8008104 <prvGetNextExpireTime>
 8008056:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	4619      	mov	r1, r3
 800805c:	68f8      	ldr	r0, [r7, #12]
 800805e:	f000 f803 	bl	8008068 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008062:	f000 f8d5 	bl	8008210 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008066:	e7f1      	b.n	800804c <prvTimerTask+0x8>

08008068 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b084      	sub	sp, #16
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
 8008070:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008072:	f7ff fa43 	bl	80074fc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008076:	f107 0308 	add.w	r3, r7, #8
 800807a:	4618      	mov	r0, r3
 800807c:	f000 f866 	bl	800814c <prvSampleTimeNow>
 8008080:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d130      	bne.n	80080ea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d10a      	bne.n	80080a4 <prvProcessTimerOrBlockTask+0x3c>
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	429a      	cmp	r2, r3
 8008094:	d806      	bhi.n	80080a4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008096:	f7ff fa3f 	bl	8007518 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800809a:	68f9      	ldr	r1, [r7, #12]
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f7ff ff85 	bl	8007fac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80080a2:	e024      	b.n	80080ee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d008      	beq.n	80080bc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80080aa:	4b13      	ldr	r3, [pc, #76]	; (80080f8 <prvProcessTimerOrBlockTask+0x90>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d101      	bne.n	80080b8 <prvProcessTimerOrBlockTask+0x50>
 80080b4:	2301      	movs	r3, #1
 80080b6:	e000      	b.n	80080ba <prvProcessTimerOrBlockTask+0x52>
 80080b8:	2300      	movs	r3, #0
 80080ba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80080bc:	4b0f      	ldr	r3, [pc, #60]	; (80080fc <prvProcessTimerOrBlockTask+0x94>)
 80080be:	6818      	ldr	r0, [r3, #0]
 80080c0:	687a      	ldr	r2, [r7, #4]
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	1ad3      	subs	r3, r2, r3
 80080c6:	683a      	ldr	r2, [r7, #0]
 80080c8:	4619      	mov	r1, r3
 80080ca:	f7fe ffa7 	bl	800701c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80080ce:	f7ff fa23 	bl	8007518 <xTaskResumeAll>
 80080d2:	4603      	mov	r3, r0
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d10a      	bne.n	80080ee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80080d8:	4b09      	ldr	r3, [pc, #36]	; (8008100 <prvProcessTimerOrBlockTask+0x98>)
 80080da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080de:	601a      	str	r2, [r3, #0]
 80080e0:	f3bf 8f4f 	dsb	sy
 80080e4:	f3bf 8f6f 	isb	sy
}
 80080e8:	e001      	b.n	80080ee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80080ea:	f7ff fa15 	bl	8007518 <xTaskResumeAll>
}
 80080ee:	bf00      	nop
 80080f0:	3710      	adds	r7, #16
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}
 80080f6:	bf00      	nop
 80080f8:	200029e0 	.word	0x200029e0
 80080fc:	200029e4 	.word	0x200029e4
 8008100:	e000ed04 	.word	0xe000ed04

08008104 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008104:	b480      	push	{r7}
 8008106:	b085      	sub	sp, #20
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800810c:	4b0e      	ldr	r3, [pc, #56]	; (8008148 <prvGetNextExpireTime+0x44>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d101      	bne.n	800811a <prvGetNextExpireTime+0x16>
 8008116:	2201      	movs	r2, #1
 8008118:	e000      	b.n	800811c <prvGetNextExpireTime+0x18>
 800811a:	2200      	movs	r2, #0
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d105      	bne.n	8008134 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008128:	4b07      	ldr	r3, [pc, #28]	; (8008148 <prvGetNextExpireTime+0x44>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	68db      	ldr	r3, [r3, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	60fb      	str	r3, [r7, #12]
 8008132:	e001      	b.n	8008138 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008134:	2300      	movs	r3, #0
 8008136:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008138:	68fb      	ldr	r3, [r7, #12]
}
 800813a:	4618      	mov	r0, r3
 800813c:	3714      	adds	r7, #20
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr
 8008146:	bf00      	nop
 8008148:	200029dc 	.word	0x200029dc

0800814c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b084      	sub	sp, #16
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008154:	f7ff fa7e 	bl	8007654 <xTaskGetTickCount>
 8008158:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800815a:	4b0b      	ldr	r3, [pc, #44]	; (8008188 <prvSampleTimeNow+0x3c>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	429a      	cmp	r2, r3
 8008162:	d205      	bcs.n	8008170 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008164:	f000 f936 	bl	80083d4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2201      	movs	r2, #1
 800816c:	601a      	str	r2, [r3, #0]
 800816e:	e002      	b.n	8008176 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008176:	4a04      	ldr	r2, [pc, #16]	; (8008188 <prvSampleTimeNow+0x3c>)
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800817c:	68fb      	ldr	r3, [r7, #12]
}
 800817e:	4618      	mov	r0, r3
 8008180:	3710      	adds	r7, #16
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
 8008186:	bf00      	nop
 8008188:	200029ec 	.word	0x200029ec

0800818c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b086      	sub	sp, #24
 8008190:	af00      	add	r7, sp, #0
 8008192:	60f8      	str	r0, [r7, #12]
 8008194:	60b9      	str	r1, [r7, #8]
 8008196:	607a      	str	r2, [r7, #4]
 8008198:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800819a:	2300      	movs	r3, #0
 800819c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	68ba      	ldr	r2, [r7, #8]
 80081a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	68fa      	ldr	r2, [r7, #12]
 80081a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80081aa:	68ba      	ldr	r2, [r7, #8]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	429a      	cmp	r2, r3
 80081b0:	d812      	bhi.n	80081d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081b2:	687a      	ldr	r2, [r7, #4]
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	1ad2      	subs	r2, r2, r3
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	699b      	ldr	r3, [r3, #24]
 80081bc:	429a      	cmp	r2, r3
 80081be:	d302      	bcc.n	80081c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80081c0:	2301      	movs	r3, #1
 80081c2:	617b      	str	r3, [r7, #20]
 80081c4:	e01b      	b.n	80081fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80081c6:	4b10      	ldr	r3, [pc, #64]	; (8008208 <prvInsertTimerInActiveList+0x7c>)
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	3304      	adds	r3, #4
 80081ce:	4619      	mov	r1, r3
 80081d0:	4610      	mov	r0, r2
 80081d2:	f7fe f9ce 	bl	8006572 <vListInsert>
 80081d6:	e012      	b.n	80081fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80081d8:	687a      	ldr	r2, [r7, #4]
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	429a      	cmp	r2, r3
 80081de:	d206      	bcs.n	80081ee <prvInsertTimerInActiveList+0x62>
 80081e0:	68ba      	ldr	r2, [r7, #8]
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d302      	bcc.n	80081ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80081e8:	2301      	movs	r3, #1
 80081ea:	617b      	str	r3, [r7, #20]
 80081ec:	e007      	b.n	80081fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80081ee:	4b07      	ldr	r3, [pc, #28]	; (800820c <prvInsertTimerInActiveList+0x80>)
 80081f0:	681a      	ldr	r2, [r3, #0]
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	3304      	adds	r3, #4
 80081f6:	4619      	mov	r1, r3
 80081f8:	4610      	mov	r0, r2
 80081fa:	f7fe f9ba 	bl	8006572 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80081fe:	697b      	ldr	r3, [r7, #20]
}
 8008200:	4618      	mov	r0, r3
 8008202:	3718      	adds	r7, #24
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}
 8008208:	200029e0 	.word	0x200029e0
 800820c:	200029dc 	.word	0x200029dc

08008210 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b08e      	sub	sp, #56	; 0x38
 8008214:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008216:	e0ca      	b.n	80083ae <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2b00      	cmp	r3, #0
 800821c:	da18      	bge.n	8008250 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800821e:	1d3b      	adds	r3, r7, #4
 8008220:	3304      	adds	r3, #4
 8008222:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008226:	2b00      	cmp	r3, #0
 8008228:	d10a      	bne.n	8008240 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800822a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800822e:	f383 8811 	msr	BASEPRI, r3
 8008232:	f3bf 8f6f 	isb	sy
 8008236:	f3bf 8f4f 	dsb	sy
 800823a:	61fb      	str	r3, [r7, #28]
}
 800823c:	bf00      	nop
 800823e:	e7fe      	b.n	800823e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008246:	6850      	ldr	r0, [r2, #4]
 8008248:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800824a:	6892      	ldr	r2, [r2, #8]
 800824c:	4611      	mov	r1, r2
 800824e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2b00      	cmp	r3, #0
 8008254:	f2c0 80aa 	blt.w	80083ac <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800825c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800825e:	695b      	ldr	r3, [r3, #20]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d004      	beq.n	800826e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008266:	3304      	adds	r3, #4
 8008268:	4618      	mov	r0, r3
 800826a:	f7fe f9bb 	bl	80065e4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800826e:	463b      	mov	r3, r7
 8008270:	4618      	mov	r0, r3
 8008272:	f7ff ff6b 	bl	800814c <prvSampleTimeNow>
 8008276:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2b09      	cmp	r3, #9
 800827c:	f200 8097 	bhi.w	80083ae <prvProcessReceivedCommands+0x19e>
 8008280:	a201      	add	r2, pc, #4	; (adr r2, 8008288 <prvProcessReceivedCommands+0x78>)
 8008282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008286:	bf00      	nop
 8008288:	080082b1 	.word	0x080082b1
 800828c:	080082b1 	.word	0x080082b1
 8008290:	080082b1 	.word	0x080082b1
 8008294:	08008325 	.word	0x08008325
 8008298:	08008339 	.word	0x08008339
 800829c:	08008383 	.word	0x08008383
 80082a0:	080082b1 	.word	0x080082b1
 80082a4:	080082b1 	.word	0x080082b1
 80082a8:	08008325 	.word	0x08008325
 80082ac:	08008339 	.word	0x08008339
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80082b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80082b6:	f043 0301 	orr.w	r3, r3, #1
 80082ba:	b2da      	uxtb	r2, r3
 80082bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80082c2:	68ba      	ldr	r2, [r7, #8]
 80082c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082c6:	699b      	ldr	r3, [r3, #24]
 80082c8:	18d1      	adds	r1, r2, r3
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80082d0:	f7ff ff5c 	bl	800818c <prvInsertTimerInActiveList>
 80082d4:	4603      	mov	r3, r0
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d069      	beq.n	80083ae <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80082da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082dc:	6a1b      	ldr	r3, [r3, #32]
 80082de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80082e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80082e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80082e8:	f003 0304 	and.w	r3, r3, #4
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d05e      	beq.n	80083ae <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80082f0:	68ba      	ldr	r2, [r7, #8]
 80082f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082f4:	699b      	ldr	r3, [r3, #24]
 80082f6:	441a      	add	r2, r3
 80082f8:	2300      	movs	r3, #0
 80082fa:	9300      	str	r3, [sp, #0]
 80082fc:	2300      	movs	r3, #0
 80082fe:	2100      	movs	r1, #0
 8008300:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008302:	f7ff fe05 	bl	8007f10 <xTimerGenericCommand>
 8008306:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008308:	6a3b      	ldr	r3, [r7, #32]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d14f      	bne.n	80083ae <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800830e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008312:	f383 8811 	msr	BASEPRI, r3
 8008316:	f3bf 8f6f 	isb	sy
 800831a:	f3bf 8f4f 	dsb	sy
 800831e:	61bb      	str	r3, [r7, #24]
}
 8008320:	bf00      	nop
 8008322:	e7fe      	b.n	8008322 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008326:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800832a:	f023 0301 	bic.w	r3, r3, #1
 800832e:	b2da      	uxtb	r2, r3
 8008330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008332:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008336:	e03a      	b.n	80083ae <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800833a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800833e:	f043 0301 	orr.w	r3, r3, #1
 8008342:	b2da      	uxtb	r2, r3
 8008344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008346:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800834a:	68ba      	ldr	r2, [r7, #8]
 800834c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800834e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008352:	699b      	ldr	r3, [r3, #24]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d10a      	bne.n	800836e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800835c:	f383 8811 	msr	BASEPRI, r3
 8008360:	f3bf 8f6f 	isb	sy
 8008364:	f3bf 8f4f 	dsb	sy
 8008368:	617b      	str	r3, [r7, #20]
}
 800836a:	bf00      	nop
 800836c:	e7fe      	b.n	800836c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800836e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008370:	699a      	ldr	r2, [r3, #24]
 8008372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008374:	18d1      	adds	r1, r2, r3
 8008376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008378:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800837a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800837c:	f7ff ff06 	bl	800818c <prvInsertTimerInActiveList>
					break;
 8008380:	e015      	b.n	80083ae <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008384:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008388:	f003 0302 	and.w	r3, r3, #2
 800838c:	2b00      	cmp	r3, #0
 800838e:	d103      	bne.n	8008398 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008390:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008392:	f000 fbdd 	bl	8008b50 <vPortFree>
 8008396:	e00a      	b.n	80083ae <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800839a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800839e:	f023 0301 	bic.w	r3, r3, #1
 80083a2:	b2da      	uxtb	r2, r3
 80083a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80083aa:	e000      	b.n	80083ae <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80083ac:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80083ae:	4b08      	ldr	r3, [pc, #32]	; (80083d0 <prvProcessReceivedCommands+0x1c0>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	1d39      	adds	r1, r7, #4
 80083b4:	2200      	movs	r2, #0
 80083b6:	4618      	mov	r0, r3
 80083b8:	f7fe fc16 	bl	8006be8 <xQueueReceive>
 80083bc:	4603      	mov	r3, r0
 80083be:	2b00      	cmp	r3, #0
 80083c0:	f47f af2a 	bne.w	8008218 <prvProcessReceivedCommands+0x8>
	}
}
 80083c4:	bf00      	nop
 80083c6:	bf00      	nop
 80083c8:	3730      	adds	r7, #48	; 0x30
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
 80083ce:	bf00      	nop
 80083d0:	200029e4 	.word	0x200029e4

080083d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b088      	sub	sp, #32
 80083d8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80083da:	e048      	b.n	800846e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80083dc:	4b2d      	ldr	r3, [pc, #180]	; (8008494 <prvSwitchTimerLists+0xc0>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083e6:	4b2b      	ldr	r3, [pc, #172]	; (8008494 <prvSwitchTimerLists+0xc0>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	68db      	ldr	r3, [r3, #12]
 80083ec:	68db      	ldr	r3, [r3, #12]
 80083ee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	3304      	adds	r3, #4
 80083f4:	4618      	mov	r0, r3
 80083f6:	f7fe f8f5 	bl	80065e4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	6a1b      	ldr	r3, [r3, #32]
 80083fe:	68f8      	ldr	r0, [r7, #12]
 8008400:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008408:	f003 0304 	and.w	r3, r3, #4
 800840c:	2b00      	cmp	r3, #0
 800840e:	d02e      	beq.n	800846e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	699b      	ldr	r3, [r3, #24]
 8008414:	693a      	ldr	r2, [r7, #16]
 8008416:	4413      	add	r3, r2
 8008418:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800841a:	68ba      	ldr	r2, [r7, #8]
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	429a      	cmp	r2, r3
 8008420:	d90e      	bls.n	8008440 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	68ba      	ldr	r2, [r7, #8]
 8008426:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	68fa      	ldr	r2, [r7, #12]
 800842c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800842e:	4b19      	ldr	r3, [pc, #100]	; (8008494 <prvSwitchTimerLists+0xc0>)
 8008430:	681a      	ldr	r2, [r3, #0]
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	3304      	adds	r3, #4
 8008436:	4619      	mov	r1, r3
 8008438:	4610      	mov	r0, r2
 800843a:	f7fe f89a 	bl	8006572 <vListInsert>
 800843e:	e016      	b.n	800846e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008440:	2300      	movs	r3, #0
 8008442:	9300      	str	r3, [sp, #0]
 8008444:	2300      	movs	r3, #0
 8008446:	693a      	ldr	r2, [r7, #16]
 8008448:	2100      	movs	r1, #0
 800844a:	68f8      	ldr	r0, [r7, #12]
 800844c:	f7ff fd60 	bl	8007f10 <xTimerGenericCommand>
 8008450:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d10a      	bne.n	800846e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800845c:	f383 8811 	msr	BASEPRI, r3
 8008460:	f3bf 8f6f 	isb	sy
 8008464:	f3bf 8f4f 	dsb	sy
 8008468:	603b      	str	r3, [r7, #0]
}
 800846a:	bf00      	nop
 800846c:	e7fe      	b.n	800846c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800846e:	4b09      	ldr	r3, [pc, #36]	; (8008494 <prvSwitchTimerLists+0xc0>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d1b1      	bne.n	80083dc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008478:	4b06      	ldr	r3, [pc, #24]	; (8008494 <prvSwitchTimerLists+0xc0>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800847e:	4b06      	ldr	r3, [pc, #24]	; (8008498 <prvSwitchTimerLists+0xc4>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a04      	ldr	r2, [pc, #16]	; (8008494 <prvSwitchTimerLists+0xc0>)
 8008484:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008486:	4a04      	ldr	r2, [pc, #16]	; (8008498 <prvSwitchTimerLists+0xc4>)
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	6013      	str	r3, [r2, #0]
}
 800848c:	bf00      	nop
 800848e:	3718      	adds	r7, #24
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}
 8008494:	200029dc 	.word	0x200029dc
 8008498:	200029e0 	.word	0x200029e0

0800849c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b082      	sub	sp, #8
 80084a0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80084a2:	f000 f967 	bl	8008774 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80084a6:	4b15      	ldr	r3, [pc, #84]	; (80084fc <prvCheckForValidListAndQueue+0x60>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d120      	bne.n	80084f0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80084ae:	4814      	ldr	r0, [pc, #80]	; (8008500 <prvCheckForValidListAndQueue+0x64>)
 80084b0:	f7fe f80e 	bl	80064d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80084b4:	4813      	ldr	r0, [pc, #76]	; (8008504 <prvCheckForValidListAndQueue+0x68>)
 80084b6:	f7fe f80b 	bl	80064d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80084ba:	4b13      	ldr	r3, [pc, #76]	; (8008508 <prvCheckForValidListAndQueue+0x6c>)
 80084bc:	4a10      	ldr	r2, [pc, #64]	; (8008500 <prvCheckForValidListAndQueue+0x64>)
 80084be:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80084c0:	4b12      	ldr	r3, [pc, #72]	; (800850c <prvCheckForValidListAndQueue+0x70>)
 80084c2:	4a10      	ldr	r2, [pc, #64]	; (8008504 <prvCheckForValidListAndQueue+0x68>)
 80084c4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80084c6:	2300      	movs	r3, #0
 80084c8:	9300      	str	r3, [sp, #0]
 80084ca:	4b11      	ldr	r3, [pc, #68]	; (8008510 <prvCheckForValidListAndQueue+0x74>)
 80084cc:	4a11      	ldr	r2, [pc, #68]	; (8008514 <prvCheckForValidListAndQueue+0x78>)
 80084ce:	2110      	movs	r1, #16
 80084d0:	200a      	movs	r0, #10
 80084d2:	f7fe f919 	bl	8006708 <xQueueGenericCreateStatic>
 80084d6:	4603      	mov	r3, r0
 80084d8:	4a08      	ldr	r2, [pc, #32]	; (80084fc <prvCheckForValidListAndQueue+0x60>)
 80084da:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80084dc:	4b07      	ldr	r3, [pc, #28]	; (80084fc <prvCheckForValidListAndQueue+0x60>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d005      	beq.n	80084f0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80084e4:	4b05      	ldr	r3, [pc, #20]	; (80084fc <prvCheckForValidListAndQueue+0x60>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	490b      	ldr	r1, [pc, #44]	; (8008518 <prvCheckForValidListAndQueue+0x7c>)
 80084ea:	4618      	mov	r0, r3
 80084ec:	f7fe fd6c 	bl	8006fc8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80084f0:	f000 f970 	bl	80087d4 <vPortExitCritical>
}
 80084f4:	bf00      	nop
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}
 80084fa:	bf00      	nop
 80084fc:	200029e4 	.word	0x200029e4
 8008500:	200029b4 	.word	0x200029b4
 8008504:	200029c8 	.word	0x200029c8
 8008508:	200029dc 	.word	0x200029dc
 800850c:	200029e0 	.word	0x200029e0
 8008510:	20002a90 	.word	0x20002a90
 8008514:	200029f0 	.word	0x200029f0
 8008518:	0800a69c 	.word	0x0800a69c

0800851c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800851c:	b480      	push	{r7}
 800851e:	b085      	sub	sp, #20
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	3b04      	subs	r3, #4
 800852c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008534:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	3b04      	subs	r3, #4
 800853a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	f023 0201 	bic.w	r2, r3, #1
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	3b04      	subs	r3, #4
 800854a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800854c:	4a0c      	ldr	r2, [pc, #48]	; (8008580 <pxPortInitialiseStack+0x64>)
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	3b14      	subs	r3, #20
 8008556:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	3b04      	subs	r3, #4
 8008562:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f06f 0202 	mvn.w	r2, #2
 800856a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	3b20      	subs	r3, #32
 8008570:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008572:	68fb      	ldr	r3, [r7, #12]
}
 8008574:	4618      	mov	r0, r3
 8008576:	3714      	adds	r7, #20
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr
 8008580:	08008585 	.word	0x08008585

08008584 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008584:	b480      	push	{r7}
 8008586:	b085      	sub	sp, #20
 8008588:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800858a:	2300      	movs	r3, #0
 800858c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800858e:	4b12      	ldr	r3, [pc, #72]	; (80085d8 <prvTaskExitError+0x54>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008596:	d00a      	beq.n	80085ae <prvTaskExitError+0x2a>
	__asm volatile
 8008598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800859c:	f383 8811 	msr	BASEPRI, r3
 80085a0:	f3bf 8f6f 	isb	sy
 80085a4:	f3bf 8f4f 	dsb	sy
 80085a8:	60fb      	str	r3, [r7, #12]
}
 80085aa:	bf00      	nop
 80085ac:	e7fe      	b.n	80085ac <prvTaskExitError+0x28>
	__asm volatile
 80085ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b2:	f383 8811 	msr	BASEPRI, r3
 80085b6:	f3bf 8f6f 	isb	sy
 80085ba:	f3bf 8f4f 	dsb	sy
 80085be:	60bb      	str	r3, [r7, #8]
}
 80085c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80085c2:	bf00      	nop
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d0fc      	beq.n	80085c4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80085ca:	bf00      	nop
 80085cc:	bf00      	nop
 80085ce:	3714      	adds	r7, #20
 80085d0:	46bd      	mov	sp, r7
 80085d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d6:	4770      	bx	lr
 80085d8:	2000000c 	.word	0x2000000c
 80085dc:	00000000 	.word	0x00000000

080085e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80085e0:	4b07      	ldr	r3, [pc, #28]	; (8008600 <pxCurrentTCBConst2>)
 80085e2:	6819      	ldr	r1, [r3, #0]
 80085e4:	6808      	ldr	r0, [r1, #0]
 80085e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085ea:	f380 8809 	msr	PSP, r0
 80085ee:	f3bf 8f6f 	isb	sy
 80085f2:	f04f 0000 	mov.w	r0, #0
 80085f6:	f380 8811 	msr	BASEPRI, r0
 80085fa:	4770      	bx	lr
 80085fc:	f3af 8000 	nop.w

08008600 <pxCurrentTCBConst2>:
 8008600:	200024b4 	.word	0x200024b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008604:	bf00      	nop
 8008606:	bf00      	nop

08008608 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008608:	4808      	ldr	r0, [pc, #32]	; (800862c <prvPortStartFirstTask+0x24>)
 800860a:	6800      	ldr	r0, [r0, #0]
 800860c:	6800      	ldr	r0, [r0, #0]
 800860e:	f380 8808 	msr	MSP, r0
 8008612:	f04f 0000 	mov.w	r0, #0
 8008616:	f380 8814 	msr	CONTROL, r0
 800861a:	b662      	cpsie	i
 800861c:	b661      	cpsie	f
 800861e:	f3bf 8f4f 	dsb	sy
 8008622:	f3bf 8f6f 	isb	sy
 8008626:	df00      	svc	0
 8008628:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800862a:	bf00      	nop
 800862c:	e000ed08 	.word	0xe000ed08

08008630 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b086      	sub	sp, #24
 8008634:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008636:	4b46      	ldr	r3, [pc, #280]	; (8008750 <xPortStartScheduler+0x120>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	4a46      	ldr	r2, [pc, #280]	; (8008754 <xPortStartScheduler+0x124>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d10a      	bne.n	8008656 <xPortStartScheduler+0x26>
	__asm volatile
 8008640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008644:	f383 8811 	msr	BASEPRI, r3
 8008648:	f3bf 8f6f 	isb	sy
 800864c:	f3bf 8f4f 	dsb	sy
 8008650:	613b      	str	r3, [r7, #16]
}
 8008652:	bf00      	nop
 8008654:	e7fe      	b.n	8008654 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008656:	4b3e      	ldr	r3, [pc, #248]	; (8008750 <xPortStartScheduler+0x120>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a3f      	ldr	r2, [pc, #252]	; (8008758 <xPortStartScheduler+0x128>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d10a      	bne.n	8008676 <xPortStartScheduler+0x46>
	__asm volatile
 8008660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008664:	f383 8811 	msr	BASEPRI, r3
 8008668:	f3bf 8f6f 	isb	sy
 800866c:	f3bf 8f4f 	dsb	sy
 8008670:	60fb      	str	r3, [r7, #12]
}
 8008672:	bf00      	nop
 8008674:	e7fe      	b.n	8008674 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008676:	4b39      	ldr	r3, [pc, #228]	; (800875c <xPortStartScheduler+0x12c>)
 8008678:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	781b      	ldrb	r3, [r3, #0]
 800867e:	b2db      	uxtb	r3, r3
 8008680:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	22ff      	movs	r2, #255	; 0xff
 8008686:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	781b      	ldrb	r3, [r3, #0]
 800868c:	b2db      	uxtb	r3, r3
 800868e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008690:	78fb      	ldrb	r3, [r7, #3]
 8008692:	b2db      	uxtb	r3, r3
 8008694:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008698:	b2da      	uxtb	r2, r3
 800869a:	4b31      	ldr	r3, [pc, #196]	; (8008760 <xPortStartScheduler+0x130>)
 800869c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800869e:	4b31      	ldr	r3, [pc, #196]	; (8008764 <xPortStartScheduler+0x134>)
 80086a0:	2207      	movs	r2, #7
 80086a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80086a4:	e009      	b.n	80086ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80086a6:	4b2f      	ldr	r3, [pc, #188]	; (8008764 <xPortStartScheduler+0x134>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	3b01      	subs	r3, #1
 80086ac:	4a2d      	ldr	r2, [pc, #180]	; (8008764 <xPortStartScheduler+0x134>)
 80086ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80086b0:	78fb      	ldrb	r3, [r7, #3]
 80086b2:	b2db      	uxtb	r3, r3
 80086b4:	005b      	lsls	r3, r3, #1
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80086ba:	78fb      	ldrb	r3, [r7, #3]
 80086bc:	b2db      	uxtb	r3, r3
 80086be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086c2:	2b80      	cmp	r3, #128	; 0x80
 80086c4:	d0ef      	beq.n	80086a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80086c6:	4b27      	ldr	r3, [pc, #156]	; (8008764 <xPortStartScheduler+0x134>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f1c3 0307 	rsb	r3, r3, #7
 80086ce:	2b04      	cmp	r3, #4
 80086d0:	d00a      	beq.n	80086e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80086d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086d6:	f383 8811 	msr	BASEPRI, r3
 80086da:	f3bf 8f6f 	isb	sy
 80086de:	f3bf 8f4f 	dsb	sy
 80086e2:	60bb      	str	r3, [r7, #8]
}
 80086e4:	bf00      	nop
 80086e6:	e7fe      	b.n	80086e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80086e8:	4b1e      	ldr	r3, [pc, #120]	; (8008764 <xPortStartScheduler+0x134>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	021b      	lsls	r3, r3, #8
 80086ee:	4a1d      	ldr	r2, [pc, #116]	; (8008764 <xPortStartScheduler+0x134>)
 80086f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80086f2:	4b1c      	ldr	r3, [pc, #112]	; (8008764 <xPortStartScheduler+0x134>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80086fa:	4a1a      	ldr	r2, [pc, #104]	; (8008764 <xPortStartScheduler+0x134>)
 80086fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	b2da      	uxtb	r2, r3
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008706:	4b18      	ldr	r3, [pc, #96]	; (8008768 <xPortStartScheduler+0x138>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4a17      	ldr	r2, [pc, #92]	; (8008768 <xPortStartScheduler+0x138>)
 800870c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008710:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008712:	4b15      	ldr	r3, [pc, #84]	; (8008768 <xPortStartScheduler+0x138>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4a14      	ldr	r2, [pc, #80]	; (8008768 <xPortStartScheduler+0x138>)
 8008718:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800871c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800871e:	f000 f8dd 	bl	80088dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008722:	4b12      	ldr	r3, [pc, #72]	; (800876c <xPortStartScheduler+0x13c>)
 8008724:	2200      	movs	r2, #0
 8008726:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008728:	f000 f8fc 	bl	8008924 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800872c:	4b10      	ldr	r3, [pc, #64]	; (8008770 <xPortStartScheduler+0x140>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a0f      	ldr	r2, [pc, #60]	; (8008770 <xPortStartScheduler+0x140>)
 8008732:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008736:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008738:	f7ff ff66 	bl	8008608 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800873c:	f7ff f854 	bl	80077e8 <vTaskSwitchContext>
	prvTaskExitError();
 8008740:	f7ff ff20 	bl	8008584 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008744:	2300      	movs	r3, #0
}
 8008746:	4618      	mov	r0, r3
 8008748:	3718      	adds	r7, #24
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}
 800874e:	bf00      	nop
 8008750:	e000ed00 	.word	0xe000ed00
 8008754:	410fc271 	.word	0x410fc271
 8008758:	410fc270 	.word	0x410fc270
 800875c:	e000e400 	.word	0xe000e400
 8008760:	20002ae0 	.word	0x20002ae0
 8008764:	20002ae4 	.word	0x20002ae4
 8008768:	e000ed20 	.word	0xe000ed20
 800876c:	2000000c 	.word	0x2000000c
 8008770:	e000ef34 	.word	0xe000ef34

08008774 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008774:	b480      	push	{r7}
 8008776:	b083      	sub	sp, #12
 8008778:	af00      	add	r7, sp, #0
	__asm volatile
 800877a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800877e:	f383 8811 	msr	BASEPRI, r3
 8008782:	f3bf 8f6f 	isb	sy
 8008786:	f3bf 8f4f 	dsb	sy
 800878a:	607b      	str	r3, [r7, #4]
}
 800878c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800878e:	4b0f      	ldr	r3, [pc, #60]	; (80087cc <vPortEnterCritical+0x58>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	3301      	adds	r3, #1
 8008794:	4a0d      	ldr	r2, [pc, #52]	; (80087cc <vPortEnterCritical+0x58>)
 8008796:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008798:	4b0c      	ldr	r3, [pc, #48]	; (80087cc <vPortEnterCritical+0x58>)
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2b01      	cmp	r3, #1
 800879e:	d10f      	bne.n	80087c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80087a0:	4b0b      	ldr	r3, [pc, #44]	; (80087d0 <vPortEnterCritical+0x5c>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	b2db      	uxtb	r3, r3
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d00a      	beq.n	80087c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80087aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087ae:	f383 8811 	msr	BASEPRI, r3
 80087b2:	f3bf 8f6f 	isb	sy
 80087b6:	f3bf 8f4f 	dsb	sy
 80087ba:	603b      	str	r3, [r7, #0]
}
 80087bc:	bf00      	nop
 80087be:	e7fe      	b.n	80087be <vPortEnterCritical+0x4a>
	}
}
 80087c0:	bf00      	nop
 80087c2:	370c      	adds	r7, #12
 80087c4:	46bd      	mov	sp, r7
 80087c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ca:	4770      	bx	lr
 80087cc:	2000000c 	.word	0x2000000c
 80087d0:	e000ed04 	.word	0xe000ed04

080087d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80087d4:	b480      	push	{r7}
 80087d6:	b083      	sub	sp, #12
 80087d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80087da:	4b12      	ldr	r3, [pc, #72]	; (8008824 <vPortExitCritical+0x50>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d10a      	bne.n	80087f8 <vPortExitCritical+0x24>
	__asm volatile
 80087e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e6:	f383 8811 	msr	BASEPRI, r3
 80087ea:	f3bf 8f6f 	isb	sy
 80087ee:	f3bf 8f4f 	dsb	sy
 80087f2:	607b      	str	r3, [r7, #4]
}
 80087f4:	bf00      	nop
 80087f6:	e7fe      	b.n	80087f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80087f8:	4b0a      	ldr	r3, [pc, #40]	; (8008824 <vPortExitCritical+0x50>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	3b01      	subs	r3, #1
 80087fe:	4a09      	ldr	r2, [pc, #36]	; (8008824 <vPortExitCritical+0x50>)
 8008800:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008802:	4b08      	ldr	r3, [pc, #32]	; (8008824 <vPortExitCritical+0x50>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d105      	bne.n	8008816 <vPortExitCritical+0x42>
 800880a:	2300      	movs	r3, #0
 800880c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	f383 8811 	msr	BASEPRI, r3
}
 8008814:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008816:	bf00      	nop
 8008818:	370c      	adds	r7, #12
 800881a:	46bd      	mov	sp, r7
 800881c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008820:	4770      	bx	lr
 8008822:	bf00      	nop
 8008824:	2000000c 	.word	0x2000000c
	...

08008830 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008830:	f3ef 8009 	mrs	r0, PSP
 8008834:	f3bf 8f6f 	isb	sy
 8008838:	4b15      	ldr	r3, [pc, #84]	; (8008890 <pxCurrentTCBConst>)
 800883a:	681a      	ldr	r2, [r3, #0]
 800883c:	f01e 0f10 	tst.w	lr, #16
 8008840:	bf08      	it	eq
 8008842:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008846:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800884a:	6010      	str	r0, [r2, #0]
 800884c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008850:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008854:	f380 8811 	msr	BASEPRI, r0
 8008858:	f3bf 8f4f 	dsb	sy
 800885c:	f3bf 8f6f 	isb	sy
 8008860:	f7fe ffc2 	bl	80077e8 <vTaskSwitchContext>
 8008864:	f04f 0000 	mov.w	r0, #0
 8008868:	f380 8811 	msr	BASEPRI, r0
 800886c:	bc09      	pop	{r0, r3}
 800886e:	6819      	ldr	r1, [r3, #0]
 8008870:	6808      	ldr	r0, [r1, #0]
 8008872:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008876:	f01e 0f10 	tst.w	lr, #16
 800887a:	bf08      	it	eq
 800887c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008880:	f380 8809 	msr	PSP, r0
 8008884:	f3bf 8f6f 	isb	sy
 8008888:	4770      	bx	lr
 800888a:	bf00      	nop
 800888c:	f3af 8000 	nop.w

08008890 <pxCurrentTCBConst>:
 8008890:	200024b4 	.word	0x200024b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008894:	bf00      	nop
 8008896:	bf00      	nop

08008898 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b082      	sub	sp, #8
 800889c:	af00      	add	r7, sp, #0
	__asm volatile
 800889e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088a2:	f383 8811 	msr	BASEPRI, r3
 80088a6:	f3bf 8f6f 	isb	sy
 80088aa:	f3bf 8f4f 	dsb	sy
 80088ae:	607b      	str	r3, [r7, #4]
}
 80088b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80088b2:	f7fe fedf 	bl	8007674 <xTaskIncrementTick>
 80088b6:	4603      	mov	r3, r0
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d003      	beq.n	80088c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80088bc:	4b06      	ldr	r3, [pc, #24]	; (80088d8 <xPortSysTickHandler+0x40>)
 80088be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80088c2:	601a      	str	r2, [r3, #0]
 80088c4:	2300      	movs	r3, #0
 80088c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	f383 8811 	msr	BASEPRI, r3
}
 80088ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80088d0:	bf00      	nop
 80088d2:	3708      	adds	r7, #8
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}
 80088d8:	e000ed04 	.word	0xe000ed04

080088dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80088dc:	b480      	push	{r7}
 80088de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80088e0:	4b0b      	ldr	r3, [pc, #44]	; (8008910 <vPortSetupTimerInterrupt+0x34>)
 80088e2:	2200      	movs	r2, #0
 80088e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80088e6:	4b0b      	ldr	r3, [pc, #44]	; (8008914 <vPortSetupTimerInterrupt+0x38>)
 80088e8:	2200      	movs	r2, #0
 80088ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80088ec:	4b0a      	ldr	r3, [pc, #40]	; (8008918 <vPortSetupTimerInterrupt+0x3c>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a0a      	ldr	r2, [pc, #40]	; (800891c <vPortSetupTimerInterrupt+0x40>)
 80088f2:	fba2 2303 	umull	r2, r3, r2, r3
 80088f6:	099b      	lsrs	r3, r3, #6
 80088f8:	4a09      	ldr	r2, [pc, #36]	; (8008920 <vPortSetupTimerInterrupt+0x44>)
 80088fa:	3b01      	subs	r3, #1
 80088fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80088fe:	4b04      	ldr	r3, [pc, #16]	; (8008910 <vPortSetupTimerInterrupt+0x34>)
 8008900:	2207      	movs	r2, #7
 8008902:	601a      	str	r2, [r3, #0]
}
 8008904:	bf00      	nop
 8008906:	46bd      	mov	sp, r7
 8008908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890c:	4770      	bx	lr
 800890e:	bf00      	nop
 8008910:	e000e010 	.word	0xe000e010
 8008914:	e000e018 	.word	0xe000e018
 8008918:	20000000 	.word	0x20000000
 800891c:	10624dd3 	.word	0x10624dd3
 8008920:	e000e014 	.word	0xe000e014

08008924 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008924:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008934 <vPortEnableVFP+0x10>
 8008928:	6801      	ldr	r1, [r0, #0]
 800892a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800892e:	6001      	str	r1, [r0, #0]
 8008930:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008932:	bf00      	nop
 8008934:	e000ed88 	.word	0xe000ed88

08008938 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008938:	b480      	push	{r7}
 800893a:	b085      	sub	sp, #20
 800893c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800893e:	f3ef 8305 	mrs	r3, IPSR
 8008942:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2b0f      	cmp	r3, #15
 8008948:	d914      	bls.n	8008974 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800894a:	4a17      	ldr	r2, [pc, #92]	; (80089a8 <vPortValidateInterruptPriority+0x70>)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	4413      	add	r3, r2
 8008950:	781b      	ldrb	r3, [r3, #0]
 8008952:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008954:	4b15      	ldr	r3, [pc, #84]	; (80089ac <vPortValidateInterruptPriority+0x74>)
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	7afa      	ldrb	r2, [r7, #11]
 800895a:	429a      	cmp	r2, r3
 800895c:	d20a      	bcs.n	8008974 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800895e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008962:	f383 8811 	msr	BASEPRI, r3
 8008966:	f3bf 8f6f 	isb	sy
 800896a:	f3bf 8f4f 	dsb	sy
 800896e:	607b      	str	r3, [r7, #4]
}
 8008970:	bf00      	nop
 8008972:	e7fe      	b.n	8008972 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008974:	4b0e      	ldr	r3, [pc, #56]	; (80089b0 <vPortValidateInterruptPriority+0x78>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800897c:	4b0d      	ldr	r3, [pc, #52]	; (80089b4 <vPortValidateInterruptPriority+0x7c>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	429a      	cmp	r2, r3
 8008982:	d90a      	bls.n	800899a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008988:	f383 8811 	msr	BASEPRI, r3
 800898c:	f3bf 8f6f 	isb	sy
 8008990:	f3bf 8f4f 	dsb	sy
 8008994:	603b      	str	r3, [r7, #0]
}
 8008996:	bf00      	nop
 8008998:	e7fe      	b.n	8008998 <vPortValidateInterruptPriority+0x60>
	}
 800899a:	bf00      	nop
 800899c:	3714      	adds	r7, #20
 800899e:	46bd      	mov	sp, r7
 80089a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a4:	4770      	bx	lr
 80089a6:	bf00      	nop
 80089a8:	e000e3f0 	.word	0xe000e3f0
 80089ac:	20002ae0 	.word	0x20002ae0
 80089b0:	e000ed0c 	.word	0xe000ed0c
 80089b4:	20002ae4 	.word	0x20002ae4

080089b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b08a      	sub	sp, #40	; 0x28
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80089c0:	2300      	movs	r3, #0
 80089c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80089c4:	f7fe fd9a 	bl	80074fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80089c8:	4b5b      	ldr	r3, [pc, #364]	; (8008b38 <pvPortMalloc+0x180>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d101      	bne.n	80089d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80089d0:	f000 f920 	bl	8008c14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80089d4:	4b59      	ldr	r3, [pc, #356]	; (8008b3c <pvPortMalloc+0x184>)
 80089d6:	681a      	ldr	r2, [r3, #0]
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	4013      	ands	r3, r2
 80089dc:	2b00      	cmp	r3, #0
 80089de:	f040 8093 	bne.w	8008b08 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d01d      	beq.n	8008a24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80089e8:	2208      	movs	r2, #8
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4413      	add	r3, r2
 80089ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f003 0307 	and.w	r3, r3, #7
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d014      	beq.n	8008a24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f023 0307 	bic.w	r3, r3, #7
 8008a00:	3308      	adds	r3, #8
 8008a02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f003 0307 	and.w	r3, r3, #7
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d00a      	beq.n	8008a24 <pvPortMalloc+0x6c>
	__asm volatile
 8008a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a12:	f383 8811 	msr	BASEPRI, r3
 8008a16:	f3bf 8f6f 	isb	sy
 8008a1a:	f3bf 8f4f 	dsb	sy
 8008a1e:	617b      	str	r3, [r7, #20]
}
 8008a20:	bf00      	nop
 8008a22:	e7fe      	b.n	8008a22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d06e      	beq.n	8008b08 <pvPortMalloc+0x150>
 8008a2a:	4b45      	ldr	r3, [pc, #276]	; (8008b40 <pvPortMalloc+0x188>)
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	687a      	ldr	r2, [r7, #4]
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d869      	bhi.n	8008b08 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008a34:	4b43      	ldr	r3, [pc, #268]	; (8008b44 <pvPortMalloc+0x18c>)
 8008a36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008a38:	4b42      	ldr	r3, [pc, #264]	; (8008b44 <pvPortMalloc+0x18c>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008a3e:	e004      	b.n	8008a4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	687a      	ldr	r2, [r7, #4]
 8008a50:	429a      	cmp	r2, r3
 8008a52:	d903      	bls.n	8008a5c <pvPortMalloc+0xa4>
 8008a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d1f1      	bne.n	8008a40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008a5c:	4b36      	ldr	r3, [pc, #216]	; (8008b38 <pvPortMalloc+0x180>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a62:	429a      	cmp	r2, r3
 8008a64:	d050      	beq.n	8008b08 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008a66:	6a3b      	ldr	r3, [r7, #32]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	2208      	movs	r2, #8
 8008a6c:	4413      	add	r3, r2
 8008a6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a72:	681a      	ldr	r2, [r3, #0]
 8008a74:	6a3b      	ldr	r3, [r7, #32]
 8008a76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a7a:	685a      	ldr	r2, [r3, #4]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	1ad2      	subs	r2, r2, r3
 8008a80:	2308      	movs	r3, #8
 8008a82:	005b      	lsls	r3, r3, #1
 8008a84:	429a      	cmp	r2, r3
 8008a86:	d91f      	bls.n	8008ac8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008a88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	4413      	add	r3, r2
 8008a8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a90:	69bb      	ldr	r3, [r7, #24]
 8008a92:	f003 0307 	and.w	r3, r3, #7
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d00a      	beq.n	8008ab0 <pvPortMalloc+0xf8>
	__asm volatile
 8008a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a9e:	f383 8811 	msr	BASEPRI, r3
 8008aa2:	f3bf 8f6f 	isb	sy
 8008aa6:	f3bf 8f4f 	dsb	sy
 8008aaa:	613b      	str	r3, [r7, #16]
}
 8008aac:	bf00      	nop
 8008aae:	e7fe      	b.n	8008aae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ab2:	685a      	ldr	r2, [r3, #4]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	1ad2      	subs	r2, r2, r3
 8008ab8:	69bb      	ldr	r3, [r7, #24]
 8008aba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008ac2:	69b8      	ldr	r0, [r7, #24]
 8008ac4:	f000 f908 	bl	8008cd8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008ac8:	4b1d      	ldr	r3, [pc, #116]	; (8008b40 <pvPortMalloc+0x188>)
 8008aca:	681a      	ldr	r2, [r3, #0]
 8008acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ace:	685b      	ldr	r3, [r3, #4]
 8008ad0:	1ad3      	subs	r3, r2, r3
 8008ad2:	4a1b      	ldr	r2, [pc, #108]	; (8008b40 <pvPortMalloc+0x188>)
 8008ad4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008ad6:	4b1a      	ldr	r3, [pc, #104]	; (8008b40 <pvPortMalloc+0x188>)
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	4b1b      	ldr	r3, [pc, #108]	; (8008b48 <pvPortMalloc+0x190>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d203      	bcs.n	8008aea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008ae2:	4b17      	ldr	r3, [pc, #92]	; (8008b40 <pvPortMalloc+0x188>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4a18      	ldr	r2, [pc, #96]	; (8008b48 <pvPortMalloc+0x190>)
 8008ae8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aec:	685a      	ldr	r2, [r3, #4]
 8008aee:	4b13      	ldr	r3, [pc, #76]	; (8008b3c <pvPortMalloc+0x184>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	431a      	orrs	r2, r3
 8008af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008afa:	2200      	movs	r2, #0
 8008afc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008afe:	4b13      	ldr	r3, [pc, #76]	; (8008b4c <pvPortMalloc+0x194>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	3301      	adds	r3, #1
 8008b04:	4a11      	ldr	r2, [pc, #68]	; (8008b4c <pvPortMalloc+0x194>)
 8008b06:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008b08:	f7fe fd06 	bl	8007518 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b0c:	69fb      	ldr	r3, [r7, #28]
 8008b0e:	f003 0307 	and.w	r3, r3, #7
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d00a      	beq.n	8008b2c <pvPortMalloc+0x174>
	__asm volatile
 8008b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b1a:	f383 8811 	msr	BASEPRI, r3
 8008b1e:	f3bf 8f6f 	isb	sy
 8008b22:	f3bf 8f4f 	dsb	sy
 8008b26:	60fb      	str	r3, [r7, #12]
}
 8008b28:	bf00      	nop
 8008b2a:	e7fe      	b.n	8008b2a <pvPortMalloc+0x172>
	return pvReturn;
 8008b2c:	69fb      	ldr	r3, [r7, #28]
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3728      	adds	r7, #40	; 0x28
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}
 8008b36:	bf00      	nop
 8008b38:	200066f0 	.word	0x200066f0
 8008b3c:	20006704 	.word	0x20006704
 8008b40:	200066f4 	.word	0x200066f4
 8008b44:	200066e8 	.word	0x200066e8
 8008b48:	200066f8 	.word	0x200066f8
 8008b4c:	200066fc 	.word	0x200066fc

08008b50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b086      	sub	sp, #24
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d04d      	beq.n	8008bfe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008b62:	2308      	movs	r3, #8
 8008b64:	425b      	negs	r3, r3
 8008b66:	697a      	ldr	r2, [r7, #20]
 8008b68:	4413      	add	r3, r2
 8008b6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	685a      	ldr	r2, [r3, #4]
 8008b74:	4b24      	ldr	r3, [pc, #144]	; (8008c08 <vPortFree+0xb8>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4013      	ands	r3, r2
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d10a      	bne.n	8008b94 <vPortFree+0x44>
	__asm volatile
 8008b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b82:	f383 8811 	msr	BASEPRI, r3
 8008b86:	f3bf 8f6f 	isb	sy
 8008b8a:	f3bf 8f4f 	dsb	sy
 8008b8e:	60fb      	str	r3, [r7, #12]
}
 8008b90:	bf00      	nop
 8008b92:	e7fe      	b.n	8008b92 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d00a      	beq.n	8008bb2 <vPortFree+0x62>
	__asm volatile
 8008b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ba0:	f383 8811 	msr	BASEPRI, r3
 8008ba4:	f3bf 8f6f 	isb	sy
 8008ba8:	f3bf 8f4f 	dsb	sy
 8008bac:	60bb      	str	r3, [r7, #8]
}
 8008bae:	bf00      	nop
 8008bb0:	e7fe      	b.n	8008bb0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	685a      	ldr	r2, [r3, #4]
 8008bb6:	4b14      	ldr	r3, [pc, #80]	; (8008c08 <vPortFree+0xb8>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4013      	ands	r3, r2
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d01e      	beq.n	8008bfe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d11a      	bne.n	8008bfe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	685a      	ldr	r2, [r3, #4]
 8008bcc:	4b0e      	ldr	r3, [pc, #56]	; (8008c08 <vPortFree+0xb8>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	43db      	mvns	r3, r3
 8008bd2:	401a      	ands	r2, r3
 8008bd4:	693b      	ldr	r3, [r7, #16]
 8008bd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008bd8:	f7fe fc90 	bl	80074fc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008bdc:	693b      	ldr	r3, [r7, #16]
 8008bde:	685a      	ldr	r2, [r3, #4]
 8008be0:	4b0a      	ldr	r3, [pc, #40]	; (8008c0c <vPortFree+0xbc>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4413      	add	r3, r2
 8008be6:	4a09      	ldr	r2, [pc, #36]	; (8008c0c <vPortFree+0xbc>)
 8008be8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008bea:	6938      	ldr	r0, [r7, #16]
 8008bec:	f000 f874 	bl	8008cd8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008bf0:	4b07      	ldr	r3, [pc, #28]	; (8008c10 <vPortFree+0xc0>)
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	3301      	adds	r3, #1
 8008bf6:	4a06      	ldr	r2, [pc, #24]	; (8008c10 <vPortFree+0xc0>)
 8008bf8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008bfa:	f7fe fc8d 	bl	8007518 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008bfe:	bf00      	nop
 8008c00:	3718      	adds	r7, #24
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
 8008c06:	bf00      	nop
 8008c08:	20006704 	.word	0x20006704
 8008c0c:	200066f4 	.word	0x200066f4
 8008c10:	20006700 	.word	0x20006700

08008c14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008c14:	b480      	push	{r7}
 8008c16:	b085      	sub	sp, #20
 8008c18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008c1a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8008c1e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008c20:	4b27      	ldr	r3, [pc, #156]	; (8008cc0 <prvHeapInit+0xac>)
 8008c22:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f003 0307 	and.w	r3, r3, #7
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d00c      	beq.n	8008c48 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	3307      	adds	r3, #7
 8008c32:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	f023 0307 	bic.w	r3, r3, #7
 8008c3a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008c3c:	68ba      	ldr	r2, [r7, #8]
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	1ad3      	subs	r3, r2, r3
 8008c42:	4a1f      	ldr	r2, [pc, #124]	; (8008cc0 <prvHeapInit+0xac>)
 8008c44:	4413      	add	r3, r2
 8008c46:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008c4c:	4a1d      	ldr	r2, [pc, #116]	; (8008cc4 <prvHeapInit+0xb0>)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008c52:	4b1c      	ldr	r3, [pc, #112]	; (8008cc4 <prvHeapInit+0xb0>)
 8008c54:	2200      	movs	r2, #0
 8008c56:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	68ba      	ldr	r2, [r7, #8]
 8008c5c:	4413      	add	r3, r2
 8008c5e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008c60:	2208      	movs	r2, #8
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	1a9b      	subs	r3, r3, r2
 8008c66:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f023 0307 	bic.w	r3, r3, #7
 8008c6e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	4a15      	ldr	r2, [pc, #84]	; (8008cc8 <prvHeapInit+0xb4>)
 8008c74:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008c76:	4b14      	ldr	r3, [pc, #80]	; (8008cc8 <prvHeapInit+0xb4>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008c7e:	4b12      	ldr	r3, [pc, #72]	; (8008cc8 <prvHeapInit+0xb4>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	2200      	movs	r2, #0
 8008c84:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	68fa      	ldr	r2, [r7, #12]
 8008c8e:	1ad2      	subs	r2, r2, r3
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008c94:	4b0c      	ldr	r3, [pc, #48]	; (8008cc8 <prvHeapInit+0xb4>)
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	685b      	ldr	r3, [r3, #4]
 8008ca0:	4a0a      	ldr	r2, [pc, #40]	; (8008ccc <prvHeapInit+0xb8>)
 8008ca2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	685b      	ldr	r3, [r3, #4]
 8008ca8:	4a09      	ldr	r2, [pc, #36]	; (8008cd0 <prvHeapInit+0xbc>)
 8008caa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008cac:	4b09      	ldr	r3, [pc, #36]	; (8008cd4 <prvHeapInit+0xc0>)
 8008cae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008cb2:	601a      	str	r2, [r3, #0]
}
 8008cb4:	bf00      	nop
 8008cb6:	3714      	adds	r7, #20
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbe:	4770      	bx	lr
 8008cc0:	20002ae8 	.word	0x20002ae8
 8008cc4:	200066e8 	.word	0x200066e8
 8008cc8:	200066f0 	.word	0x200066f0
 8008ccc:	200066f8 	.word	0x200066f8
 8008cd0:	200066f4 	.word	0x200066f4
 8008cd4:	20006704 	.word	0x20006704

08008cd8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b085      	sub	sp, #20
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008ce0:	4b28      	ldr	r3, [pc, #160]	; (8008d84 <prvInsertBlockIntoFreeList+0xac>)
 8008ce2:	60fb      	str	r3, [r7, #12]
 8008ce4:	e002      	b.n	8008cec <prvInsertBlockIntoFreeList+0x14>
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	60fb      	str	r3, [r7, #12]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	687a      	ldr	r2, [r7, #4]
 8008cf2:	429a      	cmp	r2, r3
 8008cf4:	d8f7      	bhi.n	8008ce6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	685b      	ldr	r3, [r3, #4]
 8008cfe:	68ba      	ldr	r2, [r7, #8]
 8008d00:	4413      	add	r3, r2
 8008d02:	687a      	ldr	r2, [r7, #4]
 8008d04:	429a      	cmp	r2, r3
 8008d06:	d108      	bne.n	8008d1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	685a      	ldr	r2, [r3, #4]
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	441a      	add	r2, r3
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	68ba      	ldr	r2, [r7, #8]
 8008d24:	441a      	add	r2, r3
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	d118      	bne.n	8008d60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	4b15      	ldr	r3, [pc, #84]	; (8008d88 <prvInsertBlockIntoFreeList+0xb0>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d00d      	beq.n	8008d56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	685a      	ldr	r2, [r3, #4]
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	441a      	add	r2, r3
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	681a      	ldr	r2, [r3, #0]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	601a      	str	r2, [r3, #0]
 8008d54:	e008      	b.n	8008d68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008d56:	4b0c      	ldr	r3, [pc, #48]	; (8008d88 <prvInsertBlockIntoFreeList+0xb0>)
 8008d58:	681a      	ldr	r2, [r3, #0]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	601a      	str	r2, [r3, #0]
 8008d5e:	e003      	b.n	8008d68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681a      	ldr	r2, [r3, #0]
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008d68:	68fa      	ldr	r2, [r7, #12]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	d002      	beq.n	8008d76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	687a      	ldr	r2, [r7, #4]
 8008d74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d76:	bf00      	nop
 8008d78:	3714      	adds	r7, #20
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d80:	4770      	bx	lr
 8008d82:	bf00      	nop
 8008d84:	200066e8 	.word	0x200066e8
 8008d88:	200066f0 	.word	0x200066f0

08008d8c <__errno>:
 8008d8c:	4b01      	ldr	r3, [pc, #4]	; (8008d94 <__errno+0x8>)
 8008d8e:	6818      	ldr	r0, [r3, #0]
 8008d90:	4770      	bx	lr
 8008d92:	bf00      	nop
 8008d94:	20000010 	.word	0x20000010

08008d98 <__libc_init_array>:
 8008d98:	b570      	push	{r4, r5, r6, lr}
 8008d9a:	4d0d      	ldr	r5, [pc, #52]	; (8008dd0 <__libc_init_array+0x38>)
 8008d9c:	4c0d      	ldr	r4, [pc, #52]	; (8008dd4 <__libc_init_array+0x3c>)
 8008d9e:	1b64      	subs	r4, r4, r5
 8008da0:	10a4      	asrs	r4, r4, #2
 8008da2:	2600      	movs	r6, #0
 8008da4:	42a6      	cmp	r6, r4
 8008da6:	d109      	bne.n	8008dbc <__libc_init_array+0x24>
 8008da8:	4d0b      	ldr	r5, [pc, #44]	; (8008dd8 <__libc_init_array+0x40>)
 8008daa:	4c0c      	ldr	r4, [pc, #48]	; (8008ddc <__libc_init_array+0x44>)
 8008dac:	f001 f952 	bl	800a054 <_init>
 8008db0:	1b64      	subs	r4, r4, r5
 8008db2:	10a4      	asrs	r4, r4, #2
 8008db4:	2600      	movs	r6, #0
 8008db6:	42a6      	cmp	r6, r4
 8008db8:	d105      	bne.n	8008dc6 <__libc_init_array+0x2e>
 8008dba:	bd70      	pop	{r4, r5, r6, pc}
 8008dbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008dc0:	4798      	blx	r3
 8008dc2:	3601      	adds	r6, #1
 8008dc4:	e7ee      	b.n	8008da4 <__libc_init_array+0xc>
 8008dc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008dca:	4798      	blx	r3
 8008dcc:	3601      	adds	r6, #1
 8008dce:	e7f2      	b.n	8008db6 <__libc_init_array+0x1e>
 8008dd0:	0800ac68 	.word	0x0800ac68
 8008dd4:	0800ac68 	.word	0x0800ac68
 8008dd8:	0800ac68 	.word	0x0800ac68
 8008ddc:	0800ac6c 	.word	0x0800ac6c

08008de0 <isprint>:
 8008de0:	4b02      	ldr	r3, [pc, #8]	; (8008dec <isprint+0xc>)
 8008de2:	4418      	add	r0, r3
 8008de4:	7840      	ldrb	r0, [r0, #1]
 8008de6:	f000 0097 	and.w	r0, r0, #151	; 0x97
 8008dea:	4770      	bx	lr
 8008dec:	0800aab0 	.word	0x0800aab0

08008df0 <memcpy>:
 8008df0:	440a      	add	r2, r1
 8008df2:	4291      	cmp	r1, r2
 8008df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008df8:	d100      	bne.n	8008dfc <memcpy+0xc>
 8008dfa:	4770      	bx	lr
 8008dfc:	b510      	push	{r4, lr}
 8008dfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e06:	4291      	cmp	r1, r2
 8008e08:	d1f9      	bne.n	8008dfe <memcpy+0xe>
 8008e0a:	bd10      	pop	{r4, pc}

08008e0c <memset>:
 8008e0c:	4402      	add	r2, r0
 8008e0e:	4603      	mov	r3, r0
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d100      	bne.n	8008e16 <memset+0xa>
 8008e14:	4770      	bx	lr
 8008e16:	f803 1b01 	strb.w	r1, [r3], #1
 8008e1a:	e7f9      	b.n	8008e10 <memset+0x4>

08008e1c <siscanf>:
 8008e1c:	b40e      	push	{r1, r2, r3}
 8008e1e:	b510      	push	{r4, lr}
 8008e20:	b09f      	sub	sp, #124	; 0x7c
 8008e22:	ac21      	add	r4, sp, #132	; 0x84
 8008e24:	f44f 7101 	mov.w	r1, #516	; 0x204
 8008e28:	f854 2b04 	ldr.w	r2, [r4], #4
 8008e2c:	9201      	str	r2, [sp, #4]
 8008e2e:	f8ad 101c 	strh.w	r1, [sp, #28]
 8008e32:	9004      	str	r0, [sp, #16]
 8008e34:	9008      	str	r0, [sp, #32]
 8008e36:	f7f7 f9dd 	bl	80001f4 <strlen>
 8008e3a:	4b0c      	ldr	r3, [pc, #48]	; (8008e6c <siscanf+0x50>)
 8008e3c:	9005      	str	r0, [sp, #20]
 8008e3e:	9009      	str	r0, [sp, #36]	; 0x24
 8008e40:	930d      	str	r3, [sp, #52]	; 0x34
 8008e42:	480b      	ldr	r0, [pc, #44]	; (8008e70 <siscanf+0x54>)
 8008e44:	9a01      	ldr	r2, [sp, #4]
 8008e46:	6800      	ldr	r0, [r0, #0]
 8008e48:	9403      	str	r4, [sp, #12]
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	9311      	str	r3, [sp, #68]	; 0x44
 8008e4e:	9316      	str	r3, [sp, #88]	; 0x58
 8008e50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008e54:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008e58:	a904      	add	r1, sp, #16
 8008e5a:	4623      	mov	r3, r4
 8008e5c:	f000 f9e2 	bl	8009224 <__ssvfiscanf_r>
 8008e60:	b01f      	add	sp, #124	; 0x7c
 8008e62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e66:	b003      	add	sp, #12
 8008e68:	4770      	bx	lr
 8008e6a:	bf00      	nop
 8008e6c:	08008e75 	.word	0x08008e75
 8008e70:	20000010 	.word	0x20000010

08008e74 <__seofread>:
 8008e74:	2000      	movs	r0, #0
 8008e76:	4770      	bx	lr

08008e78 <_vsiprintf_r>:
 8008e78:	b500      	push	{lr}
 8008e7a:	b09b      	sub	sp, #108	; 0x6c
 8008e7c:	9100      	str	r1, [sp, #0]
 8008e7e:	9104      	str	r1, [sp, #16]
 8008e80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008e84:	9105      	str	r1, [sp, #20]
 8008e86:	9102      	str	r1, [sp, #8]
 8008e88:	4905      	ldr	r1, [pc, #20]	; (8008ea0 <_vsiprintf_r+0x28>)
 8008e8a:	9103      	str	r1, [sp, #12]
 8008e8c:	4669      	mov	r1, sp
 8008e8e:	f000 f86f 	bl	8008f70 <_svfiprintf_r>
 8008e92:	9b00      	ldr	r3, [sp, #0]
 8008e94:	2200      	movs	r2, #0
 8008e96:	701a      	strb	r2, [r3, #0]
 8008e98:	b01b      	add	sp, #108	; 0x6c
 8008e9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8008e9e:	bf00      	nop
 8008ea0:	ffff0208 	.word	0xffff0208

08008ea4 <vsiprintf>:
 8008ea4:	4613      	mov	r3, r2
 8008ea6:	460a      	mov	r2, r1
 8008ea8:	4601      	mov	r1, r0
 8008eaa:	4802      	ldr	r0, [pc, #8]	; (8008eb4 <vsiprintf+0x10>)
 8008eac:	6800      	ldr	r0, [r0, #0]
 8008eae:	f7ff bfe3 	b.w	8008e78 <_vsiprintf_r>
 8008eb2:	bf00      	nop
 8008eb4:	20000010 	.word	0x20000010

08008eb8 <__ssputs_r>:
 8008eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ebc:	688e      	ldr	r6, [r1, #8]
 8008ebe:	429e      	cmp	r6, r3
 8008ec0:	4682      	mov	sl, r0
 8008ec2:	460c      	mov	r4, r1
 8008ec4:	4690      	mov	r8, r2
 8008ec6:	461f      	mov	r7, r3
 8008ec8:	d838      	bhi.n	8008f3c <__ssputs_r+0x84>
 8008eca:	898a      	ldrh	r2, [r1, #12]
 8008ecc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008ed0:	d032      	beq.n	8008f38 <__ssputs_r+0x80>
 8008ed2:	6825      	ldr	r5, [r4, #0]
 8008ed4:	6909      	ldr	r1, [r1, #16]
 8008ed6:	eba5 0901 	sub.w	r9, r5, r1
 8008eda:	6965      	ldr	r5, [r4, #20]
 8008edc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ee0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	444b      	add	r3, r9
 8008ee8:	106d      	asrs	r5, r5, #1
 8008eea:	429d      	cmp	r5, r3
 8008eec:	bf38      	it	cc
 8008eee:	461d      	movcc	r5, r3
 8008ef0:	0553      	lsls	r3, r2, #21
 8008ef2:	d531      	bpl.n	8008f58 <__ssputs_r+0xa0>
 8008ef4:	4629      	mov	r1, r5
 8008ef6:	f000 ffe5 	bl	8009ec4 <_malloc_r>
 8008efa:	4606      	mov	r6, r0
 8008efc:	b950      	cbnz	r0, 8008f14 <__ssputs_r+0x5c>
 8008efe:	230c      	movs	r3, #12
 8008f00:	f8ca 3000 	str.w	r3, [sl]
 8008f04:	89a3      	ldrh	r3, [r4, #12]
 8008f06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f0a:	81a3      	strh	r3, [r4, #12]
 8008f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f14:	6921      	ldr	r1, [r4, #16]
 8008f16:	464a      	mov	r2, r9
 8008f18:	f7ff ff6a 	bl	8008df0 <memcpy>
 8008f1c:	89a3      	ldrh	r3, [r4, #12]
 8008f1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008f22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f26:	81a3      	strh	r3, [r4, #12]
 8008f28:	6126      	str	r6, [r4, #16]
 8008f2a:	6165      	str	r5, [r4, #20]
 8008f2c:	444e      	add	r6, r9
 8008f2e:	eba5 0509 	sub.w	r5, r5, r9
 8008f32:	6026      	str	r6, [r4, #0]
 8008f34:	60a5      	str	r5, [r4, #8]
 8008f36:	463e      	mov	r6, r7
 8008f38:	42be      	cmp	r6, r7
 8008f3a:	d900      	bls.n	8008f3e <__ssputs_r+0x86>
 8008f3c:	463e      	mov	r6, r7
 8008f3e:	6820      	ldr	r0, [r4, #0]
 8008f40:	4632      	mov	r2, r6
 8008f42:	4641      	mov	r1, r8
 8008f44:	f000 ff38 	bl	8009db8 <memmove>
 8008f48:	68a3      	ldr	r3, [r4, #8]
 8008f4a:	1b9b      	subs	r3, r3, r6
 8008f4c:	60a3      	str	r3, [r4, #8]
 8008f4e:	6823      	ldr	r3, [r4, #0]
 8008f50:	4433      	add	r3, r6
 8008f52:	6023      	str	r3, [r4, #0]
 8008f54:	2000      	movs	r0, #0
 8008f56:	e7db      	b.n	8008f10 <__ssputs_r+0x58>
 8008f58:	462a      	mov	r2, r5
 8008f5a:	f001 f827 	bl	8009fac <_realloc_r>
 8008f5e:	4606      	mov	r6, r0
 8008f60:	2800      	cmp	r0, #0
 8008f62:	d1e1      	bne.n	8008f28 <__ssputs_r+0x70>
 8008f64:	6921      	ldr	r1, [r4, #16]
 8008f66:	4650      	mov	r0, sl
 8008f68:	f000 ff40 	bl	8009dec <_free_r>
 8008f6c:	e7c7      	b.n	8008efe <__ssputs_r+0x46>
	...

08008f70 <_svfiprintf_r>:
 8008f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f74:	4698      	mov	r8, r3
 8008f76:	898b      	ldrh	r3, [r1, #12]
 8008f78:	061b      	lsls	r3, r3, #24
 8008f7a:	b09d      	sub	sp, #116	; 0x74
 8008f7c:	4607      	mov	r7, r0
 8008f7e:	460d      	mov	r5, r1
 8008f80:	4614      	mov	r4, r2
 8008f82:	d50e      	bpl.n	8008fa2 <_svfiprintf_r+0x32>
 8008f84:	690b      	ldr	r3, [r1, #16]
 8008f86:	b963      	cbnz	r3, 8008fa2 <_svfiprintf_r+0x32>
 8008f88:	2140      	movs	r1, #64	; 0x40
 8008f8a:	f000 ff9b 	bl	8009ec4 <_malloc_r>
 8008f8e:	6028      	str	r0, [r5, #0]
 8008f90:	6128      	str	r0, [r5, #16]
 8008f92:	b920      	cbnz	r0, 8008f9e <_svfiprintf_r+0x2e>
 8008f94:	230c      	movs	r3, #12
 8008f96:	603b      	str	r3, [r7, #0]
 8008f98:	f04f 30ff 	mov.w	r0, #4294967295
 8008f9c:	e0d1      	b.n	8009142 <_svfiprintf_r+0x1d2>
 8008f9e:	2340      	movs	r3, #64	; 0x40
 8008fa0:	616b      	str	r3, [r5, #20]
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	9309      	str	r3, [sp, #36]	; 0x24
 8008fa6:	2320      	movs	r3, #32
 8008fa8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008fac:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fb0:	2330      	movs	r3, #48	; 0x30
 8008fb2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800915c <_svfiprintf_r+0x1ec>
 8008fb6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008fba:	f04f 0901 	mov.w	r9, #1
 8008fbe:	4623      	mov	r3, r4
 8008fc0:	469a      	mov	sl, r3
 8008fc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fc6:	b10a      	cbz	r2, 8008fcc <_svfiprintf_r+0x5c>
 8008fc8:	2a25      	cmp	r2, #37	; 0x25
 8008fca:	d1f9      	bne.n	8008fc0 <_svfiprintf_r+0x50>
 8008fcc:	ebba 0b04 	subs.w	fp, sl, r4
 8008fd0:	d00b      	beq.n	8008fea <_svfiprintf_r+0x7a>
 8008fd2:	465b      	mov	r3, fp
 8008fd4:	4622      	mov	r2, r4
 8008fd6:	4629      	mov	r1, r5
 8008fd8:	4638      	mov	r0, r7
 8008fda:	f7ff ff6d 	bl	8008eb8 <__ssputs_r>
 8008fde:	3001      	adds	r0, #1
 8008fe0:	f000 80aa 	beq.w	8009138 <_svfiprintf_r+0x1c8>
 8008fe4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fe6:	445a      	add	r2, fp
 8008fe8:	9209      	str	r2, [sp, #36]	; 0x24
 8008fea:	f89a 3000 	ldrb.w	r3, [sl]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	f000 80a2 	beq.w	8009138 <_svfiprintf_r+0x1c8>
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	f04f 32ff 	mov.w	r2, #4294967295
 8008ffa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ffe:	f10a 0a01 	add.w	sl, sl, #1
 8009002:	9304      	str	r3, [sp, #16]
 8009004:	9307      	str	r3, [sp, #28]
 8009006:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800900a:	931a      	str	r3, [sp, #104]	; 0x68
 800900c:	4654      	mov	r4, sl
 800900e:	2205      	movs	r2, #5
 8009010:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009014:	4851      	ldr	r0, [pc, #324]	; (800915c <_svfiprintf_r+0x1ec>)
 8009016:	f7f7 f8fb 	bl	8000210 <memchr>
 800901a:	9a04      	ldr	r2, [sp, #16]
 800901c:	b9d8      	cbnz	r0, 8009056 <_svfiprintf_r+0xe6>
 800901e:	06d0      	lsls	r0, r2, #27
 8009020:	bf44      	itt	mi
 8009022:	2320      	movmi	r3, #32
 8009024:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009028:	0711      	lsls	r1, r2, #28
 800902a:	bf44      	itt	mi
 800902c:	232b      	movmi	r3, #43	; 0x2b
 800902e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009032:	f89a 3000 	ldrb.w	r3, [sl]
 8009036:	2b2a      	cmp	r3, #42	; 0x2a
 8009038:	d015      	beq.n	8009066 <_svfiprintf_r+0xf6>
 800903a:	9a07      	ldr	r2, [sp, #28]
 800903c:	4654      	mov	r4, sl
 800903e:	2000      	movs	r0, #0
 8009040:	f04f 0c0a 	mov.w	ip, #10
 8009044:	4621      	mov	r1, r4
 8009046:	f811 3b01 	ldrb.w	r3, [r1], #1
 800904a:	3b30      	subs	r3, #48	; 0x30
 800904c:	2b09      	cmp	r3, #9
 800904e:	d94e      	bls.n	80090ee <_svfiprintf_r+0x17e>
 8009050:	b1b0      	cbz	r0, 8009080 <_svfiprintf_r+0x110>
 8009052:	9207      	str	r2, [sp, #28]
 8009054:	e014      	b.n	8009080 <_svfiprintf_r+0x110>
 8009056:	eba0 0308 	sub.w	r3, r0, r8
 800905a:	fa09 f303 	lsl.w	r3, r9, r3
 800905e:	4313      	orrs	r3, r2
 8009060:	9304      	str	r3, [sp, #16]
 8009062:	46a2      	mov	sl, r4
 8009064:	e7d2      	b.n	800900c <_svfiprintf_r+0x9c>
 8009066:	9b03      	ldr	r3, [sp, #12]
 8009068:	1d19      	adds	r1, r3, #4
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	9103      	str	r1, [sp, #12]
 800906e:	2b00      	cmp	r3, #0
 8009070:	bfbb      	ittet	lt
 8009072:	425b      	neglt	r3, r3
 8009074:	f042 0202 	orrlt.w	r2, r2, #2
 8009078:	9307      	strge	r3, [sp, #28]
 800907a:	9307      	strlt	r3, [sp, #28]
 800907c:	bfb8      	it	lt
 800907e:	9204      	strlt	r2, [sp, #16]
 8009080:	7823      	ldrb	r3, [r4, #0]
 8009082:	2b2e      	cmp	r3, #46	; 0x2e
 8009084:	d10c      	bne.n	80090a0 <_svfiprintf_r+0x130>
 8009086:	7863      	ldrb	r3, [r4, #1]
 8009088:	2b2a      	cmp	r3, #42	; 0x2a
 800908a:	d135      	bne.n	80090f8 <_svfiprintf_r+0x188>
 800908c:	9b03      	ldr	r3, [sp, #12]
 800908e:	1d1a      	adds	r2, r3, #4
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	9203      	str	r2, [sp, #12]
 8009094:	2b00      	cmp	r3, #0
 8009096:	bfb8      	it	lt
 8009098:	f04f 33ff 	movlt.w	r3, #4294967295
 800909c:	3402      	adds	r4, #2
 800909e:	9305      	str	r3, [sp, #20]
 80090a0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800916c <_svfiprintf_r+0x1fc>
 80090a4:	7821      	ldrb	r1, [r4, #0]
 80090a6:	2203      	movs	r2, #3
 80090a8:	4650      	mov	r0, sl
 80090aa:	f7f7 f8b1 	bl	8000210 <memchr>
 80090ae:	b140      	cbz	r0, 80090c2 <_svfiprintf_r+0x152>
 80090b0:	2340      	movs	r3, #64	; 0x40
 80090b2:	eba0 000a 	sub.w	r0, r0, sl
 80090b6:	fa03 f000 	lsl.w	r0, r3, r0
 80090ba:	9b04      	ldr	r3, [sp, #16]
 80090bc:	4303      	orrs	r3, r0
 80090be:	3401      	adds	r4, #1
 80090c0:	9304      	str	r3, [sp, #16]
 80090c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090c6:	4826      	ldr	r0, [pc, #152]	; (8009160 <_svfiprintf_r+0x1f0>)
 80090c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80090cc:	2206      	movs	r2, #6
 80090ce:	f7f7 f89f 	bl	8000210 <memchr>
 80090d2:	2800      	cmp	r0, #0
 80090d4:	d038      	beq.n	8009148 <_svfiprintf_r+0x1d8>
 80090d6:	4b23      	ldr	r3, [pc, #140]	; (8009164 <_svfiprintf_r+0x1f4>)
 80090d8:	bb1b      	cbnz	r3, 8009122 <_svfiprintf_r+0x1b2>
 80090da:	9b03      	ldr	r3, [sp, #12]
 80090dc:	3307      	adds	r3, #7
 80090de:	f023 0307 	bic.w	r3, r3, #7
 80090e2:	3308      	adds	r3, #8
 80090e4:	9303      	str	r3, [sp, #12]
 80090e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090e8:	4433      	add	r3, r6
 80090ea:	9309      	str	r3, [sp, #36]	; 0x24
 80090ec:	e767      	b.n	8008fbe <_svfiprintf_r+0x4e>
 80090ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80090f2:	460c      	mov	r4, r1
 80090f4:	2001      	movs	r0, #1
 80090f6:	e7a5      	b.n	8009044 <_svfiprintf_r+0xd4>
 80090f8:	2300      	movs	r3, #0
 80090fa:	3401      	adds	r4, #1
 80090fc:	9305      	str	r3, [sp, #20]
 80090fe:	4619      	mov	r1, r3
 8009100:	f04f 0c0a 	mov.w	ip, #10
 8009104:	4620      	mov	r0, r4
 8009106:	f810 2b01 	ldrb.w	r2, [r0], #1
 800910a:	3a30      	subs	r2, #48	; 0x30
 800910c:	2a09      	cmp	r2, #9
 800910e:	d903      	bls.n	8009118 <_svfiprintf_r+0x1a8>
 8009110:	2b00      	cmp	r3, #0
 8009112:	d0c5      	beq.n	80090a0 <_svfiprintf_r+0x130>
 8009114:	9105      	str	r1, [sp, #20]
 8009116:	e7c3      	b.n	80090a0 <_svfiprintf_r+0x130>
 8009118:	fb0c 2101 	mla	r1, ip, r1, r2
 800911c:	4604      	mov	r4, r0
 800911e:	2301      	movs	r3, #1
 8009120:	e7f0      	b.n	8009104 <_svfiprintf_r+0x194>
 8009122:	ab03      	add	r3, sp, #12
 8009124:	9300      	str	r3, [sp, #0]
 8009126:	462a      	mov	r2, r5
 8009128:	4b0f      	ldr	r3, [pc, #60]	; (8009168 <_svfiprintf_r+0x1f8>)
 800912a:	a904      	add	r1, sp, #16
 800912c:	4638      	mov	r0, r7
 800912e:	f3af 8000 	nop.w
 8009132:	1c42      	adds	r2, r0, #1
 8009134:	4606      	mov	r6, r0
 8009136:	d1d6      	bne.n	80090e6 <_svfiprintf_r+0x176>
 8009138:	89ab      	ldrh	r3, [r5, #12]
 800913a:	065b      	lsls	r3, r3, #25
 800913c:	f53f af2c 	bmi.w	8008f98 <_svfiprintf_r+0x28>
 8009140:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009142:	b01d      	add	sp, #116	; 0x74
 8009144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009148:	ab03      	add	r3, sp, #12
 800914a:	9300      	str	r3, [sp, #0]
 800914c:	462a      	mov	r2, r5
 800914e:	4b06      	ldr	r3, [pc, #24]	; (8009168 <_svfiprintf_r+0x1f8>)
 8009150:	a904      	add	r1, sp, #16
 8009152:	4638      	mov	r0, r7
 8009154:	f000 fa4c 	bl	80095f0 <_printf_i>
 8009158:	e7eb      	b.n	8009132 <_svfiprintf_r+0x1c2>
 800915a:	bf00      	nop
 800915c:	0800abb1 	.word	0x0800abb1
 8009160:	0800abbb 	.word	0x0800abbb
 8009164:	00000000 	.word	0x00000000
 8009168:	08008eb9 	.word	0x08008eb9
 800916c:	0800abb7 	.word	0x0800abb7

08009170 <_sungetc_r>:
 8009170:	b538      	push	{r3, r4, r5, lr}
 8009172:	1c4b      	adds	r3, r1, #1
 8009174:	4614      	mov	r4, r2
 8009176:	d103      	bne.n	8009180 <_sungetc_r+0x10>
 8009178:	f04f 35ff 	mov.w	r5, #4294967295
 800917c:	4628      	mov	r0, r5
 800917e:	bd38      	pop	{r3, r4, r5, pc}
 8009180:	8993      	ldrh	r3, [r2, #12]
 8009182:	f023 0320 	bic.w	r3, r3, #32
 8009186:	8193      	strh	r3, [r2, #12]
 8009188:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800918a:	6852      	ldr	r2, [r2, #4]
 800918c:	b2cd      	uxtb	r5, r1
 800918e:	b18b      	cbz	r3, 80091b4 <_sungetc_r+0x44>
 8009190:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009192:	4293      	cmp	r3, r2
 8009194:	dd08      	ble.n	80091a8 <_sungetc_r+0x38>
 8009196:	6823      	ldr	r3, [r4, #0]
 8009198:	1e5a      	subs	r2, r3, #1
 800919a:	6022      	str	r2, [r4, #0]
 800919c:	f803 5c01 	strb.w	r5, [r3, #-1]
 80091a0:	6863      	ldr	r3, [r4, #4]
 80091a2:	3301      	adds	r3, #1
 80091a4:	6063      	str	r3, [r4, #4]
 80091a6:	e7e9      	b.n	800917c <_sungetc_r+0xc>
 80091a8:	4621      	mov	r1, r4
 80091aa:	f000 fdc9 	bl	8009d40 <__submore>
 80091ae:	2800      	cmp	r0, #0
 80091b0:	d0f1      	beq.n	8009196 <_sungetc_r+0x26>
 80091b2:	e7e1      	b.n	8009178 <_sungetc_r+0x8>
 80091b4:	6921      	ldr	r1, [r4, #16]
 80091b6:	6823      	ldr	r3, [r4, #0]
 80091b8:	b151      	cbz	r1, 80091d0 <_sungetc_r+0x60>
 80091ba:	4299      	cmp	r1, r3
 80091bc:	d208      	bcs.n	80091d0 <_sungetc_r+0x60>
 80091be:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80091c2:	42a9      	cmp	r1, r5
 80091c4:	d104      	bne.n	80091d0 <_sungetc_r+0x60>
 80091c6:	3b01      	subs	r3, #1
 80091c8:	3201      	adds	r2, #1
 80091ca:	6023      	str	r3, [r4, #0]
 80091cc:	6062      	str	r2, [r4, #4]
 80091ce:	e7d5      	b.n	800917c <_sungetc_r+0xc>
 80091d0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80091d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091d8:	6363      	str	r3, [r4, #52]	; 0x34
 80091da:	2303      	movs	r3, #3
 80091dc:	63a3      	str	r3, [r4, #56]	; 0x38
 80091de:	4623      	mov	r3, r4
 80091e0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80091e4:	6023      	str	r3, [r4, #0]
 80091e6:	2301      	movs	r3, #1
 80091e8:	e7dc      	b.n	80091a4 <_sungetc_r+0x34>

080091ea <__ssrefill_r>:
 80091ea:	b510      	push	{r4, lr}
 80091ec:	460c      	mov	r4, r1
 80091ee:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80091f0:	b169      	cbz	r1, 800920e <__ssrefill_r+0x24>
 80091f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091f6:	4299      	cmp	r1, r3
 80091f8:	d001      	beq.n	80091fe <__ssrefill_r+0x14>
 80091fa:	f000 fdf7 	bl	8009dec <_free_r>
 80091fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009200:	6063      	str	r3, [r4, #4]
 8009202:	2000      	movs	r0, #0
 8009204:	6360      	str	r0, [r4, #52]	; 0x34
 8009206:	b113      	cbz	r3, 800920e <__ssrefill_r+0x24>
 8009208:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800920a:	6023      	str	r3, [r4, #0]
 800920c:	bd10      	pop	{r4, pc}
 800920e:	6923      	ldr	r3, [r4, #16]
 8009210:	6023      	str	r3, [r4, #0]
 8009212:	2300      	movs	r3, #0
 8009214:	6063      	str	r3, [r4, #4]
 8009216:	89a3      	ldrh	r3, [r4, #12]
 8009218:	f043 0320 	orr.w	r3, r3, #32
 800921c:	81a3      	strh	r3, [r4, #12]
 800921e:	f04f 30ff 	mov.w	r0, #4294967295
 8009222:	e7f3      	b.n	800920c <__ssrefill_r+0x22>

08009224 <__ssvfiscanf_r>:
 8009224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009228:	460c      	mov	r4, r1
 800922a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800922e:	2100      	movs	r1, #0
 8009230:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8009234:	49a6      	ldr	r1, [pc, #664]	; (80094d0 <__ssvfiscanf_r+0x2ac>)
 8009236:	91a0      	str	r1, [sp, #640]	; 0x280
 8009238:	f10d 0804 	add.w	r8, sp, #4
 800923c:	49a5      	ldr	r1, [pc, #660]	; (80094d4 <__ssvfiscanf_r+0x2b0>)
 800923e:	4fa6      	ldr	r7, [pc, #664]	; (80094d8 <__ssvfiscanf_r+0x2b4>)
 8009240:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80094dc <__ssvfiscanf_r+0x2b8>
 8009244:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009248:	4606      	mov	r6, r0
 800924a:	91a1      	str	r1, [sp, #644]	; 0x284
 800924c:	9300      	str	r3, [sp, #0]
 800924e:	7813      	ldrb	r3, [r2, #0]
 8009250:	2b00      	cmp	r3, #0
 8009252:	f000 815a 	beq.w	800950a <__ssvfiscanf_r+0x2e6>
 8009256:	5dd9      	ldrb	r1, [r3, r7]
 8009258:	f011 0108 	ands.w	r1, r1, #8
 800925c:	f102 0501 	add.w	r5, r2, #1
 8009260:	d019      	beq.n	8009296 <__ssvfiscanf_r+0x72>
 8009262:	6863      	ldr	r3, [r4, #4]
 8009264:	2b00      	cmp	r3, #0
 8009266:	dd0f      	ble.n	8009288 <__ssvfiscanf_r+0x64>
 8009268:	6823      	ldr	r3, [r4, #0]
 800926a:	781a      	ldrb	r2, [r3, #0]
 800926c:	5cba      	ldrb	r2, [r7, r2]
 800926e:	0712      	lsls	r2, r2, #28
 8009270:	d401      	bmi.n	8009276 <__ssvfiscanf_r+0x52>
 8009272:	462a      	mov	r2, r5
 8009274:	e7eb      	b.n	800924e <__ssvfiscanf_r+0x2a>
 8009276:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009278:	3201      	adds	r2, #1
 800927a:	9245      	str	r2, [sp, #276]	; 0x114
 800927c:	6862      	ldr	r2, [r4, #4]
 800927e:	3301      	adds	r3, #1
 8009280:	3a01      	subs	r2, #1
 8009282:	6062      	str	r2, [r4, #4]
 8009284:	6023      	str	r3, [r4, #0]
 8009286:	e7ec      	b.n	8009262 <__ssvfiscanf_r+0x3e>
 8009288:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800928a:	4621      	mov	r1, r4
 800928c:	4630      	mov	r0, r6
 800928e:	4798      	blx	r3
 8009290:	2800      	cmp	r0, #0
 8009292:	d0e9      	beq.n	8009268 <__ssvfiscanf_r+0x44>
 8009294:	e7ed      	b.n	8009272 <__ssvfiscanf_r+0x4e>
 8009296:	2b25      	cmp	r3, #37	; 0x25
 8009298:	d012      	beq.n	80092c0 <__ssvfiscanf_r+0x9c>
 800929a:	469a      	mov	sl, r3
 800929c:	6863      	ldr	r3, [r4, #4]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	f340 8091 	ble.w	80093c6 <__ssvfiscanf_r+0x1a2>
 80092a4:	6822      	ldr	r2, [r4, #0]
 80092a6:	7813      	ldrb	r3, [r2, #0]
 80092a8:	4553      	cmp	r3, sl
 80092aa:	f040 812e 	bne.w	800950a <__ssvfiscanf_r+0x2e6>
 80092ae:	6863      	ldr	r3, [r4, #4]
 80092b0:	3b01      	subs	r3, #1
 80092b2:	6063      	str	r3, [r4, #4]
 80092b4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80092b6:	3201      	adds	r2, #1
 80092b8:	3301      	adds	r3, #1
 80092ba:	6022      	str	r2, [r4, #0]
 80092bc:	9345      	str	r3, [sp, #276]	; 0x114
 80092be:	e7d8      	b.n	8009272 <__ssvfiscanf_r+0x4e>
 80092c0:	9141      	str	r1, [sp, #260]	; 0x104
 80092c2:	9143      	str	r1, [sp, #268]	; 0x10c
 80092c4:	7853      	ldrb	r3, [r2, #1]
 80092c6:	2b2a      	cmp	r3, #42	; 0x2a
 80092c8:	bf02      	ittt	eq
 80092ca:	2310      	moveq	r3, #16
 80092cc:	1c95      	addeq	r5, r2, #2
 80092ce:	9341      	streq	r3, [sp, #260]	; 0x104
 80092d0:	220a      	movs	r2, #10
 80092d2:	46aa      	mov	sl, r5
 80092d4:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80092d8:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80092dc:	2b09      	cmp	r3, #9
 80092de:	d91d      	bls.n	800931c <__ssvfiscanf_r+0xf8>
 80092e0:	487e      	ldr	r0, [pc, #504]	; (80094dc <__ssvfiscanf_r+0x2b8>)
 80092e2:	2203      	movs	r2, #3
 80092e4:	f7f6 ff94 	bl	8000210 <memchr>
 80092e8:	b140      	cbz	r0, 80092fc <__ssvfiscanf_r+0xd8>
 80092ea:	2301      	movs	r3, #1
 80092ec:	eba0 0009 	sub.w	r0, r0, r9
 80092f0:	fa03 f000 	lsl.w	r0, r3, r0
 80092f4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80092f6:	4318      	orrs	r0, r3
 80092f8:	9041      	str	r0, [sp, #260]	; 0x104
 80092fa:	4655      	mov	r5, sl
 80092fc:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009300:	2b78      	cmp	r3, #120	; 0x78
 8009302:	d806      	bhi.n	8009312 <__ssvfiscanf_r+0xee>
 8009304:	2b57      	cmp	r3, #87	; 0x57
 8009306:	d810      	bhi.n	800932a <__ssvfiscanf_r+0x106>
 8009308:	2b25      	cmp	r3, #37	; 0x25
 800930a:	d0c6      	beq.n	800929a <__ssvfiscanf_r+0x76>
 800930c:	d856      	bhi.n	80093bc <__ssvfiscanf_r+0x198>
 800930e:	2b00      	cmp	r3, #0
 8009310:	d064      	beq.n	80093dc <__ssvfiscanf_r+0x1b8>
 8009312:	2303      	movs	r3, #3
 8009314:	9347      	str	r3, [sp, #284]	; 0x11c
 8009316:	230a      	movs	r3, #10
 8009318:	9342      	str	r3, [sp, #264]	; 0x108
 800931a:	e071      	b.n	8009400 <__ssvfiscanf_r+0x1dc>
 800931c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800931e:	fb02 1103 	mla	r1, r2, r3, r1
 8009322:	3930      	subs	r1, #48	; 0x30
 8009324:	9143      	str	r1, [sp, #268]	; 0x10c
 8009326:	4655      	mov	r5, sl
 8009328:	e7d3      	b.n	80092d2 <__ssvfiscanf_r+0xae>
 800932a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800932e:	2a20      	cmp	r2, #32
 8009330:	d8ef      	bhi.n	8009312 <__ssvfiscanf_r+0xee>
 8009332:	a101      	add	r1, pc, #4	; (adr r1, 8009338 <__ssvfiscanf_r+0x114>)
 8009334:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009338:	080093eb 	.word	0x080093eb
 800933c:	08009313 	.word	0x08009313
 8009340:	08009313 	.word	0x08009313
 8009344:	08009449 	.word	0x08009449
 8009348:	08009313 	.word	0x08009313
 800934c:	08009313 	.word	0x08009313
 8009350:	08009313 	.word	0x08009313
 8009354:	08009313 	.word	0x08009313
 8009358:	08009313 	.word	0x08009313
 800935c:	08009313 	.word	0x08009313
 8009360:	08009313 	.word	0x08009313
 8009364:	0800945f 	.word	0x0800945f
 8009368:	08009435 	.word	0x08009435
 800936c:	080093c3 	.word	0x080093c3
 8009370:	080093c3 	.word	0x080093c3
 8009374:	080093c3 	.word	0x080093c3
 8009378:	08009313 	.word	0x08009313
 800937c:	08009439 	.word	0x08009439
 8009380:	08009313 	.word	0x08009313
 8009384:	08009313 	.word	0x08009313
 8009388:	08009313 	.word	0x08009313
 800938c:	08009313 	.word	0x08009313
 8009390:	0800946f 	.word	0x0800946f
 8009394:	08009441 	.word	0x08009441
 8009398:	080093e3 	.word	0x080093e3
 800939c:	08009313 	.word	0x08009313
 80093a0:	08009313 	.word	0x08009313
 80093a4:	0800946b 	.word	0x0800946b
 80093a8:	08009313 	.word	0x08009313
 80093ac:	08009435 	.word	0x08009435
 80093b0:	08009313 	.word	0x08009313
 80093b4:	08009313 	.word	0x08009313
 80093b8:	080093eb 	.word	0x080093eb
 80093bc:	3b45      	subs	r3, #69	; 0x45
 80093be:	2b02      	cmp	r3, #2
 80093c0:	d8a7      	bhi.n	8009312 <__ssvfiscanf_r+0xee>
 80093c2:	2305      	movs	r3, #5
 80093c4:	e01b      	b.n	80093fe <__ssvfiscanf_r+0x1da>
 80093c6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80093c8:	4621      	mov	r1, r4
 80093ca:	4630      	mov	r0, r6
 80093cc:	4798      	blx	r3
 80093ce:	2800      	cmp	r0, #0
 80093d0:	f43f af68 	beq.w	80092a4 <__ssvfiscanf_r+0x80>
 80093d4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80093d6:	2800      	cmp	r0, #0
 80093d8:	f040 808d 	bne.w	80094f6 <__ssvfiscanf_r+0x2d2>
 80093dc:	f04f 30ff 	mov.w	r0, #4294967295
 80093e0:	e08f      	b.n	8009502 <__ssvfiscanf_r+0x2de>
 80093e2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80093e4:	f042 0220 	orr.w	r2, r2, #32
 80093e8:	9241      	str	r2, [sp, #260]	; 0x104
 80093ea:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80093ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80093f0:	9241      	str	r2, [sp, #260]	; 0x104
 80093f2:	2210      	movs	r2, #16
 80093f4:	2b6f      	cmp	r3, #111	; 0x6f
 80093f6:	9242      	str	r2, [sp, #264]	; 0x108
 80093f8:	bf34      	ite	cc
 80093fa:	2303      	movcc	r3, #3
 80093fc:	2304      	movcs	r3, #4
 80093fe:	9347      	str	r3, [sp, #284]	; 0x11c
 8009400:	6863      	ldr	r3, [r4, #4]
 8009402:	2b00      	cmp	r3, #0
 8009404:	dd42      	ble.n	800948c <__ssvfiscanf_r+0x268>
 8009406:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009408:	0659      	lsls	r1, r3, #25
 800940a:	d404      	bmi.n	8009416 <__ssvfiscanf_r+0x1f2>
 800940c:	6823      	ldr	r3, [r4, #0]
 800940e:	781a      	ldrb	r2, [r3, #0]
 8009410:	5cba      	ldrb	r2, [r7, r2]
 8009412:	0712      	lsls	r2, r2, #28
 8009414:	d441      	bmi.n	800949a <__ssvfiscanf_r+0x276>
 8009416:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009418:	2b02      	cmp	r3, #2
 800941a:	dc50      	bgt.n	80094be <__ssvfiscanf_r+0x29a>
 800941c:	466b      	mov	r3, sp
 800941e:	4622      	mov	r2, r4
 8009420:	a941      	add	r1, sp, #260	; 0x104
 8009422:	4630      	mov	r0, r6
 8009424:	f000 fa0a 	bl	800983c <_scanf_chars>
 8009428:	2801      	cmp	r0, #1
 800942a:	d06e      	beq.n	800950a <__ssvfiscanf_r+0x2e6>
 800942c:	2802      	cmp	r0, #2
 800942e:	f47f af20 	bne.w	8009272 <__ssvfiscanf_r+0x4e>
 8009432:	e7cf      	b.n	80093d4 <__ssvfiscanf_r+0x1b0>
 8009434:	220a      	movs	r2, #10
 8009436:	e7dd      	b.n	80093f4 <__ssvfiscanf_r+0x1d0>
 8009438:	2300      	movs	r3, #0
 800943a:	9342      	str	r3, [sp, #264]	; 0x108
 800943c:	2303      	movs	r3, #3
 800943e:	e7de      	b.n	80093fe <__ssvfiscanf_r+0x1da>
 8009440:	2308      	movs	r3, #8
 8009442:	9342      	str	r3, [sp, #264]	; 0x108
 8009444:	2304      	movs	r3, #4
 8009446:	e7da      	b.n	80093fe <__ssvfiscanf_r+0x1da>
 8009448:	4629      	mov	r1, r5
 800944a:	4640      	mov	r0, r8
 800944c:	f000 fb48 	bl	8009ae0 <__sccl>
 8009450:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009452:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009456:	9341      	str	r3, [sp, #260]	; 0x104
 8009458:	4605      	mov	r5, r0
 800945a:	2301      	movs	r3, #1
 800945c:	e7cf      	b.n	80093fe <__ssvfiscanf_r+0x1da>
 800945e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009464:	9341      	str	r3, [sp, #260]	; 0x104
 8009466:	2300      	movs	r3, #0
 8009468:	e7c9      	b.n	80093fe <__ssvfiscanf_r+0x1da>
 800946a:	2302      	movs	r3, #2
 800946c:	e7c7      	b.n	80093fe <__ssvfiscanf_r+0x1da>
 800946e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8009470:	06c3      	lsls	r3, r0, #27
 8009472:	f53f aefe 	bmi.w	8009272 <__ssvfiscanf_r+0x4e>
 8009476:	9b00      	ldr	r3, [sp, #0]
 8009478:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800947a:	1d19      	adds	r1, r3, #4
 800947c:	9100      	str	r1, [sp, #0]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f010 0f01 	tst.w	r0, #1
 8009484:	bf14      	ite	ne
 8009486:	801a      	strhne	r2, [r3, #0]
 8009488:	601a      	streq	r2, [r3, #0]
 800948a:	e6f2      	b.n	8009272 <__ssvfiscanf_r+0x4e>
 800948c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800948e:	4621      	mov	r1, r4
 8009490:	4630      	mov	r0, r6
 8009492:	4798      	blx	r3
 8009494:	2800      	cmp	r0, #0
 8009496:	d0b6      	beq.n	8009406 <__ssvfiscanf_r+0x1e2>
 8009498:	e79c      	b.n	80093d4 <__ssvfiscanf_r+0x1b0>
 800949a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800949c:	3201      	adds	r2, #1
 800949e:	9245      	str	r2, [sp, #276]	; 0x114
 80094a0:	6862      	ldr	r2, [r4, #4]
 80094a2:	3a01      	subs	r2, #1
 80094a4:	2a00      	cmp	r2, #0
 80094a6:	6062      	str	r2, [r4, #4]
 80094a8:	dd02      	ble.n	80094b0 <__ssvfiscanf_r+0x28c>
 80094aa:	3301      	adds	r3, #1
 80094ac:	6023      	str	r3, [r4, #0]
 80094ae:	e7ad      	b.n	800940c <__ssvfiscanf_r+0x1e8>
 80094b0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80094b2:	4621      	mov	r1, r4
 80094b4:	4630      	mov	r0, r6
 80094b6:	4798      	blx	r3
 80094b8:	2800      	cmp	r0, #0
 80094ba:	d0a7      	beq.n	800940c <__ssvfiscanf_r+0x1e8>
 80094bc:	e78a      	b.n	80093d4 <__ssvfiscanf_r+0x1b0>
 80094be:	2b04      	cmp	r3, #4
 80094c0:	dc0e      	bgt.n	80094e0 <__ssvfiscanf_r+0x2bc>
 80094c2:	466b      	mov	r3, sp
 80094c4:	4622      	mov	r2, r4
 80094c6:	a941      	add	r1, sp, #260	; 0x104
 80094c8:	4630      	mov	r0, r6
 80094ca:	f000 fa11 	bl	80098f0 <_scanf_i>
 80094ce:	e7ab      	b.n	8009428 <__ssvfiscanf_r+0x204>
 80094d0:	08009171 	.word	0x08009171
 80094d4:	080091eb 	.word	0x080091eb
 80094d8:	0800aab1 	.word	0x0800aab1
 80094dc:	0800abb7 	.word	0x0800abb7
 80094e0:	4b0b      	ldr	r3, [pc, #44]	; (8009510 <__ssvfiscanf_r+0x2ec>)
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	f43f aec5 	beq.w	8009272 <__ssvfiscanf_r+0x4e>
 80094e8:	466b      	mov	r3, sp
 80094ea:	4622      	mov	r2, r4
 80094ec:	a941      	add	r1, sp, #260	; 0x104
 80094ee:	4630      	mov	r0, r6
 80094f0:	f3af 8000 	nop.w
 80094f4:	e798      	b.n	8009428 <__ssvfiscanf_r+0x204>
 80094f6:	89a3      	ldrh	r3, [r4, #12]
 80094f8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80094fc:	bf18      	it	ne
 80094fe:	f04f 30ff 	movne.w	r0, #4294967295
 8009502:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8009506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800950a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800950c:	e7f9      	b.n	8009502 <__ssvfiscanf_r+0x2de>
 800950e:	bf00      	nop
 8009510:	00000000 	.word	0x00000000

08009514 <_printf_common>:
 8009514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009518:	4616      	mov	r6, r2
 800951a:	4699      	mov	r9, r3
 800951c:	688a      	ldr	r2, [r1, #8]
 800951e:	690b      	ldr	r3, [r1, #16]
 8009520:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009524:	4293      	cmp	r3, r2
 8009526:	bfb8      	it	lt
 8009528:	4613      	movlt	r3, r2
 800952a:	6033      	str	r3, [r6, #0]
 800952c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009530:	4607      	mov	r7, r0
 8009532:	460c      	mov	r4, r1
 8009534:	b10a      	cbz	r2, 800953a <_printf_common+0x26>
 8009536:	3301      	adds	r3, #1
 8009538:	6033      	str	r3, [r6, #0]
 800953a:	6823      	ldr	r3, [r4, #0]
 800953c:	0699      	lsls	r1, r3, #26
 800953e:	bf42      	ittt	mi
 8009540:	6833      	ldrmi	r3, [r6, #0]
 8009542:	3302      	addmi	r3, #2
 8009544:	6033      	strmi	r3, [r6, #0]
 8009546:	6825      	ldr	r5, [r4, #0]
 8009548:	f015 0506 	ands.w	r5, r5, #6
 800954c:	d106      	bne.n	800955c <_printf_common+0x48>
 800954e:	f104 0a19 	add.w	sl, r4, #25
 8009552:	68e3      	ldr	r3, [r4, #12]
 8009554:	6832      	ldr	r2, [r6, #0]
 8009556:	1a9b      	subs	r3, r3, r2
 8009558:	42ab      	cmp	r3, r5
 800955a:	dc26      	bgt.n	80095aa <_printf_common+0x96>
 800955c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009560:	1e13      	subs	r3, r2, #0
 8009562:	6822      	ldr	r2, [r4, #0]
 8009564:	bf18      	it	ne
 8009566:	2301      	movne	r3, #1
 8009568:	0692      	lsls	r2, r2, #26
 800956a:	d42b      	bmi.n	80095c4 <_printf_common+0xb0>
 800956c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009570:	4649      	mov	r1, r9
 8009572:	4638      	mov	r0, r7
 8009574:	47c0      	blx	r8
 8009576:	3001      	adds	r0, #1
 8009578:	d01e      	beq.n	80095b8 <_printf_common+0xa4>
 800957a:	6823      	ldr	r3, [r4, #0]
 800957c:	68e5      	ldr	r5, [r4, #12]
 800957e:	6832      	ldr	r2, [r6, #0]
 8009580:	f003 0306 	and.w	r3, r3, #6
 8009584:	2b04      	cmp	r3, #4
 8009586:	bf08      	it	eq
 8009588:	1aad      	subeq	r5, r5, r2
 800958a:	68a3      	ldr	r3, [r4, #8]
 800958c:	6922      	ldr	r2, [r4, #16]
 800958e:	bf0c      	ite	eq
 8009590:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009594:	2500      	movne	r5, #0
 8009596:	4293      	cmp	r3, r2
 8009598:	bfc4      	itt	gt
 800959a:	1a9b      	subgt	r3, r3, r2
 800959c:	18ed      	addgt	r5, r5, r3
 800959e:	2600      	movs	r6, #0
 80095a0:	341a      	adds	r4, #26
 80095a2:	42b5      	cmp	r5, r6
 80095a4:	d11a      	bne.n	80095dc <_printf_common+0xc8>
 80095a6:	2000      	movs	r0, #0
 80095a8:	e008      	b.n	80095bc <_printf_common+0xa8>
 80095aa:	2301      	movs	r3, #1
 80095ac:	4652      	mov	r2, sl
 80095ae:	4649      	mov	r1, r9
 80095b0:	4638      	mov	r0, r7
 80095b2:	47c0      	blx	r8
 80095b4:	3001      	adds	r0, #1
 80095b6:	d103      	bne.n	80095c0 <_printf_common+0xac>
 80095b8:	f04f 30ff 	mov.w	r0, #4294967295
 80095bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095c0:	3501      	adds	r5, #1
 80095c2:	e7c6      	b.n	8009552 <_printf_common+0x3e>
 80095c4:	18e1      	adds	r1, r4, r3
 80095c6:	1c5a      	adds	r2, r3, #1
 80095c8:	2030      	movs	r0, #48	; 0x30
 80095ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80095ce:	4422      	add	r2, r4
 80095d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80095d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80095d8:	3302      	adds	r3, #2
 80095da:	e7c7      	b.n	800956c <_printf_common+0x58>
 80095dc:	2301      	movs	r3, #1
 80095de:	4622      	mov	r2, r4
 80095e0:	4649      	mov	r1, r9
 80095e2:	4638      	mov	r0, r7
 80095e4:	47c0      	blx	r8
 80095e6:	3001      	adds	r0, #1
 80095e8:	d0e6      	beq.n	80095b8 <_printf_common+0xa4>
 80095ea:	3601      	adds	r6, #1
 80095ec:	e7d9      	b.n	80095a2 <_printf_common+0x8e>
	...

080095f0 <_printf_i>:
 80095f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095f4:	7e0f      	ldrb	r7, [r1, #24]
 80095f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80095f8:	2f78      	cmp	r7, #120	; 0x78
 80095fa:	4691      	mov	r9, r2
 80095fc:	4680      	mov	r8, r0
 80095fe:	460c      	mov	r4, r1
 8009600:	469a      	mov	sl, r3
 8009602:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009606:	d807      	bhi.n	8009618 <_printf_i+0x28>
 8009608:	2f62      	cmp	r7, #98	; 0x62
 800960a:	d80a      	bhi.n	8009622 <_printf_i+0x32>
 800960c:	2f00      	cmp	r7, #0
 800960e:	f000 80d8 	beq.w	80097c2 <_printf_i+0x1d2>
 8009612:	2f58      	cmp	r7, #88	; 0x58
 8009614:	f000 80a3 	beq.w	800975e <_printf_i+0x16e>
 8009618:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800961c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009620:	e03a      	b.n	8009698 <_printf_i+0xa8>
 8009622:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009626:	2b15      	cmp	r3, #21
 8009628:	d8f6      	bhi.n	8009618 <_printf_i+0x28>
 800962a:	a101      	add	r1, pc, #4	; (adr r1, 8009630 <_printf_i+0x40>)
 800962c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009630:	08009689 	.word	0x08009689
 8009634:	0800969d 	.word	0x0800969d
 8009638:	08009619 	.word	0x08009619
 800963c:	08009619 	.word	0x08009619
 8009640:	08009619 	.word	0x08009619
 8009644:	08009619 	.word	0x08009619
 8009648:	0800969d 	.word	0x0800969d
 800964c:	08009619 	.word	0x08009619
 8009650:	08009619 	.word	0x08009619
 8009654:	08009619 	.word	0x08009619
 8009658:	08009619 	.word	0x08009619
 800965c:	080097a9 	.word	0x080097a9
 8009660:	080096cd 	.word	0x080096cd
 8009664:	0800978b 	.word	0x0800978b
 8009668:	08009619 	.word	0x08009619
 800966c:	08009619 	.word	0x08009619
 8009670:	080097cb 	.word	0x080097cb
 8009674:	08009619 	.word	0x08009619
 8009678:	080096cd 	.word	0x080096cd
 800967c:	08009619 	.word	0x08009619
 8009680:	08009619 	.word	0x08009619
 8009684:	08009793 	.word	0x08009793
 8009688:	682b      	ldr	r3, [r5, #0]
 800968a:	1d1a      	adds	r2, r3, #4
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	602a      	str	r2, [r5, #0]
 8009690:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009694:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009698:	2301      	movs	r3, #1
 800969a:	e0a3      	b.n	80097e4 <_printf_i+0x1f4>
 800969c:	6820      	ldr	r0, [r4, #0]
 800969e:	6829      	ldr	r1, [r5, #0]
 80096a0:	0606      	lsls	r6, r0, #24
 80096a2:	f101 0304 	add.w	r3, r1, #4
 80096a6:	d50a      	bpl.n	80096be <_printf_i+0xce>
 80096a8:	680e      	ldr	r6, [r1, #0]
 80096aa:	602b      	str	r3, [r5, #0]
 80096ac:	2e00      	cmp	r6, #0
 80096ae:	da03      	bge.n	80096b8 <_printf_i+0xc8>
 80096b0:	232d      	movs	r3, #45	; 0x2d
 80096b2:	4276      	negs	r6, r6
 80096b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096b8:	485e      	ldr	r0, [pc, #376]	; (8009834 <_printf_i+0x244>)
 80096ba:	230a      	movs	r3, #10
 80096bc:	e019      	b.n	80096f2 <_printf_i+0x102>
 80096be:	680e      	ldr	r6, [r1, #0]
 80096c0:	602b      	str	r3, [r5, #0]
 80096c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80096c6:	bf18      	it	ne
 80096c8:	b236      	sxthne	r6, r6
 80096ca:	e7ef      	b.n	80096ac <_printf_i+0xbc>
 80096cc:	682b      	ldr	r3, [r5, #0]
 80096ce:	6820      	ldr	r0, [r4, #0]
 80096d0:	1d19      	adds	r1, r3, #4
 80096d2:	6029      	str	r1, [r5, #0]
 80096d4:	0601      	lsls	r1, r0, #24
 80096d6:	d501      	bpl.n	80096dc <_printf_i+0xec>
 80096d8:	681e      	ldr	r6, [r3, #0]
 80096da:	e002      	b.n	80096e2 <_printf_i+0xf2>
 80096dc:	0646      	lsls	r6, r0, #25
 80096de:	d5fb      	bpl.n	80096d8 <_printf_i+0xe8>
 80096e0:	881e      	ldrh	r6, [r3, #0]
 80096e2:	4854      	ldr	r0, [pc, #336]	; (8009834 <_printf_i+0x244>)
 80096e4:	2f6f      	cmp	r7, #111	; 0x6f
 80096e6:	bf0c      	ite	eq
 80096e8:	2308      	moveq	r3, #8
 80096ea:	230a      	movne	r3, #10
 80096ec:	2100      	movs	r1, #0
 80096ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80096f2:	6865      	ldr	r5, [r4, #4]
 80096f4:	60a5      	str	r5, [r4, #8]
 80096f6:	2d00      	cmp	r5, #0
 80096f8:	bfa2      	ittt	ge
 80096fa:	6821      	ldrge	r1, [r4, #0]
 80096fc:	f021 0104 	bicge.w	r1, r1, #4
 8009700:	6021      	strge	r1, [r4, #0]
 8009702:	b90e      	cbnz	r6, 8009708 <_printf_i+0x118>
 8009704:	2d00      	cmp	r5, #0
 8009706:	d04d      	beq.n	80097a4 <_printf_i+0x1b4>
 8009708:	4615      	mov	r5, r2
 800970a:	fbb6 f1f3 	udiv	r1, r6, r3
 800970e:	fb03 6711 	mls	r7, r3, r1, r6
 8009712:	5dc7      	ldrb	r7, [r0, r7]
 8009714:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009718:	4637      	mov	r7, r6
 800971a:	42bb      	cmp	r3, r7
 800971c:	460e      	mov	r6, r1
 800971e:	d9f4      	bls.n	800970a <_printf_i+0x11a>
 8009720:	2b08      	cmp	r3, #8
 8009722:	d10b      	bne.n	800973c <_printf_i+0x14c>
 8009724:	6823      	ldr	r3, [r4, #0]
 8009726:	07de      	lsls	r6, r3, #31
 8009728:	d508      	bpl.n	800973c <_printf_i+0x14c>
 800972a:	6923      	ldr	r3, [r4, #16]
 800972c:	6861      	ldr	r1, [r4, #4]
 800972e:	4299      	cmp	r1, r3
 8009730:	bfde      	ittt	le
 8009732:	2330      	movle	r3, #48	; 0x30
 8009734:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009738:	f105 35ff 	addle.w	r5, r5, #4294967295
 800973c:	1b52      	subs	r2, r2, r5
 800973e:	6122      	str	r2, [r4, #16]
 8009740:	f8cd a000 	str.w	sl, [sp]
 8009744:	464b      	mov	r3, r9
 8009746:	aa03      	add	r2, sp, #12
 8009748:	4621      	mov	r1, r4
 800974a:	4640      	mov	r0, r8
 800974c:	f7ff fee2 	bl	8009514 <_printf_common>
 8009750:	3001      	adds	r0, #1
 8009752:	d14c      	bne.n	80097ee <_printf_i+0x1fe>
 8009754:	f04f 30ff 	mov.w	r0, #4294967295
 8009758:	b004      	add	sp, #16
 800975a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800975e:	4835      	ldr	r0, [pc, #212]	; (8009834 <_printf_i+0x244>)
 8009760:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009764:	6829      	ldr	r1, [r5, #0]
 8009766:	6823      	ldr	r3, [r4, #0]
 8009768:	f851 6b04 	ldr.w	r6, [r1], #4
 800976c:	6029      	str	r1, [r5, #0]
 800976e:	061d      	lsls	r5, r3, #24
 8009770:	d514      	bpl.n	800979c <_printf_i+0x1ac>
 8009772:	07df      	lsls	r7, r3, #31
 8009774:	bf44      	itt	mi
 8009776:	f043 0320 	orrmi.w	r3, r3, #32
 800977a:	6023      	strmi	r3, [r4, #0]
 800977c:	b91e      	cbnz	r6, 8009786 <_printf_i+0x196>
 800977e:	6823      	ldr	r3, [r4, #0]
 8009780:	f023 0320 	bic.w	r3, r3, #32
 8009784:	6023      	str	r3, [r4, #0]
 8009786:	2310      	movs	r3, #16
 8009788:	e7b0      	b.n	80096ec <_printf_i+0xfc>
 800978a:	6823      	ldr	r3, [r4, #0]
 800978c:	f043 0320 	orr.w	r3, r3, #32
 8009790:	6023      	str	r3, [r4, #0]
 8009792:	2378      	movs	r3, #120	; 0x78
 8009794:	4828      	ldr	r0, [pc, #160]	; (8009838 <_printf_i+0x248>)
 8009796:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800979a:	e7e3      	b.n	8009764 <_printf_i+0x174>
 800979c:	0659      	lsls	r1, r3, #25
 800979e:	bf48      	it	mi
 80097a0:	b2b6      	uxthmi	r6, r6
 80097a2:	e7e6      	b.n	8009772 <_printf_i+0x182>
 80097a4:	4615      	mov	r5, r2
 80097a6:	e7bb      	b.n	8009720 <_printf_i+0x130>
 80097a8:	682b      	ldr	r3, [r5, #0]
 80097aa:	6826      	ldr	r6, [r4, #0]
 80097ac:	6961      	ldr	r1, [r4, #20]
 80097ae:	1d18      	adds	r0, r3, #4
 80097b0:	6028      	str	r0, [r5, #0]
 80097b2:	0635      	lsls	r5, r6, #24
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	d501      	bpl.n	80097bc <_printf_i+0x1cc>
 80097b8:	6019      	str	r1, [r3, #0]
 80097ba:	e002      	b.n	80097c2 <_printf_i+0x1d2>
 80097bc:	0670      	lsls	r0, r6, #25
 80097be:	d5fb      	bpl.n	80097b8 <_printf_i+0x1c8>
 80097c0:	8019      	strh	r1, [r3, #0]
 80097c2:	2300      	movs	r3, #0
 80097c4:	6123      	str	r3, [r4, #16]
 80097c6:	4615      	mov	r5, r2
 80097c8:	e7ba      	b.n	8009740 <_printf_i+0x150>
 80097ca:	682b      	ldr	r3, [r5, #0]
 80097cc:	1d1a      	adds	r2, r3, #4
 80097ce:	602a      	str	r2, [r5, #0]
 80097d0:	681d      	ldr	r5, [r3, #0]
 80097d2:	6862      	ldr	r2, [r4, #4]
 80097d4:	2100      	movs	r1, #0
 80097d6:	4628      	mov	r0, r5
 80097d8:	f7f6 fd1a 	bl	8000210 <memchr>
 80097dc:	b108      	cbz	r0, 80097e2 <_printf_i+0x1f2>
 80097de:	1b40      	subs	r0, r0, r5
 80097e0:	6060      	str	r0, [r4, #4]
 80097e2:	6863      	ldr	r3, [r4, #4]
 80097e4:	6123      	str	r3, [r4, #16]
 80097e6:	2300      	movs	r3, #0
 80097e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097ec:	e7a8      	b.n	8009740 <_printf_i+0x150>
 80097ee:	6923      	ldr	r3, [r4, #16]
 80097f0:	462a      	mov	r2, r5
 80097f2:	4649      	mov	r1, r9
 80097f4:	4640      	mov	r0, r8
 80097f6:	47d0      	blx	sl
 80097f8:	3001      	adds	r0, #1
 80097fa:	d0ab      	beq.n	8009754 <_printf_i+0x164>
 80097fc:	6823      	ldr	r3, [r4, #0]
 80097fe:	079b      	lsls	r3, r3, #30
 8009800:	d413      	bmi.n	800982a <_printf_i+0x23a>
 8009802:	68e0      	ldr	r0, [r4, #12]
 8009804:	9b03      	ldr	r3, [sp, #12]
 8009806:	4298      	cmp	r0, r3
 8009808:	bfb8      	it	lt
 800980a:	4618      	movlt	r0, r3
 800980c:	e7a4      	b.n	8009758 <_printf_i+0x168>
 800980e:	2301      	movs	r3, #1
 8009810:	4632      	mov	r2, r6
 8009812:	4649      	mov	r1, r9
 8009814:	4640      	mov	r0, r8
 8009816:	47d0      	blx	sl
 8009818:	3001      	adds	r0, #1
 800981a:	d09b      	beq.n	8009754 <_printf_i+0x164>
 800981c:	3501      	adds	r5, #1
 800981e:	68e3      	ldr	r3, [r4, #12]
 8009820:	9903      	ldr	r1, [sp, #12]
 8009822:	1a5b      	subs	r3, r3, r1
 8009824:	42ab      	cmp	r3, r5
 8009826:	dcf2      	bgt.n	800980e <_printf_i+0x21e>
 8009828:	e7eb      	b.n	8009802 <_printf_i+0x212>
 800982a:	2500      	movs	r5, #0
 800982c:	f104 0619 	add.w	r6, r4, #25
 8009830:	e7f5      	b.n	800981e <_printf_i+0x22e>
 8009832:	bf00      	nop
 8009834:	0800abc2 	.word	0x0800abc2
 8009838:	0800abd3 	.word	0x0800abd3

0800983c <_scanf_chars>:
 800983c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009840:	4615      	mov	r5, r2
 8009842:	688a      	ldr	r2, [r1, #8]
 8009844:	4680      	mov	r8, r0
 8009846:	460c      	mov	r4, r1
 8009848:	b932      	cbnz	r2, 8009858 <_scanf_chars+0x1c>
 800984a:	698a      	ldr	r2, [r1, #24]
 800984c:	2a00      	cmp	r2, #0
 800984e:	bf0c      	ite	eq
 8009850:	2201      	moveq	r2, #1
 8009852:	f04f 32ff 	movne.w	r2, #4294967295
 8009856:	608a      	str	r2, [r1, #8]
 8009858:	6822      	ldr	r2, [r4, #0]
 800985a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80098ec <_scanf_chars+0xb0>
 800985e:	06d1      	lsls	r1, r2, #27
 8009860:	bf5f      	itttt	pl
 8009862:	681a      	ldrpl	r2, [r3, #0]
 8009864:	1d11      	addpl	r1, r2, #4
 8009866:	6019      	strpl	r1, [r3, #0]
 8009868:	6816      	ldrpl	r6, [r2, #0]
 800986a:	2700      	movs	r7, #0
 800986c:	69a0      	ldr	r0, [r4, #24]
 800986e:	b188      	cbz	r0, 8009894 <_scanf_chars+0x58>
 8009870:	2801      	cmp	r0, #1
 8009872:	d107      	bne.n	8009884 <_scanf_chars+0x48>
 8009874:	682a      	ldr	r2, [r5, #0]
 8009876:	7811      	ldrb	r1, [r2, #0]
 8009878:	6962      	ldr	r2, [r4, #20]
 800987a:	5c52      	ldrb	r2, [r2, r1]
 800987c:	b952      	cbnz	r2, 8009894 <_scanf_chars+0x58>
 800987e:	2f00      	cmp	r7, #0
 8009880:	d031      	beq.n	80098e6 <_scanf_chars+0xaa>
 8009882:	e022      	b.n	80098ca <_scanf_chars+0x8e>
 8009884:	2802      	cmp	r0, #2
 8009886:	d120      	bne.n	80098ca <_scanf_chars+0x8e>
 8009888:	682b      	ldr	r3, [r5, #0]
 800988a:	781b      	ldrb	r3, [r3, #0]
 800988c:	f813 3009 	ldrb.w	r3, [r3, r9]
 8009890:	071b      	lsls	r3, r3, #28
 8009892:	d41a      	bmi.n	80098ca <_scanf_chars+0x8e>
 8009894:	6823      	ldr	r3, [r4, #0]
 8009896:	06da      	lsls	r2, r3, #27
 8009898:	bf5e      	ittt	pl
 800989a:	682b      	ldrpl	r3, [r5, #0]
 800989c:	781b      	ldrbpl	r3, [r3, #0]
 800989e:	f806 3b01 	strbpl.w	r3, [r6], #1
 80098a2:	682a      	ldr	r2, [r5, #0]
 80098a4:	686b      	ldr	r3, [r5, #4]
 80098a6:	3201      	adds	r2, #1
 80098a8:	602a      	str	r2, [r5, #0]
 80098aa:	68a2      	ldr	r2, [r4, #8]
 80098ac:	3b01      	subs	r3, #1
 80098ae:	3a01      	subs	r2, #1
 80098b0:	606b      	str	r3, [r5, #4]
 80098b2:	3701      	adds	r7, #1
 80098b4:	60a2      	str	r2, [r4, #8]
 80098b6:	b142      	cbz	r2, 80098ca <_scanf_chars+0x8e>
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	dcd7      	bgt.n	800986c <_scanf_chars+0x30>
 80098bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80098c0:	4629      	mov	r1, r5
 80098c2:	4640      	mov	r0, r8
 80098c4:	4798      	blx	r3
 80098c6:	2800      	cmp	r0, #0
 80098c8:	d0d0      	beq.n	800986c <_scanf_chars+0x30>
 80098ca:	6823      	ldr	r3, [r4, #0]
 80098cc:	f013 0310 	ands.w	r3, r3, #16
 80098d0:	d105      	bne.n	80098de <_scanf_chars+0xa2>
 80098d2:	68e2      	ldr	r2, [r4, #12]
 80098d4:	3201      	adds	r2, #1
 80098d6:	60e2      	str	r2, [r4, #12]
 80098d8:	69a2      	ldr	r2, [r4, #24]
 80098da:	b102      	cbz	r2, 80098de <_scanf_chars+0xa2>
 80098dc:	7033      	strb	r3, [r6, #0]
 80098de:	6923      	ldr	r3, [r4, #16]
 80098e0:	443b      	add	r3, r7
 80098e2:	6123      	str	r3, [r4, #16]
 80098e4:	2000      	movs	r0, #0
 80098e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098ea:	bf00      	nop
 80098ec:	0800aab1 	.word	0x0800aab1

080098f0 <_scanf_i>:
 80098f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f4:	4698      	mov	r8, r3
 80098f6:	4b76      	ldr	r3, [pc, #472]	; (8009ad0 <_scanf_i+0x1e0>)
 80098f8:	460c      	mov	r4, r1
 80098fa:	4682      	mov	sl, r0
 80098fc:	4616      	mov	r6, r2
 80098fe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009902:	b087      	sub	sp, #28
 8009904:	ab03      	add	r3, sp, #12
 8009906:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800990a:	4b72      	ldr	r3, [pc, #456]	; (8009ad4 <_scanf_i+0x1e4>)
 800990c:	69a1      	ldr	r1, [r4, #24]
 800990e:	4a72      	ldr	r2, [pc, #456]	; (8009ad8 <_scanf_i+0x1e8>)
 8009910:	2903      	cmp	r1, #3
 8009912:	bf18      	it	ne
 8009914:	461a      	movne	r2, r3
 8009916:	68a3      	ldr	r3, [r4, #8]
 8009918:	9201      	str	r2, [sp, #4]
 800991a:	1e5a      	subs	r2, r3, #1
 800991c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009920:	bf88      	it	hi
 8009922:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009926:	4627      	mov	r7, r4
 8009928:	bf82      	ittt	hi
 800992a:	eb03 0905 	addhi.w	r9, r3, r5
 800992e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009932:	60a3      	strhi	r3, [r4, #8]
 8009934:	f857 3b1c 	ldr.w	r3, [r7], #28
 8009938:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800993c:	bf98      	it	ls
 800993e:	f04f 0900 	movls.w	r9, #0
 8009942:	6023      	str	r3, [r4, #0]
 8009944:	463d      	mov	r5, r7
 8009946:	f04f 0b00 	mov.w	fp, #0
 800994a:	6831      	ldr	r1, [r6, #0]
 800994c:	ab03      	add	r3, sp, #12
 800994e:	7809      	ldrb	r1, [r1, #0]
 8009950:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8009954:	2202      	movs	r2, #2
 8009956:	f7f6 fc5b 	bl	8000210 <memchr>
 800995a:	b328      	cbz	r0, 80099a8 <_scanf_i+0xb8>
 800995c:	f1bb 0f01 	cmp.w	fp, #1
 8009960:	d159      	bne.n	8009a16 <_scanf_i+0x126>
 8009962:	6862      	ldr	r2, [r4, #4]
 8009964:	b92a      	cbnz	r2, 8009972 <_scanf_i+0x82>
 8009966:	6822      	ldr	r2, [r4, #0]
 8009968:	2308      	movs	r3, #8
 800996a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800996e:	6063      	str	r3, [r4, #4]
 8009970:	6022      	str	r2, [r4, #0]
 8009972:	6822      	ldr	r2, [r4, #0]
 8009974:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8009978:	6022      	str	r2, [r4, #0]
 800997a:	68a2      	ldr	r2, [r4, #8]
 800997c:	1e51      	subs	r1, r2, #1
 800997e:	60a1      	str	r1, [r4, #8]
 8009980:	b192      	cbz	r2, 80099a8 <_scanf_i+0xb8>
 8009982:	6832      	ldr	r2, [r6, #0]
 8009984:	1c51      	adds	r1, r2, #1
 8009986:	6031      	str	r1, [r6, #0]
 8009988:	7812      	ldrb	r2, [r2, #0]
 800998a:	f805 2b01 	strb.w	r2, [r5], #1
 800998e:	6872      	ldr	r2, [r6, #4]
 8009990:	3a01      	subs	r2, #1
 8009992:	2a00      	cmp	r2, #0
 8009994:	6072      	str	r2, [r6, #4]
 8009996:	dc07      	bgt.n	80099a8 <_scanf_i+0xb8>
 8009998:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800999c:	4631      	mov	r1, r6
 800999e:	4650      	mov	r0, sl
 80099a0:	4790      	blx	r2
 80099a2:	2800      	cmp	r0, #0
 80099a4:	f040 8085 	bne.w	8009ab2 <_scanf_i+0x1c2>
 80099a8:	f10b 0b01 	add.w	fp, fp, #1
 80099ac:	f1bb 0f03 	cmp.w	fp, #3
 80099b0:	d1cb      	bne.n	800994a <_scanf_i+0x5a>
 80099b2:	6863      	ldr	r3, [r4, #4]
 80099b4:	b90b      	cbnz	r3, 80099ba <_scanf_i+0xca>
 80099b6:	230a      	movs	r3, #10
 80099b8:	6063      	str	r3, [r4, #4]
 80099ba:	6863      	ldr	r3, [r4, #4]
 80099bc:	4947      	ldr	r1, [pc, #284]	; (8009adc <_scanf_i+0x1ec>)
 80099be:	6960      	ldr	r0, [r4, #20]
 80099c0:	1ac9      	subs	r1, r1, r3
 80099c2:	f000 f88d 	bl	8009ae0 <__sccl>
 80099c6:	f04f 0b00 	mov.w	fp, #0
 80099ca:	68a3      	ldr	r3, [r4, #8]
 80099cc:	6822      	ldr	r2, [r4, #0]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d03d      	beq.n	8009a4e <_scanf_i+0x15e>
 80099d2:	6831      	ldr	r1, [r6, #0]
 80099d4:	6960      	ldr	r0, [r4, #20]
 80099d6:	f891 c000 	ldrb.w	ip, [r1]
 80099da:	f810 000c 	ldrb.w	r0, [r0, ip]
 80099de:	2800      	cmp	r0, #0
 80099e0:	d035      	beq.n	8009a4e <_scanf_i+0x15e>
 80099e2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80099e6:	d124      	bne.n	8009a32 <_scanf_i+0x142>
 80099e8:	0510      	lsls	r0, r2, #20
 80099ea:	d522      	bpl.n	8009a32 <_scanf_i+0x142>
 80099ec:	f10b 0b01 	add.w	fp, fp, #1
 80099f0:	f1b9 0f00 	cmp.w	r9, #0
 80099f4:	d003      	beq.n	80099fe <_scanf_i+0x10e>
 80099f6:	3301      	adds	r3, #1
 80099f8:	f109 39ff 	add.w	r9, r9, #4294967295
 80099fc:	60a3      	str	r3, [r4, #8]
 80099fe:	6873      	ldr	r3, [r6, #4]
 8009a00:	3b01      	subs	r3, #1
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	6073      	str	r3, [r6, #4]
 8009a06:	dd1b      	ble.n	8009a40 <_scanf_i+0x150>
 8009a08:	6833      	ldr	r3, [r6, #0]
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	6033      	str	r3, [r6, #0]
 8009a0e:	68a3      	ldr	r3, [r4, #8]
 8009a10:	3b01      	subs	r3, #1
 8009a12:	60a3      	str	r3, [r4, #8]
 8009a14:	e7d9      	b.n	80099ca <_scanf_i+0xda>
 8009a16:	f1bb 0f02 	cmp.w	fp, #2
 8009a1a:	d1ae      	bne.n	800997a <_scanf_i+0x8a>
 8009a1c:	6822      	ldr	r2, [r4, #0]
 8009a1e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009a22:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009a26:	d1bf      	bne.n	80099a8 <_scanf_i+0xb8>
 8009a28:	2310      	movs	r3, #16
 8009a2a:	6063      	str	r3, [r4, #4]
 8009a2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009a30:	e7a2      	b.n	8009978 <_scanf_i+0x88>
 8009a32:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009a36:	6022      	str	r2, [r4, #0]
 8009a38:	780b      	ldrb	r3, [r1, #0]
 8009a3a:	f805 3b01 	strb.w	r3, [r5], #1
 8009a3e:	e7de      	b.n	80099fe <_scanf_i+0x10e>
 8009a40:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009a44:	4631      	mov	r1, r6
 8009a46:	4650      	mov	r0, sl
 8009a48:	4798      	blx	r3
 8009a4a:	2800      	cmp	r0, #0
 8009a4c:	d0df      	beq.n	8009a0e <_scanf_i+0x11e>
 8009a4e:	6823      	ldr	r3, [r4, #0]
 8009a50:	05db      	lsls	r3, r3, #23
 8009a52:	d50d      	bpl.n	8009a70 <_scanf_i+0x180>
 8009a54:	42bd      	cmp	r5, r7
 8009a56:	d909      	bls.n	8009a6c <_scanf_i+0x17c>
 8009a58:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009a5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009a60:	4632      	mov	r2, r6
 8009a62:	4650      	mov	r0, sl
 8009a64:	4798      	blx	r3
 8009a66:	f105 39ff 	add.w	r9, r5, #4294967295
 8009a6a:	464d      	mov	r5, r9
 8009a6c:	42bd      	cmp	r5, r7
 8009a6e:	d02d      	beq.n	8009acc <_scanf_i+0x1dc>
 8009a70:	6822      	ldr	r2, [r4, #0]
 8009a72:	f012 0210 	ands.w	r2, r2, #16
 8009a76:	d113      	bne.n	8009aa0 <_scanf_i+0x1b0>
 8009a78:	702a      	strb	r2, [r5, #0]
 8009a7a:	6863      	ldr	r3, [r4, #4]
 8009a7c:	9e01      	ldr	r6, [sp, #4]
 8009a7e:	4639      	mov	r1, r7
 8009a80:	4650      	mov	r0, sl
 8009a82:	47b0      	blx	r6
 8009a84:	6821      	ldr	r1, [r4, #0]
 8009a86:	f8d8 3000 	ldr.w	r3, [r8]
 8009a8a:	f011 0f20 	tst.w	r1, #32
 8009a8e:	d013      	beq.n	8009ab8 <_scanf_i+0x1c8>
 8009a90:	1d1a      	adds	r2, r3, #4
 8009a92:	f8c8 2000 	str.w	r2, [r8]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	6018      	str	r0, [r3, #0]
 8009a9a:	68e3      	ldr	r3, [r4, #12]
 8009a9c:	3301      	adds	r3, #1
 8009a9e:	60e3      	str	r3, [r4, #12]
 8009aa0:	1bed      	subs	r5, r5, r7
 8009aa2:	44ab      	add	fp, r5
 8009aa4:	6925      	ldr	r5, [r4, #16]
 8009aa6:	445d      	add	r5, fp
 8009aa8:	6125      	str	r5, [r4, #16]
 8009aaa:	2000      	movs	r0, #0
 8009aac:	b007      	add	sp, #28
 8009aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ab2:	f04f 0b00 	mov.w	fp, #0
 8009ab6:	e7ca      	b.n	8009a4e <_scanf_i+0x15e>
 8009ab8:	1d1a      	adds	r2, r3, #4
 8009aba:	f8c8 2000 	str.w	r2, [r8]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f011 0f01 	tst.w	r1, #1
 8009ac4:	bf14      	ite	ne
 8009ac6:	8018      	strhne	r0, [r3, #0]
 8009ac8:	6018      	streq	r0, [r3, #0]
 8009aca:	e7e6      	b.n	8009a9a <_scanf_i+0x1aa>
 8009acc:	2001      	movs	r0, #1
 8009ace:	e7ed      	b.n	8009aac <_scanf_i+0x1bc>
 8009ad0:	0800a6a4 	.word	0x0800a6a4
 8009ad4:	08009d3d 	.word	0x08009d3d
 8009ad8:	08009c55 	.word	0x08009c55
 8009adc:	0800abfd 	.word	0x0800abfd

08009ae0 <__sccl>:
 8009ae0:	b570      	push	{r4, r5, r6, lr}
 8009ae2:	780b      	ldrb	r3, [r1, #0]
 8009ae4:	4604      	mov	r4, r0
 8009ae6:	2b5e      	cmp	r3, #94	; 0x5e
 8009ae8:	bf0b      	itete	eq
 8009aea:	784b      	ldrbeq	r3, [r1, #1]
 8009aec:	1c48      	addne	r0, r1, #1
 8009aee:	1c88      	addeq	r0, r1, #2
 8009af0:	2200      	movne	r2, #0
 8009af2:	bf08      	it	eq
 8009af4:	2201      	moveq	r2, #1
 8009af6:	1e61      	subs	r1, r4, #1
 8009af8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8009afc:	f801 2f01 	strb.w	r2, [r1, #1]!
 8009b00:	42a9      	cmp	r1, r5
 8009b02:	d1fb      	bne.n	8009afc <__sccl+0x1c>
 8009b04:	b90b      	cbnz	r3, 8009b0a <__sccl+0x2a>
 8009b06:	3801      	subs	r0, #1
 8009b08:	bd70      	pop	{r4, r5, r6, pc}
 8009b0a:	f082 0201 	eor.w	r2, r2, #1
 8009b0e:	54e2      	strb	r2, [r4, r3]
 8009b10:	4605      	mov	r5, r0
 8009b12:	4628      	mov	r0, r5
 8009b14:	f810 1b01 	ldrb.w	r1, [r0], #1
 8009b18:	292d      	cmp	r1, #45	; 0x2d
 8009b1a:	d006      	beq.n	8009b2a <__sccl+0x4a>
 8009b1c:	295d      	cmp	r1, #93	; 0x5d
 8009b1e:	d0f3      	beq.n	8009b08 <__sccl+0x28>
 8009b20:	b909      	cbnz	r1, 8009b26 <__sccl+0x46>
 8009b22:	4628      	mov	r0, r5
 8009b24:	e7f0      	b.n	8009b08 <__sccl+0x28>
 8009b26:	460b      	mov	r3, r1
 8009b28:	e7f1      	b.n	8009b0e <__sccl+0x2e>
 8009b2a:	786e      	ldrb	r6, [r5, #1]
 8009b2c:	2e5d      	cmp	r6, #93	; 0x5d
 8009b2e:	d0fa      	beq.n	8009b26 <__sccl+0x46>
 8009b30:	42b3      	cmp	r3, r6
 8009b32:	dcf8      	bgt.n	8009b26 <__sccl+0x46>
 8009b34:	3502      	adds	r5, #2
 8009b36:	4619      	mov	r1, r3
 8009b38:	3101      	adds	r1, #1
 8009b3a:	428e      	cmp	r6, r1
 8009b3c:	5462      	strb	r2, [r4, r1]
 8009b3e:	dcfb      	bgt.n	8009b38 <__sccl+0x58>
 8009b40:	1af1      	subs	r1, r6, r3
 8009b42:	3901      	subs	r1, #1
 8009b44:	1c58      	adds	r0, r3, #1
 8009b46:	42b3      	cmp	r3, r6
 8009b48:	bfa8      	it	ge
 8009b4a:	2100      	movge	r1, #0
 8009b4c:	1843      	adds	r3, r0, r1
 8009b4e:	e7e0      	b.n	8009b12 <__sccl+0x32>

08009b50 <_strtol_l.constprop.0>:
 8009b50:	2b01      	cmp	r3, #1
 8009b52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b56:	d001      	beq.n	8009b5c <_strtol_l.constprop.0+0xc>
 8009b58:	2b24      	cmp	r3, #36	; 0x24
 8009b5a:	d906      	bls.n	8009b6a <_strtol_l.constprop.0+0x1a>
 8009b5c:	f7ff f916 	bl	8008d8c <__errno>
 8009b60:	2316      	movs	r3, #22
 8009b62:	6003      	str	r3, [r0, #0]
 8009b64:	2000      	movs	r0, #0
 8009b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b6a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009c50 <_strtol_l.constprop.0+0x100>
 8009b6e:	460d      	mov	r5, r1
 8009b70:	462e      	mov	r6, r5
 8009b72:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009b76:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009b7a:	f017 0708 	ands.w	r7, r7, #8
 8009b7e:	d1f7      	bne.n	8009b70 <_strtol_l.constprop.0+0x20>
 8009b80:	2c2d      	cmp	r4, #45	; 0x2d
 8009b82:	d132      	bne.n	8009bea <_strtol_l.constprop.0+0x9a>
 8009b84:	782c      	ldrb	r4, [r5, #0]
 8009b86:	2701      	movs	r7, #1
 8009b88:	1cb5      	adds	r5, r6, #2
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d05b      	beq.n	8009c46 <_strtol_l.constprop.0+0xf6>
 8009b8e:	2b10      	cmp	r3, #16
 8009b90:	d109      	bne.n	8009ba6 <_strtol_l.constprop.0+0x56>
 8009b92:	2c30      	cmp	r4, #48	; 0x30
 8009b94:	d107      	bne.n	8009ba6 <_strtol_l.constprop.0+0x56>
 8009b96:	782c      	ldrb	r4, [r5, #0]
 8009b98:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009b9c:	2c58      	cmp	r4, #88	; 0x58
 8009b9e:	d14d      	bne.n	8009c3c <_strtol_l.constprop.0+0xec>
 8009ba0:	786c      	ldrb	r4, [r5, #1]
 8009ba2:	2310      	movs	r3, #16
 8009ba4:	3502      	adds	r5, #2
 8009ba6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009baa:	f108 38ff 	add.w	r8, r8, #4294967295
 8009bae:	f04f 0c00 	mov.w	ip, #0
 8009bb2:	fbb8 f9f3 	udiv	r9, r8, r3
 8009bb6:	4666      	mov	r6, ip
 8009bb8:	fb03 8a19 	mls	sl, r3, r9, r8
 8009bbc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009bc0:	f1be 0f09 	cmp.w	lr, #9
 8009bc4:	d816      	bhi.n	8009bf4 <_strtol_l.constprop.0+0xa4>
 8009bc6:	4674      	mov	r4, lr
 8009bc8:	42a3      	cmp	r3, r4
 8009bca:	dd24      	ble.n	8009c16 <_strtol_l.constprop.0+0xc6>
 8009bcc:	f1bc 0f00 	cmp.w	ip, #0
 8009bd0:	db1e      	blt.n	8009c10 <_strtol_l.constprop.0+0xc0>
 8009bd2:	45b1      	cmp	r9, r6
 8009bd4:	d31c      	bcc.n	8009c10 <_strtol_l.constprop.0+0xc0>
 8009bd6:	d101      	bne.n	8009bdc <_strtol_l.constprop.0+0x8c>
 8009bd8:	45a2      	cmp	sl, r4
 8009bda:	db19      	blt.n	8009c10 <_strtol_l.constprop.0+0xc0>
 8009bdc:	fb06 4603 	mla	r6, r6, r3, r4
 8009be0:	f04f 0c01 	mov.w	ip, #1
 8009be4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009be8:	e7e8      	b.n	8009bbc <_strtol_l.constprop.0+0x6c>
 8009bea:	2c2b      	cmp	r4, #43	; 0x2b
 8009bec:	bf04      	itt	eq
 8009bee:	782c      	ldrbeq	r4, [r5, #0]
 8009bf0:	1cb5      	addeq	r5, r6, #2
 8009bf2:	e7ca      	b.n	8009b8a <_strtol_l.constprop.0+0x3a>
 8009bf4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009bf8:	f1be 0f19 	cmp.w	lr, #25
 8009bfc:	d801      	bhi.n	8009c02 <_strtol_l.constprop.0+0xb2>
 8009bfe:	3c37      	subs	r4, #55	; 0x37
 8009c00:	e7e2      	b.n	8009bc8 <_strtol_l.constprop.0+0x78>
 8009c02:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009c06:	f1be 0f19 	cmp.w	lr, #25
 8009c0a:	d804      	bhi.n	8009c16 <_strtol_l.constprop.0+0xc6>
 8009c0c:	3c57      	subs	r4, #87	; 0x57
 8009c0e:	e7db      	b.n	8009bc8 <_strtol_l.constprop.0+0x78>
 8009c10:	f04f 3cff 	mov.w	ip, #4294967295
 8009c14:	e7e6      	b.n	8009be4 <_strtol_l.constprop.0+0x94>
 8009c16:	f1bc 0f00 	cmp.w	ip, #0
 8009c1a:	da05      	bge.n	8009c28 <_strtol_l.constprop.0+0xd8>
 8009c1c:	2322      	movs	r3, #34	; 0x22
 8009c1e:	6003      	str	r3, [r0, #0]
 8009c20:	4646      	mov	r6, r8
 8009c22:	b942      	cbnz	r2, 8009c36 <_strtol_l.constprop.0+0xe6>
 8009c24:	4630      	mov	r0, r6
 8009c26:	e79e      	b.n	8009b66 <_strtol_l.constprop.0+0x16>
 8009c28:	b107      	cbz	r7, 8009c2c <_strtol_l.constprop.0+0xdc>
 8009c2a:	4276      	negs	r6, r6
 8009c2c:	2a00      	cmp	r2, #0
 8009c2e:	d0f9      	beq.n	8009c24 <_strtol_l.constprop.0+0xd4>
 8009c30:	f1bc 0f00 	cmp.w	ip, #0
 8009c34:	d000      	beq.n	8009c38 <_strtol_l.constprop.0+0xe8>
 8009c36:	1e69      	subs	r1, r5, #1
 8009c38:	6011      	str	r1, [r2, #0]
 8009c3a:	e7f3      	b.n	8009c24 <_strtol_l.constprop.0+0xd4>
 8009c3c:	2430      	movs	r4, #48	; 0x30
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d1b1      	bne.n	8009ba6 <_strtol_l.constprop.0+0x56>
 8009c42:	2308      	movs	r3, #8
 8009c44:	e7af      	b.n	8009ba6 <_strtol_l.constprop.0+0x56>
 8009c46:	2c30      	cmp	r4, #48	; 0x30
 8009c48:	d0a5      	beq.n	8009b96 <_strtol_l.constprop.0+0x46>
 8009c4a:	230a      	movs	r3, #10
 8009c4c:	e7ab      	b.n	8009ba6 <_strtol_l.constprop.0+0x56>
 8009c4e:	bf00      	nop
 8009c50:	0800aab1 	.word	0x0800aab1

08009c54 <_strtol_r>:
 8009c54:	f7ff bf7c 	b.w	8009b50 <_strtol_l.constprop.0>

08009c58 <_strtoul_l.constprop.0>:
 8009c58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009c5c:	4f36      	ldr	r7, [pc, #216]	; (8009d38 <_strtoul_l.constprop.0+0xe0>)
 8009c5e:	4686      	mov	lr, r0
 8009c60:	460d      	mov	r5, r1
 8009c62:	4628      	mov	r0, r5
 8009c64:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009c68:	5de6      	ldrb	r6, [r4, r7]
 8009c6a:	f016 0608 	ands.w	r6, r6, #8
 8009c6e:	d1f8      	bne.n	8009c62 <_strtoul_l.constprop.0+0xa>
 8009c70:	2c2d      	cmp	r4, #45	; 0x2d
 8009c72:	d12f      	bne.n	8009cd4 <_strtoul_l.constprop.0+0x7c>
 8009c74:	782c      	ldrb	r4, [r5, #0]
 8009c76:	2601      	movs	r6, #1
 8009c78:	1c85      	adds	r5, r0, #2
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d057      	beq.n	8009d2e <_strtoul_l.constprop.0+0xd6>
 8009c7e:	2b10      	cmp	r3, #16
 8009c80:	d109      	bne.n	8009c96 <_strtoul_l.constprop.0+0x3e>
 8009c82:	2c30      	cmp	r4, #48	; 0x30
 8009c84:	d107      	bne.n	8009c96 <_strtoul_l.constprop.0+0x3e>
 8009c86:	7828      	ldrb	r0, [r5, #0]
 8009c88:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8009c8c:	2858      	cmp	r0, #88	; 0x58
 8009c8e:	d149      	bne.n	8009d24 <_strtoul_l.constprop.0+0xcc>
 8009c90:	786c      	ldrb	r4, [r5, #1]
 8009c92:	2310      	movs	r3, #16
 8009c94:	3502      	adds	r5, #2
 8009c96:	f04f 38ff 	mov.w	r8, #4294967295
 8009c9a:	2700      	movs	r7, #0
 8009c9c:	fbb8 f8f3 	udiv	r8, r8, r3
 8009ca0:	fb03 f908 	mul.w	r9, r3, r8
 8009ca4:	ea6f 0909 	mvn.w	r9, r9
 8009ca8:	4638      	mov	r0, r7
 8009caa:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009cae:	f1bc 0f09 	cmp.w	ip, #9
 8009cb2:	d814      	bhi.n	8009cde <_strtoul_l.constprop.0+0x86>
 8009cb4:	4664      	mov	r4, ip
 8009cb6:	42a3      	cmp	r3, r4
 8009cb8:	dd22      	ble.n	8009d00 <_strtoul_l.constprop.0+0xa8>
 8009cba:	2f00      	cmp	r7, #0
 8009cbc:	db1d      	blt.n	8009cfa <_strtoul_l.constprop.0+0xa2>
 8009cbe:	4580      	cmp	r8, r0
 8009cc0:	d31b      	bcc.n	8009cfa <_strtoul_l.constprop.0+0xa2>
 8009cc2:	d101      	bne.n	8009cc8 <_strtoul_l.constprop.0+0x70>
 8009cc4:	45a1      	cmp	r9, r4
 8009cc6:	db18      	blt.n	8009cfa <_strtoul_l.constprop.0+0xa2>
 8009cc8:	fb00 4003 	mla	r0, r0, r3, r4
 8009ccc:	2701      	movs	r7, #1
 8009cce:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009cd2:	e7ea      	b.n	8009caa <_strtoul_l.constprop.0+0x52>
 8009cd4:	2c2b      	cmp	r4, #43	; 0x2b
 8009cd6:	bf04      	itt	eq
 8009cd8:	782c      	ldrbeq	r4, [r5, #0]
 8009cda:	1c85      	addeq	r5, r0, #2
 8009cdc:	e7cd      	b.n	8009c7a <_strtoul_l.constprop.0+0x22>
 8009cde:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009ce2:	f1bc 0f19 	cmp.w	ip, #25
 8009ce6:	d801      	bhi.n	8009cec <_strtoul_l.constprop.0+0x94>
 8009ce8:	3c37      	subs	r4, #55	; 0x37
 8009cea:	e7e4      	b.n	8009cb6 <_strtoul_l.constprop.0+0x5e>
 8009cec:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009cf0:	f1bc 0f19 	cmp.w	ip, #25
 8009cf4:	d804      	bhi.n	8009d00 <_strtoul_l.constprop.0+0xa8>
 8009cf6:	3c57      	subs	r4, #87	; 0x57
 8009cf8:	e7dd      	b.n	8009cb6 <_strtoul_l.constprop.0+0x5e>
 8009cfa:	f04f 37ff 	mov.w	r7, #4294967295
 8009cfe:	e7e6      	b.n	8009cce <_strtoul_l.constprop.0+0x76>
 8009d00:	2f00      	cmp	r7, #0
 8009d02:	da07      	bge.n	8009d14 <_strtoul_l.constprop.0+0xbc>
 8009d04:	2322      	movs	r3, #34	; 0x22
 8009d06:	f8ce 3000 	str.w	r3, [lr]
 8009d0a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d0e:	b932      	cbnz	r2, 8009d1e <_strtoul_l.constprop.0+0xc6>
 8009d10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d14:	b106      	cbz	r6, 8009d18 <_strtoul_l.constprop.0+0xc0>
 8009d16:	4240      	negs	r0, r0
 8009d18:	2a00      	cmp	r2, #0
 8009d1a:	d0f9      	beq.n	8009d10 <_strtoul_l.constprop.0+0xb8>
 8009d1c:	b107      	cbz	r7, 8009d20 <_strtoul_l.constprop.0+0xc8>
 8009d1e:	1e69      	subs	r1, r5, #1
 8009d20:	6011      	str	r1, [r2, #0]
 8009d22:	e7f5      	b.n	8009d10 <_strtoul_l.constprop.0+0xb8>
 8009d24:	2430      	movs	r4, #48	; 0x30
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d1b5      	bne.n	8009c96 <_strtoul_l.constprop.0+0x3e>
 8009d2a:	2308      	movs	r3, #8
 8009d2c:	e7b3      	b.n	8009c96 <_strtoul_l.constprop.0+0x3e>
 8009d2e:	2c30      	cmp	r4, #48	; 0x30
 8009d30:	d0a9      	beq.n	8009c86 <_strtoul_l.constprop.0+0x2e>
 8009d32:	230a      	movs	r3, #10
 8009d34:	e7af      	b.n	8009c96 <_strtoul_l.constprop.0+0x3e>
 8009d36:	bf00      	nop
 8009d38:	0800aab1 	.word	0x0800aab1

08009d3c <_strtoul_r>:
 8009d3c:	f7ff bf8c 	b.w	8009c58 <_strtoul_l.constprop.0>

08009d40 <__submore>:
 8009d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d44:	460c      	mov	r4, r1
 8009d46:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009d48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d4c:	4299      	cmp	r1, r3
 8009d4e:	d11d      	bne.n	8009d8c <__submore+0x4c>
 8009d50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009d54:	f000 f8b6 	bl	8009ec4 <_malloc_r>
 8009d58:	b918      	cbnz	r0, 8009d62 <__submore+0x22>
 8009d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d66:	63a3      	str	r3, [r4, #56]	; 0x38
 8009d68:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8009d6c:	6360      	str	r0, [r4, #52]	; 0x34
 8009d6e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8009d72:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009d76:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8009d7a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009d7e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8009d82:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8009d86:	6020      	str	r0, [r4, #0]
 8009d88:	2000      	movs	r0, #0
 8009d8a:	e7e8      	b.n	8009d5e <__submore+0x1e>
 8009d8c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8009d8e:	0077      	lsls	r7, r6, #1
 8009d90:	463a      	mov	r2, r7
 8009d92:	f000 f90b 	bl	8009fac <_realloc_r>
 8009d96:	4605      	mov	r5, r0
 8009d98:	2800      	cmp	r0, #0
 8009d9a:	d0de      	beq.n	8009d5a <__submore+0x1a>
 8009d9c:	eb00 0806 	add.w	r8, r0, r6
 8009da0:	4601      	mov	r1, r0
 8009da2:	4632      	mov	r2, r6
 8009da4:	4640      	mov	r0, r8
 8009da6:	f7ff f823 	bl	8008df0 <memcpy>
 8009daa:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8009dae:	f8c4 8000 	str.w	r8, [r4]
 8009db2:	e7e9      	b.n	8009d88 <__submore+0x48>

08009db4 <__retarget_lock_acquire_recursive>:
 8009db4:	4770      	bx	lr

08009db6 <__retarget_lock_release_recursive>:
 8009db6:	4770      	bx	lr

08009db8 <memmove>:
 8009db8:	4288      	cmp	r0, r1
 8009dba:	b510      	push	{r4, lr}
 8009dbc:	eb01 0402 	add.w	r4, r1, r2
 8009dc0:	d902      	bls.n	8009dc8 <memmove+0x10>
 8009dc2:	4284      	cmp	r4, r0
 8009dc4:	4623      	mov	r3, r4
 8009dc6:	d807      	bhi.n	8009dd8 <memmove+0x20>
 8009dc8:	1e43      	subs	r3, r0, #1
 8009dca:	42a1      	cmp	r1, r4
 8009dcc:	d008      	beq.n	8009de0 <memmove+0x28>
 8009dce:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009dd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009dd6:	e7f8      	b.n	8009dca <memmove+0x12>
 8009dd8:	4402      	add	r2, r0
 8009dda:	4601      	mov	r1, r0
 8009ddc:	428a      	cmp	r2, r1
 8009dde:	d100      	bne.n	8009de2 <memmove+0x2a>
 8009de0:	bd10      	pop	{r4, pc}
 8009de2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009de6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009dea:	e7f7      	b.n	8009ddc <memmove+0x24>

08009dec <_free_r>:
 8009dec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009dee:	2900      	cmp	r1, #0
 8009df0:	d044      	beq.n	8009e7c <_free_r+0x90>
 8009df2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009df6:	9001      	str	r0, [sp, #4]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	f1a1 0404 	sub.w	r4, r1, #4
 8009dfe:	bfb8      	it	lt
 8009e00:	18e4      	addlt	r4, r4, r3
 8009e02:	f000 f913 	bl	800a02c <__malloc_lock>
 8009e06:	4a1e      	ldr	r2, [pc, #120]	; (8009e80 <_free_r+0x94>)
 8009e08:	9801      	ldr	r0, [sp, #4]
 8009e0a:	6813      	ldr	r3, [r2, #0]
 8009e0c:	b933      	cbnz	r3, 8009e1c <_free_r+0x30>
 8009e0e:	6063      	str	r3, [r4, #4]
 8009e10:	6014      	str	r4, [r2, #0]
 8009e12:	b003      	add	sp, #12
 8009e14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e18:	f000 b90e 	b.w	800a038 <__malloc_unlock>
 8009e1c:	42a3      	cmp	r3, r4
 8009e1e:	d908      	bls.n	8009e32 <_free_r+0x46>
 8009e20:	6825      	ldr	r5, [r4, #0]
 8009e22:	1961      	adds	r1, r4, r5
 8009e24:	428b      	cmp	r3, r1
 8009e26:	bf01      	itttt	eq
 8009e28:	6819      	ldreq	r1, [r3, #0]
 8009e2a:	685b      	ldreq	r3, [r3, #4]
 8009e2c:	1949      	addeq	r1, r1, r5
 8009e2e:	6021      	streq	r1, [r4, #0]
 8009e30:	e7ed      	b.n	8009e0e <_free_r+0x22>
 8009e32:	461a      	mov	r2, r3
 8009e34:	685b      	ldr	r3, [r3, #4]
 8009e36:	b10b      	cbz	r3, 8009e3c <_free_r+0x50>
 8009e38:	42a3      	cmp	r3, r4
 8009e3a:	d9fa      	bls.n	8009e32 <_free_r+0x46>
 8009e3c:	6811      	ldr	r1, [r2, #0]
 8009e3e:	1855      	adds	r5, r2, r1
 8009e40:	42a5      	cmp	r5, r4
 8009e42:	d10b      	bne.n	8009e5c <_free_r+0x70>
 8009e44:	6824      	ldr	r4, [r4, #0]
 8009e46:	4421      	add	r1, r4
 8009e48:	1854      	adds	r4, r2, r1
 8009e4a:	42a3      	cmp	r3, r4
 8009e4c:	6011      	str	r1, [r2, #0]
 8009e4e:	d1e0      	bne.n	8009e12 <_free_r+0x26>
 8009e50:	681c      	ldr	r4, [r3, #0]
 8009e52:	685b      	ldr	r3, [r3, #4]
 8009e54:	6053      	str	r3, [r2, #4]
 8009e56:	4421      	add	r1, r4
 8009e58:	6011      	str	r1, [r2, #0]
 8009e5a:	e7da      	b.n	8009e12 <_free_r+0x26>
 8009e5c:	d902      	bls.n	8009e64 <_free_r+0x78>
 8009e5e:	230c      	movs	r3, #12
 8009e60:	6003      	str	r3, [r0, #0]
 8009e62:	e7d6      	b.n	8009e12 <_free_r+0x26>
 8009e64:	6825      	ldr	r5, [r4, #0]
 8009e66:	1961      	adds	r1, r4, r5
 8009e68:	428b      	cmp	r3, r1
 8009e6a:	bf04      	itt	eq
 8009e6c:	6819      	ldreq	r1, [r3, #0]
 8009e6e:	685b      	ldreq	r3, [r3, #4]
 8009e70:	6063      	str	r3, [r4, #4]
 8009e72:	bf04      	itt	eq
 8009e74:	1949      	addeq	r1, r1, r5
 8009e76:	6021      	streq	r1, [r4, #0]
 8009e78:	6054      	str	r4, [r2, #4]
 8009e7a:	e7ca      	b.n	8009e12 <_free_r+0x26>
 8009e7c:	b003      	add	sp, #12
 8009e7e:	bd30      	pop	{r4, r5, pc}
 8009e80:	20006710 	.word	0x20006710

08009e84 <sbrk_aligned>:
 8009e84:	b570      	push	{r4, r5, r6, lr}
 8009e86:	4e0e      	ldr	r6, [pc, #56]	; (8009ec0 <sbrk_aligned+0x3c>)
 8009e88:	460c      	mov	r4, r1
 8009e8a:	6831      	ldr	r1, [r6, #0]
 8009e8c:	4605      	mov	r5, r0
 8009e8e:	b911      	cbnz	r1, 8009e96 <sbrk_aligned+0x12>
 8009e90:	f000 f8bc 	bl	800a00c <_sbrk_r>
 8009e94:	6030      	str	r0, [r6, #0]
 8009e96:	4621      	mov	r1, r4
 8009e98:	4628      	mov	r0, r5
 8009e9a:	f000 f8b7 	bl	800a00c <_sbrk_r>
 8009e9e:	1c43      	adds	r3, r0, #1
 8009ea0:	d00a      	beq.n	8009eb8 <sbrk_aligned+0x34>
 8009ea2:	1cc4      	adds	r4, r0, #3
 8009ea4:	f024 0403 	bic.w	r4, r4, #3
 8009ea8:	42a0      	cmp	r0, r4
 8009eaa:	d007      	beq.n	8009ebc <sbrk_aligned+0x38>
 8009eac:	1a21      	subs	r1, r4, r0
 8009eae:	4628      	mov	r0, r5
 8009eb0:	f000 f8ac 	bl	800a00c <_sbrk_r>
 8009eb4:	3001      	adds	r0, #1
 8009eb6:	d101      	bne.n	8009ebc <sbrk_aligned+0x38>
 8009eb8:	f04f 34ff 	mov.w	r4, #4294967295
 8009ebc:	4620      	mov	r0, r4
 8009ebe:	bd70      	pop	{r4, r5, r6, pc}
 8009ec0:	20006714 	.word	0x20006714

08009ec4 <_malloc_r>:
 8009ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ec8:	1ccd      	adds	r5, r1, #3
 8009eca:	f025 0503 	bic.w	r5, r5, #3
 8009ece:	3508      	adds	r5, #8
 8009ed0:	2d0c      	cmp	r5, #12
 8009ed2:	bf38      	it	cc
 8009ed4:	250c      	movcc	r5, #12
 8009ed6:	2d00      	cmp	r5, #0
 8009ed8:	4607      	mov	r7, r0
 8009eda:	db01      	blt.n	8009ee0 <_malloc_r+0x1c>
 8009edc:	42a9      	cmp	r1, r5
 8009ede:	d905      	bls.n	8009eec <_malloc_r+0x28>
 8009ee0:	230c      	movs	r3, #12
 8009ee2:	603b      	str	r3, [r7, #0]
 8009ee4:	2600      	movs	r6, #0
 8009ee6:	4630      	mov	r0, r6
 8009ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009eec:	4e2e      	ldr	r6, [pc, #184]	; (8009fa8 <_malloc_r+0xe4>)
 8009eee:	f000 f89d 	bl	800a02c <__malloc_lock>
 8009ef2:	6833      	ldr	r3, [r6, #0]
 8009ef4:	461c      	mov	r4, r3
 8009ef6:	bb34      	cbnz	r4, 8009f46 <_malloc_r+0x82>
 8009ef8:	4629      	mov	r1, r5
 8009efa:	4638      	mov	r0, r7
 8009efc:	f7ff ffc2 	bl	8009e84 <sbrk_aligned>
 8009f00:	1c43      	adds	r3, r0, #1
 8009f02:	4604      	mov	r4, r0
 8009f04:	d14d      	bne.n	8009fa2 <_malloc_r+0xde>
 8009f06:	6834      	ldr	r4, [r6, #0]
 8009f08:	4626      	mov	r6, r4
 8009f0a:	2e00      	cmp	r6, #0
 8009f0c:	d140      	bne.n	8009f90 <_malloc_r+0xcc>
 8009f0e:	6823      	ldr	r3, [r4, #0]
 8009f10:	4631      	mov	r1, r6
 8009f12:	4638      	mov	r0, r7
 8009f14:	eb04 0803 	add.w	r8, r4, r3
 8009f18:	f000 f878 	bl	800a00c <_sbrk_r>
 8009f1c:	4580      	cmp	r8, r0
 8009f1e:	d13a      	bne.n	8009f96 <_malloc_r+0xd2>
 8009f20:	6821      	ldr	r1, [r4, #0]
 8009f22:	3503      	adds	r5, #3
 8009f24:	1a6d      	subs	r5, r5, r1
 8009f26:	f025 0503 	bic.w	r5, r5, #3
 8009f2a:	3508      	adds	r5, #8
 8009f2c:	2d0c      	cmp	r5, #12
 8009f2e:	bf38      	it	cc
 8009f30:	250c      	movcc	r5, #12
 8009f32:	4629      	mov	r1, r5
 8009f34:	4638      	mov	r0, r7
 8009f36:	f7ff ffa5 	bl	8009e84 <sbrk_aligned>
 8009f3a:	3001      	adds	r0, #1
 8009f3c:	d02b      	beq.n	8009f96 <_malloc_r+0xd2>
 8009f3e:	6823      	ldr	r3, [r4, #0]
 8009f40:	442b      	add	r3, r5
 8009f42:	6023      	str	r3, [r4, #0]
 8009f44:	e00e      	b.n	8009f64 <_malloc_r+0xa0>
 8009f46:	6822      	ldr	r2, [r4, #0]
 8009f48:	1b52      	subs	r2, r2, r5
 8009f4a:	d41e      	bmi.n	8009f8a <_malloc_r+0xc6>
 8009f4c:	2a0b      	cmp	r2, #11
 8009f4e:	d916      	bls.n	8009f7e <_malloc_r+0xba>
 8009f50:	1961      	adds	r1, r4, r5
 8009f52:	42a3      	cmp	r3, r4
 8009f54:	6025      	str	r5, [r4, #0]
 8009f56:	bf18      	it	ne
 8009f58:	6059      	strne	r1, [r3, #4]
 8009f5a:	6863      	ldr	r3, [r4, #4]
 8009f5c:	bf08      	it	eq
 8009f5e:	6031      	streq	r1, [r6, #0]
 8009f60:	5162      	str	r2, [r4, r5]
 8009f62:	604b      	str	r3, [r1, #4]
 8009f64:	4638      	mov	r0, r7
 8009f66:	f104 060b 	add.w	r6, r4, #11
 8009f6a:	f000 f865 	bl	800a038 <__malloc_unlock>
 8009f6e:	f026 0607 	bic.w	r6, r6, #7
 8009f72:	1d23      	adds	r3, r4, #4
 8009f74:	1af2      	subs	r2, r6, r3
 8009f76:	d0b6      	beq.n	8009ee6 <_malloc_r+0x22>
 8009f78:	1b9b      	subs	r3, r3, r6
 8009f7a:	50a3      	str	r3, [r4, r2]
 8009f7c:	e7b3      	b.n	8009ee6 <_malloc_r+0x22>
 8009f7e:	6862      	ldr	r2, [r4, #4]
 8009f80:	42a3      	cmp	r3, r4
 8009f82:	bf0c      	ite	eq
 8009f84:	6032      	streq	r2, [r6, #0]
 8009f86:	605a      	strne	r2, [r3, #4]
 8009f88:	e7ec      	b.n	8009f64 <_malloc_r+0xa0>
 8009f8a:	4623      	mov	r3, r4
 8009f8c:	6864      	ldr	r4, [r4, #4]
 8009f8e:	e7b2      	b.n	8009ef6 <_malloc_r+0x32>
 8009f90:	4634      	mov	r4, r6
 8009f92:	6876      	ldr	r6, [r6, #4]
 8009f94:	e7b9      	b.n	8009f0a <_malloc_r+0x46>
 8009f96:	230c      	movs	r3, #12
 8009f98:	603b      	str	r3, [r7, #0]
 8009f9a:	4638      	mov	r0, r7
 8009f9c:	f000 f84c 	bl	800a038 <__malloc_unlock>
 8009fa0:	e7a1      	b.n	8009ee6 <_malloc_r+0x22>
 8009fa2:	6025      	str	r5, [r4, #0]
 8009fa4:	e7de      	b.n	8009f64 <_malloc_r+0xa0>
 8009fa6:	bf00      	nop
 8009fa8:	20006710 	.word	0x20006710

08009fac <_realloc_r>:
 8009fac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fb0:	4680      	mov	r8, r0
 8009fb2:	4614      	mov	r4, r2
 8009fb4:	460e      	mov	r6, r1
 8009fb6:	b921      	cbnz	r1, 8009fc2 <_realloc_r+0x16>
 8009fb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009fbc:	4611      	mov	r1, r2
 8009fbe:	f7ff bf81 	b.w	8009ec4 <_malloc_r>
 8009fc2:	b92a      	cbnz	r2, 8009fd0 <_realloc_r+0x24>
 8009fc4:	f7ff ff12 	bl	8009dec <_free_r>
 8009fc8:	4625      	mov	r5, r4
 8009fca:	4628      	mov	r0, r5
 8009fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fd0:	f000 f838 	bl	800a044 <_malloc_usable_size_r>
 8009fd4:	4284      	cmp	r4, r0
 8009fd6:	4607      	mov	r7, r0
 8009fd8:	d802      	bhi.n	8009fe0 <_realloc_r+0x34>
 8009fda:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009fde:	d812      	bhi.n	800a006 <_realloc_r+0x5a>
 8009fe0:	4621      	mov	r1, r4
 8009fe2:	4640      	mov	r0, r8
 8009fe4:	f7ff ff6e 	bl	8009ec4 <_malloc_r>
 8009fe8:	4605      	mov	r5, r0
 8009fea:	2800      	cmp	r0, #0
 8009fec:	d0ed      	beq.n	8009fca <_realloc_r+0x1e>
 8009fee:	42bc      	cmp	r4, r7
 8009ff0:	4622      	mov	r2, r4
 8009ff2:	4631      	mov	r1, r6
 8009ff4:	bf28      	it	cs
 8009ff6:	463a      	movcs	r2, r7
 8009ff8:	f7fe fefa 	bl	8008df0 <memcpy>
 8009ffc:	4631      	mov	r1, r6
 8009ffe:	4640      	mov	r0, r8
 800a000:	f7ff fef4 	bl	8009dec <_free_r>
 800a004:	e7e1      	b.n	8009fca <_realloc_r+0x1e>
 800a006:	4635      	mov	r5, r6
 800a008:	e7df      	b.n	8009fca <_realloc_r+0x1e>
	...

0800a00c <_sbrk_r>:
 800a00c:	b538      	push	{r3, r4, r5, lr}
 800a00e:	4d06      	ldr	r5, [pc, #24]	; (800a028 <_sbrk_r+0x1c>)
 800a010:	2300      	movs	r3, #0
 800a012:	4604      	mov	r4, r0
 800a014:	4608      	mov	r0, r1
 800a016:	602b      	str	r3, [r5, #0]
 800a018:	f7f8 fe28 	bl	8002c6c <_sbrk>
 800a01c:	1c43      	adds	r3, r0, #1
 800a01e:	d102      	bne.n	800a026 <_sbrk_r+0x1a>
 800a020:	682b      	ldr	r3, [r5, #0]
 800a022:	b103      	cbz	r3, 800a026 <_sbrk_r+0x1a>
 800a024:	6023      	str	r3, [r4, #0]
 800a026:	bd38      	pop	{r3, r4, r5, pc}
 800a028:	20006708 	.word	0x20006708

0800a02c <__malloc_lock>:
 800a02c:	4801      	ldr	r0, [pc, #4]	; (800a034 <__malloc_lock+0x8>)
 800a02e:	f7ff bec1 	b.w	8009db4 <__retarget_lock_acquire_recursive>
 800a032:	bf00      	nop
 800a034:	2000670c 	.word	0x2000670c

0800a038 <__malloc_unlock>:
 800a038:	4801      	ldr	r0, [pc, #4]	; (800a040 <__malloc_unlock+0x8>)
 800a03a:	f7ff bebc 	b.w	8009db6 <__retarget_lock_release_recursive>
 800a03e:	bf00      	nop
 800a040:	2000670c 	.word	0x2000670c

0800a044 <_malloc_usable_size_r>:
 800a044:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a048:	1f18      	subs	r0, r3, #4
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	bfbc      	itt	lt
 800a04e:	580b      	ldrlt	r3, [r1, r0]
 800a050:	18c0      	addlt	r0, r0, r3
 800a052:	4770      	bx	lr

0800a054 <_init>:
 800a054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a056:	bf00      	nop
 800a058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a05a:	bc08      	pop	{r3}
 800a05c:	469e      	mov	lr, r3
 800a05e:	4770      	bx	lr

0800a060 <_fini>:
 800a060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a062:	bf00      	nop
 800a064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a066:	bc08      	pop	{r3}
 800a068:	469e      	mov	lr, r3
 800a06a:	4770      	bx	lr
