

================================================================
== Vitis HLS Report for 'e2e_system'
================================================================
* Date:           Wed Dec  8 22:06:51 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.299 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10032|    10032| 0.100 ms | 0.100 ms |  10033|  10033|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                      |                           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dataflow_parent_loop_proc_fu_558  |dataflow_parent_loop_proc  |     9201|     9201| 92.010 us | 92.010 us |  9201|  9201|   none  |
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STREAM_READ      |      340|      340|         1|          1|          1|   340|    yes   |
        |- INITIALIZATION   |      340|      340|         2|          1|          1|   340|    yes   |
        |- VITIS_LOOP_45_1  |       33|       33|         1|          1|          1|    33|    yes   |
        |- VITIS_LOOP_61_2  |       38|       38|         7|          1|          1|    33|    yes   |
        |- VITIS_LOOP_66_3  |       33|       33|         2|          1|          1|    33|    yes   |
        |- VITIS_LOOP_78_4  |       34|       34|         3|          1|          1|    33|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|      40|   1370|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   68|   18309|   8485|    -|
|Memory           |        8|    -|       3|      3|    -|
|Multiplexer      |        -|    -|       -|    368|    -|
|Register         |        -|    -|     758|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|   68|   19110|  10386|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   30|      17|     19|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+-------+------+-----+
    |               Instance               |           Module          | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +--------------------------------------+---------------------------+---------+----+-------+------+-----+
    |CTRL_s_axi_U                          |CTRL_s_axi                 |        0|   0|     36|    40|    0|
    |grp_dataflow_parent_loop_proc_fu_558  |dataflow_parent_loop_proc  |        0|  68|  18273|  8445|    0|
    +--------------------------------------+---------------------------+---------+----+-------+------+-----+
    |Total                                 |                           |        0|  68|  18309|  8485|    0|
    +--------------------------------------+---------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |correlators_output_V_U  |correlators_output_V  |        2|  0|   0|    0|    33|   32|     1|         1056|
    |input_data_U            |input_data            |        2|  0|   0|    0|   340|   32|     1|        10880|
    |output_data_keep_V_U    |output_data_keep_V    |        0|  1|   1|    0|    33|    1|     1|           33|
    |output_data_strb_V_U    |output_data_keep_V    |        0|  1|   1|    0|    33|    1|     1|           33|
    |output_data_last_V_U    |output_data_last_V    |        0|  1|   1|    0|    33|    1|     1|           33|
    |temp_data_U             |temp_data             |        2|  0|   0|    0|   340|   64|     1|        21760|
    |temp_output_U           |temp_output           |        1|  0|   0|    0|    33|   32|     1|         1056|
    |output_data_data_V_U    |temp_output           |        1|  0|   0|    0|    33|   32|     1|         1056|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        8|  3|   3|    0|   878|  195|     8|        35907|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+----+-----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+----+-----+------------+------------+
    |add_ln34_fu_736_p2                                     |     +    |   0|   0|   15|           9|           1|
    |add_ln40_fu_790_p2                                     |     +    |   0|   0|   15|           9|           1|
    |add_ln45_fu_816_p2                                     |     +    |   0|   0|   15|           6|           1|
    |add_ln61_fu_833_p2                                     |     +    |   0|   0|   15|           6|           1|
    |add_ln66_fu_1128_p2                                    |     +    |   0|   0|   15|           6|           1|
    |add_ln78_fu_1145_p2                                    |     +    |   0|   0|   15|           6|           1|
    |add_ln958_fu_1014_p2                                   |     +    |   0|   0|   39|           6|          32|
    |add_ln964_fu_1086_p2                                   |     +    |   0|   0|    8|           8|           8|
    |lsb_index_fu_900_p2                                    |     +    |   0|   0|   39|           6|          32|
    |m_2_fu_1047_p2                                         |     +    |   0|   0|   71|          64|          64|
    |sub_ln939_fu_852_p2                                    |     -    |   0|   0|   39|           1|          32|
    |sub_ln944_fu_886_p2                                    |     -    |   0|   0|   39|           6|          32|
    |sub_ln947_fu_921_p2                                    |     -    |   0|   0|   15|           4|           6|
    |sub_ln959_fu_990_p2                                    |     -    |   0|   0|   39|           5|          32|
    |sub_ln964_fu_1081_p2                                   |     -    |   0|   0|    8|           4|           8|
    |and_ln949_1_fu_984_p2                                  |    and   |   0|   0|    2|           1|           1|
    |and_ln949_fu_948_p2                                    |    and   |   0|   0|   32|          32|          32|
    |ap_block_state2                                        |    and   |   0|   0|    2|           1|           1|
    |ap_block_state22_io                                    |    and   |   0|   0|    2|           1|           1|
    |ap_block_state23_io                                    |    and   |   0|   0|    2|           1|           1|
    |l_fu_878_p3                                            |   cttz   |   0|  40|   36|          32|           0|
    |icmp_ln34_fu_730_p2                                    |   icmp   |   0|   0|   13|           9|           9|
    |icmp_ln40_fu_784_p2                                    |   icmp   |   0|   0|   13|           9|           9|
    |icmp_ln45_fu_810_p2                                    |   icmp   |   0|   0|   11|           6|           6|
    |icmp_ln61_fu_827_p2                                    |   icmp   |   0|   0|   11|           6|           6|
    |icmp_ln66_fu_1122_p2                                   |   icmp   |   0|   0|   11|           6|           6|
    |icmp_ln78_fu_1139_p2                                   |   icmp   |   0|   0|   11|           6|           6|
    |icmp_ln935_fu_858_p2                                   |   icmp   |   0|   0|   18|          32|           1|
    |icmp_ln946_fu_915_p2                                   |   icmp   |   0|   0|   18|          31|           1|
    |icmp_ln949_fu_953_p2                                   |   icmp   |   0|   0|   18|          32|           1|
    |icmp_ln958_fu_959_p2                                   |   icmp   |   0|   0|   18|          32|           1|
    |lshr_ln947_fu_930_p2                                   |   lshr   |   0|   0|  101|           2|          32|
    |lshr_ln958_fu_1023_p2                                  |   lshr   |   0|   0|  182|          64|          64|
    |ap_block_pp5_stage0_11001                              |    or    |   0|   0|    2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_558_ap_done   |    or    |   0|   0|    2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_558_ap_ready  |    or    |   0|   0|    2|           1|           1|
    |or_ln949_1_fu_942_p2                                   |    or    |   0|   0|   32|          32|          32|
    |m_5_fu_863_p3                                          |  select  |   0|   0|   32|           1|          32|
    |m_fu_1036_p3                                           |  select  |   0|   0|   64|           1|          64|
    |output_signal_TKEEP_int_regslice                       |  select  |   0|   0|    2|           1|           2|
    |output_signal_TSTRB_int_regslice                       |  select  |   0|   0|    2|           1|           2|
    |select_ln63_fu_1115_p3                                 |  select  |   0|   0|   32|           1|           1|
    |select_ln943_fu_1074_p3                                |  select  |   0|   0|    7|           1|           7|
    |select_ln946_fu_1008_p3                                |  select  |   0|   0|    2|           1|           1|
    |select_ln958_fu_1029_p3                                |  select  |   0|   0|    2|           1|           1|
    |shl_ln949_fu_936_p2                                    |    shl   |   0|   0|  101|           1|          32|
    |shl_ln959_fu_1002_p2                                   |    shl   |   0|   0|  182|          64|          64|
    |ap_enable_pp1                                          |    xor   |   0|   0|    2|           1|           2|
    |ap_enable_pp3                                          |    xor   |   0|   0|    2|           1|           2|
    |ap_enable_pp4                                          |    xor   |   0|   0|    2|           1|           2|
    |ap_enable_pp5                                          |    xor   |   0|   0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1                                |    xor   |   0|   0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1                                |    xor   |   0|   0|    2|           2|           1|
    |ap_enable_reg_pp4_iter1                                |    xor   |   0|   0|    2|           2|           1|
    |ap_enable_reg_pp5_iter1                                |    xor   |   0|   0|    2|           2|           1|
    |xor_ln949_fu_972_p2                                    |    xor   |   0|   0|    2|           1|           2|
    +-------------------------------------------------------+----------+----+----+-----+------------+------------+
    |Total                                                  |          |   0|  40| 1370|         570|         685|
    +-------------------------------------------------------+----------+----+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  62|         15|    1|         15|
    |ap_enable_reg_pp1_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter6        |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp5_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2        |   9|          2|    1|          2|
    |correlators_output_V_address0  |  21|          4|    6|         24|
    |correlators_output_V_ce0       |  15|          3|    1|          3|
    |correlators_output_V_ce1       |   9|          2|    1|          2|
    |correlators_output_V_d0        |  15|          3|   32|         96|
    |correlators_output_V_we0       |  15|          3|    1|          3|
    |i_1_reg_503                    |   9|          2|    9|         18|
    |i_2_reg_514                    |   9|          2|    6|         12|
    |i_3_reg_525                    |   9|          2|    6|         12|
    |i_4_reg_536                    |   9|          2|    6|         12|
    |i_5_reg_547                    |   9|          2|    6|         12|
    |i_reg_492                      |   9|          2|    9|         18|
    |input_data_address0            |  15|          3|    9|         27|
    |input_data_ce0                 |  15|          3|    1|          3|
    |input_data_ce1                 |   9|          2|    1|          2|
    |input_signal_TDATA_blk_n       |   9|          2|    1|          2|
    |output_data_data_V_address0    |  15|          3|    6|         18|
    |output_signal_TDATA_blk_n      |   9|          2|    1|          2|
    |temp_data_address0             |  15|          3|    9|         27|
    |temp_data_we0                  |   9|          2|    7|         14|
    |temp_output_address0           |  15|          3|    6|         18|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 368|         79|  131|        354|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  14|   0|   14|          0|
    |ap_enable_reg_pp1_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                                    |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_558_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_558_ap_ready  |   1|   0|    1|          0|
    |grp_dataflow_parent_loop_proc_fu_558_ap_start_reg          |   1|   0|    1|          0|
    |i_1_cast_reg_1194                                          |   9|   0|   64|         55|
    |i_1_reg_503                                                |   9|   0|    9|          0|
    |i_2_reg_514                                                |   6|   0|    6|          0|
    |i_3_reg_525                                                |   6|   0|    6|          0|
    |i_4_reg_536                                                |   6|   0|    6|          0|
    |i_5_cast_reg_1221                                          |   6|   0|   64|         58|
    |i_5_reg_547                                                |   6|   0|    6|          0|
    |i_6_cast_reg_1323                                          |   6|   0|   64|         58|
    |i_reg_492                                                  |   9|   0|    9|          0|
    |icmp_ln40_reg_1185                                         |   1|   0|    1|          0|
    |icmp_ln61_reg_1212                                         |   1|   0|    1|          0|
    |icmp_ln66_reg_1314                                         |   1|   0|    1|          0|
    |icmp_ln78_reg_1333                                         |   1|   0|    1|          0|
    |icmp_ln78_reg_1333_pp5_iter1_reg                           |   1|   0|    1|          0|
    |icmp_ln935_reg_1248                                        |   1|   0|    1|          0|
    |icmp_ln946_reg_1283                                        |   1|   0|    1|          0|
    |icmp_ln949_reg_1288                                        |   1|   0|    1|          0|
    |icmp_ln958_reg_1293                                        |   1|   0|    1|          0|
    |lsb_index_reg_1277                                         |  32|   0|   32|          0|
    |m_5_reg_1253                                               |  32|   0|   32|          0|
    |m_5_reg_1253_pp3_iter3_reg                                 |  32|   0|   32|          0|
    |m_6_reg_1299                                               |  63|   0|   63|          0|
    |p_Result_6_reg_1304                                        |   1|   0|    1|          0|
    |p_Result_8_reg_1237                                        |   1|   0|    1|          0|
    |p_Val2_s_reg_1231                                          |  32|   0|   32|          0|
    |select_ln63_reg_1309                                       |  32|   0|   32|          0|
    |sub_ln939_reg_1243                                         |  32|   0|   32|          0|
    |sub_ln944_reg_1260                                         |  32|   0|   32|          0|
    |sub_ln944_reg_1260_pp3_iter3_reg                           |  32|   0|   32|          0|
    |trunc_ln943_reg_1272                                       |   8|   0|    8|          0|
    |trunc_ln947_reg_1267                                       |   6|   0|    6|          0|
    |i_5_cast_reg_1221                                          |  64|  32|   64|         58|
    |icmp_ln61_reg_1212                                         |  64|  32|    1|          0|
    |icmp_ln935_reg_1248                                        |  64|  32|    1|          0|
    |p_Result_8_reg_1237                                        |  64|  32|    1|          0|
    |trunc_ln943_reg_1272                                       |  64|  32|    8|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 758| 160|  684|        229|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_AWADDR     |  in |    4|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_ARADDR     |  in |    4|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |          CTRL          |  return void |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |          CTRL          |  return void |
|ap_clk                |  in |    1| ap_ctrl_hs |       e2e_system       | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |       e2e_system       | return value |
|interrupt             | out |    1| ap_ctrl_hs |       e2e_system       | return value |
|output_signal_TDATA   | out |   32|    axis    | output_signal_V_data_V |    pointer   |
|output_signal_TVALID  | out |    1|    axis    | output_signal_V_last_V |    pointer   |
|output_signal_TREADY  |  in |    1|    axis    | output_signal_V_last_V |    pointer   |
|output_signal_TLAST   | out |    1|    axis    | output_signal_V_last_V |    pointer   |
|output_signal_TKEEP   | out |    4|    axis    | output_signal_V_keep_V |    pointer   |
|output_signal_TSTRB   | out |    4|    axis    | output_signal_V_strb_V |    pointer   |
|input_signal_TDATA    |  in |   32|    axis    |  input_signal_V_data_V |    pointer   |
|input_signal_TVALID   |  in |    1|    axis    |  input_signal_V_last_V |    pointer   |
|input_signal_TREADY   | out |    1|    axis    |  input_signal_V_last_V |    pointer   |
|input_signal_TLAST    |  in |    1|    axis    |  input_signal_V_last_V |    pointer   |
|input_signal_TKEEP    |  in |    4|    axis    |  input_signal_V_keep_V |    pointer   |
|input_signal_TSTRB    |  in |    4|    axis    |  input_signal_V_strb_V |    pointer   |
+----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 7
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 6
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 1, States = { 7 }
  Pipeline-3 : II = 1, D = 7, States = { 10 11 12 13 14 15 16 }
  Pipeline-4 : II = 1, D = 2, States = { 18 19 }
  Pipeline-5 : II = 1, D = 3, States = { 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 17 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 10 
17 --> 18 
18 --> 20 19 
19 --> 18 
20 --> 21 
21 --> 24 22 
22 --> 23 
23 --> 21 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_signal_V_data_V, i4 %output_signal_V_keep_V, i4 %output_signal_V_strb_V, i1 %output_signal_V_last_V, void @empty_5, i32, i32, void @empty_7, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_signal_V_data_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_signal_V_keep_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_signal_V_strb_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_signal_V_last_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal_V_data_V, i4 %input_signal_V_keep_V, i4 %input_signal_V_strb_V, i1 %input_signal_V_last_V, void @empty_5, i32, i32, void @empty_7, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_signal_V_data_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_signal_V_keep_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_signal_V_strb_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_signal_V_last_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_3, i32, i32, void @empty_4, i32, i32, void @empty_2, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%temp_data = alloca i64"   --->   Operation 37 'alloca' 'temp_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 340> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %temp_data"   --->   Operation 38 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%temp_output = alloca i64"   --->   Operation 39 'alloca' 'temp_output' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%input_data = alloca i64" [e2e_system.cpp:26]   --->   Operation 40 'alloca' 'input_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%correlators_output_V = alloca i64" [e2e_system.cpp:28]   --->   Operation 41 'alloca' 'correlators_output_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%output_data_data_V = alloca i64" [e2e_system.cpp:29]   --->   Operation 42 'alloca' 'output_data_data_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb169.i.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.89>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln34, void %bb169.split.i.i, i9, void %codeRepl" [e2e_system.cpp:34]   --->   Operation 44 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.66ns)   --->   "%icmp_ln34 = icmp_eq  i9 %i, i9" [e2e_system.cpp:34]   --->   Operation 46 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln34 = add i9 %i, i9" [e2e_system.cpp:34]   --->   Operation 48 'add' 'add_ln34' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %bb169.split.i.i, void %bb168.preheader" [e2e_system.cpp:34]   --->   Operation 49 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty_45 = read i41 @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P, i32 %input_signal_V_data_V, i4 %input_signal_V_keep_V, i4 %input_signal_V_strb_V, i1 %input_signal_V_last_V"   --->   Operation 51 'read' 'empty_45' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i41 %empty_45"   --->   Operation 52 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i41 %empty_45"   --->   Operation 53 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i41 %empty_45"   --->   Operation 54 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i41 %empty_45"   --->   Operation 55 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i9 %i"   --->   Operation 56 'zext' 'zext_ln324' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%temp_data_addr = getelementptr i64 %temp_data, i64, i64 %zext_ln324"   --->   Operation 57 'getelementptr' 'temp_data_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i4.i4.i4.i4.i32, i1 %tmp_last_V, i4, i4 %tmp_strb_V, i4, i4 %tmp_keep_V, i32 %tmp_data_V"   --->   Operation 58 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln324_1 = zext i49 %tmp"   --->   Operation 59 'zext' 'zext_ln324_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln324 = store void @_ssdm_op_Write.bram.p0L_a2i32packedL, i9 %temp_data_addr, i64 %zext_ln324_1, i8"   --->   Operation 60 'store' 'store_ln324' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 340> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb169.i.i"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb168"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%i_1 = phi i9 %add_ln40, void %bb168.split, i9, void %bb168.preheader" [e2e_system.cpp:40]   --->   Operation 63 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 64 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.66ns)   --->   "%icmp_ln40 = icmp_eq  i9 %i_1, i9" [e2e_system.cpp:40]   --->   Operation 65 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 66 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.82ns)   --->   "%add_ln40 = add i9 %i_1, i9" [e2e_system.cpp:40]   --->   Operation 67 'add' 'add_ln40' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %bb168.split, void %bb167.preheader" [e2e_system.cpp:40]   --->   Operation 68 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%i_1_cast = zext i9 %i_1" [e2e_system.cpp:40]   --->   Operation 69 'zext' 'i_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%temp_data_addr_1 = getelementptr i64 %temp_data, i64, i64 %i_1_cast" [e2e_system.cpp:42]   --->   Operation 70 'getelementptr' 'temp_data_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%temp_data_load = load i9 %temp_data_addr_1" [e2e_system.cpp:42]   --->   Operation 71 'load' 'temp_data_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 340> <RAM>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [e2e_system.cpp:40]   --->   Operation 72 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%temp_data_load = load i9 %temp_data_addr_1" [e2e_system.cpp:42]   --->   Operation 73 'load' 'temp_data_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 340> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i64 %temp_data_load" [e2e_system.cpp:42]   --->   Operation 74 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %trunc_ln42" [e2e_system.cpp:42]   --->   Operation 75 'bitcast' 'bitcast_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%input_data_addr = getelementptr i32 %input_data, i64, i64 %i_1_cast" [e2e_system.cpp:42]   --->   Operation 76 'getelementptr' 'input_data_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %bitcast_ln42, i9 %input_data_addr" [e2e_system.cpp:42]   --->   Operation 77 'store' 'store_ln42' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 340> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb168"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 79 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb167"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 5.65>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln45, void %bb167.split, i6, void %bb167.preheader" [e2e_system.cpp:45]   --->   Operation 80 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.42ns)   --->   "%icmp_ln45 = icmp_eq  i6 %i_2, i6" [e2e_system.cpp:45]   --->   Operation 82 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 83 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.82ns)   --->   "%add_ln45 = add i6 %i_2, i6" [e2e_system.cpp:45]   --->   Operation 84 'add' 'add_ln45' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %bb167.split, void %.preheader.preheader" [e2e_system.cpp:45]   --->   Operation 85 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%i_2_cast = zext i6 %i_2" [e2e_system.cpp:45]   --->   Operation 86 'zext' 'i_2_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [e2e_system.cpp:45]   --->   Operation 87 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%correlators_output_V_addr = getelementptr i32 %correlators_output_V, i64, i64 %i_2_cast" [e2e_system.cpp:47]   --->   Operation 88 'getelementptr' 'correlators_output_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln205 = store i32, i6 %correlators_output_V_addr"   --->   Operation 89 'store' 'store_ln205' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb167"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %input_data, i32 %correlators_output_V, i32 %shift_signal_even_V_10, i32 %shift_signal_odd_V_10, i32 %shift_signal_even_V_9, i32 %shift_signal_odd_V_9, i32 %shift_signal_even_V_8, i32 %shift_signal_odd_V_8, i32 %shift_signal_even_V_7, i32 %shift_signal_odd_V_7, i32 %shift_signal_even_V_6, i32 %shift_signal_odd_V_6, i32 %shift_signal_even_V_5, i32 %shift_signal_odd_V_5, i32 %shift_signal_even_V_4, i32 %shift_signal_odd_V_4, i32 %shift_signal_even_V_3, i32 %shift_signal_odd_V_3, i32 %shift_signal_even_V_2, i32 %shift_signal_odd_V_2, i32 %shift_signal_even_V_1, i32 %shift_signal_odd_V_1, i32 %shift_signal_even_V_0, i32 %shift_signal_odd_V_0, i32 %temp_input_V_29, i32 %temp_input_V_28, i32 %temp_input_V_27, i32 %temp_input_V_26, i32 %temp_input_V_25, i32 %temp_input_V_24, i32 %temp_input_V_23, i32 %temp_input_V_22, i32 %temp_input_V_21, i32 %temp_input_V_20, i32 %temp_input_V_19, i32 %temp_input_V_18, i32 %temp_input_V_17, i32 %temp_input_V_16, i32 %temp_input_V_15, i32 %temp_input_V_14, i32 %temp_input_V_13, i32 %temp_input_V_12, i32 %temp_input_V_11, i32 %temp_input_V_10, i32 %temp_input_V_9, i32 %temp_input_V_8, i32 %temp_input_V_7, i32 %temp_input_V_6, i32 %temp_input_V_5, i32 %temp_input_V_4, i32 %temp_input_V_3, i32 %temp_input_V_2, i32 %temp_input_V_1, i32 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 1.76>
ST_9 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %input_data, i32 %correlators_output_V, i32 %shift_signal_even_V_10, i32 %shift_signal_odd_V_10, i32 %shift_signal_even_V_9, i32 %shift_signal_odd_V_9, i32 %shift_signal_even_V_8, i32 %shift_signal_odd_V_8, i32 %shift_signal_even_V_7, i32 %shift_signal_odd_V_7, i32 %shift_signal_even_V_6, i32 %shift_signal_odd_V_6, i32 %shift_signal_even_V_5, i32 %shift_signal_odd_V_5, i32 %shift_signal_even_V_4, i32 %shift_signal_odd_V_4, i32 %shift_signal_even_V_3, i32 %shift_signal_odd_V_3, i32 %shift_signal_even_V_2, i32 %shift_signal_odd_V_2, i32 %shift_signal_even_V_1, i32 %shift_signal_odd_V_1, i32 %shift_signal_even_V_0, i32 %shift_signal_odd_V_0, i32 %temp_input_V_29, i32 %temp_input_V_28, i32 %temp_input_V_27, i32 %temp_input_V_26, i32 %temp_input_V_25, i32 %temp_input_V_24, i32 %temp_input_V_23, i32 %temp_input_V_22, i32 %temp_input_V_21, i32 %temp_input_V_20, i32 %temp_input_V_19, i32 %temp_input_V_18, i32 %temp_input_V_17, i32 %temp_input_V_16, i32 %temp_input_V_15, i32 %temp_input_V_14, i32 %temp_input_V_13, i32 %temp_input_V_12, i32 %temp_input_V_11, i32 %temp_input_V_10, i32 %temp_input_V_9, i32 %temp_input_V_8, i32 %temp_input_V_7, i32 %temp_input_V_6, i32 %temp_input_V_5, i32 %temp_input_V_4, i32 %temp_input_V_3, i32 %temp_input_V_2, i32 %temp_input_V_1, i32 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 93 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb166"   --->   Operation 93 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%i_3 = phi i6 %add_ln61, void %bb166.split_ifconv, i6, void %.preheader.preheader" [e2e_system.cpp:61]   --->   Operation 94 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 95 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.42ns)   --->   "%icmp_ln61 = icmp_eq  i6 %i_3, i6" [e2e_system.cpp:61]   --->   Operation 96 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 97 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.82ns)   --->   "%add_ln61 = add i6 %i_3, i6" [e2e_system.cpp:61]   --->   Operation 98 'add' 'add_ln61' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %bb166.split_ifconv, void %bb164.preheader" [e2e_system.cpp:61]   --->   Operation 99 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%i_5_cast = zext i6 %i_3" [e2e_system.cpp:61]   --->   Operation 100 'zext' 'i_5_cast' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%correlators_output_V_addr_1 = getelementptr i32 %correlators_output_V, i64, i64 %i_5_cast" [e2e_system.cpp:63]   --->   Operation 101 'getelementptr' 'correlators_output_V_addr_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_10 : Operation 102 [2/2] (3.25ns)   --->   "%p_Val2_s = load i6 %correlators_output_V_addr_1"   --->   Operation 102 'load' 'p_Val2_s' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 11 <SV = 9> <Delay = 5.80>
ST_11 : Operation 103 [1/2] (3.25ns)   --->   "%p_Val2_s = load i6 %correlators_output_V_addr_1"   --->   Operation 103 'load' 'p_Val2_s' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32"   --->   Operation 104 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (2.55ns)   --->   "%sub_ln939 = sub i32, i32 %p_Val2_s"   --->   Operation 105 'sub' 'sub_ln939' <Predicate = (!icmp_ln61)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 6.64>
ST_12 : Operation 106 [1/1] (2.47ns)   --->   "%icmp_ln935 = icmp_eq  i32 %p_Val2_s, i32"   --->   Operation 106 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln61)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.69ns)   --->   "%m_5 = select i1 %p_Result_8, i32 %sub_ln939, i32 %p_Val2_s"   --->   Operation 107 'select' 'm_5' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_5, i32, i32"   --->   Operation 108 'partselect' 'p_Result_s' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (3.39ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_s, i1"   --->   Operation 109 'cttz' 'l' <Predicate = (!icmp_ln61)> <Delay = 3.39> <CoreInst = "CTTZ">   --->   Core 54 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (2.55ns)   --->   "%sub_ln944 = sub i32, i32 %l"   --->   Operation 110 'sub' 'sub_ln944' <Predicate = (!icmp_ln61)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 111 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l"   --->   Operation 112 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 6.97>
ST_13 : Operation 113 [1/1] (2.55ns)   --->   "%lsb_index = add i32, i32 %sub_ln944"   --->   Operation 113 'add' 'lsb_index' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32, i32"   --->   Operation 114 'partselect' 'tmp_19' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp_19, i31"   --->   Operation 115 'icmp' 'icmp_ln946' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (1.82ns)   --->   "%sub_ln947 = sub i6, i6 %trunc_ln947"   --->   Operation 116 'sub' 'sub_ln947' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln947 = zext i6 %sub_ln947"   --->   Operation 117 'zext' 'zext_ln947' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%lshr_ln947 = lshr i32, i32 %zext_ln947"   --->   Operation 118 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i32, i32 %lsb_index"   --->   Operation 119 'shl' 'shl_ln949' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949_1 = or i32 %lshr_ln947, i32 %shl_ln949"   --->   Operation 120 'or' 'or_ln949_1' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i32 %m_5, i32 %or_ln949_1"   --->   Operation 121 'and' 'and_ln949' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (4.42ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i32 %and_ln949, i32"   --->   Operation 122 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 4.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp_sgt  i32 %lsb_index, i32"   --->   Operation 123 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 6.97>
ST_14 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32"   --->   Operation 124 'bitselect' 'tmp_20' <Predicate = (!icmp_ln61 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%xor_ln949 = xor i1 %tmp_20, i1"   --->   Operation 125 'xor' 'xor_ln949' <Predicate = (!icmp_ln61 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_5, i32 %lsb_index"   --->   Operation 126 'bitselect' 'p_Result_9' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%and_ln949_1 = and i1 %p_Result_9, i1 %xor_ln949"   --->   Operation 127 'and' 'and_ln949_1' <Predicate = (!icmp_ln61 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (2.55ns)   --->   "%sub_ln959 = sub i32, i32 %sub_ln944"   --->   Operation 128 'sub' 'sub_ln959' <Predicate = (!icmp_ln61 & !icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln959 = zext i32 %sub_ln959"   --->   Operation 129 'zext' 'zext_ln959' <Predicate = (!icmp_ln61 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln959_1 = zext i32 %m_5"   --->   Operation 130 'zext' 'zext_ln959_1' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln959 = shl i64 %zext_ln959_1, i64 %zext_ln959"   --->   Operation 131 'shl' 'shl_ln959' <Predicate = (!icmp_ln61 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_9"   --->   Operation 132 'select' 'select_ln946' <Predicate = (!icmp_ln61 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (2.55ns)   --->   "%add_ln958 = add i32, i32 %sub_ln944"   --->   Operation 133 'add' 'add_ln958' <Predicate = (!icmp_ln61 & icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %add_ln958"   --->   Operation 134 'zext' 'zext_ln958' <Predicate = (!icmp_ln61 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i64 %zext_ln959_1, i64 %zext_ln958"   --->   Operation 135 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln61 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_1"   --->   Operation 136 'select' 'select_ln958' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959"   --->   Operation 137 'select' 'm' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i1 %select_ln958"   --->   Operation 138 'zext' 'zext_ln961' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, i64 %m"   --->   Operation 139 'add' 'm_2' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%m_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32, i32"   --->   Operation 140 'partselect' 'm_6' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32"   --->   Operation 141 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>

State 15 <SV = 13> <Delay = 5.61>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %m_6"   --->   Operation 142 'zext' 'zext_ln962' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (1.24ns)   --->   "%select_ln943 = select i1 %p_Result_6, i8, i8"   --->   Operation 143 'select' 'select_ln943' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8, i8 %trunc_ln943"   --->   Operation 144 'sub' 'sub_ln964' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 145 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, i8 %select_ln943"   --->   Operation 145 'add' 'add_ln964' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_8, i8 %add_ln964"   --->   Operation 146 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_10 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_2, i32, i32"   --->   Operation 147 'partset' 'p_Result_10' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln743 = trunc i64 %p_Result_10"   --->   Operation 148 'trunc' 'trunc_ln743' <Predicate = (!icmp_ln61 & !icmp_ln935)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.69ns)   --->   "%select_ln63 = select i1 %icmp_ln935, i32, i32 %trunc_ln743" [e2e_system.cpp:63]   --->   Operation 149 'select' 'select_ln63' <Predicate = (!icmp_ln61)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 14> <Delay = 3.25>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [e2e_system.cpp:61]   --->   Operation 150 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%temp_output_addr_1 = getelementptr i32 %temp_output, i64, i64 %i_5_cast" [e2e_system.cpp:63]   --->   Operation 151 'getelementptr' 'temp_output_addr_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %select_ln63, i6 %temp_output_addr_1" [e2e_system.cpp:63]   --->   Operation 152 'store' 'store_ln63' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb166"   --->   Operation 153 'br' 'br_ln0' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 17 <SV = 9> <Delay = 1.76>
ST_17 : Operation 154 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb164"   --->   Operation 154 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 18 <SV = 10> <Delay = 3.25>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%i_4 = phi i6 %add_ln66, void %bb164.split, i6, void %bb164.preheader" [e2e_system.cpp:66]   --->   Operation 155 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (1.42ns)   --->   "%icmp_ln66 = icmp_eq  i6 %i_4, i6" [e2e_system.cpp:66]   --->   Operation 157 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 158 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (1.82ns)   --->   "%add_ln66 = add i6 %i_4, i6" [e2e_system.cpp:66]   --->   Operation 159 'add' 'add_ln66' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %bb164.split, void %bb.preheader" [e2e_system.cpp:66]   --->   Operation 160 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%i_6_cast = zext i6 %i_4" [e2e_system.cpp:66]   --->   Operation 161 'zext' 'i_6_cast' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%temp_output_addr = getelementptr i32 %temp_output, i64, i64 %i_6_cast" [e2e_system.cpp:68]   --->   Operation 162 'getelementptr' 'temp_output_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_18 : Operation 163 [2/2] (3.25ns)   --->   "%temp_output_load = load i6 %temp_output_addr" [e2e_system.cpp:68]   --->   Operation 163 'load' 'temp_output_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 19 <SV = 11> <Delay = 6.50>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [e2e_system.cpp:66]   --->   Operation 164 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_19 : Operation 165 [1/2] (3.25ns)   --->   "%temp_output_load = load i6 %temp_output_addr" [e2e_system.cpp:68]   --->   Operation 165 'load' 'temp_output_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%output_data_data_V_addr = getelementptr i32 %output_data_data_V, i64, i64 %i_6_cast" [e2e_system.cpp:68]   --->   Operation 166 'getelementptr' 'output_data_data_V_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln324 = store i32 %temp_output_load, i6 %output_data_data_V_addr"   --->   Operation 167 'store' 'store_ln324' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb164"   --->   Operation 168 'br' 'br_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 20 <SV = 11> <Delay = 1.76>
ST_20 : Operation 169 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 169 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 21 <SV = 12> <Delay = 3.25>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%i_5 = phi i6 %add_ln78, void %bb.split, i6, void %bb.preheader" [e2e_system.cpp:78]   --->   Operation 170 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 171 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (1.42ns)   --->   "%icmp_ln78 = icmp_eq  i6 %i_5, i6" [e2e_system.cpp:78]   --->   Operation 172 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 173 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (1.82ns)   --->   "%add_ln78 = add i6 %i_5, i6" [e2e_system.cpp:78]   --->   Operation 174 'add' 'add_ln78' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %bb.split, void" [e2e_system.cpp:78]   --->   Operation 175 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "%i_7_cast = zext i6 %i_5" [e2e_system.cpp:78]   --->   Operation 176 'zext' 'i_7_cast' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%output_data_data_V_addr_1 = getelementptr i32 %output_data_data_V, i64, i64 %i_7_cast" [e2e_system.cpp:80]   --->   Operation 177 'getelementptr' 'output_data_data_V_addr_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%output_data_keep_V_addr = getelementptr i1 %output_data_keep_V, i64, i64 %i_7_cast" [e2e_system.cpp:80]   --->   Operation 178 'getelementptr' 'output_data_keep_V_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%output_data_strb_V_addr = getelementptr i1 %output_data_strb_V, i64, i64 %i_7_cast" [e2e_system.cpp:80]   --->   Operation 179 'getelementptr' 'output_data_strb_V_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%output_data_last_V_addr = getelementptr i1 %output_data_last_V, i64, i64 %i_7_cast" [e2e_system.cpp:80]   --->   Operation 180 'getelementptr' 'output_data_last_V_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_21 : Operation 181 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i6 %output_data_data_V_addr_1"   --->   Operation 181 'load' 'tmp_data_V_1' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_21 : Operation 182 [2/2] (2.32ns)   --->   "%tmp_keep_V_1 = load i6 %output_data_keep_V_addr"   --->   Operation 182 'load' 'tmp_keep_V_1' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 33> <ROM>
ST_21 : Operation 183 [2/2] (2.32ns)   --->   "%tmp_strb_V_1 = load i6 %output_data_strb_V_addr"   --->   Operation 183 'load' 'tmp_strb_V_1' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 33> <ROM>
ST_21 : Operation 184 [2/2] (2.32ns)   --->   "%tmp_last_V_1 = load i6 %output_data_last_V_addr"   --->   Operation 184 'load' 'tmp_last_V_1' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 33> <ROM>

State 22 <SV = 13> <Delay = 3.31>
ST_22 : Operation 185 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i6 %output_data_data_V_addr_1"   --->   Operation 185 'load' 'tmp_data_V_1' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_22 : Operation 186 [1/2] (2.32ns)   --->   "%tmp_keep_V_1 = load i6 %output_data_keep_V_addr"   --->   Operation 186 'load' 'tmp_keep_V_1' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 33> <ROM>
ST_22 : Operation 187 [1/1] (0.99ns)   --->   "%tmp_keep_V_3 = select i1 %tmp_keep_V_1, i4, i4"   --->   Operation 187 'select' 'tmp_keep_V_3' <Predicate = (!icmp_ln78)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 188 [1/2] (2.32ns)   --->   "%tmp_strb_V_1 = load i6 %output_data_strb_V_addr"   --->   Operation 188 'load' 'tmp_strb_V_1' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 33> <ROM>
ST_22 : Operation 189 [1/1] (0.99ns)   --->   "%tmp_strb_V_3 = select i1 %tmp_strb_V_1, i4, i4"   --->   Operation 189 'select' 'tmp_strb_V_3' <Predicate = (!icmp_ln78)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 190 [1/2] (2.32ns)   --->   "%tmp_last_V_1 = load i6 %output_data_last_V_addr"   --->   Operation 190 'load' 'tmp_last_V_1' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 33> <ROM>
ST_22 : Operation 191 [2/2] (0.00ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P, i32 %output_signal_V_data_V, i4 %output_signal_V_keep_V, i4 %output_signal_V_strb_V, i1 %output_signal_V_last_V, i32 %tmp_data_V_1, i4 %tmp_keep_V_3, i4 %tmp_strb_V_3, i1 %tmp_last_V_1"   --->   Operation 191 'write' 'write_ln543' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 14> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [e2e_system.cpp:78]   --->   Operation 192 'specloopname' 'specloopname_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_23 : Operation 193 [1/2] (0.00ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P, i32 %output_signal_V_data_V, i4 %output_signal_V_keep_V, i4 %output_signal_V_strb_V, i1 %output_signal_V_last_V, i32 %tmp_data_V_1, i4 %tmp_keep_V_3, i4 %tmp_strb_V_3, i1 %tmp_last_V_1"   --->   Operation 193 'write' 'write_ln543' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 194 'br' 'br_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 24 <SV = 13> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [e2e_system.cpp:83]   --->   Operation 195 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_signal_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_signal_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_signal_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_signal_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_signal_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_signal_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_signal_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_signal_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ shift_signal_even_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_even_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ shift_signal_odd_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ temp_input_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ codebook_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ codebook_V_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_data_keep_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_data_strb_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_data_last_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0           (spectopmodule         ) [ 0000000000000000000000000]
specinterface_ln0           (specinterface         ) [ 0000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000]
specinterface_ln0           (specinterface         ) [ 0000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000]
specinterface_ln0           (specinterface         ) [ 0000000000000000000000000]
temp_data                   (alloca                ) [ 0011110000000000000000000]
specbramwithbyteenable_ln0  (specbramwithbyteenable) [ 0000000000000000000000000]
temp_output                 (alloca                ) [ 0011111111111111111100000]
input_data                  (alloca                ) [ 0011111111000000000000000]
correlators_output_V        (alloca                ) [ 0011111111111111100000000]
output_data_data_V          (alloca                ) [ 0011111111111111111111110]
br_ln0                      (br                    ) [ 0110000000000000000000000]
i                           (phi                   ) [ 0010000000000000000000000]
specpipeline_ln0            (specpipeline          ) [ 0000000000000000000000000]
icmp_ln34                   (icmp                  ) [ 0010000000000000000000000]
empty                       (speclooptripcount     ) [ 0000000000000000000000000]
add_ln34                    (add                   ) [ 0110000000000000000000000]
br_ln34                     (br                    ) [ 0000000000000000000000000]
specloopname_ln0            (specloopname          ) [ 0000000000000000000000000]
empty_45                    (read                  ) [ 0000000000000000000000000]
tmp_data_V                  (extractvalue          ) [ 0000000000000000000000000]
tmp_keep_V                  (extractvalue          ) [ 0000000000000000000000000]
tmp_strb_V                  (extractvalue          ) [ 0000000000000000000000000]
tmp_last_V                  (extractvalue          ) [ 0000000000000000000000000]
zext_ln324                  (zext                  ) [ 0000000000000000000000000]
temp_data_addr              (getelementptr         ) [ 0000000000000000000000000]
tmp                         (bitconcatenate        ) [ 0000000000000000000000000]
zext_ln324_1                (zext                  ) [ 0000000000000000000000000]
store_ln324                 (store                 ) [ 0000000000000000000000000]
br_ln0                      (br                    ) [ 0110000000000000000000000]
br_ln0                      (br                    ) [ 0001110000000000000000000]
i_1                         (phi                   ) [ 0000100000000000000000000]
specpipeline_ln0            (specpipeline          ) [ 0000000000000000000000000]
icmp_ln40                   (icmp                  ) [ 0000110000000000000000000]
empty_46                    (speclooptripcount     ) [ 0000000000000000000000000]
add_ln40                    (add                   ) [ 0001110000000000000000000]
br_ln40                     (br                    ) [ 0000000000000000000000000]
i_1_cast                    (zext                  ) [ 0000110000000000000000000]
temp_data_addr_1            (getelementptr         ) [ 0000110000000000000000000]
specloopname_ln40           (specloopname          ) [ 0000000000000000000000000]
temp_data_load              (load                  ) [ 0000000000000000000000000]
trunc_ln42                  (trunc                 ) [ 0000000000000000000000000]
bitcast_ln42                (bitcast               ) [ 0000000000000000000000000]
input_data_addr             (getelementptr         ) [ 0000000000000000000000000]
store_ln42                  (store                 ) [ 0000000000000000000000000]
br_ln0                      (br                    ) [ 0001110000000000000000000]
br_ln0                      (br                    ) [ 0000001100000000000000000]
i_2                         (phi                   ) [ 0000000100000000000000000]
specpipeline_ln0            (specpipeline          ) [ 0000000000000000000000000]
icmp_ln45                   (icmp                  ) [ 0000000100000000000000000]
empty_47                    (speclooptripcount     ) [ 0000000000000000000000000]
add_ln45                    (add                   ) [ 0000001100000000000000000]
br_ln45                     (br                    ) [ 0000000000000000000000000]
i_2_cast                    (zext                  ) [ 0000000000000000000000000]
specloopname_ln45           (specloopname          ) [ 0000000000000000000000000]
correlators_output_V_addr   (getelementptr         ) [ 0000000000000000000000000]
store_ln205                 (store                 ) [ 0000000000000000000000000]
br_ln0                      (br                    ) [ 0000001100000000000000000]
call_ln0                    (call                  ) [ 0000000000000000000000000]
br_ln0                      (br                    ) [ 0000000001111111100000000]
i_3                         (phi                   ) [ 0000000000100000000000000]
specpipeline_ln0            (specpipeline          ) [ 0000000000000000000000000]
icmp_ln61                   (icmp                  ) [ 0000000000111111100000000]
empty_48                    (speclooptripcount     ) [ 0000000000000000000000000]
add_ln61                    (add                   ) [ 0000000001111111100000000]
br_ln61                     (br                    ) [ 0000000000000000000000000]
i_5_cast                    (zext                  ) [ 0000000000111111100000000]
correlators_output_V_addr_1 (getelementptr         ) [ 0000000000110000000000000]
p_Val2_s                    (load                  ) [ 0000000000101000000000000]
p_Result_8                  (bitselect             ) [ 0000000000101111000000000]
sub_ln939                   (sub                   ) [ 0000000000101000000000000]
icmp_ln935                  (icmp                  ) [ 0000000000100111000000000]
m_5                         (select                ) [ 0000000000100110000000000]
p_Result_s                  (partselect            ) [ 0000000000000000000000000]
l                           (cttz                  ) [ 0000000000000000000000000]
sub_ln944                   (sub                   ) [ 0000000000100110000000000]
trunc_ln947                 (trunc                 ) [ 0000000000100100000000000]
trunc_ln943                 (trunc                 ) [ 0000000000100111000000000]
lsb_index                   (add                   ) [ 0000000000100010000000000]
tmp_19                      (partselect            ) [ 0000000000000000000000000]
icmp_ln946                  (icmp                  ) [ 0000000000100010000000000]
sub_ln947                   (sub                   ) [ 0000000000000000000000000]
zext_ln947                  (zext                  ) [ 0000000000000000000000000]
lshr_ln947                  (lshr                  ) [ 0000000000000000000000000]
shl_ln949                   (shl                   ) [ 0000000000000000000000000]
or_ln949_1                  (or                    ) [ 0000000000000000000000000]
and_ln949                   (and                   ) [ 0000000000000000000000000]
icmp_ln949                  (icmp                  ) [ 0000000000100010000000000]
icmp_ln958                  (icmp                  ) [ 0000000000100010000000000]
tmp_20                      (bitselect             ) [ 0000000000000000000000000]
xor_ln949                   (xor                   ) [ 0000000000000000000000000]
p_Result_9                  (bitselect             ) [ 0000000000000000000000000]
and_ln949_1                 (and                   ) [ 0000000000000000000000000]
sub_ln959                   (sub                   ) [ 0000000000000000000000000]
zext_ln959                  (zext                  ) [ 0000000000000000000000000]
zext_ln959_1                (zext                  ) [ 0000000000000000000000000]
shl_ln959                   (shl                   ) [ 0000000000000000000000000]
select_ln946                (select                ) [ 0000000000000000000000000]
add_ln958                   (add                   ) [ 0000000000000000000000000]
zext_ln958                  (zext                  ) [ 0000000000000000000000000]
lshr_ln958                  (lshr                  ) [ 0000000000000000000000000]
select_ln958                (select                ) [ 0000000000000000000000000]
m                           (select                ) [ 0000000000000000000000000]
zext_ln961                  (zext                  ) [ 0000000000000000000000000]
m_2                         (add                   ) [ 0000000000000000000000000]
m_6                         (partselect            ) [ 0000000000100001000000000]
p_Result_6                  (bitselect             ) [ 0000000000100001000000000]
zext_ln962                  (zext                  ) [ 0000000000000000000000000]
select_ln943                (select                ) [ 0000000000000000000000000]
sub_ln964                   (sub                   ) [ 0000000000000000000000000]
add_ln964                   (add                   ) [ 0000000000000000000000000]
tmp_2                       (bitconcatenate        ) [ 0000000000000000000000000]
p_Result_10                 (partset               ) [ 0000000000000000000000000]
trunc_ln743                 (trunc                 ) [ 0000000000000000000000000]
select_ln63                 (select                ) [ 0000000000100000100000000]
specloopname_ln61           (specloopname          ) [ 0000000000000000000000000]
temp_output_addr_1          (getelementptr         ) [ 0000000000000000000000000]
store_ln63                  (store                 ) [ 0000000000000000000000000]
br_ln0                      (br                    ) [ 0000000001111111100000000]
br_ln0                      (br                    ) [ 0000000000000000011100000]
i_4                         (phi                   ) [ 0000000000000000001000000]
specpipeline_ln0            (specpipeline          ) [ 0000000000000000000000000]
icmp_ln66                   (icmp                  ) [ 0000000000000000001100000]
empty_49                    (speclooptripcount     ) [ 0000000000000000000000000]
add_ln66                    (add                   ) [ 0000000000000000011100000]
br_ln66                     (br                    ) [ 0000000000000000000000000]
i_6_cast                    (zext                  ) [ 0000000000000000001100000]
temp_output_addr            (getelementptr         ) [ 0000000000000000001100000]
specloopname_ln66           (specloopname          ) [ 0000000000000000000000000]
temp_output_load            (load                  ) [ 0000000000000000000000000]
output_data_data_V_addr     (getelementptr         ) [ 0000000000000000000000000]
store_ln324                 (store                 ) [ 0000000000000000000000000]
br_ln0                      (br                    ) [ 0000000000000000011100000]
br_ln0                      (br                    ) [ 0000000000000000000011110]
i_5                         (phi                   ) [ 0000000000000000000001000]
specpipeline_ln0            (specpipeline          ) [ 0000000000000000000000000]
icmp_ln78                   (icmp                  ) [ 0000000000000000000001110]
empty_50                    (speclooptripcount     ) [ 0000000000000000000000000]
add_ln78                    (add                   ) [ 0000000000000000000011110]
br_ln78                     (br                    ) [ 0000000000000000000000000]
i_7_cast                    (zext                  ) [ 0000000000000000000000000]
output_data_data_V_addr_1   (getelementptr         ) [ 0000000000000000000001100]
output_data_keep_V_addr     (getelementptr         ) [ 0000000000000000000001100]
output_data_strb_V_addr     (getelementptr         ) [ 0000000000000000000001100]
output_data_last_V_addr     (getelementptr         ) [ 0000000000000000000001100]
tmp_data_V_1                (load                  ) [ 0000000000000000000001010]
tmp_keep_V_1                (load                  ) [ 0000000000000000000000000]
tmp_keep_V_3                (select                ) [ 0000000000000000000001010]
tmp_strb_V_1                (load                  ) [ 0000000000000000000000000]
tmp_strb_V_3                (select                ) [ 0000000000000000000001010]
tmp_last_V_1                (load                  ) [ 0000000000000000000001010]
specloopname_ln78           (specloopname          ) [ 0000000000000000000000000]
write_ln543                 (write                 ) [ 0000000000000000000000000]
br_ln0                      (br                    ) [ 0000000000000000000011110]
ret_ln83                    (ret                   ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_signal_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_signal_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_signal_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_signal_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_signal_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_signal_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_signal_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_signal_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_signal_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_signal_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_signal_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_signal_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_signal_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_signal_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_signal_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_signal_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_signal_even_V_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_signal_odd_V_10">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_signal_even_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_signal_odd_V_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_signal_even_V_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="shift_signal_odd_V_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="shift_signal_even_V_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="shift_signal_odd_V_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="shift_signal_even_V_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="shift_signal_odd_V_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="shift_signal_even_V_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="shift_signal_odd_V_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="shift_signal_even_V_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="shift_signal_odd_V_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="shift_signal_even_V_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="shift_signal_odd_V_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="shift_signal_even_V_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="shift_signal_odd_V_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="shift_signal_even_V_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="shift_signal_odd_V_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="shift_signal_even_V_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_even_V_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="shift_signal_odd_V_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_signal_odd_V_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="temp_input_V_29">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_29"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="temp_input_V_28">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_28"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="temp_input_V_27">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_27"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="temp_input_V_26">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_26"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="temp_input_V_25">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_25"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="temp_input_V_24">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_24"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="temp_input_V_23">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_23"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="temp_input_V_22">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_22"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="temp_input_V_21">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_21"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="temp_input_V_20">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_20"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="temp_input_V_19">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_19"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="temp_input_V_18">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_18"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="temp_input_V_17">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="temp_input_V_16">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="temp_input_V_15">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_15"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="temp_input_V_14">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_14"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="temp_input_V_13">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_13"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="temp_input_V_12">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_12"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="temp_input_V_11">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_11"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="temp_input_V_10">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="temp_input_V_9">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="temp_input_V_8">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="temp_input_V_7">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_7"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="temp_input_V_6">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="temp_input_V_5">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_5"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="temp_input_V_4">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="temp_input_V_3">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="temp_input_V_2">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="temp_input_V_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="temp_input_V_0">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_input_V_0"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="codebook_V_0">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="codebook_V_1">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="codebook_V_2">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="codebook_V_3">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="codebook_V_4">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="codebook_V_5">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="codebook_V_6">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="codebook_V_7">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="codebook_V_8">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="codebook_V_9">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="codebook_V_10">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="codebook_V_11">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="codebook_V_12">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="codebook_V_13">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="codebook_V_14">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="codebook_V_15">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="codebook_V_16">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="codebook_V_17">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="codebook_V_18">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="codebook_V_19">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="codebook_V_20">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="codebook_V_21">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="codebook_V_22">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="codebook_V_23">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="codebook_V_24">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="codebook_V_25">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="codebook_V_26">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="codebook_V_27">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="codebook_V_28">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="codebook_V_29">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="codebook_V_30">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codebook_V_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="output_data_keep_V">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_keep_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="output_data_strb_V">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_strb_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="output_data_last_V">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_last_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i1.i4.i4.i4.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0L_a2i32packedL"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="314" class="1004" name="temp_data_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_data/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="temp_output_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_output/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="input_data_alloca_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_data/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="correlators_output_V_alloca_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="correlators_output_V/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="output_data_data_V_alloca_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_data_data_V/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="empty_45_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="41" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="4" slack="0"/>
<pin id="338" dir="0" index="3" bw="4" slack="0"/>
<pin id="339" dir="0" index="4" bw="1" slack="0"/>
<pin id="340" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_45/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_write_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="4" slack="0"/>
<pin id="350" dir="0" index="3" bw="4" slack="0"/>
<pin id="351" dir="0" index="4" bw="1" slack="0"/>
<pin id="352" dir="0" index="5" bw="32" slack="0"/>
<pin id="353" dir="0" index="6" bw="4" slack="0"/>
<pin id="354" dir="0" index="7" bw="4" slack="0"/>
<pin id="355" dir="0" index="8" bw="1" slack="0"/>
<pin id="356" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln543/22 "/>
</bind>
</comp>

<comp id="362" class="1004" name="temp_data_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="9" slack="0"/>
<pin id="366" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_data_addr/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/2 temp_data_load/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="temp_data_addr_1_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="9" slack="0"/>
<pin id="377" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_data_addr_1/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="input_data_addr_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="9" slack="1"/>
<pin id="384" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_data_addr/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln42_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="correlators_output_V_addr_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="6" slack="0"/>
<pin id="396" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="correlators_output_V_addr/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln205/7 p_Val2_s/10 "/>
</bind>
</comp>

<comp id="405" class="1004" name="correlators_output_V_addr_1_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="correlators_output_V_addr_1/10 "/>
</bind>
</comp>

<comp id="412" class="1004" name="temp_output_addr_1_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="6" slack="6"/>
<pin id="416" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output_addr_1/16 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln63/16 temp_output_load/18 "/>
</bind>
</comp>

<comp id="424" class="1004" name="temp_output_addr_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output_addr/18 "/>
</bind>
</comp>

<comp id="431" class="1004" name="output_data_data_V_addr_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="1"/>
<pin id="435" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_data_data_V_addr/19 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_access_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/19 tmp_data_V_1/21 "/>
</bind>
</comp>

<comp id="444" class="1004" name="output_data_data_V_addr_1_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_data_data_V_addr_1/21 "/>
</bind>
</comp>

<comp id="450" class="1004" name="output_data_keep_V_addr_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_data_keep_V_addr/21 "/>
</bind>
</comp>

<comp id="457" class="1004" name="output_data_strb_V_addr_gep_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_data_strb_V_addr/21 "/>
</bind>
</comp>

<comp id="464" class="1004" name="output_data_last_V_addr_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="6" slack="0"/>
<pin id="468" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_data_last_V_addr/21 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_access_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_keep_V_1/21 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_access_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_strb_V_1/21 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_access_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_V_1/21 "/>
</bind>
</comp>

<comp id="492" class="1005" name="i_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="1"/>
<pin id="494" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="496" class="1004" name="i_phi_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="1" slack="1"/>
<pin id="500" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="503" class="1005" name="i_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="1"/>
<pin id="505" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="507" class="1004" name="i_1_phi_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="9" slack="0"/>
<pin id="509" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="510" dir="0" index="2" bw="1" slack="1"/>
<pin id="511" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="512" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="514" class="1005" name="i_2_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="1"/>
<pin id="516" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="518" class="1004" name="i_2_phi_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="0"/>
<pin id="520" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="1" slack="1"/>
<pin id="522" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="525" class="1005" name="i_3_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="1"/>
<pin id="527" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="i_3_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="0"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="1" slack="1"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="536" class="1005" name="i_4_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="1"/>
<pin id="538" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="i_4_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="0"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="1" slack="1"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/18 "/>
</bind>
</comp>

<comp id="547" class="1005" name="i_5_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="1"/>
<pin id="549" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="i_5_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="0"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="1" slack="1"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/21 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_dataflow_parent_loop_proc_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="0" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="562" dir="0" index="3" bw="32" slack="0"/>
<pin id="563" dir="0" index="4" bw="32" slack="0"/>
<pin id="564" dir="0" index="5" bw="32" slack="0"/>
<pin id="565" dir="0" index="6" bw="32" slack="0"/>
<pin id="566" dir="0" index="7" bw="32" slack="0"/>
<pin id="567" dir="0" index="8" bw="32" slack="0"/>
<pin id="568" dir="0" index="9" bw="32" slack="0"/>
<pin id="569" dir="0" index="10" bw="32" slack="0"/>
<pin id="570" dir="0" index="11" bw="32" slack="0"/>
<pin id="571" dir="0" index="12" bw="32" slack="0"/>
<pin id="572" dir="0" index="13" bw="32" slack="0"/>
<pin id="573" dir="0" index="14" bw="32" slack="0"/>
<pin id="574" dir="0" index="15" bw="32" slack="0"/>
<pin id="575" dir="0" index="16" bw="32" slack="0"/>
<pin id="576" dir="0" index="17" bw="32" slack="0"/>
<pin id="577" dir="0" index="18" bw="32" slack="0"/>
<pin id="578" dir="0" index="19" bw="32" slack="0"/>
<pin id="579" dir="0" index="20" bw="32" slack="0"/>
<pin id="580" dir="0" index="21" bw="32" slack="0"/>
<pin id="581" dir="0" index="22" bw="32" slack="0"/>
<pin id="582" dir="0" index="23" bw="32" slack="0"/>
<pin id="583" dir="0" index="24" bw="32" slack="0"/>
<pin id="584" dir="0" index="25" bw="32" slack="0"/>
<pin id="585" dir="0" index="26" bw="32" slack="0"/>
<pin id="586" dir="0" index="27" bw="32" slack="0"/>
<pin id="587" dir="0" index="28" bw="32" slack="0"/>
<pin id="588" dir="0" index="29" bw="32" slack="0"/>
<pin id="589" dir="0" index="30" bw="32" slack="0"/>
<pin id="590" dir="0" index="31" bw="32" slack="0"/>
<pin id="591" dir="0" index="32" bw="32" slack="0"/>
<pin id="592" dir="0" index="33" bw="32" slack="0"/>
<pin id="593" dir="0" index="34" bw="32" slack="0"/>
<pin id="594" dir="0" index="35" bw="32" slack="0"/>
<pin id="595" dir="0" index="36" bw="32" slack="0"/>
<pin id="596" dir="0" index="37" bw="32" slack="0"/>
<pin id="597" dir="0" index="38" bw="32" slack="0"/>
<pin id="598" dir="0" index="39" bw="32" slack="0"/>
<pin id="599" dir="0" index="40" bw="32" slack="0"/>
<pin id="600" dir="0" index="41" bw="32" slack="0"/>
<pin id="601" dir="0" index="42" bw="32" slack="0"/>
<pin id="602" dir="0" index="43" bw="32" slack="0"/>
<pin id="603" dir="0" index="44" bw="32" slack="0"/>
<pin id="604" dir="0" index="45" bw="32" slack="0"/>
<pin id="605" dir="0" index="46" bw="32" slack="0"/>
<pin id="606" dir="0" index="47" bw="32" slack="0"/>
<pin id="607" dir="0" index="48" bw="32" slack="0"/>
<pin id="608" dir="0" index="49" bw="32" slack="0"/>
<pin id="609" dir="0" index="50" bw="32" slack="0"/>
<pin id="610" dir="0" index="51" bw="32" slack="0"/>
<pin id="611" dir="0" index="52" bw="32" slack="0"/>
<pin id="612" dir="0" index="53" bw="32" slack="0"/>
<pin id="613" dir="0" index="54" bw="32" slack="0"/>
<pin id="614" dir="0" index="55" bw="2" slack="0"/>
<pin id="615" dir="0" index="56" bw="2" slack="0"/>
<pin id="616" dir="0" index="57" bw="2" slack="0"/>
<pin id="617" dir="0" index="58" bw="2" slack="0"/>
<pin id="618" dir="0" index="59" bw="2" slack="0"/>
<pin id="619" dir="0" index="60" bw="2" slack="0"/>
<pin id="620" dir="0" index="61" bw="2" slack="0"/>
<pin id="621" dir="0" index="62" bw="2" slack="0"/>
<pin id="622" dir="0" index="63" bw="2" slack="0"/>
<pin id="623" dir="0" index="64" bw="2" slack="0"/>
<pin id="624" dir="0" index="65" bw="2" slack="0"/>
<pin id="625" dir="0" index="66" bw="2" slack="0"/>
<pin id="626" dir="0" index="67" bw="2" slack="0"/>
<pin id="627" dir="0" index="68" bw="2" slack="0"/>
<pin id="628" dir="0" index="69" bw="2" slack="0"/>
<pin id="629" dir="0" index="70" bw="2" slack="0"/>
<pin id="630" dir="0" index="71" bw="2" slack="0"/>
<pin id="631" dir="0" index="72" bw="2" slack="0"/>
<pin id="632" dir="0" index="73" bw="2" slack="0"/>
<pin id="633" dir="0" index="74" bw="2" slack="0"/>
<pin id="634" dir="0" index="75" bw="2" slack="0"/>
<pin id="635" dir="0" index="76" bw="2" slack="0"/>
<pin id="636" dir="0" index="77" bw="2" slack="0"/>
<pin id="637" dir="0" index="78" bw="2" slack="0"/>
<pin id="638" dir="0" index="79" bw="2" slack="0"/>
<pin id="639" dir="0" index="80" bw="2" slack="0"/>
<pin id="640" dir="0" index="81" bw="2" slack="0"/>
<pin id="641" dir="0" index="82" bw="2" slack="0"/>
<pin id="642" dir="0" index="83" bw="2" slack="0"/>
<pin id="643" dir="0" index="84" bw="2" slack="0"/>
<pin id="644" dir="0" index="85" bw="2" slack="0"/>
<pin id="645" dir="1" index="86" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="730" class="1004" name="icmp_ln34_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="0"/>
<pin id="732" dir="0" index="1" bw="9" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln34_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="9" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_data_V_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="41" slack="0"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_keep_V_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="41" slack="0"/>
<pin id="748" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_strb_V_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="41" slack="0"/>
<pin id="752" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_last_V_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="41" slack="0"/>
<pin id="756" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln324_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="9" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="49" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="0" index="2" bw="1" slack="0"/>
<pin id="767" dir="0" index="3" bw="4" slack="0"/>
<pin id="768" dir="0" index="4" bw="1" slack="0"/>
<pin id="769" dir="0" index="5" bw="4" slack="0"/>
<pin id="770" dir="0" index="6" bw="32" slack="0"/>
<pin id="771" dir="1" index="7" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln324_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="49" slack="0"/>
<pin id="781" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324_1/2 "/>
</bind>
</comp>

<comp id="784" class="1004" name="icmp_ln40_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="9" slack="0"/>
<pin id="786" dir="0" index="1" bw="9" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="add_ln40_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="9" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="i_1_cast_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="9" slack="0"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="trunc_ln42_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="0"/>
<pin id="803" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="bitcast_ln42_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="icmp_ln45_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="6" slack="0"/>
<pin id="812" dir="0" index="1" bw="6" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/7 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln45_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="6" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/7 "/>
</bind>
</comp>

<comp id="822" class="1004" name="i_2_cast_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="6" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/7 "/>
</bind>
</comp>

<comp id="827" class="1004" name="icmp_ln61_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="0"/>
<pin id="829" dir="0" index="1" bw="6" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/10 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln61_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="6" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/10 "/>
</bind>
</comp>

<comp id="839" class="1004" name="i_5_cast_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="6" slack="0"/>
<pin id="841" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast/10 "/>
</bind>
</comp>

<comp id="844" class="1004" name="p_Result_8_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="32" slack="0"/>
<pin id="847" dir="0" index="2" bw="6" slack="0"/>
<pin id="848" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/11 "/>
</bind>
</comp>

<comp id="852" class="1004" name="sub_ln939_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="32" slack="0"/>
<pin id="855" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln939/11 "/>
</bind>
</comp>

<comp id="858" class="1004" name="icmp_ln935_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="0" index="1" bw="32" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/12 "/>
</bind>
</comp>

<comp id="863" class="1004" name="m_5_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="0" index="1" bw="32" slack="1"/>
<pin id="866" dir="0" index="2" bw="32" slack="1"/>
<pin id="867" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_5/12 "/>
</bind>
</comp>

<comp id="868" class="1004" name="p_Result_s_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="0" index="1" bw="32" slack="0"/>
<pin id="871" dir="0" index="2" bw="6" slack="0"/>
<pin id="872" dir="0" index="3" bw="1" slack="0"/>
<pin id="873" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="878" class="1004" name="l_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="0"/>
<pin id="881" dir="0" index="2" bw="1" slack="0"/>
<pin id="882" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/12 "/>
</bind>
</comp>

<comp id="886" class="1004" name="sub_ln944_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="7" slack="0"/>
<pin id="888" dir="0" index="1" bw="32" slack="0"/>
<pin id="889" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/12 "/>
</bind>
</comp>

<comp id="892" class="1004" name="trunc_ln947_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/12 "/>
</bind>
</comp>

<comp id="896" class="1004" name="trunc_ln943_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/12 "/>
</bind>
</comp>

<comp id="900" class="1004" name="lsb_index_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="6" slack="0"/>
<pin id="902" dir="0" index="1" bw="32" slack="1"/>
<pin id="903" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/13 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_19_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="31" slack="0"/>
<pin id="907" dir="0" index="1" bw="32" slack="0"/>
<pin id="908" dir="0" index="2" bw="1" slack="0"/>
<pin id="909" dir="0" index="3" bw="6" slack="0"/>
<pin id="910" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/13 "/>
</bind>
</comp>

<comp id="915" class="1004" name="icmp_ln946_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="31" slack="0"/>
<pin id="917" dir="0" index="1" bw="31" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln946/13 "/>
</bind>
</comp>

<comp id="921" class="1004" name="sub_ln947_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="4" slack="0"/>
<pin id="923" dir="0" index="1" bw="6" slack="1"/>
<pin id="924" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/13 "/>
</bind>
</comp>

<comp id="926" class="1004" name="zext_ln947_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="6" slack="0"/>
<pin id="928" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/13 "/>
</bind>
</comp>

<comp id="930" class="1004" name="lshr_ln947_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="0" index="1" bw="6" slack="0"/>
<pin id="933" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/13 "/>
</bind>
</comp>

<comp id="936" class="1004" name="shl_ln949_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="32" slack="0"/>
<pin id="939" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln949/13 "/>
</bind>
</comp>

<comp id="942" class="1004" name="or_ln949_1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="0" index="1" bw="32" slack="0"/>
<pin id="945" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949_1/13 "/>
</bind>
</comp>

<comp id="948" class="1004" name="and_ln949_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="0" index="1" bw="32" slack="0"/>
<pin id="951" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/13 "/>
</bind>
</comp>

<comp id="953" class="1004" name="icmp_ln949_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="0"/>
<pin id="955" dir="0" index="1" bw="32" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/13 "/>
</bind>
</comp>

<comp id="959" class="1004" name="icmp_ln958_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="0" index="1" bw="32" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/13 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_20_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="32" slack="1"/>
<pin id="968" dir="0" index="2" bw="6" slack="0"/>
<pin id="969" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="972" class="1004" name="xor_ln949_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="1" slack="0"/>
<pin id="975" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/14 "/>
</bind>
</comp>

<comp id="978" class="1004" name="p_Result_9_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="0"/>
<pin id="980" dir="0" index="1" bw="32" slack="2"/>
<pin id="981" dir="0" index="2" bw="32" slack="1"/>
<pin id="982" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/14 "/>
</bind>
</comp>

<comp id="984" class="1004" name="and_ln949_1_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949_1/14 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sub_ln959_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="6" slack="0"/>
<pin id="992" dir="0" index="1" bw="32" slack="2"/>
<pin id="993" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln959/14 "/>
</bind>
</comp>

<comp id="995" class="1004" name="zext_ln959_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln959/14 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln959_1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="2"/>
<pin id="1001" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln959_1/14 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="shl_ln959_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="0" index="1" bw="32" slack="0"/>
<pin id="1005" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln959/14 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="select_ln946_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="0" index="1" bw="1" slack="1"/>
<pin id="1011" dir="0" index="2" bw="1" slack="0"/>
<pin id="1012" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946/14 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="add_ln958_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="6" slack="0"/>
<pin id="1016" dir="0" index="1" bw="32" slack="2"/>
<pin id="1017" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/14 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="zext_ln958_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="0"/>
<pin id="1021" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/14 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="lshr_ln958_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="0"/>
<pin id="1025" dir="0" index="1" bw="32" slack="0"/>
<pin id="1026" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/14 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="select_ln958_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="1"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="0" index="2" bw="1" slack="0"/>
<pin id="1033" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln958/14 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="m_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="1"/>
<pin id="1038" dir="0" index="1" bw="64" slack="0"/>
<pin id="1039" dir="0" index="2" bw="64" slack="0"/>
<pin id="1040" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/14 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="zext_ln961_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/14 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="m_2_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="64" slack="0"/>
<pin id="1050" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/14 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="m_6_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="63" slack="0"/>
<pin id="1055" dir="0" index="1" bw="64" slack="0"/>
<pin id="1056" dir="0" index="2" bw="1" slack="0"/>
<pin id="1057" dir="0" index="3" bw="7" slack="0"/>
<pin id="1058" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_6/14 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="p_Result_6_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="64" slack="0"/>
<pin id="1066" dir="0" index="2" bw="6" slack="0"/>
<pin id="1067" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/14 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln962_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="63" slack="1"/>
<pin id="1073" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/15 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="select_ln943_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="1"/>
<pin id="1076" dir="0" index="1" bw="8" slack="0"/>
<pin id="1077" dir="0" index="2" bw="8" slack="0"/>
<pin id="1078" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln943/15 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="sub_ln964_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="5" slack="0"/>
<pin id="1083" dir="0" index="1" bw="8" slack="3"/>
<pin id="1084" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/15 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln964_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="0"/>
<pin id="1088" dir="0" index="1" bw="8" slack="0"/>
<pin id="1089" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/15 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp_2_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="9" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="4"/>
<pin id="1095" dir="0" index="2" bw="8" slack="0"/>
<pin id="1096" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="p_Result_10_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="64" slack="0"/>
<pin id="1101" dir="0" index="1" bw="63" slack="0"/>
<pin id="1102" dir="0" index="2" bw="9" slack="0"/>
<pin id="1103" dir="0" index="3" bw="6" slack="0"/>
<pin id="1104" dir="0" index="4" bw="6" slack="0"/>
<pin id="1105" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_10/15 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="trunc_ln743_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="64" slack="0"/>
<pin id="1113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln743/15 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="select_ln63_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="3"/>
<pin id="1117" dir="0" index="1" bw="32" slack="0"/>
<pin id="1118" dir="0" index="2" bw="32" slack="0"/>
<pin id="1119" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/15 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="icmp_ln66_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="6" slack="0"/>
<pin id="1124" dir="0" index="1" bw="6" slack="0"/>
<pin id="1125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/18 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="add_ln66_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="6" slack="0"/>
<pin id="1130" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/18 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="i_6_cast_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="6" slack="0"/>
<pin id="1136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_6_cast/18 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="icmp_ln78_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="6" slack="0"/>
<pin id="1141" dir="0" index="1" bw="6" slack="0"/>
<pin id="1142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/21 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="add_ln78_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="6" slack="0"/>
<pin id="1147" dir="0" index="1" bw="1" slack="0"/>
<pin id="1148" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/21 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="i_7_cast_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="6" slack="0"/>
<pin id="1153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_7_cast/21 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="tmp_keep_V_3_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="0"/>
<pin id="1161" dir="0" index="1" bw="4" slack="0"/>
<pin id="1162" dir="0" index="2" bw="4" slack="0"/>
<pin id="1163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_keep_V_3/22 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_strb_V_3_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="0"/>
<pin id="1170" dir="0" index="1" bw="4" slack="0"/>
<pin id="1171" dir="0" index="2" bw="4" slack="0"/>
<pin id="1172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_strb_V_3/22 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="add_ln34_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="9" slack="0"/>
<pin id="1182" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="icmp_ln40_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="1"/>
<pin id="1187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="add_ln40_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="9" slack="0"/>
<pin id="1191" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="i_1_cast_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="64" slack="1"/>
<pin id="1196" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_1_cast "/>
</bind>
</comp>

<comp id="1199" class="1005" name="temp_data_addr_1_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="9" slack="1"/>
<pin id="1201" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="temp_data_addr_1 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="add_ln45_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="6" slack="0"/>
<pin id="1209" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="icmp_ln61_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="1"/>
<pin id="1214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="add_ln61_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="6" slack="0"/>
<pin id="1218" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="i_5_cast_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="64" slack="6"/>
<pin id="1223" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="i_5_cast "/>
</bind>
</comp>

<comp id="1226" class="1005" name="correlators_output_V_addr_1_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="6" slack="1"/>
<pin id="1228" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="correlators_output_V_addr_1 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="p_Val2_s_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1237" class="1005" name="p_Result_8_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="1"/>
<pin id="1239" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="sub_ln939_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="1"/>
<pin id="1245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln939 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="icmp_ln935_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="1"/>
<pin id="1250" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="m_5_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="32" slack="1"/>
<pin id="1255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="sub_ln944_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="trunc_ln947_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="6" slack="1"/>
<pin id="1269" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln947 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="trunc_ln943_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="8" slack="3"/>
<pin id="1274" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="lsb_index_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="1"/>
<pin id="1279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="1283" class="1005" name="icmp_ln946_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="1"/>
<pin id="1285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln946 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="icmp_ln949_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="1"/>
<pin id="1290" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln949 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="icmp_ln958_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="1"/>
<pin id="1295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="m_6_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="63" slack="1"/>
<pin id="1301" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_6 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="p_Result_6_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="1"/>
<pin id="1306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="select_ln63_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="1"/>
<pin id="1311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln63 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="icmp_ln66_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="1"/>
<pin id="1316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="add_ln66_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="6" slack="0"/>
<pin id="1320" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="i_6_cast_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="64" slack="1"/>
<pin id="1325" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_6_cast "/>
</bind>
</comp>

<comp id="1328" class="1005" name="temp_output_addr_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="6" slack="1"/>
<pin id="1330" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_output_addr "/>
</bind>
</comp>

<comp id="1333" class="1005" name="icmp_ln78_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="1"/>
<pin id="1335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="add_ln78_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="6" slack="0"/>
<pin id="1339" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln78 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="output_data_data_V_addr_1_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="6" slack="1"/>
<pin id="1344" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_data_data_V_addr_1 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="output_data_keep_V_addr_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="6" slack="1"/>
<pin id="1349" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_data_keep_V_addr "/>
</bind>
</comp>

<comp id="1352" class="1005" name="output_data_strb_V_addr_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="6" slack="1"/>
<pin id="1354" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_data_strb_V_addr "/>
</bind>
</comp>

<comp id="1357" class="1005" name="output_data_last_V_addr_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="6" slack="1"/>
<pin id="1359" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_data_last_V_addr "/>
</bind>
</comp>

<comp id="1362" class="1005" name="tmp_data_V_1_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="1"/>
<pin id="1364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="tmp_keep_V_3_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="4" slack="1"/>
<pin id="1369" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_3 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="tmp_strb_V_3_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="4" slack="1"/>
<pin id="1374" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_3 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="tmp_last_V_1_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="1"/>
<pin id="1379" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="317"><net_src comp="214" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="214" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="214" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="214" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="214" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="238" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="8" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="10" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="344"><net_src comp="12" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="345"><net_src comp="14" pin="0"/><net_sink comp="334" pin=4"/></net>

<net id="357"><net_src comp="310" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="358"><net_src comp="0" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="359"><net_src comp="2" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="360"><net_src comp="4" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="361"><net_src comp="6" pin="0"/><net_sink comp="346" pin=4"/></net>

<net id="367"><net_src comp="240" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="378"><net_src comp="240" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="373" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="385"><net_src comp="240" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="397"><net_src comp="240" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="200" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="392" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="410"><net_src comp="240" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="405" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="417"><net_src comp="240" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="412" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="240" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="424" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="436"><net_src comp="240" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="418" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="431" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="449"><net_src comp="240" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="182" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="240" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="184" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="240" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="186" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="240" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="437" pin="3"/><net_sink comp="346" pin=5"/></net>

<net id="472"><net_src comp="444" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="478"><net_src comp="450" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="484"><net_src comp="457" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="490"><net_src comp="485" pin="3"/><net_sink comp="346" pin=8"/></net>

<net id="491"><net_src comp="464" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="218" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="502"><net_src comp="492" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="506"><net_src comp="218" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="517"><net_src comp="252" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="514" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="528"><net_src comp="252" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="525" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="252" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="550"><net_src comp="252" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="646"><net_src comp="262" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="647"><net_src comp="16" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="648"><net_src comp="18" pin="0"/><net_sink comp="558" pin=4"/></net>

<net id="649"><net_src comp="20" pin="0"/><net_sink comp="558" pin=5"/></net>

<net id="650"><net_src comp="22" pin="0"/><net_sink comp="558" pin=6"/></net>

<net id="651"><net_src comp="24" pin="0"/><net_sink comp="558" pin=7"/></net>

<net id="652"><net_src comp="26" pin="0"/><net_sink comp="558" pin=8"/></net>

<net id="653"><net_src comp="28" pin="0"/><net_sink comp="558" pin=9"/></net>

<net id="654"><net_src comp="30" pin="0"/><net_sink comp="558" pin=10"/></net>

<net id="655"><net_src comp="32" pin="0"/><net_sink comp="558" pin=11"/></net>

<net id="656"><net_src comp="34" pin="0"/><net_sink comp="558" pin=12"/></net>

<net id="657"><net_src comp="36" pin="0"/><net_sink comp="558" pin=13"/></net>

<net id="658"><net_src comp="38" pin="0"/><net_sink comp="558" pin=14"/></net>

<net id="659"><net_src comp="40" pin="0"/><net_sink comp="558" pin=15"/></net>

<net id="660"><net_src comp="42" pin="0"/><net_sink comp="558" pin=16"/></net>

<net id="661"><net_src comp="44" pin="0"/><net_sink comp="558" pin=17"/></net>

<net id="662"><net_src comp="46" pin="0"/><net_sink comp="558" pin=18"/></net>

<net id="663"><net_src comp="48" pin="0"/><net_sink comp="558" pin=19"/></net>

<net id="664"><net_src comp="50" pin="0"/><net_sink comp="558" pin=20"/></net>

<net id="665"><net_src comp="52" pin="0"/><net_sink comp="558" pin=21"/></net>

<net id="666"><net_src comp="54" pin="0"/><net_sink comp="558" pin=22"/></net>

<net id="667"><net_src comp="56" pin="0"/><net_sink comp="558" pin=23"/></net>

<net id="668"><net_src comp="58" pin="0"/><net_sink comp="558" pin=24"/></net>

<net id="669"><net_src comp="60" pin="0"/><net_sink comp="558" pin=25"/></net>

<net id="670"><net_src comp="62" pin="0"/><net_sink comp="558" pin=26"/></net>

<net id="671"><net_src comp="64" pin="0"/><net_sink comp="558" pin=27"/></net>

<net id="672"><net_src comp="66" pin="0"/><net_sink comp="558" pin=28"/></net>

<net id="673"><net_src comp="68" pin="0"/><net_sink comp="558" pin=29"/></net>

<net id="674"><net_src comp="70" pin="0"/><net_sink comp="558" pin=30"/></net>

<net id="675"><net_src comp="72" pin="0"/><net_sink comp="558" pin=31"/></net>

<net id="676"><net_src comp="74" pin="0"/><net_sink comp="558" pin=32"/></net>

<net id="677"><net_src comp="76" pin="0"/><net_sink comp="558" pin=33"/></net>

<net id="678"><net_src comp="78" pin="0"/><net_sink comp="558" pin=34"/></net>

<net id="679"><net_src comp="80" pin="0"/><net_sink comp="558" pin=35"/></net>

<net id="680"><net_src comp="82" pin="0"/><net_sink comp="558" pin=36"/></net>

<net id="681"><net_src comp="84" pin="0"/><net_sink comp="558" pin=37"/></net>

<net id="682"><net_src comp="86" pin="0"/><net_sink comp="558" pin=38"/></net>

<net id="683"><net_src comp="88" pin="0"/><net_sink comp="558" pin=39"/></net>

<net id="684"><net_src comp="90" pin="0"/><net_sink comp="558" pin=40"/></net>

<net id="685"><net_src comp="92" pin="0"/><net_sink comp="558" pin=41"/></net>

<net id="686"><net_src comp="94" pin="0"/><net_sink comp="558" pin=42"/></net>

<net id="687"><net_src comp="96" pin="0"/><net_sink comp="558" pin=43"/></net>

<net id="688"><net_src comp="98" pin="0"/><net_sink comp="558" pin=44"/></net>

<net id="689"><net_src comp="100" pin="0"/><net_sink comp="558" pin=45"/></net>

<net id="690"><net_src comp="102" pin="0"/><net_sink comp="558" pin=46"/></net>

<net id="691"><net_src comp="104" pin="0"/><net_sink comp="558" pin=47"/></net>

<net id="692"><net_src comp="106" pin="0"/><net_sink comp="558" pin=48"/></net>

<net id="693"><net_src comp="108" pin="0"/><net_sink comp="558" pin=49"/></net>

<net id="694"><net_src comp="110" pin="0"/><net_sink comp="558" pin=50"/></net>

<net id="695"><net_src comp="112" pin="0"/><net_sink comp="558" pin=51"/></net>

<net id="696"><net_src comp="114" pin="0"/><net_sink comp="558" pin=52"/></net>

<net id="697"><net_src comp="116" pin="0"/><net_sink comp="558" pin=53"/></net>

<net id="698"><net_src comp="118" pin="0"/><net_sink comp="558" pin=54"/></net>

<net id="699"><net_src comp="120" pin="0"/><net_sink comp="558" pin=55"/></net>

<net id="700"><net_src comp="122" pin="0"/><net_sink comp="558" pin=56"/></net>

<net id="701"><net_src comp="124" pin="0"/><net_sink comp="558" pin=57"/></net>

<net id="702"><net_src comp="126" pin="0"/><net_sink comp="558" pin=58"/></net>

<net id="703"><net_src comp="128" pin="0"/><net_sink comp="558" pin=59"/></net>

<net id="704"><net_src comp="130" pin="0"/><net_sink comp="558" pin=60"/></net>

<net id="705"><net_src comp="132" pin="0"/><net_sink comp="558" pin=61"/></net>

<net id="706"><net_src comp="134" pin="0"/><net_sink comp="558" pin=62"/></net>

<net id="707"><net_src comp="136" pin="0"/><net_sink comp="558" pin=63"/></net>

<net id="708"><net_src comp="138" pin="0"/><net_sink comp="558" pin=64"/></net>

<net id="709"><net_src comp="140" pin="0"/><net_sink comp="558" pin=65"/></net>

<net id="710"><net_src comp="142" pin="0"/><net_sink comp="558" pin=66"/></net>

<net id="711"><net_src comp="144" pin="0"/><net_sink comp="558" pin=67"/></net>

<net id="712"><net_src comp="146" pin="0"/><net_sink comp="558" pin=68"/></net>

<net id="713"><net_src comp="148" pin="0"/><net_sink comp="558" pin=69"/></net>

<net id="714"><net_src comp="150" pin="0"/><net_sink comp="558" pin=70"/></net>

<net id="715"><net_src comp="152" pin="0"/><net_sink comp="558" pin=71"/></net>

<net id="716"><net_src comp="154" pin="0"/><net_sink comp="558" pin=72"/></net>

<net id="717"><net_src comp="156" pin="0"/><net_sink comp="558" pin=73"/></net>

<net id="718"><net_src comp="158" pin="0"/><net_sink comp="558" pin=74"/></net>

<net id="719"><net_src comp="160" pin="0"/><net_sink comp="558" pin=75"/></net>

<net id="720"><net_src comp="162" pin="0"/><net_sink comp="558" pin=76"/></net>

<net id="721"><net_src comp="164" pin="0"/><net_sink comp="558" pin=77"/></net>

<net id="722"><net_src comp="166" pin="0"/><net_sink comp="558" pin=78"/></net>

<net id="723"><net_src comp="168" pin="0"/><net_sink comp="558" pin=79"/></net>

<net id="724"><net_src comp="170" pin="0"/><net_sink comp="558" pin=80"/></net>

<net id="725"><net_src comp="172" pin="0"/><net_sink comp="558" pin=81"/></net>

<net id="726"><net_src comp="174" pin="0"/><net_sink comp="558" pin=82"/></net>

<net id="727"><net_src comp="176" pin="0"/><net_sink comp="558" pin=83"/></net>

<net id="728"><net_src comp="178" pin="0"/><net_sink comp="558" pin=84"/></net>

<net id="729"><net_src comp="180" pin="0"/><net_sink comp="558" pin=85"/></net>

<net id="734"><net_src comp="496" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="226" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="496" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="232" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="745"><net_src comp="334" pin="5"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="334" pin="5"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="334" pin="5"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="334" pin="5"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="496" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="772"><net_src comp="242" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="773"><net_src comp="754" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="244" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="775"><net_src comp="750" pin="1"/><net_sink comp="763" pin=3"/></net>

<net id="776"><net_src comp="244" pin="0"/><net_sink comp="763" pin=4"/></net>

<net id="777"><net_src comp="746" pin="1"/><net_sink comp="763" pin=5"/></net>

<net id="778"><net_src comp="742" pin="1"/><net_sink comp="763" pin=6"/></net>

<net id="782"><net_src comp="763" pin="7"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="788"><net_src comp="507" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="226" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="507" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="232" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="507" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="804"><net_src comp="368" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="801" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="814"><net_src comp="518" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="254" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="518" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="258" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="518" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="831"><net_src comp="529" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="254" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="529" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="258" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="529" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="849"><net_src comp="264" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="398" pin="3"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="266" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="856"><net_src comp="200" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="398" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="200" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="874"><net_src comp="268" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="863" pin="3"/><net_sink comp="868" pin=1"/></net>

<net id="876"><net_src comp="266" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="877"><net_src comp="200" pin="0"/><net_sink comp="868" pin=3"/></net>

<net id="883"><net_src comp="270" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="868" pin="4"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="272" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="890"><net_src comp="274" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="878" pin="3"/><net_sink comp="886" pin=1"/></net>

<net id="895"><net_src comp="886" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="878" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="904"><net_src comp="276" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="911"><net_src comp="278" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="900" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="196" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="914"><net_src comp="266" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="919"><net_src comp="905" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="280" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="282" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="921" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="222" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="926" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="196" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="900" pin="2"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="930" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="936" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="942" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="957"><net_src comp="948" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="200" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="900" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="200" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="970"><net_src comp="264" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="266" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="976"><net_src comp="965" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="272" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="983"><net_src comp="264" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="988"><net_src comp="978" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="972" pin="2"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="284" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="998"><net_src comp="990" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1006"><net_src comp="999" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="995" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1013"><net_src comp="978" pin="3"/><net_sink comp="1008" pin=2"/></net>

<net id="1018"><net_src comp="286" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1022"><net_src comp="1014" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="999" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1019" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1034"><net_src comp="1008" pin="3"/><net_sink comp="1029" pin=1"/></net>

<net id="1035"><net_src comp="984" pin="2"/><net_sink comp="1029" pin=2"/></net>

<net id="1041"><net_src comp="1023" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1042"><net_src comp="1002" pin="2"/><net_sink comp="1036" pin=2"/></net>

<net id="1046"><net_src comp="1029" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1051"><net_src comp="1043" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1036" pin="3"/><net_sink comp="1047" pin=1"/></net>

<net id="1059"><net_src comp="288" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1061"><net_src comp="196" pin="0"/><net_sink comp="1053" pin=2"/></net>

<net id="1062"><net_src comp="290" pin="0"/><net_sink comp="1053" pin=3"/></net>

<net id="1068"><net_src comp="292" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="1047" pin="2"/><net_sink comp="1063" pin=1"/></net>

<net id="1070"><net_src comp="284" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1079"><net_src comp="248" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1080"><net_src comp="294" pin="0"/><net_sink comp="1074" pin=2"/></net>

<net id="1085"><net_src comp="296" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1090"><net_src comp="1081" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1074" pin="3"/><net_sink comp="1086" pin=1"/></net>

<net id="1097"><net_src comp="298" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1098"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=2"/></net>

<net id="1106"><net_src comp="300" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1107"><net_src comp="1071" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1108"><net_src comp="1092" pin="3"/><net_sink comp="1099" pin=2"/></net>

<net id="1109"><net_src comp="302" pin="0"/><net_sink comp="1099" pin=3"/></net>

<net id="1110"><net_src comp="266" pin="0"/><net_sink comp="1099" pin=4"/></net>

<net id="1114"><net_src comp="1099" pin="5"/><net_sink comp="1111" pin=0"/></net>

<net id="1120"><net_src comp="200" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1121"><net_src comp="1111" pin="1"/><net_sink comp="1115" pin=2"/></net>

<net id="1126"><net_src comp="540" pin="4"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="254" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="540" pin="4"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="258" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1137"><net_src comp="540" pin="4"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1143"><net_src comp="551" pin="4"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="254" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1149"><net_src comp="551" pin="4"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="258" pin="0"/><net_sink comp="1145" pin=1"/></net>

<net id="1154"><net_src comp="551" pin="4"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="1157"><net_src comp="1151" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1158"><net_src comp="1151" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1164"><net_src comp="473" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1165"><net_src comp="308" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1166"><net_src comp="244" pin="0"/><net_sink comp="1159" pin=2"/></net>

<net id="1167"><net_src comp="1159" pin="3"/><net_sink comp="346" pin=6"/></net>

<net id="1173"><net_src comp="479" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1174"><net_src comp="308" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1175"><net_src comp="244" pin="0"/><net_sink comp="1168" pin=2"/></net>

<net id="1176"><net_src comp="1168" pin="3"/><net_sink comp="346" pin=7"/></net>

<net id="1183"><net_src comp="736" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1188"><net_src comp="784" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="790" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1197"><net_src comp="796" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1202"><net_src comp="373" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1210"><net_src comp="816" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1215"><net_src comp="827" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1219"><net_src comp="833" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1224"><net_src comp="839" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1229"><net_src comp="405" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1234"><net_src comp="398" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="863" pin=2"/></net>

<net id="1240"><net_src comp="844" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1242"><net_src comp="1237" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1246"><net_src comp="852" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1251"><net_src comp="858" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1256"><net_src comp="863" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="1259"><net_src comp="1253" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1263"><net_src comp="886" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1266"><net_src comp="1260" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1270"><net_src comp="892" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1275"><net_src comp="896" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1280"><net_src comp="900" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="978" pin=2"/></net>

<net id="1286"><net_src comp="915" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1291"><net_src comp="953" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1296"><net_src comp="959" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1298"><net_src comp="1293" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1302"><net_src comp="1053" pin="4"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1307"><net_src comp="1063" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1312"><net_src comp="1115" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1317"><net_src comp="1122" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1321"><net_src comp="1128" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1326"><net_src comp="1134" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1331"><net_src comp="424" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1336"><net_src comp="1139" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1340"><net_src comp="1145" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1345"><net_src comp="444" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1350"><net_src comp="450" pin="3"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1355"><net_src comp="457" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1360"><net_src comp="464" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1365"><net_src comp="437" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="346" pin=5"/></net>

<net id="1370"><net_src comp="1159" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="346" pin=6"/></net>

<net id="1375"><net_src comp="1168" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="346" pin=7"/></net>

<net id="1380"><net_src comp="485" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="346" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_signal_V_data_V | {23 }
	Port: output_signal_V_keep_V | {23 }
	Port: output_signal_V_strb_V | {23 }
	Port: output_signal_V_last_V | {23 }
	Port: shift_signal_even_V_10 | {8 9 }
	Port: shift_signal_odd_V_10 | {8 9 }
	Port: shift_signal_even_V_9 | {8 9 }
	Port: shift_signal_odd_V_9 | {8 9 }
	Port: shift_signal_even_V_8 | {8 9 }
	Port: shift_signal_odd_V_8 | {8 9 }
	Port: shift_signal_even_V_7 | {8 9 }
	Port: shift_signal_odd_V_7 | {8 9 }
	Port: shift_signal_even_V_6 | {8 9 }
	Port: shift_signal_odd_V_6 | {8 9 }
	Port: shift_signal_even_V_5 | {8 9 }
	Port: shift_signal_odd_V_5 | {8 9 }
	Port: shift_signal_even_V_4 | {8 9 }
	Port: shift_signal_odd_V_4 | {8 9 }
	Port: shift_signal_even_V_3 | {8 9 }
	Port: shift_signal_odd_V_3 | {8 9 }
	Port: shift_signal_even_V_2 | {8 9 }
	Port: shift_signal_odd_V_2 | {8 9 }
	Port: shift_signal_even_V_1 | {8 9 }
	Port: shift_signal_odd_V_1 | {8 9 }
	Port: shift_signal_even_V_0 | {8 9 }
	Port: shift_signal_odd_V_0 | {8 9 }
	Port: temp_input_V_29 | {8 9 }
	Port: temp_input_V_28 | {8 9 }
	Port: temp_input_V_27 | {8 9 }
	Port: temp_input_V_26 | {8 9 }
	Port: temp_input_V_25 | {8 9 }
	Port: temp_input_V_24 | {8 9 }
	Port: temp_input_V_23 | {8 9 }
	Port: temp_input_V_22 | {8 9 }
	Port: temp_input_V_21 | {8 9 }
	Port: temp_input_V_20 | {8 9 }
	Port: temp_input_V_19 | {8 9 }
	Port: temp_input_V_18 | {8 9 }
	Port: temp_input_V_17 | {8 9 }
	Port: temp_input_V_16 | {8 9 }
	Port: temp_input_V_15 | {8 9 }
	Port: temp_input_V_14 | {8 9 }
	Port: temp_input_V_13 | {8 9 }
	Port: temp_input_V_12 | {8 9 }
	Port: temp_input_V_11 | {8 9 }
	Port: temp_input_V_10 | {8 9 }
	Port: temp_input_V_9 | {8 9 }
	Port: temp_input_V_8 | {8 9 }
	Port: temp_input_V_7 | {8 9 }
	Port: temp_input_V_6 | {8 9 }
	Port: temp_input_V_5 | {8 9 }
	Port: temp_input_V_4 | {8 9 }
	Port: temp_input_V_3 | {8 9 }
	Port: temp_input_V_2 | {8 9 }
	Port: temp_input_V_1 | {8 9 }
	Port: temp_input_V_0 | {8 9 }
 - Input state : 
	Port: e2e_system : input_signal_V_data_V | {2 }
	Port: e2e_system : input_signal_V_keep_V | {2 }
	Port: e2e_system : input_signal_V_strb_V | {2 }
	Port: e2e_system : input_signal_V_last_V | {2 }
	Port: e2e_system : shift_signal_even_V_10 | {8 9 }
	Port: e2e_system : shift_signal_odd_V_10 | {8 9 }
	Port: e2e_system : shift_signal_even_V_9 | {8 9 }
	Port: e2e_system : shift_signal_odd_V_9 | {8 9 }
	Port: e2e_system : shift_signal_even_V_8 | {8 9 }
	Port: e2e_system : shift_signal_odd_V_8 | {8 9 }
	Port: e2e_system : shift_signal_even_V_7 | {8 9 }
	Port: e2e_system : shift_signal_odd_V_7 | {8 9 }
	Port: e2e_system : shift_signal_even_V_6 | {8 9 }
	Port: e2e_system : shift_signal_odd_V_6 | {8 9 }
	Port: e2e_system : shift_signal_even_V_5 | {8 9 }
	Port: e2e_system : shift_signal_odd_V_5 | {8 9 }
	Port: e2e_system : shift_signal_even_V_4 | {8 9 }
	Port: e2e_system : shift_signal_odd_V_4 | {8 9 }
	Port: e2e_system : shift_signal_even_V_3 | {8 9 }
	Port: e2e_system : shift_signal_odd_V_3 | {8 9 }
	Port: e2e_system : shift_signal_even_V_2 | {8 9 }
	Port: e2e_system : shift_signal_odd_V_2 | {8 9 }
	Port: e2e_system : shift_signal_even_V_1 | {8 9 }
	Port: e2e_system : shift_signal_odd_V_1 | {8 9 }
	Port: e2e_system : shift_signal_even_V_0 | {8 9 }
	Port: e2e_system : shift_signal_odd_V_0 | {8 9 }
	Port: e2e_system : temp_input_V_29 | {8 9 }
	Port: e2e_system : temp_input_V_28 | {8 9 }
	Port: e2e_system : temp_input_V_27 | {8 9 }
	Port: e2e_system : temp_input_V_26 | {8 9 }
	Port: e2e_system : temp_input_V_25 | {8 9 }
	Port: e2e_system : temp_input_V_24 | {8 9 }
	Port: e2e_system : temp_input_V_23 | {8 9 }
	Port: e2e_system : temp_input_V_22 | {8 9 }
	Port: e2e_system : temp_input_V_21 | {8 9 }
	Port: e2e_system : temp_input_V_20 | {8 9 }
	Port: e2e_system : temp_input_V_19 | {8 9 }
	Port: e2e_system : temp_input_V_18 | {8 9 }
	Port: e2e_system : temp_input_V_17 | {8 9 }
	Port: e2e_system : temp_input_V_16 | {8 9 }
	Port: e2e_system : temp_input_V_15 | {8 9 }
	Port: e2e_system : temp_input_V_14 | {8 9 }
	Port: e2e_system : temp_input_V_13 | {8 9 }
	Port: e2e_system : temp_input_V_12 | {8 9 }
	Port: e2e_system : temp_input_V_11 | {8 9 }
	Port: e2e_system : temp_input_V_10 | {8 9 }
	Port: e2e_system : temp_input_V_9 | {8 9 }
	Port: e2e_system : temp_input_V_8 | {8 9 }
	Port: e2e_system : temp_input_V_7 | {8 9 }
	Port: e2e_system : temp_input_V_6 | {8 9 }
	Port: e2e_system : temp_input_V_5 | {8 9 }
	Port: e2e_system : temp_input_V_4 | {8 9 }
	Port: e2e_system : temp_input_V_3 | {8 9 }
	Port: e2e_system : temp_input_V_2 | {8 9 }
	Port: e2e_system : temp_input_V_1 | {8 9 }
	Port: e2e_system : temp_input_V_0 | {8 9 }
	Port: e2e_system : codebook_V_0 | {8 9 }
	Port: e2e_system : codebook_V_1 | {8 9 }
	Port: e2e_system : codebook_V_2 | {8 9 }
	Port: e2e_system : codebook_V_3 | {8 9 }
	Port: e2e_system : codebook_V_4 | {8 9 }
	Port: e2e_system : codebook_V_5 | {8 9 }
	Port: e2e_system : codebook_V_6 | {8 9 }
	Port: e2e_system : codebook_V_7 | {8 9 }
	Port: e2e_system : codebook_V_8 | {8 9 }
	Port: e2e_system : codebook_V_9 | {8 9 }
	Port: e2e_system : codebook_V_10 | {8 9 }
	Port: e2e_system : codebook_V_11 | {8 9 }
	Port: e2e_system : codebook_V_12 | {8 9 }
	Port: e2e_system : codebook_V_13 | {8 9 }
	Port: e2e_system : codebook_V_14 | {8 9 }
	Port: e2e_system : codebook_V_15 | {8 9 }
	Port: e2e_system : codebook_V_16 | {8 9 }
	Port: e2e_system : codebook_V_17 | {8 9 }
	Port: e2e_system : codebook_V_18 | {8 9 }
	Port: e2e_system : codebook_V_19 | {8 9 }
	Port: e2e_system : codebook_V_20 | {8 9 }
	Port: e2e_system : codebook_V_21 | {8 9 }
	Port: e2e_system : codebook_V_22 | {8 9 }
	Port: e2e_system : codebook_V_23 | {8 9 }
	Port: e2e_system : codebook_V_24 | {8 9 }
	Port: e2e_system : codebook_V_25 | {8 9 }
	Port: e2e_system : codebook_V_26 | {8 9 }
	Port: e2e_system : codebook_V_27 | {8 9 }
	Port: e2e_system : codebook_V_28 | {8 9 }
	Port: e2e_system : codebook_V_29 | {8 9 }
	Port: e2e_system : codebook_V_30 | {8 9 }
	Port: e2e_system : output_data_keep_V | {21 22 }
	Port: e2e_system : output_data_strb_V | {21 22 }
	Port: e2e_system : output_data_last_V | {21 22 }
  - Chain level:
	State 1
		specbramwithbyteenable_ln0 : 1
	State 2
		icmp_ln34 : 1
		add_ln34 : 1
		br_ln34 : 2
		zext_ln324 : 1
		temp_data_addr : 2
		tmp : 1
		zext_ln324_1 : 2
		store_ln324 : 3
	State 3
	State 4
		icmp_ln40 : 1
		add_ln40 : 1
		br_ln40 : 2
		i_1_cast : 1
		temp_data_addr_1 : 2
		temp_data_load : 3
	State 5
		trunc_ln42 : 1
		bitcast_ln42 : 2
		store_ln42 : 3
	State 6
	State 7
		icmp_ln45 : 1
		add_ln45 : 1
		br_ln45 : 2
		i_2_cast : 1
		correlators_output_V_addr : 2
		store_ln205 : 3
	State 8
	State 9
	State 10
		icmp_ln61 : 1
		add_ln61 : 1
		br_ln61 : 2
		i_5_cast : 1
		correlators_output_V_addr_1 : 2
		p_Val2_s : 3
	State 11
		p_Result_8 : 1
		sub_ln939 : 1
	State 12
		p_Result_s : 1
		l : 2
		sub_ln944 : 3
		trunc_ln947 : 4
		trunc_ln943 : 3
	State 13
		tmp_19 : 1
		icmp_ln946 : 2
		zext_ln947 : 1
		lshr_ln947 : 2
		shl_ln949 : 1
		or_ln949_1 : 3
		and_ln949 : 3
		icmp_ln949 : 3
		icmp_ln958 : 1
	State 14
		xor_ln949 : 1
		and_ln949_1 : 1
		zext_ln959 : 1
		shl_ln959 : 2
		select_ln946 : 1
		zext_ln958 : 1
		lshr_ln958 : 2
		select_ln958 : 1
		m : 3
		zext_ln961 : 2
		m_2 : 3
		m_6 : 4
		p_Result_6 : 4
	State 15
		add_ln964 : 1
		tmp_2 : 2
		p_Result_10 : 3
		trunc_ln743 : 4
		select_ln63 : 5
	State 16
		store_ln63 : 1
	State 17
	State 18
		icmp_ln66 : 1
		add_ln66 : 1
		br_ln66 : 2
		i_6_cast : 1
		temp_output_addr : 2
		temp_output_load : 3
	State 19
		store_ln324 : 1
	State 20
	State 21
		icmp_ln78 : 1
		add_ln78 : 1
		br_ln78 : 2
		i_7_cast : 1
		output_data_data_V_addr_1 : 2
		output_data_keep_V_addr : 2
		output_data_strb_V_addr : 2
		output_data_last_V_addr : 2
		tmp_data_V_1 : 3
		tmp_keep_V_1 : 3
		tmp_strb_V_1 : 3
		tmp_last_V_1 : 3
	State 22
		tmp_keep_V_3 : 1
		tmp_strb_V_3 : 1
		write_ln543 : 2
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc_fu_558 |    68   | 157.441 |  17212  |   7872  |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |            add_ln34_fu_736           |    0    |    0    |    0    |    15   |
|          |            add_ln40_fu_790           |    0    |    0    |    0    |    15   |
|          |            add_ln45_fu_816           |    0    |    0    |    0    |    15   |
|          |            add_ln61_fu_833           |    0    |    0    |    0    |    15   |
|    add   |           lsb_index_fu_900           |    0    |    0    |    0    |    39   |
|          |           add_ln958_fu_1014          |    0    |    0    |    0    |    39   |
|          |              m_2_fu_1047             |    0    |    0    |    0    |    71   |
|          |           add_ln964_fu_1086          |    0    |    0    |    0    |    8    |
|          |           add_ln66_fu_1128           |    0    |    0    |    0    |    15   |
|          |           add_ln78_fu_1145           |    0    |    0    |    0    |    15   |
|----------|--------------------------------------|---------|---------|---------|---------|
|    shl   |           shl_ln949_fu_936           |    0    |    0    |    0    |   101   |
|          |           shl_ln959_fu_1002          |    0    |    0    |    0    |   101   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |              m_5_fu_863              |    0    |    0    |    0    |    32   |
|          |         select_ln946_fu_1008         |    0    |    0    |    0    |    2    |
|          |         select_ln958_fu_1029         |    0    |    0    |    0    |    2    |
|  select  |               m_fu_1036              |    0    |    0    |    0    |    64   |
|          |         select_ln943_fu_1074         |    0    |    0    |    0    |    8    |
|          |          select_ln63_fu_1115         |    0    |    0    |    0    |    32   |
|          |         tmp_keep_V_3_fu_1159         |    0    |    0    |    0    |    4    |
|          |         tmp_strb_V_3_fu_1168         |    0    |    0    |    0    |    4    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           icmp_ln34_fu_730           |    0    |    0    |    0    |    13   |
|          |           icmp_ln40_fu_784           |    0    |    0    |    0    |    13   |
|          |           icmp_ln45_fu_810           |    0    |    0    |    0    |    11   |
|          |           icmp_ln61_fu_827           |    0    |    0    |    0    |    11   |
|   icmp   |           icmp_ln935_fu_858          |    0    |    0    |    0    |    18   |
|          |           icmp_ln946_fu_915          |    0    |    0    |    0    |    18   |
|          |           icmp_ln949_fu_953          |    0    |    0    |    0    |    18   |
|          |           icmp_ln958_fu_959          |    0    |    0    |    0    |    18   |
|          |           icmp_ln66_fu_1122          |    0    |    0    |    0    |    11   |
|          |           icmp_ln78_fu_1139          |    0    |    0    |    0    |    11   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           sub_ln939_fu_852           |    0    |    0    |    0    |    39   |
|          |           sub_ln944_fu_886           |    0    |    0    |    0    |    39   |
|    sub   |           sub_ln947_fu_921           |    0    |    0    |    0    |    15   |
|          |           sub_ln959_fu_990           |    0    |    0    |    0    |    39   |
|          |           sub_ln964_fu_1081          |    0    |    0    |    0    |    8    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   lshr   |           lshr_ln947_fu_930          |    0    |    0    |    0    |    13   |
|          |          lshr_ln958_fu_1023          |    0    |    0    |    0    |   101   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   cttz   |               l_fu_878               |    0    |    0    |    40   |    36   |
|----------|--------------------------------------|---------|---------|---------|---------|
|    and   |           and_ln949_fu_948           |    0    |    0    |    0    |    32   |
|          |          and_ln949_1_fu_984          |    0    |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|---------|
|    or    |           or_ln949_1_fu_942          |    0    |    0    |    0    |    32   |
|----------|--------------------------------------|---------|---------|---------|---------|
|    xor   |           xor_ln949_fu_972           |    0    |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   read   |         empty_45_read_fu_334         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   write  |           grp_write_fu_346           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           tmp_data_V_fu_742          |    0    |    0    |    0    |    0    |
|extractvalue|           tmp_keep_V_fu_746          |    0    |    0    |    0    |    0    |
|          |           tmp_strb_V_fu_750          |    0    |    0    |    0    |    0    |
|          |           tmp_last_V_fu_754          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           zext_ln324_fu_758          |    0    |    0    |    0    |    0    |
|          |          zext_ln324_1_fu_779         |    0    |    0    |    0    |    0    |
|          |            i_1_cast_fu_796           |    0    |    0    |    0    |    0    |
|          |            i_2_cast_fu_822           |    0    |    0    |    0    |    0    |
|          |            i_5_cast_fu_839           |    0    |    0    |    0    |    0    |
|          |           zext_ln947_fu_926          |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln959_fu_995          |    0    |    0    |    0    |    0    |
|          |          zext_ln959_1_fu_999         |    0    |    0    |    0    |    0    |
|          |          zext_ln958_fu_1019          |    0    |    0    |    0    |    0    |
|          |          zext_ln961_fu_1043          |    0    |    0    |    0    |    0    |
|          |          zext_ln962_fu_1071          |    0    |    0    |    0    |    0    |
|          |           i_6_cast_fu_1134           |    0    |    0    |    0    |    0    |
|          |           i_7_cast_fu_1151           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|bitconcatenate|              tmp_fu_763              |    0    |    0    |    0    |    0    |
|          |             tmp_2_fu_1092            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           trunc_ln42_fu_801          |    0    |    0    |    0    |    0    |
|   trunc  |          trunc_ln947_fu_892          |    0    |    0    |    0    |    0    |
|          |          trunc_ln943_fu_896          |    0    |    0    |    0    |    0    |
|          |          trunc_ln743_fu_1111         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           p_Result_8_fu_844          |    0    |    0    |    0    |    0    |
| bitselect|             tmp_20_fu_965            |    0    |    0    |    0    |    0    |
|          |           p_Result_9_fu_978          |    0    |    0    |    0    |    0    |
|          |          p_Result_6_fu_1063          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |           p_Result_s_fu_868          |    0    |    0    |    0    |    0    |
|partselect|             tmp_19_fu_905            |    0    |    0    |    0    |    0    |
|          |              m_6_fu_1053             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|  partset |          p_Result_10_fu_1099         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    68   | 157.441 |  17252  |   8969  |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|    codebook_V_0    |    0   |    2   |    2   |
|    codebook_V_1    |    0   |    2   |    2   |
|    codebook_V_10   |    0   |    2   |    2   |
|    codebook_V_11   |    0   |    2   |    2   |
|    codebook_V_12   |    0   |    2   |    2   |
|    codebook_V_13   |    0   |    2   |    2   |
|    codebook_V_14   |    0   |    2   |    2   |
|    codebook_V_15   |    0   |    2   |    2   |
|    codebook_V_16   |    0   |    2   |    2   |
|    codebook_V_17   |    0   |    2   |    2   |
|    codebook_V_18   |    0   |    2   |    2   |
|    codebook_V_19   |    0   |    2   |    2   |
|    codebook_V_2    |    0   |    2   |    2   |
|    codebook_V_20   |    0   |    2   |    2   |
|    codebook_V_21   |    0   |    2   |    2   |
|    codebook_V_22   |    0   |    2   |    2   |
|    codebook_V_23   |    0   |    2   |    2   |
|    codebook_V_24   |    0   |    2   |    2   |
|    codebook_V_25   |    0   |    2   |    2   |
|    codebook_V_26   |    0   |    2   |    2   |
|    codebook_V_27   |    0   |    2   |    2   |
|    codebook_V_28   |    0   |    2   |    2   |
|    codebook_V_29   |    0   |    2   |    2   |
|    codebook_V_3    |    0   |    2   |    2   |
|    codebook_V_30   |    0   |    2   |    2   |
|    codebook_V_4    |    0   |    2   |    2   |
|    codebook_V_5    |    0   |    2   |    2   |
|    codebook_V_6    |    0   |    2   |    2   |
|    codebook_V_7    |    0   |    2   |    2   |
|    codebook_V_8    |    0   |    2   |    2   |
|    codebook_V_9    |    0   |    2   |    2   |
|correlators_output_V|    2   |    0   |    0   |
|     input_data     |    2   |    0   |    0   |
| output_data_data_V |    1   |    0   |    0   |
| output_data_keep_V |    0   |    1   |    1   |
| output_data_last_V |    0   |    1   |    1   |
| output_data_strb_V |    0   |    1   |    1   |
|      temp_data     |    2   |    0   |    0   |
|     temp_output    |    1   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |    8   |   65   |   65   |
+--------------------+--------+--------+--------+

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          add_ln34_reg_1180         |    9   |
|          add_ln40_reg_1189         |    9   |
|          add_ln45_reg_1207         |    6   |
|          add_ln61_reg_1216         |    6   |
|          add_ln66_reg_1318         |    6   |
|          add_ln78_reg_1337         |    6   |
|correlators_output_V_addr_1_reg_1226|    6   |
|          i_1_cast_reg_1194         |   64   |
|             i_1_reg_503            |    9   |
|             i_2_reg_514            |    6   |
|             i_3_reg_525            |    6   |
|             i_4_reg_536            |    6   |
|          i_5_cast_reg_1221         |   64   |
|             i_5_reg_547            |    6   |
|          i_6_cast_reg_1323         |   64   |
|              i_reg_492             |    9   |
|         icmp_ln40_reg_1185         |    1   |
|         icmp_ln61_reg_1212         |    1   |
|         icmp_ln66_reg_1314         |    1   |
|         icmp_ln78_reg_1333         |    1   |
|         icmp_ln935_reg_1248        |    1   |
|         icmp_ln946_reg_1283        |    1   |
|         icmp_ln949_reg_1288        |    1   |
|         icmp_ln958_reg_1293        |    1   |
|         lsb_index_reg_1277         |   32   |
|            m_5_reg_1253            |   32   |
|            m_6_reg_1299            |   63   |
| output_data_data_V_addr_1_reg_1342 |    6   |
|  output_data_keep_V_addr_reg_1347  |    6   |
|  output_data_last_V_addr_reg_1357  |    6   |
|  output_data_strb_V_addr_reg_1352  |    6   |
|         p_Result_6_reg_1304        |    1   |
|         p_Result_8_reg_1237        |    1   |
|          p_Val2_s_reg_1231         |   32   |
|        select_ln63_reg_1309        |   32   |
|         sub_ln939_reg_1243         |   32   |
|         sub_ln944_reg_1260         |   32   |
|      temp_data_addr_1_reg_1199     |    9   |
|      temp_output_addr_reg_1328     |    6   |
|        tmp_data_V_1_reg_1362       |   32   |
|        tmp_keep_V_3_reg_1367       |    4   |
|        tmp_last_V_1_reg_1377       |    1   |
|        tmp_strb_V_3_reg_1372       |    4   |
|        trunc_ln943_reg_1272        |    8   |
|        trunc_ln947_reg_1267        |    6   |
+------------------------------------+--------+
|                Total               |   641  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_346 |  p5  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_346 |  p6  |   2  |   4  |    8   ||    9    |
|  grp_write_fu_346 |  p7  |   2  |   4  |    8   ||    9    |
|  grp_write_fu_346 |  p8  |   2  |   1  |    2   ||    9    |
| grp_access_fu_368 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_398 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_418 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_437 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_473 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_479 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_485 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   190  || 19.5962 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   68   |   157  |  17252 |  8969  |
|   Memory  |    8   |    -   |    -   |   65   |   65   |
|Multiplexer|    -   |    -   |   19   |    -   |   117  |
|  Register |    -   |    -   |    -   |   641  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   68   |   177  |  17958 |  9151  |
+-----------+--------+--------+--------+--------+--------+
