Implementacion de 4 decodificadores de 7 segmentos, realizando la separacion de unidades, decenas, centenas y miles 

## Vista RTL

![image](https://user-images.githubusercontent.com/84602829/222990196-8af3951b-dd6c-4370-a16f-571ded9cb59a.png)

## Simulation

![image](https://user-images.githubusercontent.com/84602829/222990201-5f215814-41de-4ebe-91b3-6fc88f076c45.png)

## FPGA

![image](https://user-images.githubusercontent.com/84602829/222990211-d1df3388-7974-4b20-b870-5c946be45474.png)

![image](https://user-images.githubusercontent.com/84602829/222990215-d6ce3645-e6cc-4d67-a061-42c62a0cd890.png)
