INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/cpu_design/cpu_design.srcs/sources_1/new/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/cpu_design/cpu_design.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/cpu_design/cpu_design.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/cpu_design/cpu_design.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/cpu_design/cpu_design.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/cpu_design/cpu_design.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/cpu_design/cpu_design.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module pcAddFour
INFO: [VRFC 10-311] analyzing module pcAddImm
INFO: [VRFC 10-311] analyzing module pcJump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/cpu_design/cpu_design.srcs/sources_1/new/dataSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSelect_5_Bit
INFO: [VRFC 10-311] analyzing module dataSelect_32_Bit
INFO: [VRFC 10-311] analyzing module dataSelect_32_Bit2
INFO: [VRFC 10-311] analyzing module dataSelect_32_BitA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/cpu_design/cpu_design.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/cpu_design/cpu_design.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/cpu_design/cpu_design.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
