

================================================================
== Vitis HLS Report for 'global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s'
================================================================
* Date:           Wed May 21 19:44:04 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.375 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       3|      38|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_done            |   9|          2|    1|          2|
    |layer13_out_blk_n  |   9|          2|    1|          2|
    |layer14_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|    4|          8|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,32u>,config14>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,32u>,config14>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,32u>,config14>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,32u>,config14>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,32u>,config14>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,32u>,config14>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,32u>,config14>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,32u>,config14>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,32u>,config14>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  global_pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,32u>,config14>|  return value|
|layer13_out_dout            |   in|  256|     ap_fifo|                                                         layer13_out|       pointer|
|layer13_out_num_data_valid  |   in|    2|     ap_fifo|                                                         layer13_out|       pointer|
|layer13_out_fifo_cap        |   in|    2|     ap_fifo|                                                         layer13_out|       pointer|
|layer13_out_empty_n         |   in|    1|     ap_fifo|                                                         layer13_out|       pointer|
|layer13_out_read            |  out|    1|     ap_fifo|                                                         layer13_out|       pointer|
|layer14_out_din             |  out|  256|     ap_fifo|                                                         layer14_out|       pointer|
|layer14_out_num_data_valid  |   in|    2|     ap_fifo|                                                         layer14_out|       pointer|
|layer14_out_fifo_cap        |   in|    2|     ap_fifo|                                                         layer14_out|       pointer|
|layer14_out_full_n          |   in|    1|     ap_fifo|                                                         layer14_out|       pointer|
|layer14_out_write           |  out|    1|     ap_fifo|                                                         layer14_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer14_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer13_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (2.18ns)   --->   "%layer13_out_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %layer13_out" [firmware/nnet_utils/nnet_pooling_stream.h:251]   --->   Operation 4 'read' 'layer13_out_read' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (2.18ns)   --->   "%write_ln281 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer14_out, i256 %layer13_out_read" [firmware/nnet_utils/nnet_pooling_stream.h:281]   --->   Operation 5 'write' 'write_ln281' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ret_ln284 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:284]   --->   Operation 6 'ret' 'ret_ln284' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer13_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer14_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
layer13_out_read  (read         ) [ 00]
write_ln281       (write        ) [ 00]
ret_ln284         (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer13_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer13_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer14_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer14_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="layer13_out_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="256" slack="0"/>
<pin id="20" dir="0" index="1" bw="256" slack="0"/>
<pin id="21" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer13_out_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="write_ln281_write_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="0" slack="0"/>
<pin id="26" dir="0" index="1" bw="256" slack="0"/>
<pin id="27" dir="0" index="2" bw="256" slack="0"/>
<pin id="28" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln281/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="14" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="29"><net_src comp="16" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="2" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="31"><net_src comp="18" pin="2"/><net_sink comp="24" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer14_out | {1 }
 - Input state : 
	Port: global_pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,32u>,config14> : layer13_out | {1 }
	Port: global_pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,32u>,config14> : layer14_out | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|   read   | layer13_out_read_read_fu_18 |
|----------|-----------------------------|
|   write  |   write_ln281_write_fu_24   |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
