// Seed: 1577902381
module module_0 (
    input  wand id_0,
    input  tri1 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input  wand id_4
);
  logic id_6;
  ;
  wire [1 : -1] id_7;
  localparam id_8 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri id_2,
    input uwire id_3,
    output supply1 id_4,
    output tri id_5,
    input wire id_6,
    input uwire id_7,
    output wand id_8,
    input tri id_9,
    input wor id_10,
    input wand id_11,
    input tri id_12,
    output supply1 id_13,
    output wor id_14,
    output tri id_15,
    output logic id_16,
    input tri0 id_17,
    input supply1 id_18,
    output wire id_19,
    output wire id_20,
    output wor id_21,
    input tri0 id_22
);
  always if (1) id_16 = -1'h0;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_19,
      id_20,
      id_11
  );
  assign id_20 = {-1{id_10 ^ -1}};
endmodule
