Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Sun Dec  8 19:19:51 2019
| Host             : LAPTOP-9UO525CG running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xc7a200tsbg484-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.968        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.804        |
| Device Static (W)        | 0.165        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 96.8         |
| Junction Temperature (C) | 28.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.091 |        3 |       --- |             --- |
| Slice Logic             |     0.126 |    40990 |       --- |             --- |
|   LUT as Logic          |     0.098 |    12684 |    133800 |            9.48 |
|   CARRY4                |     0.013 |     2151 |     33450 |            6.43 |
|   Register              |     0.012 |    18698 |    267600 |            6.99 |
|   LUT as Shift Register |     0.003 |      368 |     46200 |            0.80 |
|   F7/F8 Muxes           |    <0.001 |      385 |    133800 |            0.29 |
|   BUFG                  |    <0.001 |        3 |        32 |            9.38 |
|   Others                |     0.000 |     5462 |       --- |             --- |
|   BUFR                  |     0.000 |        2 |       160 |            1.25 |
| Signals                 |     0.194 |    31457 |       --- |             --- |
| Block RAM               |     0.105 |    348.5 |       365 |           95.48 |
| MMCM                    |     0.072 |        1 |        10 |           10.00 |
| DSPs                    |     0.077 |       91 |       740 |           12.30 |
| I/O                     |     0.139 |       37 |       285 |           12.98 |
| Static Power            |     0.165 |          |           |                 |
| Total                   |     0.968 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.624 |       0.585 |      0.039 |
| Vccaux    |       1.800 |     0.071 |       0.040 |      0.031 |
| Vcco33    |       3.300 |     0.046 |       0.041 |      0.005 |
| Vcco25    |       2.500 |     0.006 |       0.001 |      0.005 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.015 |       0.009 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| top_level                            |     0.804 |
|   hdmi                               |     0.205 |
|     U0                               |     0.205 |
|       ClockGenInternal.ClockGenX     |     0.072 |
|       ClockSerializer                |     0.033 |
|       DataEncoders[0].DataSerializer |     0.033 |
|       DataEncoders[1].DataSerializer |     0.033 |
|       DataEncoders[2].DataSerializer |     0.033 |
|   my_converter                       |     0.004 |
|   my_cv                              |     0.103 |
|     centroid_green                   |     0.032 |
|       xcenter                        |     0.016 |
|       ycenter                        |     0.015 |
|     centroid_red                     |     0.030 |
|       xcenter                        |     0.015 |
|       ycenter                        |     0.015 |
|     my_fifo                          |     0.003 |
|       U0                             |     0.003 |
|     rgb2hsv_green                    |     0.018 |
|       hue_div1                       |     0.007 |
|       hue_div2                       |     0.011 |
|     rgb2hsv_red                      |     0.020 |
|       hue_div1                       |     0.007 |
|       hue_div2                       |     0.011 |
|   my_game                            |     0.009 |
|   my_graphics                        |     0.475 |
|     my_manager                       |     0.103 |
|       buffer0                        |     0.027 |
|       buffer1                        |     0.027 |
|     my_projection                    |     0.129 |
|       vertex1                        |     0.043 |
|       vertex2                        |     0.042 |
|       vertex3                        |     0.043 |
|     my_rasterize                     |     0.050 |
|       get_area1                      |     0.003 |
|       get_area2                      |     0.003 |
|       get_area3                      |     0.003 |
|       get_area_total                 |     0.003 |
|       my_div                         |     0.027 |
|     my_shader                        |     0.031 |
|       mod                            |     0.007 |
|     my_trans                         |     0.093 |
|       normal1                        |     0.023 |
|       vertex1                        |     0.023 |
|       vertex2                        |     0.024 |
|       vertex3                        |     0.023 |
|     my_tri_source                    |     0.068 |
|       cube                           |     0.003 |
|       mobius                         |     0.005 |
|       suit                           |     0.023 |
|       thanos1                        |     0.016 |
|       thanos2                        |     0.016 |
+--------------------------------------+-----------+


