// Seed: 850047446
module module_0;
  generate
    for (id_1 = 1; id_1; id_1 = -1) begin : LABEL_0
      always @(-1 ^ -1 or posedge -1) begin : LABEL_1
        assert (id_1 & (-1));
      end
      bit id_2;
      ;
      initial begin : LABEL_2
        if (1)
          if (-1) id_2 <= -1;
          else id_2 <= 1;
        else assert (1'b0 + id_2);
      end
      logic id_3;
      ;
    end
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_8;
endmodule
