INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sources_1/new/Data_Path_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sources_1/new/Selection_Sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selection_Sort
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sim_1/new/Test_Bed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Bed
