{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725992680800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725992680800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 12:24:40 2024 " "Processing started: Tue Sep 10 12:24:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725992680800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992680800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Restador_nbits -c Restador_nbits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Restador_nbits -c Restador_nbits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992680800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725992681025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725992681025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file restador_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Restador_nbits-Restador_nbits " "Found design unit 1: Restador_nbits-Restador_nbits" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725992687307 ""} { "Info" "ISGN_ENTITY_NAME" "1 Restador_nbits " "Found entity 1: Restador_nbits" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725992687307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file restador_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Restador_1bit-Restador_1bit " "Found design unit 1: Restador_1bit-Restador_1bit" {  } { { "Restador_1bit.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725992687308 ""} { "Info" "ISGN_ENTITY_NAME" "1 Restador_1bit " "Found entity 1: Restador_1bit" {  } { { "Restador_1bit.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725992687308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Restador_nbits " "Elaborating entity \"Restador_nbits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725992687328 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg Restador_nbits.vhd(92) " "VHDL Process Statement warning at Restador_nbits.vhd(92): signal \"neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725992687330 "|Restador_nbits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg Restador_nbits.vhd(98) " "VHDL Process Statement warning at Restador_nbits.vhd(98): signal \"neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725992687330 "|Restador_nbits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S Restador_nbits.vhd(99) " "VHDL Process Statement warning at Restador_nbits.vhd(99): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725992687330 "|Restador_nbits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S Restador_nbits.vhd(100) " "VHDL Process Statement warning at Restador_nbits.vhd(100): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725992687330 "|Restador_nbits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S Restador_nbits.vhd(102) " "VHDL Process Statement warning at Restador_nbits.vhd(102): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725992687330 "|Restador_nbits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S Restador_nbits.vhd(103) " "VHDL Process Statement warning at Restador_nbits.vhd(103): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725992687330 "|Restador_nbits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "common Restador_nbits.vhd(88) " "VHDL Process Statement warning at Restador_nbits.vhd(88): inferring latch(es) for signal or variable \"common\", which holds its previous value in one or more paths through the process" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1725992687330 "|Restador_nbits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display Restador_nbits.vhd(88) " "VHDL Process Statement warning at Restador_nbits.vhd(88): inferring latch(es) for signal or variable \"display\", which holds its previous value in one or more paths through the process" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1725992687330 "|Restador_nbits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDS Restador_nbits.vhd(88) " "VHDL Process Statement warning at Restador_nbits.vhd(88): inferring latch(es) for signal or variable \"LEDS\", which holds its previous value in one or more paths through the process" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1725992687330 "|Restador_nbits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[0\] Restador_nbits.vhd(88) " "Inferred latch for \"LEDS\[0\]\" at Restador_nbits.vhd(88)" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687331 "|Restador_nbits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDS\[1\] Restador_nbits.vhd(88) " "Inferred latch for \"LEDS\[1\]\" at Restador_nbits.vhd(88)" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687331 "|Restador_nbits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] Restador_nbits.vhd(88) " "Inferred latch for \"display\[0\]\" at Restador_nbits.vhd(88)" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687331 "|Restador_nbits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] Restador_nbits.vhd(88) " "Inferred latch for \"display\[1\]\" at Restador_nbits.vhd(88)" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687331 "|Restador_nbits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] Restador_nbits.vhd(88) " "Inferred latch for \"display\[2\]\" at Restador_nbits.vhd(88)" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687331 "|Restador_nbits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] Restador_nbits.vhd(88) " "Inferred latch for \"display\[3\]\" at Restador_nbits.vhd(88)" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687331 "|Restador_nbits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] Restador_nbits.vhd(88) " "Inferred latch for \"display\[4\]\" at Restador_nbits.vhd(88)" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687331 "|Restador_nbits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] Restador_nbits.vhd(88) " "Inferred latch for \"display\[5\]\" at Restador_nbits.vhd(88)" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687331 "|Restador_nbits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] Restador_nbits.vhd(88) " "Inferred latch for \"display\[6\]\" at Restador_nbits.vhd(88)" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687331 "|Restador_nbits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[7\] Restador_nbits.vhd(88) " "Inferred latch for \"display\[7\]\" at Restador_nbits.vhd(88)" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687331 "|Restador_nbits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "common\[0\] Restador_nbits.vhd(88) " "Inferred latch for \"common\[0\]\" at Restador_nbits.vhd(88)" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687331 "|Restador_nbits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "common\[1\] Restador_nbits.vhd(88) " "Inferred latch for \"common\[1\]\" at Restador_nbits.vhd(88)" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687331 "|Restador_nbits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "common\[2\] Restador_nbits.vhd(88) " "Inferred latch for \"common\[2\]\" at Restador_nbits.vhd(88)" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687331 "|Restador_nbits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "common\[3\] Restador_nbits.vhd(88) " "Inferred latch for \"common\[3\]\" at Restador_nbits.vhd(88)" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992687331 "|Restador_nbits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador_1bit Restador_1bit:Res0 " "Elaborating entity \"Restador_1bit\" for hierarchy \"Restador_1bit:Res0\"" {  } { { "Restador_nbits.vhd" "Res0" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725992687340 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display\[3\]\$latch display\[0\]\$latch " "Duplicate LATCH primitive \"display\[3\]\$latch\" merged with LATCH primitive \"display\[0\]\$latch\"" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1725992687609 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1725992687609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[0\]\$latch " "Latch display\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA comun_index\[1\] " "Ports D and ENA on the latch are fed by the same signal comun_index\[1\]" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725992687609 ""}  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725992687609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[1\]\$latch " "Latch display\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA comun_index\[0\] " "Ports D and ENA on the latch are fed by the same signal comun_index\[0\]" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725992687609 ""}  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725992687609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[2\]\$latch " "Latch display\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA comun_index\[1\] " "Ports D and ENA on the latch are fed by the same signal comun_index\[1\]" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725992687609 ""}  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725992687609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[4\]\$latch " "Latch display\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA comun_index\[1\] " "Ports D and ENA on the latch are fed by the same signal comun_index\[1\]" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725992687609 ""}  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725992687609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[5\]\$latch " "Latch display\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA comun_index\[0\] " "Ports D and ENA on the latch are fed by the same signal comun_index\[0\]" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725992687609 ""}  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725992687609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[6\]\$latch " "Latch display\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA comun_index\[1\] " "Ports D and ENA on the latch are fed by the same signal comun_index\[1\]" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725992687609 ""}  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725992687609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "common\[0\]\$latch " "Latch common\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA comun_index\[0\] " "Ports D and ENA on the latch are fed by the same signal comun_index\[0\]" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725992687609 ""}  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725992687609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "common\[1\]\$latch " "Latch common\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA comun_index\[0\] " "Ports D and ENA on the latch are fed by the same signal comun_index\[0\]" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725992687609 ""}  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725992687609 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[7\] VCC " "Pin \"display\[7\]\" is stuck at VCC" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725992687617 "|Restador_nbits|display[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "common\[2\] VCC " "Pin \"common\[2\]\" is stuck at VCC" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725992687617 "|Restador_nbits|common[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "common\[3\] VCC " "Pin \"common\[3\]\" is stuck at VCC" {  } { { "Restador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/3_Restador/Restador_nbits.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725992687617 "|Restador_nbits|common[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725992687617 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725992687674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725992687981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725992687981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725992688016 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725992688016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725992688016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725992688016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725992688027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 12:24:48 2024 " "Processing ended: Tue Sep 10 12:24:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725992688027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725992688027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725992688027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725992688027 ""}
