{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678550411144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678550411145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 00:00:11 2023 " "Processing started: Sun Mar 12 00:00:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678550411145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678550411145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fryer -c fryer " "Command: quartus_map --read_settings_files=on --write_settings_files=off fryer -c fryer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678550411145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678550411511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678550411511 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fryer.v(207) " "Verilog HDL information at fryer.v(207): always construct contains both blocking and non-blocking assignments" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 207 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678550420378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/wanghao/workspace/verilog_fpga/digital system design lab/fryer.v 4 4 " "Found 4 design units, including 4 entities, in source file /desktop/wanghao/workspace/verilog_fpga/digital system design lab/fryer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fryer " "Found entity 1: fryer" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678550420380 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg_module " "Found entity 2: seg_module" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678550420380 ""} { "Info" "ISGN_ENTITY_NAME" "3 lcd " "Found entity 3: lcd" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 491 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678550420380 ""} { "Info" "ISGN_ENTITY_NAME" "4 debounce " "Found entity 4: debounce" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678550420380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678550420380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst fryer.v(342) " "Verilog HDL Implicit Net warning at fryer.v(342): created implicit net for \"rst\"" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 342 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678550420380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LCD_E fryer.v(344) " "Verilog HDL Implicit Net warning at fryer.v(344): created implicit net for \"LCD_E\"" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678550420381 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LCD_RS fryer.v(345) " "Verilog HDL Implicit Net warning at fryer.v(345): created implicit net for \"LCD_RS\"" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 345 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678550420381 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LCD_DATA fryer.v(346) " "Verilog HDL Implicit Net warning at fryer.v(346): created implicit net for \"LCD_DATA\"" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678550420381 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "buzzer fryer.v(55) " "Verilog HDL Procedural Assignment error at fryer.v(55): object \"buzzer\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 55 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420381 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "buzzer fryer.v(143) " "Verilog HDL Procedural Assignment error at fryer.v(143): object \"buzzer\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 143 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420382 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BTN2_neg fryer.v(152) " "Verilog HDL error at fryer.v(152): object \"BTN2_neg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 152 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1678550420382 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "time_cn6 fryer.v(155) " "Verilog HDL error at fryer.v(155): object \"time_cn6\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 155 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1678550420382 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "buzzer fryer.v(181) " "Verilog HDL Procedural Assignment error at fryer.v(181): object \"buzzer\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 181 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420382 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "disp_data fryer.v(211) " "Verilog HDL Procedural Assignment error at fryer.v(211): object \"disp_data\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 211 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420382 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "disp_data fryer.v(215) " "Verilog HDL Procedural Assignment error at fryer.v(215): object \"disp_data\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 215 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420382 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "disp_data fryer.v(219) " "Verilog HDL Procedural Assignment error at fryer.v(219): object \"disp_data\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 219 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420382 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "disp_data fryer.v(220) " "Verilog HDL Procedural Assignment error at fryer.v(220): object \"disp_data\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 220 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420382 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "disp_data fryer.v(221) " "Verilog HDL Procedural Assignment error at fryer.v(221): object \"disp_data\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 221 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420382 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DISP4 fryer.v(221) " "Verilog HDL error at fryer.v(221): object \"DISP4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 221 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1678550420382 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "disp_data fryer.v(225) " "Verilog HDL Procedural Assignment error at fryer.v(225): object \"disp_data\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 225 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420382 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "disp_data fryer.v(226) " "Verilog HDL Procedural Assignment error at fryer.v(226): object \"disp_data\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 226 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420382 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "disp_data fryer.v(227) " "Verilog HDL Procedural Assignment error at fryer.v(227): object \"disp_data\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 227 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420382 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DISP4 fryer.v(227) " "Verilog HDL error at fryer.v(227): object \"DISP4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 227 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1678550420382 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ROW_o fryer.v(303) " "Verilog HDL Procedural Assignment error at fryer.v(303): object \"ROW_o\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 303 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420383 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R_COL fryer.v(304) " "Verilog HDL Procedural Assignment error at fryer.v(304): object \"R_COL\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 304 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420383 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "G_COL fryer.v(305) " "Verilog HDL Procedural Assignment error at fryer.v(305): object \"G_COL\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 305 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420383 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ROW_o fryer.v(309) " "Verilog HDL Procedural Assignment error at fryer.v(309): object \"ROW_o\" on left-hand side of assignment must have a variable data type" {  } { { "../fryer.v" "" { Text "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v" 309 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1678550420383 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/FRyer/output_files/fryer.map.smsg " "Generated suppressed messages file D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/FRyer/output_files/fryer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678550420402 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678550420418 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 12 00:00:20 2023 " "Processing ended: Sun Mar 12 00:00:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678550420418 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678550420418 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678550420418 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678550420418 ""}
