<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SVE_HPC_SysReg-->
  <register_group name="Other">
    <gui_name language="en">Other</gui_name>
    <description language="en">Other</description>
    <register access="RW" doclink="CDB://../../../Docs/SVE_HPC_SysReg/xhtml/AArch64-cpacr_el1.html" name="CPACR_EL1" size="4">
      <gui_name language="en">Architectural Feature Access Control Register</gui_name>
      <description language="en">Controls access to trace, SVE, Advanced SIMD and floating-point functionality.</description>
      <bitField enumerationId="CPACR_EL1_TTA" name="TTA">
        <gui_name language="en">TTA</gui_name>
        <description language="en">Traps EL0 and EL1 System register accesses to all implemented trace registers to EL1, or to EL2 when SCR_EL3.NS is 1 and HCR_EL2.TGE is 1,  from both Execution states.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="CPACR_EL1_FPEN" name="FPEN">
        <gui_name language="en">FPEN</gui_name>
        <description language="en">Traps EL0 and EL1 accesses to the SVE, Advanced SIMD, and floating-point registers to EL1, or to EL2 when SCR_EL3.NS is 1 and HCR_EL2.TGE is 1, from both Execution states.</description>
        <definition>[21:20]</definition>
      </bitField>
      <bitField enumerationId="CPACR_EL1_ZEN" name="ZEN">
        <gui_name language="en">ZEN</gui_name>
        <description language="en">Traps SVE instructions and instructions that access SVE System registers at EL0 and EL1 to EL1, or to EL2 when SCR_EL3.NS and HCR_EL2.TGE are both 1.</description>
        <definition>[17:16]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SVE_HPC_SysReg/xhtml/AArch64-zcr_el1.html" name="ZCR_EL1" size="8">
      <gui_name language="en">SVE Control Register for EL1</gui_name>
      <description language="en">The SVE Control Register for EL1 is used to control aspects of SVE visible at exception levels EL1 and EL0. This register has no effect on Non-secure EL0 when HCR_EL2.E2H and HCR_EL2.TGE are both 1.</description>
      <bitField name="LEN">
        <gui_name language="en">LEN</gui_name>
        <description language="en">Constrains the scalable vector register length for EL1 and EL0 to (LEN+1)x128 bits. For all purposes other than returning the result of a direct read of ZCR_EL1 then this field behaves as if it is set to the minimum of the stored value and the constrained length inherited from more privileged Exception levels in the current Security state, rounded down to the nearest implemented vector length.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SVE_HPC_SysReg/xhtml/AArch64-zcr_el2.html" name="ZCR_EL2" size="8">
      <gui_name language="en">SVE Control Register for EL2</gui_name>
      <description language="en">The SVE Control Register for EL2 is used to control aspects of SVE visible at exception levels EL2 and Non-secure EL1 and EL0.</description>
      <bitField name="LEN">
        <gui_name language="en">LEN</gui_name>
        <description language="en">Constrains the scalable vector register length for EL2 and Non-secure EL1 and Non-secure EL0 to (LEN+1)x128 bits. For all purposes other than returning the result of a direct read of ZCR_EL2 then this field behaves as if it is set to the minimum of the stored value and the constrained length inherited from more privileged Exception levels in the current Security state, rounded down to the nearest implemented vector length.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SVE_HPC_SysReg/xhtml/AArch64-zcr_el3.html" name="ZCR_EL3" size="8">
      <gui_name language="en">SVE Control Register for EL3</gui_name>
      <description language="en">The SVE Control Register for EL3 is used to control aspects of SVE visible at all exception levels.</description>
      <bitField name="LEN">
        <gui_name language="en">LEN</gui_name>
        <description language="en">Constrains the scalable vector register length for all exception levels to (LEN+1)x128 bits. For all purposes other than returning the result of a direct read of ZCR_EL3 then this field behaves as if rounded down to the nearest implemented vector length.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="CPACR_EL1_TTA">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="This control causes EL0 and EL1 System register accesses to all implemented trace registers to be trapped." name="This_control_causes_EL0_and_EL1_System_register_accesses_to_all_implemented_trace_registers_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CPACR_EL1_FPEN">
    <tcf:enumItem description="This control causes any instructions at EL0 or EL1 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, unless they are trapped by CPACR_EL1.ZEN." name="_0" number="0"/>
    <tcf:enumItem description="This control causes any instructions at EL0 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, unless they are trapped by CPACR_EL1.ZEN, but does not cause any instruction at EL1 to be trapped." name="This_control_causes_any_instructions_at_EL0_that_use_the_registers_associated_with_SVE_Advanced_SIMD_and_floating_point_execution_to_be_trapped_unless_they_are_trapped_by_CPACR_EL1" number="1"/>
    <tcf:enumItem description="This control causes any instructions at EL0 or EL1 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, unless they are trapped by CPACR_EL1.ZEN." name="_1" number="2"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="CPACR_EL1_ZEN">
    <tcf:enumItem description="This control causes these instructions executed at EL0 or EL1 to be trapped." name="_0" number="0"/>
    <tcf:enumItem description="This control causes these instructions executed at EL0 to be trapped, but does not cause any instruction in EL1 to be trapped." name="This_control_causes_these_instructions_executed_at_EL0_to_be_trapped_but_does_not_cause_any_instruction_in_EL1_to_be_trapped" number="1"/>
    <tcf:enumItem description="This control causes these instructions executed at EL0 or EL1 to be trapped." name="_1" number="2"/>
    <tcf:enumItem description="This control does not cause any instruction to be trapped." name="This_control_does_not_cause_any_instruction_to_be_trapped" number="3"/>
  </tcf:enumeration>
</register_list>
