
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009744  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e4  08009924  08009924  0000a924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c08  08009c08  0000b05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009c08  08009c08  0000ac08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c10  08009c10  0000b05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c10  08009c10  0000ac10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009c14  08009c14  0000ac14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08009c18  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e8  2000005c  08009c74  0000b05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000844  08009c74  0000b844  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b0a1  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b00  00000000  00000000  0002612d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001640  00000000  00000000  00029c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000112d  00000000  00000000  0002b270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000299bb  00000000  00000000  0002c39d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c4c9  00000000  00000000  00055d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001139e1  00000000  00000000  00072221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00185c02  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006474  00000000  00000000  00185c48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0018c0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800990c 	.word	0x0800990c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	0800990c 	.word	0x0800990c

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__aeabi_d2f>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a84:	bf24      	itt	cs
 8000a86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a8e:	d90d      	bls.n	8000aac <__aeabi_d2f+0x30>
 8000a90:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a9c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aa0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa4:	bf08      	it	eq
 8000aa6:	f020 0001 	biceq.w	r0, r0, #1
 8000aaa:	4770      	bx	lr
 8000aac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ab0:	d121      	bne.n	8000af6 <__aeabi_d2f+0x7a>
 8000ab2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ab6:	bfbc      	itt	lt
 8000ab8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000abc:	4770      	bxlt	lr
 8000abe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ac2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac6:	f1c2 0218 	rsb	r2, r2, #24
 8000aca:	f1c2 0c20 	rsb	ip, r2, #32
 8000ace:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	f040 0001 	orrne.w	r0, r0, #1
 8000adc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae8:	ea40 000c 	orr.w	r0, r0, ip
 8000aec:	fa23 f302 	lsr.w	r3, r3, r2
 8000af0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af4:	e7cc      	b.n	8000a90 <__aeabi_d2f+0x14>
 8000af6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afa:	d107      	bne.n	8000b0c <__aeabi_d2f+0x90>
 8000afc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b00:	bf1e      	ittt	ne
 8000b02:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b06:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b0a:	4770      	bxne	lr
 8000b0c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_uldivmod>:
 8000b1c:	b953      	cbnz	r3, 8000b34 <__aeabi_uldivmod+0x18>
 8000b1e:	b94a      	cbnz	r2, 8000b34 <__aeabi_uldivmod+0x18>
 8000b20:	2900      	cmp	r1, #0
 8000b22:	bf08      	it	eq
 8000b24:	2800      	cmpeq	r0, #0
 8000b26:	bf1c      	itt	ne
 8000b28:	f04f 31ff 	movne.w	r1, #4294967295
 8000b2c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b30:	f000 b988 	b.w	8000e44 <__aeabi_idiv0>
 8000b34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b3c:	f000 f806 	bl	8000b4c <__udivmoddi4>
 8000b40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b48:	b004      	add	sp, #16
 8000b4a:	4770      	bx	lr

08000b4c <__udivmoddi4>:
 8000b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b50:	9d08      	ldr	r5, [sp, #32]
 8000b52:	468e      	mov	lr, r1
 8000b54:	4604      	mov	r4, r0
 8000b56:	4688      	mov	r8, r1
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d14a      	bne.n	8000bf2 <__udivmoddi4+0xa6>
 8000b5c:	428a      	cmp	r2, r1
 8000b5e:	4617      	mov	r7, r2
 8000b60:	d962      	bls.n	8000c28 <__udivmoddi4+0xdc>
 8000b62:	fab2 f682 	clz	r6, r2
 8000b66:	b14e      	cbz	r6, 8000b7c <__udivmoddi4+0x30>
 8000b68:	f1c6 0320 	rsb	r3, r6, #32
 8000b6c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b70:	fa20 f303 	lsr.w	r3, r0, r3
 8000b74:	40b7      	lsls	r7, r6
 8000b76:	ea43 0808 	orr.w	r8, r3, r8
 8000b7a:	40b4      	lsls	r4, r6
 8000b7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b80:	fa1f fc87 	uxth.w	ip, r7
 8000b84:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b88:	0c23      	lsrs	r3, r4, #16
 8000b8a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b8e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b92:	fb01 f20c 	mul.w	r2, r1, ip
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d909      	bls.n	8000bae <__udivmoddi4+0x62>
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ba0:	f080 80ea 	bcs.w	8000d78 <__udivmoddi4+0x22c>
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	f240 80e7 	bls.w	8000d78 <__udivmoddi4+0x22c>
 8000baa:	3902      	subs	r1, #2
 8000bac:	443b      	add	r3, r7
 8000bae:	1a9a      	subs	r2, r3, r2
 8000bb0:	b2a3      	uxth	r3, r4
 8000bb2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bb6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bbe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bc2:	459c      	cmp	ip, r3
 8000bc4:	d909      	bls.n	8000bda <__udivmoddi4+0x8e>
 8000bc6:	18fb      	adds	r3, r7, r3
 8000bc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bcc:	f080 80d6 	bcs.w	8000d7c <__udivmoddi4+0x230>
 8000bd0:	459c      	cmp	ip, r3
 8000bd2:	f240 80d3 	bls.w	8000d7c <__udivmoddi4+0x230>
 8000bd6:	443b      	add	r3, r7
 8000bd8:	3802      	subs	r0, #2
 8000bda:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bde:	eba3 030c 	sub.w	r3, r3, ip
 8000be2:	2100      	movs	r1, #0
 8000be4:	b11d      	cbz	r5, 8000bee <__udivmoddi4+0xa2>
 8000be6:	40f3      	lsrs	r3, r6
 8000be8:	2200      	movs	r2, #0
 8000bea:	e9c5 3200 	strd	r3, r2, [r5]
 8000bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf2:	428b      	cmp	r3, r1
 8000bf4:	d905      	bls.n	8000c02 <__udivmoddi4+0xb6>
 8000bf6:	b10d      	cbz	r5, 8000bfc <__udivmoddi4+0xb0>
 8000bf8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	4608      	mov	r0, r1
 8000c00:	e7f5      	b.n	8000bee <__udivmoddi4+0xa2>
 8000c02:	fab3 f183 	clz	r1, r3
 8000c06:	2900      	cmp	r1, #0
 8000c08:	d146      	bne.n	8000c98 <__udivmoddi4+0x14c>
 8000c0a:	4573      	cmp	r3, lr
 8000c0c:	d302      	bcc.n	8000c14 <__udivmoddi4+0xc8>
 8000c0e:	4282      	cmp	r2, r0
 8000c10:	f200 8105 	bhi.w	8000e1e <__udivmoddi4+0x2d2>
 8000c14:	1a84      	subs	r4, r0, r2
 8000c16:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c1a:	2001      	movs	r0, #1
 8000c1c:	4690      	mov	r8, r2
 8000c1e:	2d00      	cmp	r5, #0
 8000c20:	d0e5      	beq.n	8000bee <__udivmoddi4+0xa2>
 8000c22:	e9c5 4800 	strd	r4, r8, [r5]
 8000c26:	e7e2      	b.n	8000bee <__udivmoddi4+0xa2>
 8000c28:	2a00      	cmp	r2, #0
 8000c2a:	f000 8090 	beq.w	8000d4e <__udivmoddi4+0x202>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	2e00      	cmp	r6, #0
 8000c34:	f040 80a4 	bne.w	8000d80 <__udivmoddi4+0x234>
 8000c38:	1a8a      	subs	r2, r1, r2
 8000c3a:	0c03      	lsrs	r3, r0, #16
 8000c3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c40:	b280      	uxth	r0, r0
 8000c42:	b2bc      	uxth	r4, r7
 8000c44:	2101      	movs	r1, #1
 8000c46:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c4a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c52:	fb04 f20c 	mul.w	r2, r4, ip
 8000c56:	429a      	cmp	r2, r3
 8000c58:	d907      	bls.n	8000c6a <__udivmoddi4+0x11e>
 8000c5a:	18fb      	adds	r3, r7, r3
 8000c5c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c60:	d202      	bcs.n	8000c68 <__udivmoddi4+0x11c>
 8000c62:	429a      	cmp	r2, r3
 8000c64:	f200 80e0 	bhi.w	8000e28 <__udivmoddi4+0x2dc>
 8000c68:	46c4      	mov	ip, r8
 8000c6a:	1a9b      	subs	r3, r3, r2
 8000c6c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c70:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c74:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c78:	fb02 f404 	mul.w	r4, r2, r4
 8000c7c:	429c      	cmp	r4, r3
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0x144>
 8000c80:	18fb      	adds	r3, r7, r3
 8000c82:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c86:	d202      	bcs.n	8000c8e <__udivmoddi4+0x142>
 8000c88:	429c      	cmp	r4, r3
 8000c8a:	f200 80ca 	bhi.w	8000e22 <__udivmoddi4+0x2d6>
 8000c8e:	4602      	mov	r2, r0
 8000c90:	1b1b      	subs	r3, r3, r4
 8000c92:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c96:	e7a5      	b.n	8000be4 <__udivmoddi4+0x98>
 8000c98:	f1c1 0620 	rsb	r6, r1, #32
 8000c9c:	408b      	lsls	r3, r1
 8000c9e:	fa22 f706 	lsr.w	r7, r2, r6
 8000ca2:	431f      	orrs	r7, r3
 8000ca4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ca8:	fa20 f306 	lsr.w	r3, r0, r6
 8000cac:	fa2e fe06 	lsr.w	lr, lr, r6
 8000cb0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cb4:	4323      	orrs	r3, r4
 8000cb6:	fa00 f801 	lsl.w	r8, r0, r1
 8000cba:	fa1f fc87 	uxth.w	ip, r7
 8000cbe:	fbbe f0f9 	udiv	r0, lr, r9
 8000cc2:	0c1c      	lsrs	r4, r3, #16
 8000cc4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000cc8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ccc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cd0:	45a6      	cmp	lr, r4
 8000cd2:	fa02 f201 	lsl.w	r2, r2, r1
 8000cd6:	d909      	bls.n	8000cec <__udivmoddi4+0x1a0>
 8000cd8:	193c      	adds	r4, r7, r4
 8000cda:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cde:	f080 809c 	bcs.w	8000e1a <__udivmoddi4+0x2ce>
 8000ce2:	45a6      	cmp	lr, r4
 8000ce4:	f240 8099 	bls.w	8000e1a <__udivmoddi4+0x2ce>
 8000ce8:	3802      	subs	r0, #2
 8000cea:	443c      	add	r4, r7
 8000cec:	eba4 040e 	sub.w	r4, r4, lr
 8000cf0:	fa1f fe83 	uxth.w	lr, r3
 8000cf4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cf8:	fb09 4413 	mls	r4, r9, r3, r4
 8000cfc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d00:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d04:	45a4      	cmp	ip, r4
 8000d06:	d908      	bls.n	8000d1a <__udivmoddi4+0x1ce>
 8000d08:	193c      	adds	r4, r7, r4
 8000d0a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d0e:	f080 8082 	bcs.w	8000e16 <__udivmoddi4+0x2ca>
 8000d12:	45a4      	cmp	ip, r4
 8000d14:	d97f      	bls.n	8000e16 <__udivmoddi4+0x2ca>
 8000d16:	3b02      	subs	r3, #2
 8000d18:	443c      	add	r4, r7
 8000d1a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d1e:	eba4 040c 	sub.w	r4, r4, ip
 8000d22:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d26:	4564      	cmp	r4, ip
 8000d28:	4673      	mov	r3, lr
 8000d2a:	46e1      	mov	r9, ip
 8000d2c:	d362      	bcc.n	8000df4 <__udivmoddi4+0x2a8>
 8000d2e:	d05f      	beq.n	8000df0 <__udivmoddi4+0x2a4>
 8000d30:	b15d      	cbz	r5, 8000d4a <__udivmoddi4+0x1fe>
 8000d32:	ebb8 0203 	subs.w	r2, r8, r3
 8000d36:	eb64 0409 	sbc.w	r4, r4, r9
 8000d3a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d3e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d42:	431e      	orrs	r6, r3
 8000d44:	40cc      	lsrs	r4, r1
 8000d46:	e9c5 6400 	strd	r6, r4, [r5]
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	e74f      	b.n	8000bee <__udivmoddi4+0xa2>
 8000d4e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d52:	0c01      	lsrs	r1, r0, #16
 8000d54:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d58:	b280      	uxth	r0, r0
 8000d5a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d5e:	463b      	mov	r3, r7
 8000d60:	4638      	mov	r0, r7
 8000d62:	463c      	mov	r4, r7
 8000d64:	46b8      	mov	r8, r7
 8000d66:	46be      	mov	lr, r7
 8000d68:	2620      	movs	r6, #32
 8000d6a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d6e:	eba2 0208 	sub.w	r2, r2, r8
 8000d72:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d76:	e766      	b.n	8000c46 <__udivmoddi4+0xfa>
 8000d78:	4601      	mov	r1, r0
 8000d7a:	e718      	b.n	8000bae <__udivmoddi4+0x62>
 8000d7c:	4610      	mov	r0, r2
 8000d7e:	e72c      	b.n	8000bda <__udivmoddi4+0x8e>
 8000d80:	f1c6 0220 	rsb	r2, r6, #32
 8000d84:	fa2e f302 	lsr.w	r3, lr, r2
 8000d88:	40b7      	lsls	r7, r6
 8000d8a:	40b1      	lsls	r1, r6
 8000d8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d94:	430a      	orrs	r2, r1
 8000d96:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d9a:	b2bc      	uxth	r4, r7
 8000d9c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000da0:	0c11      	lsrs	r1, r2, #16
 8000da2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da6:	fb08 f904 	mul.w	r9, r8, r4
 8000daa:	40b0      	lsls	r0, r6
 8000dac:	4589      	cmp	r9, r1
 8000dae:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000db2:	b280      	uxth	r0, r0
 8000db4:	d93e      	bls.n	8000e34 <__udivmoddi4+0x2e8>
 8000db6:	1879      	adds	r1, r7, r1
 8000db8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000dbc:	d201      	bcs.n	8000dc2 <__udivmoddi4+0x276>
 8000dbe:	4589      	cmp	r9, r1
 8000dc0:	d81f      	bhi.n	8000e02 <__udivmoddi4+0x2b6>
 8000dc2:	eba1 0109 	sub.w	r1, r1, r9
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fb09 f804 	mul.w	r8, r9, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	b292      	uxth	r2, r2
 8000dd4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dd8:	4542      	cmp	r2, r8
 8000dda:	d229      	bcs.n	8000e30 <__udivmoddi4+0x2e4>
 8000ddc:	18ba      	adds	r2, r7, r2
 8000dde:	f109 31ff 	add.w	r1, r9, #4294967295
 8000de2:	d2c4      	bcs.n	8000d6e <__udivmoddi4+0x222>
 8000de4:	4542      	cmp	r2, r8
 8000de6:	d2c2      	bcs.n	8000d6e <__udivmoddi4+0x222>
 8000de8:	f1a9 0102 	sub.w	r1, r9, #2
 8000dec:	443a      	add	r2, r7
 8000dee:	e7be      	b.n	8000d6e <__udivmoddi4+0x222>
 8000df0:	45f0      	cmp	r8, lr
 8000df2:	d29d      	bcs.n	8000d30 <__udivmoddi4+0x1e4>
 8000df4:	ebbe 0302 	subs.w	r3, lr, r2
 8000df8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000dfc:	3801      	subs	r0, #1
 8000dfe:	46e1      	mov	r9, ip
 8000e00:	e796      	b.n	8000d30 <__udivmoddi4+0x1e4>
 8000e02:	eba7 0909 	sub.w	r9, r7, r9
 8000e06:	4449      	add	r1, r9
 8000e08:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e0c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e10:	fb09 f804 	mul.w	r8, r9, r4
 8000e14:	e7db      	b.n	8000dce <__udivmoddi4+0x282>
 8000e16:	4673      	mov	r3, lr
 8000e18:	e77f      	b.n	8000d1a <__udivmoddi4+0x1ce>
 8000e1a:	4650      	mov	r0, sl
 8000e1c:	e766      	b.n	8000cec <__udivmoddi4+0x1a0>
 8000e1e:	4608      	mov	r0, r1
 8000e20:	e6fd      	b.n	8000c1e <__udivmoddi4+0xd2>
 8000e22:	443b      	add	r3, r7
 8000e24:	3a02      	subs	r2, #2
 8000e26:	e733      	b.n	8000c90 <__udivmoddi4+0x144>
 8000e28:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e2c:	443b      	add	r3, r7
 8000e2e:	e71c      	b.n	8000c6a <__udivmoddi4+0x11e>
 8000e30:	4649      	mov	r1, r9
 8000e32:	e79c      	b.n	8000d6e <__udivmoddi4+0x222>
 8000e34:	eba1 0109 	sub.w	r1, r1, r9
 8000e38:	46c4      	mov	ip, r8
 8000e3a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e3e:	fb09 f804 	mul.w	r8, r9, r4
 8000e42:	e7c4      	b.n	8000dce <__udivmoddi4+0x282>

08000e44 <__aeabi_idiv0>:
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop

08000e48 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b08c      	sub	sp, #48	@ 0x30
 8000e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000e4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	2220      	movs	r2, #32
 8000e5e:	2100      	movs	r1, #0
 8000e60:	4618      	mov	r0, r3
 8000e62:	f008 f8d5 	bl	8009010 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e66:	4b32      	ldr	r3, [pc, #200]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000e68:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000e6c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e6e:	4b30      	ldr	r3, [pc, #192]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000e70:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000e74:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e76:	4b2e      	ldr	r3, [pc, #184]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e7c:	4b2c      	ldr	r3, [pc, #176]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000e82:	4b2b      	ldr	r3, [pc, #172]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e88:	4b29      	ldr	r3, [pc, #164]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e8e:	4b28      	ldr	r3, [pc, #160]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000e90:	2204      	movs	r2, #4
 8000e92:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e94:	4b26      	ldr	r3, [pc, #152]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e9a:	4b25      	ldr	r3, [pc, #148]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000ea0:	4b23      	ldr	r3, [pc, #140]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ea6:	4b22      	ldr	r3, [pc, #136]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000eae:	4b20      	ldr	r3, [pc, #128]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000eb4:	4b1e      	ldr	r3, [pc, #120]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000eba:	4b1d      	ldr	r3, [pc, #116]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000ec8:	4b19      	ldr	r3, [pc, #100]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ed0:	4817      	ldr	r0, [pc, #92]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000ed2:	f001 fd7b 	bl	80029cc <HAL_ADC_Init>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000edc:	f000 fb02 	bl	80014e4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ee4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4811      	ldr	r0, [pc, #68]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000eec:	f002 fb90 	bl	8003610 <HAL_ADCEx_MultiModeConfigChannel>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000ef6:	f000 faf5 	bl	80014e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000efa:	4b0e      	ldr	r3, [pc, #56]	@ (8000f34 <MX_ADC1_Init+0xec>)
 8000efc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000efe:	2306      	movs	r3, #6
 8000f00:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f02:	2300      	movs	r3, #0
 8000f04:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f06:	237f      	movs	r3, #127	@ 0x7f
 8000f08:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f0a:	2304      	movs	r3, #4
 8000f0c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f12:	1d3b      	adds	r3, r7, #4
 8000f14:	4619      	mov	r1, r3
 8000f16:	4806      	ldr	r0, [pc, #24]	@ (8000f30 <MX_ADC1_Init+0xe8>)
 8000f18:	f001 ff14 	bl	8002d44 <HAL_ADC_ConfigChannel>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000f22:	f000 fadf 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f26:	bf00      	nop
 8000f28:	3730      	adds	r7, #48	@ 0x30
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	20000078 	.word	0x20000078
 8000f34:	21800100 	.word	0x21800100

08000f38 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b088      	sub	sp, #32
 8000f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f3e:	463b      	mov	r3, r7
 8000f40:	2220      	movs	r2, #32
 8000f42:	2100      	movs	r1, #0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f008 f863 	bl	8009010 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000f4a:	4b2b      	ldr	r3, [pc, #172]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000f4c:	4a2b      	ldr	r2, [pc, #172]	@ (8000ffc <MX_ADC2_Init+0xc4>)
 8000f4e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f50:	4b29      	ldr	r3, [pc, #164]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000f52:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000f56:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000f58:	4b27      	ldr	r3, [pc, #156]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f5e:	4b26      	ldr	r3, [pc, #152]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000f64:	4b24      	ldr	r3, [pc, #144]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f6a:	4b23      	ldr	r3, [pc, #140]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f70:	4b21      	ldr	r3, [pc, #132]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000f72:	2204      	movs	r2, #4
 8000f74:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000f76:	4b20      	ldr	r3, [pc, #128]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000f7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000f82:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000f84:	2201      	movs	r2, #1
 8000f86:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000f88:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f90:	4b19      	ldr	r3, [pc, #100]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f96:	4b18      	ldr	r3, [pc, #96]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000f9c:	4b16      	ldr	r3, [pc, #88]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000fa4:	4b14      	ldr	r3, [pc, #80]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000faa:	4b13      	ldr	r3, [pc, #76]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000fb2:	4811      	ldr	r0, [pc, #68]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000fb4:	f001 fd0a 	bl	80029cc <HAL_ADC_Init>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000fbe:	f000 fa91 	bl	80014e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000fc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001000 <MX_ADC2_Init+0xc8>)
 8000fc4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fc6:	2306      	movs	r3, #6
 8000fc8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fce:	237f      	movs	r3, #127	@ 0x7f
 8000fd0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fd2:	2304      	movs	r3, #4
 8000fd4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000fda:	463b      	mov	r3, r7
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4806      	ldr	r0, [pc, #24]	@ (8000ff8 <MX_ADC2_Init+0xc0>)
 8000fe0:	f001 feb0 	bl	8002d44 <HAL_ADC_ConfigChannel>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000fea:	f000 fa7b 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000fee:	bf00      	nop
 8000ff0:	3720      	adds	r7, #32
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	200000e4 	.word	0x200000e4
 8000ffc:	50000100 	.word	0x50000100
 8001000:	19200040 	.word	0x19200040

08001004 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b0a4      	sub	sp, #144	@ 0x90
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
 800101a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800101c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001020:	2254      	movs	r2, #84	@ 0x54
 8001022:	2100      	movs	r1, #0
 8001024:	4618      	mov	r0, r3
 8001026:	f007 fff3 	bl	8009010 <memset>
  if(adcHandle->Instance==ADC1)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001032:	d174      	bne.n	800111e <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001034:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001038:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800103a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800103e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001040:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001044:	4618      	mov	r0, r3
 8001046:	f003 fd77 	bl	8004b38 <HAL_RCCEx_PeriphCLKConfig>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001050:	f000 fa48 	bl	80014e4 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001054:	4b63      	ldr	r3, [pc, #396]	@ (80011e4 <HAL_ADC_MspInit+0x1e0>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	3301      	adds	r3, #1
 800105a:	4a62      	ldr	r2, [pc, #392]	@ (80011e4 <HAL_ADC_MspInit+0x1e0>)
 800105c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800105e:	4b61      	ldr	r3, [pc, #388]	@ (80011e4 <HAL_ADC_MspInit+0x1e0>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2b01      	cmp	r3, #1
 8001064:	d10b      	bne.n	800107e <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001066:	4b60      	ldr	r3, [pc, #384]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 8001068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800106a:	4a5f      	ldr	r2, [pc, #380]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 800106c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001070:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001072:	4b5d      	ldr	r3, [pc, #372]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 8001074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001076:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800107a:	627b      	str	r3, [r7, #36]	@ 0x24
 800107c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800107e:	4b5a      	ldr	r3, [pc, #360]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 8001080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001082:	4a59      	ldr	r2, [pc, #356]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 8001084:	f043 0304 	orr.w	r3, r3, #4
 8001088:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800108a:	4b57      	ldr	r3, [pc, #348]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 800108c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108e:	f003 0304 	and.w	r3, r3, #4
 8001092:	623b      	str	r3, [r7, #32]
 8001094:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001096:	4b54      	ldr	r3, [pc, #336]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 8001098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800109a:	4a53      	ldr	r2, [pc, #332]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010a2:	4b51      	ldr	r3, [pc, #324]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 80010a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	61fb      	str	r3, [r7, #28]
 80010ac:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ae:	4b4e      	ldr	r3, [pc, #312]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 80010b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b2:	4a4d      	ldr	r2, [pc, #308]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 80010b4:	f043 0302 	orr.w	r3, r3, #2
 80010b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ba:	4b4b      	ldr	r3, [pc, #300]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 80010bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010be:	f003 0302 	and.w	r3, r3, #2
 80010c2:	61bb      	str	r3, [r7, #24]
 80010c4:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 80010c6:	2304      	movs	r3, #4
 80010c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ca:	2303      	movs	r3, #3
 80010cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 80010d6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80010da:	4619      	mov	r1, r3
 80010dc:	4843      	ldr	r0, [pc, #268]	@ (80011ec <HAL_ADC_MspInit+0x1e8>)
 80010de:	f002 fd3f 	bl	8003b60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 80010e2:	2302      	movs	r3, #2
 80010e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010e6:	2303      	movs	r3, #3
 80010e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 80010f2:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80010f6:	4619      	mov	r1, r3
 80010f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010fc:	f002 fd30 	bl	8003b60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001100:	2303      	movs	r3, #3
 8001102:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001104:	2303      	movs	r3, #3
 8001106:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110a:	2300      	movs	r3, #0
 800110c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001110:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001114:	4619      	mov	r1, r3
 8001116:	4836      	ldr	r0, [pc, #216]	@ (80011f0 <HAL_ADC_MspInit+0x1ec>)
 8001118:	f002 fd22 	bl	8003b60 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800111c:	e05e      	b.n	80011dc <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a34      	ldr	r2, [pc, #208]	@ (80011f4 <HAL_ADC_MspInit+0x1f0>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d159      	bne.n	80011dc <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001128:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800112c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800112e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001132:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001134:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001138:	4618      	mov	r0, r3
 800113a:	f003 fcfd 	bl	8004b38 <HAL_RCCEx_PeriphCLKConfig>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <HAL_ADC_MspInit+0x144>
      Error_Handler();
 8001144:	f000 f9ce 	bl	80014e4 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001148:	4b26      	ldr	r3, [pc, #152]	@ (80011e4 <HAL_ADC_MspInit+0x1e0>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	3301      	adds	r3, #1
 800114e:	4a25      	ldr	r2, [pc, #148]	@ (80011e4 <HAL_ADC_MspInit+0x1e0>)
 8001150:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001152:	4b24      	ldr	r3, [pc, #144]	@ (80011e4 <HAL_ADC_MspInit+0x1e0>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d10b      	bne.n	8001172 <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800115a:	4b23      	ldr	r3, [pc, #140]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 800115c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115e:	4a22      	ldr	r2, [pc, #136]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 8001160:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001164:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001166:	4b20      	ldr	r3, [pc, #128]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 8001168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800116a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800116e:	617b      	str	r3, [r7, #20]
 8001170:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001172:	4b1d      	ldr	r3, [pc, #116]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 8001174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001176:	4a1c      	ldr	r2, [pc, #112]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 8001178:	f043 0304 	orr.w	r3, r3, #4
 800117c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800117e:	4b1a      	ldr	r3, [pc, #104]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 8001180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001182:	f003 0304 	and.w	r3, r3, #4
 8001186:	613b      	str	r3, [r7, #16]
 8001188:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118a:	4b17      	ldr	r3, [pc, #92]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 800118c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118e:	4a16      	ldr	r2, [pc, #88]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001196:	4b14      	ldr	r3, [pc, #80]	@ (80011e8 <HAL_ADC_MspInit+0x1e4>)
 8001198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 80011a2:	230b      	movs	r3, #11
 80011a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011a6:	2303      	movs	r3, #3
 80011a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011b2:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80011b6:	4619      	mov	r1, r3
 80011b8:	480c      	ldr	r0, [pc, #48]	@ (80011ec <HAL_ADC_MspInit+0x1e8>)
 80011ba:	f002 fcd1 	bl	8003b60 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 80011be:	2301      	movs	r3, #1
 80011c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011c2:	2303      	movs	r3, #3
 80011c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 80011ce:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80011d2:	4619      	mov	r1, r3
 80011d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011d8:	f002 fcc2 	bl	8003b60 <HAL_GPIO_Init>
}
 80011dc:	bf00      	nop
 80011de:	3790      	adds	r7, #144	@ 0x90
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	20000150 	.word	0x20000150
 80011e8:	40021000 	.word	0x40021000
 80011ec:	48000800 	.word	0x48000800
 80011f0:	48000400 	.word	0x48000400
 80011f4:	50000100 	.word	0x50000100

080011f8 <init_device>:

#include "user_interface/shell.h"

static char shell_uart2_received_char;

void init_device(void){
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
// Initialisation user interface
	// SHELL
	hshell1.drv.transmit = shell_uart2_transmit;
 80011fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001228 <init_device+0x30>)
 80011fe:	4a0b      	ldr	r2, [pc, #44]	@ (800122c <init_device+0x34>)
 8001200:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 8001204:	4b08      	ldr	r3, [pc, #32]	@ (8001228 <init_device+0x30>)
 8001206:	4a0a      	ldr	r2, [pc, #40]	@ (8001230 <init_device+0x38>)
 8001208:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 800120c:	4806      	ldr	r0, [pc, #24]	@ (8001228 <init_device+0x30>)
 800120e:	f001 f827 	bl	8002260 <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8001212:	2201      	movs	r2, #1
 8001214:	4907      	ldr	r1, [pc, #28]	@ (8001234 <init_device+0x3c>)
 8001216:	4808      	ldr	r0, [pc, #32]	@ (8001238 <init_device+0x40>)
 8001218:	f005 fdd0 	bl	8006dbc <HAL_UART_Receive_IT>

	// LED
	led_init();
 800121c:	f000 fe54 	bl	8001ec8 <led_init>
	// BUTTON
//	button_init();
//
// Initialisation motor control
	// MOTOR
	motor_init();
 8001220:	f000 fdf2 	bl	8001e08 <motor_init>
// Initialisation data acquistion
	// ANALOG INPUT
//	input_analog_init();
	// ENCODER INPUT
//	input_encoder_init();
}
 8001224:	bf00      	nop
 8001226:	bd80      	pop	{r7, pc}
 8001228:	20000368 	.word	0x20000368
 800122c:	0800123d 	.word	0x0800123d
 8001230:	08001269 	.word	0x08001269
 8001234:	20000154 	.word	0x20000154
 8001238:	20000240 	.word	0x20000240

0800123c <shell_uart2_transmit>:

uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
 8001244:	460b      	mov	r3, r1
 8001246:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 8001248:	887a      	ldrh	r2, [r7, #2]
 800124a:	f04f 33ff 	mov.w	r3, #4294967295
 800124e:	6879      	ldr	r1, [r7, #4]
 8001250:	4804      	ldr	r0, [pc, #16]	@ (8001264 <shell_uart2_transmit+0x28>)
 8001252:	f005 fd24 	bl	8006c9e <HAL_UART_Transmit>
	return size;
 8001256:	887b      	ldrh	r3, [r7, #2]
 8001258:	b2db      	uxtb	r3, r3
}
 800125a:	4618      	mov	r0, r3
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	20000240 	.word	0x20000240

08001268 <shell_uart2_receive>:

uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	460b      	mov	r3, r1
 8001272:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 8001274:	4b05      	ldr	r3, [pc, #20]	@ (800128c <shell_uart2_receive+0x24>)
 8001276:	781a      	ldrb	r2, [r3, #0]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	701a      	strb	r2, [r3, #0]
	return 1;
 800127c:	2301      	movs	r3, #1
}
 800127e:	4618      	mov	r0, r3
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	20000154 	.word	0x20000154

08001290 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a07      	ldr	r2, [pc, #28]	@ (80012bc <HAL_UART_RxCpltCallback+0x2c>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d107      	bne.n	80012b2 <HAL_UART_RxCpltCallback+0x22>
		//		HAL_UART_Transmit(&huart2, (uint8_t *)&shell_uart2_received_char, 1, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 80012a2:	2201      	movs	r2, #1
 80012a4:	4906      	ldr	r1, [pc, #24]	@ (80012c0 <HAL_UART_RxCpltCallback+0x30>)
 80012a6:	4807      	ldr	r0, [pc, #28]	@ (80012c4 <HAL_UART_RxCpltCallback+0x34>)
 80012a8:	f005 fd88 	bl	8006dbc <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 80012ac:	4806      	ldr	r0, [pc, #24]	@ (80012c8 <HAL_UART_RxCpltCallback+0x38>)
 80012ae:	f001 f8d3 	bl	8002458 <shell_run>
	}
}
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40004400 	.word	0x40004400
 80012c0:	20000154 	.word	0x20000154
 80012c4:	20000240 	.word	0x20000240
 80012c8:	20000368 	.word	0x20000368

080012cc <loop>:

void loop(){
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0

}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
	...

080012dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b08a      	sub	sp, #40	@ 0x28
 80012e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e2:	f107 0314 	add.w	r3, r7, #20
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	60da      	str	r2, [r3, #12]
 80012f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012f2:	4b3f      	ldr	r3, [pc, #252]	@ (80013f0 <MX_GPIO_Init+0x114>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f6:	4a3e      	ldr	r2, [pc, #248]	@ (80013f0 <MX_GPIO_Init+0x114>)
 80012f8:	f043 0304 	orr.w	r3, r3, #4
 80012fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012fe:	4b3c      	ldr	r3, [pc, #240]	@ (80013f0 <MX_GPIO_Init+0x114>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	f003 0304 	and.w	r3, r3, #4
 8001306:	613b      	str	r3, [r7, #16]
 8001308:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800130a:	4b39      	ldr	r3, [pc, #228]	@ (80013f0 <MX_GPIO_Init+0x114>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130e:	4a38      	ldr	r2, [pc, #224]	@ (80013f0 <MX_GPIO_Init+0x114>)
 8001310:	f043 0320 	orr.w	r3, r3, #32
 8001314:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001316:	4b36      	ldr	r3, [pc, #216]	@ (80013f0 <MX_GPIO_Init+0x114>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131a:	f003 0320 	and.w	r3, r3, #32
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001322:	4b33      	ldr	r3, [pc, #204]	@ (80013f0 <MX_GPIO_Init+0x114>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001326:	4a32      	ldr	r2, [pc, #200]	@ (80013f0 <MX_GPIO_Init+0x114>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800132e:	4b30      	ldr	r3, [pc, #192]	@ (80013f0 <MX_GPIO_Init+0x114>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	60bb      	str	r3, [r7, #8]
 8001338:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800133a:	4b2d      	ldr	r3, [pc, #180]	@ (80013f0 <MX_GPIO_Init+0x114>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133e:	4a2c      	ldr	r2, [pc, #176]	@ (80013f0 <MX_GPIO_Init+0x114>)
 8001340:	f043 0302 	orr.w	r3, r3, #2
 8001344:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001346:	4b2a      	ldr	r3, [pc, #168]	@ (80013f0 <MX_GPIO_Init+0x114>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001352:	4b27      	ldr	r3, [pc, #156]	@ (80013f0 <MX_GPIO_Init+0x114>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001356:	4a26      	ldr	r2, [pc, #152]	@ (80013f0 <MX_GPIO_Init+0x114>)
 8001358:	f043 0308 	orr.w	r3, r3, #8
 800135c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135e:	4b24      	ldr	r3, [pc, #144]	@ (80013f0 <MX_GPIO_Init+0x114>)
 8001360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001362:	f003 0308 	and.w	r3, r3, #8
 8001366:	603b      	str	r3, [r7, #0]
 8001368:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 800136a:	2200      	movs	r2, #0
 800136c:	2120      	movs	r1, #32
 800136e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001372:	f002 fd77 	bl	8003e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8001376:	2200      	movs	r2, #0
 8001378:	2104      	movs	r1, #4
 800137a:	481e      	ldr	r0, [pc, #120]	@ (80013f4 <MX_GPIO_Init+0x118>)
 800137c:	f002 fd72 	bl	8003e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8001380:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001384:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001386:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800138a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	4619      	mov	r1, r3
 8001396:	4818      	ldr	r0, [pc, #96]	@ (80013f8 <MX_GPIO_Init+0x11c>)
 8001398:	f002 fbe2 	bl	8003b60 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 800139c:	2320      	movs	r3, #32
 800139e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a0:	2301      	movs	r3, #1
 80013a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a8:	2300      	movs	r3, #0
 80013aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 80013ac:	f107 0314 	add.w	r3, r7, #20
 80013b0:	4619      	mov	r1, r3
 80013b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013b6:	f002 fbd3 	bl	8003b60 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 80013ba:	2304      	movs	r3, #4
 80013bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013be:	2301      	movs	r3, #1
 80013c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c6:	2300      	movs	r3, #0
 80013c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 80013ca:	f107 0314 	add.w	r3, r7, #20
 80013ce:	4619      	mov	r1, r3
 80013d0:	4808      	ldr	r0, [pc, #32]	@ (80013f4 <MX_GPIO_Init+0x118>)
 80013d2:	f002 fbc5 	bl	8003b60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2100      	movs	r1, #0
 80013da:	2028      	movs	r0, #40	@ 0x28
 80013dc:	f002 fad8 	bl	8003990 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013e0:	2028      	movs	r0, #40	@ 0x28
 80013e2:	f002 faef 	bl	80039c4 <HAL_NVIC_EnableIRQ>

}
 80013e6:	bf00      	nop
 80013e8:	3728      	adds	r7, #40	@ 0x28
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40021000 	.word	0x40021000
 80013f4:	48000c00 	.word	0x48000c00
 80013f8:	48000800 	.word	0x48000800

080013fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001400:	f001 f8d7 	bl	80025b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001404:	f000 f813 	bl	800142e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001408:	f7ff ff68 	bl	80012dc <MX_GPIO_Init>
  MX_ADC2_Init();
 800140c:	f7ff fd94 	bl	8000f38 <MX_ADC2_Init>
  MX_ADC1_Init();
 8001410:	f7ff fd1a 	bl	8000e48 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001414:	f000 f990 	bl	8001738 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001418:	f000 fa56 	bl	80018c8 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 800141c:	f000 fb8a 	bl	8001b34 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001420:	f000 fbd4 	bl	8001bcc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	init_device();
 8001424:	f7ff fee8 	bl	80011f8 <init_device>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		loop();
 8001428:	f7ff ff50 	bl	80012cc <loop>
 800142c:	e7fc      	b.n	8001428 <main+0x2c>

0800142e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800142e:	b580      	push	{r7, lr}
 8001430:	b094      	sub	sp, #80	@ 0x50
 8001432:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001434:	f107 0318 	add.w	r3, r7, #24
 8001438:	2238      	movs	r2, #56	@ 0x38
 800143a:	2100      	movs	r1, #0
 800143c:	4618      	mov	r0, r3
 800143e:	f007 fde7 	bl	8009010 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001450:	2000      	movs	r0, #0
 8001452:	f002 fd5d 	bl	8003f10 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001456:	2301      	movs	r3, #1
 8001458:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800145a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800145e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001460:	2302      	movs	r3, #2
 8001462:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001464:	2303      	movs	r3, #3
 8001466:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001468:	2306      	movs	r3, #6
 800146a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800146c:	2355      	movs	r3, #85	@ 0x55
 800146e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001470:	2302      	movs	r3, #2
 8001472:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001474:	2302      	movs	r3, #2
 8001476:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001478:	2302      	movs	r3, #2
 800147a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800147c:	f107 0318 	add.w	r3, r7, #24
 8001480:	4618      	mov	r0, r3
 8001482:	f002 fdf9 	bl	8004078 <HAL_RCC_OscConfig>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <SystemClock_Config+0x62>
  {
    Error_Handler();
 800148c:	f000 f82a 	bl	80014e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001490:	230f      	movs	r3, #15
 8001492:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001494:	2303      	movs	r3, #3
 8001496:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001498:	2300      	movs	r3, #0
 800149a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800149c:	2300      	movs	r3, #0
 800149e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014a0:	2300      	movs	r3, #0
 80014a2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014a4:	1d3b      	adds	r3, r7, #4
 80014a6:	2104      	movs	r1, #4
 80014a8:	4618      	mov	r0, r3
 80014aa:	f003 f8f7 	bl	800469c <HAL_RCC_ClockConfig>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80014b4:	f000 f816 	bl	80014e4 <Error_Handler>
  }
}
 80014b8:	bf00      	nop
 80014ba:	3750      	adds	r7, #80	@ 0x50
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a04      	ldr	r2, [pc, #16]	@ (80014e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d101      	bne.n	80014d6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80014d2:	f001 f887 	bl	80025e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40001000 	.word	0x40001000

080014e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014e8:	b672      	cpsid	i
}
 80014ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80014ec:	bf00      	nop
 80014ee:	e7fd      	b.n	80014ec <Error_Handler+0x8>

080014f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001534 <HAL_MspInit+0x44>)
 80014f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014fa:	4a0e      	ldr	r2, [pc, #56]	@ (8001534 <HAL_MspInit+0x44>)
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	6613      	str	r3, [r2, #96]	@ 0x60
 8001502:	4b0c      	ldr	r3, [pc, #48]	@ (8001534 <HAL_MspInit+0x44>)
 8001504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800150e:	4b09      	ldr	r3, [pc, #36]	@ (8001534 <HAL_MspInit+0x44>)
 8001510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001512:	4a08      	ldr	r2, [pc, #32]	@ (8001534 <HAL_MspInit+0x44>)
 8001514:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001518:	6593      	str	r3, [r2, #88]	@ 0x58
 800151a:	4b06      	ldr	r3, [pc, #24]	@ (8001534 <HAL_MspInit+0x44>)
 800151c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800151e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001522:	603b      	str	r3, [r7, #0]
 8001524:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001526:	f002 fd97 	bl	8004058 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800152a:	bf00      	nop
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40021000 	.word	0x40021000

08001538 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08c      	sub	sp, #48	@ 0x30
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001548:	4b2c      	ldr	r3, [pc, #176]	@ (80015fc <HAL_InitTick+0xc4>)
 800154a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800154c:	4a2b      	ldr	r2, [pc, #172]	@ (80015fc <HAL_InitTick+0xc4>)
 800154e:	f043 0310 	orr.w	r3, r3, #16
 8001552:	6593      	str	r3, [r2, #88]	@ 0x58
 8001554:	4b29      	ldr	r3, [pc, #164]	@ (80015fc <HAL_InitTick+0xc4>)
 8001556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001558:	f003 0310 	and.w	r3, r3, #16
 800155c:	60bb      	str	r3, [r7, #8]
 800155e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001560:	f107 020c 	add.w	r2, r7, #12
 8001564:	f107 0310 	add.w	r3, r7, #16
 8001568:	4611      	mov	r1, r2
 800156a:	4618      	mov	r0, r3
 800156c:	f003 fa6c 	bl	8004a48 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001570:	f003 fa3e 	bl	80049f0 <HAL_RCC_GetPCLK1Freq>
 8001574:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001578:	4a21      	ldr	r2, [pc, #132]	@ (8001600 <HAL_InitTick+0xc8>)
 800157a:	fba2 2303 	umull	r2, r3, r2, r3
 800157e:	0c9b      	lsrs	r3, r3, #18
 8001580:	3b01      	subs	r3, #1
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001584:	4b1f      	ldr	r3, [pc, #124]	@ (8001604 <HAL_InitTick+0xcc>)
 8001586:	4a20      	ldr	r2, [pc, #128]	@ (8001608 <HAL_InitTick+0xd0>)
 8001588:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800158a:	4b1e      	ldr	r3, [pc, #120]	@ (8001604 <HAL_InitTick+0xcc>)
 800158c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001590:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001592:	4a1c      	ldr	r2, [pc, #112]	@ (8001604 <HAL_InitTick+0xcc>)
 8001594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001596:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001598:	4b1a      	ldr	r3, [pc, #104]	@ (8001604 <HAL_InitTick+0xcc>)
 800159a:	2200      	movs	r2, #0
 800159c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800159e:	4b19      	ldr	r3, [pc, #100]	@ (8001604 <HAL_InitTick+0xcc>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 80015a4:	4817      	ldr	r0, [pc, #92]	@ (8001604 <HAL_InitTick+0xcc>)
 80015a6:	f003 fd15 	bl	8004fd4 <HAL_TIM_Base_Init>
 80015aa:	4603      	mov	r3, r0
 80015ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80015b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d11b      	bne.n	80015f0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80015b8:	4812      	ldr	r0, [pc, #72]	@ (8001604 <HAL_InitTick+0xcc>)
 80015ba:	f003 fd63 	bl	8005084 <HAL_TIM_Base_Start_IT>
 80015be:	4603      	mov	r3, r0
 80015c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80015c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d111      	bne.n	80015f0 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015cc:	2036      	movs	r0, #54	@ 0x36
 80015ce:	f002 f9f9 	bl	80039c4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b0f      	cmp	r3, #15
 80015d6:	d808      	bhi.n	80015ea <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80015d8:	2200      	movs	r2, #0
 80015da:	6879      	ldr	r1, [r7, #4]
 80015dc:	2036      	movs	r0, #54	@ 0x36
 80015de:	f002 f9d7 	bl	8003990 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015e2:	4a0a      	ldr	r2, [pc, #40]	@ (800160c <HAL_InitTick+0xd4>)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6013      	str	r3, [r2, #0]
 80015e8:	e002      	b.n	80015f0 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80015f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3730      	adds	r7, #48	@ 0x30
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40021000 	.word	0x40021000
 8001600:	431bde83 	.word	0x431bde83
 8001604:	20000158 	.word	0x20000158
 8001608:	40001000 	.word	0x40001000
 800160c:	20000004 	.word	0x20000004

08001610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001614:	bf00      	nop
 8001616:	e7fd      	b.n	8001614 <NMI_Handler+0x4>

08001618 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800161c:	bf00      	nop
 800161e:	e7fd      	b.n	800161c <HardFault_Handler+0x4>

08001620 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001624:	bf00      	nop
 8001626:	e7fd      	b.n	8001624 <MemManage_Handler+0x4>

08001628 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800162c:	bf00      	nop
 800162e:	e7fd      	b.n	800162c <BusFault_Handler+0x4>

08001630 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001634:	bf00      	nop
 8001636:	e7fd      	b.n	8001634 <UsageFault_Handler+0x4>

08001638 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001646:	b480      	push	{r7}
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001662:	b480      	push	{r7}
 8001664:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001666:	bf00      	nop
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001674:	4802      	ldr	r0, [pc, #8]	@ (8001680 <USART2_IRQHandler+0x10>)
 8001676:	f005 fbed 	bl	8006e54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20000240 	.word	0x20000240

08001684 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8001688:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800168c:	f002 fc1c 	bl	8003ec8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}

08001694 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001698:	4802      	ldr	r0, [pc, #8]	@ (80016a4 <TIM6_DAC_IRQHandler+0x10>)
 800169a:	f003 fedf 	bl	800545c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	20000158 	.word	0x20000158

080016a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016b0:	4a14      	ldr	r2, [pc, #80]	@ (8001704 <_sbrk+0x5c>)
 80016b2:	4b15      	ldr	r3, [pc, #84]	@ (8001708 <_sbrk+0x60>)
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016bc:	4b13      	ldr	r3, [pc, #76]	@ (800170c <_sbrk+0x64>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d102      	bne.n	80016ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016c4:	4b11      	ldr	r3, [pc, #68]	@ (800170c <_sbrk+0x64>)
 80016c6:	4a12      	ldr	r2, [pc, #72]	@ (8001710 <_sbrk+0x68>)
 80016c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ca:	4b10      	ldr	r3, [pc, #64]	@ (800170c <_sbrk+0x64>)
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4413      	add	r3, r2
 80016d2:	693a      	ldr	r2, [r7, #16]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d207      	bcs.n	80016e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016d8:	f007 fca2 	bl	8009020 <__errno>
 80016dc:	4603      	mov	r3, r0
 80016de:	220c      	movs	r2, #12
 80016e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016e2:	f04f 33ff 	mov.w	r3, #4294967295
 80016e6:	e009      	b.n	80016fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016e8:	4b08      	ldr	r3, [pc, #32]	@ (800170c <_sbrk+0x64>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ee:	4b07      	ldr	r3, [pc, #28]	@ (800170c <_sbrk+0x64>)
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4413      	add	r3, r2
 80016f6:	4a05      	ldr	r2, [pc, #20]	@ (800170c <_sbrk+0x64>)
 80016f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016fa:	68fb      	ldr	r3, [r7, #12]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3718      	adds	r7, #24
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20020000 	.word	0x20020000
 8001708:	00000400 	.word	0x00000400
 800170c:	200001a4 	.word	0x200001a4
 8001710:	20000848 	.word	0x20000848

08001714 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001718:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <SystemInit+0x20>)
 800171a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800171e:	4a05      	ldr	r2, [pc, #20]	@ (8001734 <SystemInit+0x20>)
 8001720:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001724:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b09c      	sub	sp, #112	@ 0x70
 800173c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800173e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]
 800174a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800174c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001758:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
 8001762:	609a      	str	r2, [r3, #8]
 8001764:	60da      	str	r2, [r3, #12]
 8001766:	611a      	str	r2, [r3, #16]
 8001768:	615a      	str	r2, [r3, #20]
 800176a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	2234      	movs	r2, #52	@ 0x34
 8001770:	2100      	movs	r1, #0
 8001772:	4618      	mov	r0, r3
 8001774:	f007 fc4c 	bl	8009010 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001778:	4b51      	ldr	r3, [pc, #324]	@ (80018c0 <MX_TIM1_Init+0x188>)
 800177a:	4a52      	ldr	r2, [pc, #328]	@ (80018c4 <MX_TIM1_Init+0x18c>)
 800177c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800177e:	4b50      	ldr	r3, [pc, #320]	@ (80018c0 <MX_TIM1_Init+0x188>)
 8001780:	2200      	movs	r2, #0
 8001782:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001784:	4b4e      	ldr	r3, [pc, #312]	@ (80018c0 <MX_TIM1_Init+0x188>)
 8001786:	2220      	movs	r2, #32
 8001788:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8499;
 800178a:	4b4d      	ldr	r3, [pc, #308]	@ (80018c0 <MX_TIM1_Init+0x188>)
 800178c:	f242 1233 	movw	r2, #8499	@ 0x2133
 8001790:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001792:	4b4b      	ldr	r3, [pc, #300]	@ (80018c0 <MX_TIM1_Init+0x188>)
 8001794:	2200      	movs	r2, #0
 8001796:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001798:	4b49      	ldr	r3, [pc, #292]	@ (80018c0 <MX_TIM1_Init+0x188>)
 800179a:	2200      	movs	r2, #0
 800179c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800179e:	4b48      	ldr	r3, [pc, #288]	@ (80018c0 <MX_TIM1_Init+0x188>)
 80017a0:	2280      	movs	r2, #128	@ 0x80
 80017a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80017a4:	4846      	ldr	r0, [pc, #280]	@ (80018c0 <MX_TIM1_Init+0x188>)
 80017a6:	f003 fc15 	bl	8004fd4 <HAL_TIM_Base_Init>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80017b0:	f7ff fe98 	bl	80014e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017b8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80017ba:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80017be:	4619      	mov	r1, r3
 80017c0:	483f      	ldr	r0, [pc, #252]	@ (80018c0 <MX_TIM1_Init+0x188>)
 80017c2:	f004 f8af 	bl	8005924 <HAL_TIM_ConfigClockSource>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80017cc:	f7ff fe8a 	bl	80014e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80017d0:	483b      	ldr	r0, [pc, #236]	@ (80018c0 <MX_TIM1_Init+0x188>)
 80017d2:	f003 fccf 	bl	8005174 <HAL_TIM_PWM_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80017dc:	f7ff fe82 	bl	80014e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017e0:	2300      	movs	r3, #0
 80017e2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80017e4:	2300      	movs	r3, #0
 80017e6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017e8:	2300      	movs	r3, #0
 80017ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017ec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017f0:	4619      	mov	r1, r3
 80017f2:	4833      	ldr	r0, [pc, #204]	@ (80018c0 <MX_TIM1_Init+0x188>)
 80017f4:	f005 f858 	bl	80068a8 <HAL_TIMEx_MasterConfigSynchronization>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80017fe:	f7ff fe71 	bl	80014e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001802:	2360      	movs	r3, #96	@ 0x60
 8001804:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001806:	2300      	movs	r3, #0
 8001808:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800180a:	2300      	movs	r3, #0
 800180c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800180e:	2300      	movs	r3, #0
 8001810:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001812:	2300      	movs	r3, #0
 8001814:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001816:	2300      	movs	r3, #0
 8001818:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800181a:	2300      	movs	r3, #0
 800181c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800181e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001822:	2200      	movs	r2, #0
 8001824:	4619      	mov	r1, r3
 8001826:	4826      	ldr	r0, [pc, #152]	@ (80018c0 <MX_TIM1_Init+0x188>)
 8001828:	f003 ff68 	bl	80056fc <HAL_TIM_PWM_ConfigChannel>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001832:	f7ff fe57 	bl	80014e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001836:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800183a:	2204      	movs	r2, #4
 800183c:	4619      	mov	r1, r3
 800183e:	4820      	ldr	r0, [pc, #128]	@ (80018c0 <MX_TIM1_Init+0x188>)
 8001840:	f003 ff5c 	bl	80056fc <HAL_TIM_PWM_ConfigChannel>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800184a:	f7ff fe4b 	bl	80014e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800184e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001852:	2208      	movs	r2, #8
 8001854:	4619      	mov	r1, r3
 8001856:	481a      	ldr	r0, [pc, #104]	@ (80018c0 <MX_TIM1_Init+0x188>)
 8001858:	f003 ff50 	bl	80056fc <HAL_TIM_PWM_ConfigChannel>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001862:	f7ff fe3f 	bl	80014e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001866:	2300      	movs	r3, #0
 8001868:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800186a:	2300      	movs	r3, #0
 800186c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800186e:	2300      	movs	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001872:	2300      	movs	r3, #0
 8001874:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001876:	2300      	movs	r3, #0
 8001878:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800187a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800187e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001880:	2300      	movs	r3, #0
 8001882:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001884:	2300      	movs	r3, #0
 8001886:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001888:	2300      	movs	r3, #0
 800188a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800188c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001890:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001892:	2300      	movs	r3, #0
 8001894:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001896:	2300      	movs	r3, #0
 8001898:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800189a:	2300      	movs	r3, #0
 800189c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800189e:	1d3b      	adds	r3, r7, #4
 80018a0:	4619      	mov	r1, r3
 80018a2:	4807      	ldr	r0, [pc, #28]	@ (80018c0 <MX_TIM1_Init+0x188>)
 80018a4:	f005 f896 	bl	80069d4 <HAL_TIMEx_ConfigBreakDeadTime>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 80018ae:	f7ff fe19 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018b2:	4803      	ldr	r0, [pc, #12]	@ (80018c0 <MX_TIM1_Init+0x188>)
 80018b4:	f000 f8d6 	bl	8001a64 <HAL_TIM_MspPostInit>

}
 80018b8:	bf00      	nop
 80018ba:	3770      	adds	r7, #112	@ 0x70
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	200001a8 	.word	0x200001a8
 80018c4:	40012c00 	.word	0x40012c00

080018c8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b088      	sub	sp, #32
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 80018ce:	f107 0310 	add.w	r3, r7, #16
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	605a      	str	r2, [r3, #4]
 80018d8:	609a      	str	r2, [r3, #8]
 80018da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018dc:	1d3b      	adds	r3, r7, #4
 80018de:	2200      	movs	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]
 80018e2:	605a      	str	r2, [r3, #4]
 80018e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001958 <MX_TIM3_Init+0x90>)
 80018e8:	4a1c      	ldr	r2, [pc, #112]	@ (800195c <MX_TIM3_Init+0x94>)
 80018ea:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80018ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001958 <MX_TIM3_Init+0x90>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018f2:	4b19      	ldr	r3, [pc, #100]	@ (8001958 <MX_TIM3_Init+0x90>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80018f8:	4b17      	ldr	r3, [pc, #92]	@ (8001958 <MX_TIM3_Init+0x90>)
 80018fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018fe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001900:	4b15      	ldr	r3, [pc, #84]	@ (8001958 <MX_TIM3_Init+0x90>)
 8001902:	2200      	movs	r2, #0
 8001904:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001906:	4b14      	ldr	r3, [pc, #80]	@ (8001958 <MX_TIM3_Init+0x90>)
 8001908:	2200      	movs	r2, #0
 800190a:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800190c:	2300      	movs	r3, #0
 800190e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001910:	2300      	movs	r3, #0
 8001912:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 8001914:	2300      	movs	r3, #0
 8001916:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 8001918:	2300      	movs	r3, #0
 800191a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 800191c:	f107 0310 	add.w	r3, r7, #16
 8001920:	4619      	mov	r1, r3
 8001922:	480d      	ldr	r0, [pc, #52]	@ (8001958 <MX_TIM3_Init+0x90>)
 8001924:	f004 fe4f 	bl	80065c6 <HAL_TIMEx_HallSensor_Init>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 800192e:	f7ff fdd9 	bl	80014e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001932:	2350      	movs	r3, #80	@ 0x50
 8001934:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001936:	2300      	movs	r3, #0
 8001938:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800193a:	1d3b      	adds	r3, r7, #4
 800193c:	4619      	mov	r1, r3
 800193e:	4806      	ldr	r0, [pc, #24]	@ (8001958 <MX_TIM3_Init+0x90>)
 8001940:	f004 ffb2 	bl	80068a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800194a:	f7ff fdcb 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800194e:	bf00      	nop
 8001950:	3720      	adds	r7, #32
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	200001f4 	.word	0x200001f4
 800195c:	40000400 	.word	0x40000400

08001960 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a0a      	ldr	r2, [pc, #40]	@ (8001998 <HAL_TIM_Base_MspInit+0x38>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d10b      	bne.n	800198a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001972:	4b0a      	ldr	r3, [pc, #40]	@ (800199c <HAL_TIM_Base_MspInit+0x3c>)
 8001974:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001976:	4a09      	ldr	r2, [pc, #36]	@ (800199c <HAL_TIM_Base_MspInit+0x3c>)
 8001978:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800197c:	6613      	str	r3, [r2, #96]	@ 0x60
 800197e:	4b07      	ldr	r3, [pc, #28]	@ (800199c <HAL_TIM_Base_MspInit+0x3c>)
 8001980:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001982:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800198a:	bf00      	nop
 800198c:	3714      	adds	r7, #20
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	40012c00 	.word	0x40012c00
 800199c:	40021000 	.word	0x40021000

080019a0 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08a      	sub	sp, #40	@ 0x28
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a8:	f107 0314 	add.w	r3, r7, #20
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a26      	ldr	r2, [pc, #152]	@ (8001a58 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d145      	bne.n	8001a4e <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019c2:	4b26      	ldr	r3, [pc, #152]	@ (8001a5c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80019c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c6:	4a25      	ldr	r2, [pc, #148]	@ (8001a5c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80019c8:	f043 0302 	orr.w	r3, r3, #2
 80019cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80019ce:	4b23      	ldr	r3, [pc, #140]	@ (8001a5c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80019d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019da:	4b20      	ldr	r3, [pc, #128]	@ (8001a5c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80019dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019de:	4a1f      	ldr	r2, [pc, #124]	@ (8001a5c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80019e0:	f043 0301 	orr.w	r3, r3, #1
 80019e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019e6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a5c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80019e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019f2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a5c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80019f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f6:	4a19      	ldr	r2, [pc, #100]	@ (8001a5c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80019f8:	f043 0304 	orr.w	r3, r3, #4
 80019fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019fe:	4b17      	ldr	r3, [pc, #92]	@ (8001a5c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a02:	f003 0304 	and.w	r3, r3, #4
 8001a06:	60bb      	str	r3, [r7, #8]
 8001a08:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001a0a:	2350      	movs	r3, #80	@ 0x50
 8001a0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a16:	2300      	movs	r3, #0
 8001a18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1e:	f107 0314 	add.w	r3, r7, #20
 8001a22:	4619      	mov	r1, r3
 8001a24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a28:	f002 f89a 	bl	8003b60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a32:	2302      	movs	r3, #2
 8001a34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a36:	2300      	movs	r3, #0
 8001a38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a3e:	2302      	movs	r3, #2
 8001a40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a42:	f107 0314 	add.w	r3, r7, #20
 8001a46:	4619      	mov	r1, r3
 8001a48:	4805      	ldr	r0, [pc, #20]	@ (8001a60 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 8001a4a:	f002 f889 	bl	8003b60 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001a4e:	bf00      	nop
 8001a50:	3728      	adds	r7, #40	@ 0x28
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40000400 	.word	0x40000400
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	48000800 	.word	0x48000800

08001a64 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b08a      	sub	sp, #40	@ 0x28
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6c:	f107 0314 	add.w	r3, r7, #20
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a29      	ldr	r2, [pc, #164]	@ (8001b28 <HAL_TIM_MspPostInit+0xc4>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d14b      	bne.n	8001b1e <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a86:	4b29      	ldr	r3, [pc, #164]	@ (8001b2c <HAL_TIM_MspPostInit+0xc8>)
 8001a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8a:	4a28      	ldr	r2, [pc, #160]	@ (8001b2c <HAL_TIM_MspPostInit+0xc8>)
 8001a8c:	f043 0302 	orr.w	r3, r3, #2
 8001a90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a92:	4b26      	ldr	r3, [pc, #152]	@ (8001b2c <HAL_TIM_MspPostInit+0xc8>)
 8001a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a96:	f003 0302 	and.w	r3, r3, #2
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a9e:	4b23      	ldr	r3, [pc, #140]	@ (8001b2c <HAL_TIM_MspPostInit+0xc8>)
 8001aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aa2:	4a22      	ldr	r2, [pc, #136]	@ (8001b2c <HAL_TIM_MspPostInit+0xc8>)
 8001aa4:	f043 0301 	orr.w	r3, r3, #1
 8001aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aaa:	4b20      	ldr	r3, [pc, #128]	@ (8001b2c <HAL_TIM_MspPostInit+0xc8>)
 8001aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 8001ab6:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001aba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abc:	2302      	movs	r3, #2
 8001abe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001ac8:	2306      	movs	r3, #6
 8001aca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001acc:	f107 0314 	add.w	r3, r7, #20
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4817      	ldr	r0, [pc, #92]	@ (8001b30 <HAL_TIM_MspPostInit+0xcc>)
 8001ad4:	f002 f844 	bl	8003b60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001ad8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001adc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001aea:	2304      	movs	r3, #4
 8001aec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 8001aee:	f107 0314 	add.w	r3, r7, #20
 8001af2:	4619      	mov	r1, r3
 8001af4:	480e      	ldr	r0, [pc, #56]	@ (8001b30 <HAL_TIM_MspPostInit+0xcc>)
 8001af6:	f002 f833 	bl	8003b60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8001afa:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b00:	2302      	movs	r3, #2
 8001b02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	2300      	movs	r3, #0
 8001b06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001b0c:	2306      	movs	r3, #6
 8001b0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	4619      	mov	r1, r3
 8001b16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b1a:	f002 f821 	bl	8003b60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001b1e:	bf00      	nop
 8001b20:	3728      	adds	r7, #40	@ 0x28
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40012c00 	.word	0x40012c00
 8001b2c:	40021000 	.word	0x40021000
 8001b30:	48000400 	.word	0x48000400

08001b34 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b38:	4b22      	ldr	r3, [pc, #136]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001b3a:	4a23      	ldr	r2, [pc, #140]	@ (8001bc8 <MX_USART2_UART_Init+0x94>)
 8001b3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b3e:	4b21      	ldr	r3, [pc, #132]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001b40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b46:	4b1f      	ldr	r3, [pc, #124]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b52:	4b1c      	ldr	r3, [pc, #112]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b58:	4b1a      	ldr	r3, [pc, #104]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001b5a:	220c      	movs	r2, #12
 8001b5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b5e:	4b19      	ldr	r3, [pc, #100]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b64:	4b17      	ldr	r3, [pc, #92]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b6a:	4b16      	ldr	r3, [pc, #88]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b70:	4b14      	ldr	r3, [pc, #80]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b76:	4b13      	ldr	r3, [pc, #76]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b7c:	4811      	ldr	r0, [pc, #68]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001b7e:	f005 f83e 	bl	8006bfe <HAL_UART_Init>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001b88:	f7ff fcac 	bl	80014e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	480d      	ldr	r0, [pc, #52]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001b90:	f007 f8b5 	bl	8008cfe <HAL_UARTEx_SetTxFifoThreshold>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001b9a:	f7ff fca3 	bl	80014e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	4808      	ldr	r0, [pc, #32]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001ba2:	f007 f8ea 	bl	8008d7a <HAL_UARTEx_SetRxFifoThreshold>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001bac:	f7ff fc9a 	bl	80014e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001bb0:	4804      	ldr	r0, [pc, #16]	@ (8001bc4 <MX_USART2_UART_Init+0x90>)
 8001bb2:	f007 f86b 	bl	8008c8c <HAL_UARTEx_DisableFifoMode>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001bbc:	f7ff fc92 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bc0:	bf00      	nop
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	20000240 	.word	0x20000240
 8001bc8:	40004400 	.word	0x40004400

08001bcc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001bd0:	4b22      	ldr	r3, [pc, #136]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001bd2:	4a23      	ldr	r2, [pc, #140]	@ (8001c60 <MX_USART3_UART_Init+0x94>)
 8001bd4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001bd6:	4b21      	ldr	r3, [pc, #132]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001bd8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bdc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001bde:	4b1f      	ldr	r3, [pc, #124]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001be4:	4b1d      	ldr	r3, [pc, #116]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001bea:	4b1c      	ldr	r3, [pc, #112]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001bf2:	220c      	movs	r2, #12
 8001bf4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bf6:	4b19      	ldr	r3, [pc, #100]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bfc:	4b17      	ldr	r3, [pc, #92]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c02:	4b16      	ldr	r3, [pc, #88]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c08:	4b14      	ldr	r3, [pc, #80]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c0e:	4b13      	ldr	r3, [pc, #76]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c14:	4811      	ldr	r0, [pc, #68]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001c16:	f004 fff2 	bl	8006bfe <HAL_UART_Init>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001c20:	f7ff fc60 	bl	80014e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c24:	2100      	movs	r1, #0
 8001c26:	480d      	ldr	r0, [pc, #52]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001c28:	f007 f869 	bl	8008cfe <HAL_UARTEx_SetTxFifoThreshold>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001c32:	f7ff fc57 	bl	80014e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c36:	2100      	movs	r1, #0
 8001c38:	4808      	ldr	r0, [pc, #32]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001c3a:	f007 f89e 	bl	8008d7a <HAL_UARTEx_SetRxFifoThreshold>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001c44:	f7ff fc4e 	bl	80014e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001c48:	4804      	ldr	r0, [pc, #16]	@ (8001c5c <MX_USART3_UART_Init+0x90>)
 8001c4a:	f007 f81f 	bl	8008c8c <HAL_UARTEx_DisableFifoMode>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001c54:	f7ff fc46 	bl	80014e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c58:	bf00      	nop
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	200002d4 	.word	0x200002d4
 8001c60:	40004800 	.word	0x40004800

08001c64 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b0a0      	sub	sp, #128	@ 0x80
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c7c:	f107 0318 	add.w	r3, r7, #24
 8001c80:	2254      	movs	r2, #84	@ 0x54
 8001c82:	2100      	movs	r1, #0
 8001c84:	4618      	mov	r0, r3
 8001c86:	f007 f9c3 	bl	8009010 <memset>
  if(uartHandle->Instance==USART2)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a41      	ldr	r2, [pc, #260]	@ (8001d94 <HAL_UART_MspInit+0x130>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d13f      	bne.n	8001d14 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c94:	2302      	movs	r3, #2
 8001c96:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c9c:	f107 0318 	add.w	r3, r7, #24
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f002 ff49 	bl	8004b38 <HAL_RCCEx_PeriphCLKConfig>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001cac:	f7ff fc1a 	bl	80014e4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cb0:	4b39      	ldr	r3, [pc, #228]	@ (8001d98 <HAL_UART_MspInit+0x134>)
 8001cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb4:	4a38      	ldr	r2, [pc, #224]	@ (8001d98 <HAL_UART_MspInit+0x134>)
 8001cb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cba:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cbc:	4b36      	ldr	r3, [pc, #216]	@ (8001d98 <HAL_UART_MspInit+0x134>)
 8001cbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cc4:	617b      	str	r3, [r7, #20]
 8001cc6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc8:	4b33      	ldr	r3, [pc, #204]	@ (8001d98 <HAL_UART_MspInit+0x134>)
 8001cca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ccc:	4a32      	ldr	r2, [pc, #200]	@ (8001d98 <HAL_UART_MspInit+0x134>)
 8001cce:	f043 0301 	orr.w	r3, r3, #1
 8001cd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cd4:	4b30      	ldr	r3, [pc, #192]	@ (8001d98 <HAL_UART_MspInit+0x134>)
 8001cd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cd8:	f003 0301 	and.w	r3, r3, #1
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001ce0:	230c      	movs	r3, #12
 8001ce2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cec:	2300      	movs	r3, #0
 8001cee:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cf0:	2307      	movs	r3, #7
 8001cf2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cfe:	f001 ff2f 	bl	8003b60 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001d02:	2200      	movs	r2, #0
 8001d04:	2100      	movs	r1, #0
 8001d06:	2026      	movs	r0, #38	@ 0x26
 8001d08:	f001 fe42 	bl	8003990 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d0c:	2026      	movs	r0, #38	@ 0x26
 8001d0e:	f001 fe59 	bl	80039c4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001d12:	e03b      	b.n	8001d8c <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a20      	ldr	r2, [pc, #128]	@ (8001d9c <HAL_UART_MspInit+0x138>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d136      	bne.n	8001d8c <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001d1e:	2304      	movs	r3, #4
 8001d20:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001d22:	2300      	movs	r3, #0
 8001d24:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d26:	f107 0318 	add.w	r3, r7, #24
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f002 ff04 	bl	8004b38 <HAL_RCCEx_PeriphCLKConfig>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8001d36:	f7ff fbd5 	bl	80014e4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d3a:	4b17      	ldr	r3, [pc, #92]	@ (8001d98 <HAL_UART_MspInit+0x134>)
 8001d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d3e:	4a16      	ldr	r2, [pc, #88]	@ (8001d98 <HAL_UART_MspInit+0x134>)
 8001d40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d44:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d46:	4b14      	ldr	r3, [pc, #80]	@ (8001d98 <HAL_UART_MspInit+0x134>)
 8001d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d52:	4b11      	ldr	r3, [pc, #68]	@ (8001d98 <HAL_UART_MspInit+0x134>)
 8001d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d56:	4a10      	ldr	r2, [pc, #64]	@ (8001d98 <HAL_UART_MspInit+0x134>)
 8001d58:	f043 0304 	orr.w	r3, r3, #4
 8001d5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d98 <HAL_UART_MspInit+0x134>)
 8001d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d62:	f003 0304 	and.w	r3, r3, #4
 8001d66:	60bb      	str	r3, [r7, #8]
 8001d68:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001d6a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001d6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d70:	2302      	movs	r3, #2
 8001d72:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d7c:	2307      	movs	r3, #7
 8001d7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d80:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001d84:	4619      	mov	r1, r3
 8001d86:	4806      	ldr	r0, [pc, #24]	@ (8001da0 <HAL_UART_MspInit+0x13c>)
 8001d88:	f001 feea 	bl	8003b60 <HAL_GPIO_Init>
}
 8001d8c:	bf00      	nop
 8001d8e:	3780      	adds	r7, #128	@ 0x80
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	40004400 	.word	0x40004400
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	40004800 	.word	0x40004800
 8001da0:	48000800 	.word	0x48000800

08001da4 <motor_set_duty_cycle>:
//#define CCR                 ARR * DUTY_CYCLE_TEST // = 5100 pour 60%
#define MAX_SPEED			100.0



void motor_set_duty_cycle(float duty_cycle) {
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	ed87 0a01 	vstr	s0, [r7, #4]
	int ccr1 = ARR * duty_cycle;
 8001dae:	edd7 7a01 	vldr	s15, [r7, #4]
 8001db2:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001e00 <motor_set_duty_cycle+0x5c>
 8001db6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dbe:	ee17 3a90 	vmov	r3, s15
 8001dc2:	60fb      	str	r3, [r7, #12]
	int ccr2 = ARR * (1 - duty_cycle);
 8001dc4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001dc8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dcc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dd0:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001e00 <motor_set_duty_cycle+0x5c>
 8001dd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dd8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ddc:	ee17 3a90 	vmov	r3, s15
 8001de0:	60bb      	str	r3, [r7, #8]
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, ccr1);
 8001de2:	4b08      	ldr	r3, [pc, #32]	@ (8001e04 <motor_set_duty_cycle+0x60>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	68fa      	ldr	r2, [r7, #12]
 8001de8:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, ccr2);
 8001dea:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <motor_set_duty_cycle+0x60>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	68ba      	ldr	r2, [r7, #8]
 8001df0:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001df2:	bf00      	nop
 8001df4:	3714      	adds	r7, #20
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	4604d000 	.word	0x4604d000
 8001e04:	200001a8 	.word	0x200001a8

08001e08 <motor_init>:

void motor_init(void) {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Init(&htim1);
 8001e0c:	480e      	ldr	r0, [pc, #56]	@ (8001e48 <motor_init+0x40>)
 8001e0e:	f003 f9b1 	bl	8005174 <HAL_TIM_PWM_Init>
	HAL_TIMEx_ConfigDeadTime(&htim1, DEAD_TIME_NS);
 8001e12:	2127      	movs	r1, #39	@ 0x27
 8001e14:	480c      	ldr	r0, [pc, #48]	@ (8001e48 <motor_init+0x40>)
 8001e16:	f004 fe71 	bl	8006afc <HAL_TIMEx_ConfigDeadTime>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	480a      	ldr	r0, [pc, #40]	@ (8001e48 <motor_init+0x40>)
 8001e1e:	f003 fa0b 	bl	8005238 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001e22:	2100      	movs	r1, #0
 8001e24:	4808      	ldr	r0, [pc, #32]	@ (8001e48 <motor_init+0x40>)
 8001e26:	f004 fc7d 	bl	8006724 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001e2a:	2104      	movs	r1, #4
 8001e2c:	4806      	ldr	r0, [pc, #24]	@ (8001e48 <motor_init+0x40>)
 8001e2e:	f003 fa03 	bl	8005238 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001e32:	2104      	movs	r1, #4
 8001e34:	4804      	ldr	r0, [pc, #16]	@ (8001e48 <motor_init+0x40>)
 8001e36:	f004 fc75 	bl	8006724 <HAL_TIMEx_PWMN_Start>
	motor_set_duty_cycle(DUTY_CYCLE_INITIAL);
 8001e3a:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8001e3e:	f7ff ffb1 	bl	8001da4 <motor_set_duty_cycle>
}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	200001a8 	.word	0x200001a8

08001e4c <set_speed>:

void set_speed(int speed) {
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
	if (speed > MAX_SPEED) {
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2b64      	cmp	r3, #100	@ 0x64
 8001e58:	dd01      	ble.n	8001e5e <set_speed+0x12>
		speed = MAX_SPEED;
 8001e5a:	2364      	movs	r3, #100	@ 0x64
 8001e5c:	607b      	str	r3, [r7, #4]
	}
	float duty_cycle = (float) speed;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	ee07 3a90 	vmov	s15, r3
 8001e64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e68:	edc7 7a03 	vstr	s15, [r7, #12]
	duty_cycle = DUTY_CYCLE_STOP + ((duty_cycle / MAX_SPEED) * DUTY_CYCLE_RANGE);
 8001e6c:	68f8      	ldr	r0, [r7, #12]
 8001e6e:	f7fe fb9b 	bl	80005a8 <__aeabi_f2d>
 8001e72:	f04f 0200 	mov.w	r2, #0
 8001e76:	4b12      	ldr	r3, [pc, #72]	@ (8001ec0 <set_speed+0x74>)
 8001e78:	f7fe fd18 	bl	80008ac <__aeabi_ddiv>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	460b      	mov	r3, r1
 8001e80:	4610      	mov	r0, r2
 8001e82:	4619      	mov	r1, r3
 8001e84:	f04f 0200 	mov.w	r2, #0
 8001e88:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec4 <set_speed+0x78>)
 8001e8a:	f7fe fbe5 	bl	8000658 <__aeabi_dmul>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	460b      	mov	r3, r1
 8001e92:	4610      	mov	r0, r2
 8001e94:	4619      	mov	r1, r3
 8001e96:	f04f 0200 	mov.w	r2, #0
 8001e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec4 <set_speed+0x78>)
 8001e9c:	f7fe fa26 	bl	80002ec <__adddf3>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	4610      	mov	r0, r2
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	f7fe fde8 	bl	8000a7c <__aeabi_d2f>
 8001eac:	4603      	mov	r3, r0
 8001eae:	60fb      	str	r3, [r7, #12]
	motor_set_duty_cycle(duty_cycle);
 8001eb0:	ed97 0a03 	vldr	s0, [r7, #12]
 8001eb4:	f7ff ff76 	bl	8001da4 <motor_set_duty_cycle>
}
 8001eb8:	bf00      	nop
 8001eba:	3710      	adds	r7, #16
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	40590000 	.word	0x40590000
 8001ec4:	3fe00000 	.word	0x3fe00000

08001ec8 <led_init>:
 *      Author: nicolas
 */

#include "user_interface/led.h"

int led_init(){
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "led", led_control, "Control LED");
 8001ecc:	4b04      	ldr	r3, [pc, #16]	@ (8001ee0 <led_init+0x18>)
 8001ece:	4a05      	ldr	r2, [pc, #20]	@ (8001ee4 <led_init+0x1c>)
 8001ed0:	4905      	ldr	r1, [pc, #20]	@ (8001ee8 <led_init+0x20>)
 8001ed2:	4806      	ldr	r0, [pc, #24]	@ (8001eec <led_init+0x24>)
 8001ed4:	f000 fa12 	bl	80022fc <shell_add>
 8001ed8:	4603      	mov	r3, r0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	08009924 	.word	0x08009924
 8001ee4:	08001ef1 	.word	0x08001ef1
 8001ee8:	08009930 	.word	0x08009930
 8001eec:	20000368 	.word	0x20000368

08001ef0 <led_control>:

int led_control(h_shell_t* h_shell, int argc, char** argv)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
	int size;

	if(argc!=2){
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d014      	beq.n	8001f2c <led_control+0x3c>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001f08:	4a4b      	ldr	r2, [pc, #300]	@ (8002038 <led_control+0x148>)
 8001f0a:	2140      	movs	r1, #64	@ 0x40
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f007 f849 	bl	8008fa4 <sniprintf>
 8001f12:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001f1a:	68fa      	ldr	r2, [r7, #12]
 8001f1c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001f20:	6979      	ldr	r1, [r7, #20]
 8001f22:	b289      	uxth	r1, r1
 8001f24:	4610      	mov	r0, r2
 8001f26:	4798      	blx	r3
		return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e081      	b.n	8002030 <led_control+0x140>
	}
	if(strcmp(argv[1],"on")==0){
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	3304      	adds	r3, #4
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4942      	ldr	r1, [pc, #264]	@ (800203c <led_control+0x14c>)
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7fe f973 	bl	8000220 <strcmp>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d11a      	bne.n	8001f76 <led_control+0x86>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, SET);
 8001f40:	2201      	movs	r2, #1
 8001f42:	2120      	movs	r1, #32
 8001f44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f48:	f001 ff8c 	bl	8003e64 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED ON\r\n");
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001f52:	4a3b      	ldr	r2, [pc, #236]	@ (8002040 <led_control+0x150>)
 8001f54:	2140      	movs	r1, #64	@ 0x40
 8001f56:	4618      	mov	r0, r3
 8001f58:	f007 f824 	bl	8008fa4 <sniprintf>
 8001f5c:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001f64:	68fa      	ldr	r2, [r7, #12]
 8001f66:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001f6a:	6979      	ldr	r1, [r7, #20]
 8001f6c:	b289      	uxth	r1, r1
 8001f6e:	4610      	mov	r0, r2
 8001f70:	4798      	blx	r3
		return HAL_OK;
 8001f72:	2300      	movs	r3, #0
 8001f74:	e05c      	b.n	8002030 <led_control+0x140>
	}
	else if(strcmp(argv[1],"off")==0){
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	3304      	adds	r3, #4
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4931      	ldr	r1, [pc, #196]	@ (8002044 <led_control+0x154>)
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7fe f94e 	bl	8000220 <strcmp>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d11a      	bne.n	8001fc0 <led_control+0xd0>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, RESET);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2120      	movs	r1, #32
 8001f8e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f92:	f001 ff67 	bl	8003e64 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED OFF\r\n");
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001f9c:	4a2a      	ldr	r2, [pc, #168]	@ (8002048 <led_control+0x158>)
 8001f9e:	2140      	movs	r1, #64	@ 0x40
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f006 ffff 	bl	8008fa4 <sniprintf>
 8001fa6:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001fae:	68fa      	ldr	r2, [r7, #12]
 8001fb0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001fb4:	6979      	ldr	r1, [r7, #20]
 8001fb6:	b289      	uxth	r1, r1
 8001fb8:	4610      	mov	r0, r2
 8001fba:	4798      	blx	r3
		return HAL_OK;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	e037      	b.n	8002030 <led_control+0x140>
	}
	else if(strcmp(argv[1],"toggle")==0){
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3304      	adds	r3, #4
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4921      	ldr	r1, [pc, #132]	@ (800204c <led_control+0x15c>)
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7fe f929 	bl	8000220 <strcmp>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d119      	bne.n	8002008 <led_control+0x118>
		HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 8001fd4:	2120      	movs	r1, #32
 8001fd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fda:	f001 ff5b 	bl	8003e94 <HAL_GPIO_TogglePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED TOGGLE\r\n");
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001fe4:	4a1a      	ldr	r2, [pc, #104]	@ (8002050 <led_control+0x160>)
 8001fe6:	2140      	movs	r1, #64	@ 0x40
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f006 ffdb 	bl	8008fa4 <sniprintf>
 8001fee:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001ff6:	68fa      	ldr	r2, [r7, #12]
 8001ff8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001ffc:	6979      	ldr	r1, [r7, #20]
 8001ffe:	b289      	uxth	r1, r1
 8002000:	4610      	mov	r0, r2
 8002002:	4798      	blx	r3
		return HAL_OK;
 8002004:	2300      	movs	r3, #0
 8002006:	e013      	b.n	8002030 <led_control+0x140>
	}

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800200e:	4a0a      	ldr	r2, [pc, #40]	@ (8002038 <led_control+0x148>)
 8002010:	2140      	movs	r1, #64	@ 0x40
 8002012:	4618      	mov	r0, r3
 8002014:	f006 ffc6 	bl	8008fa4 <sniprintf>
 8002018:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002020:	68fa      	ldr	r2, [r7, #12]
 8002022:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002026:	6979      	ldr	r1, [r7, #20]
 8002028:	b289      	uxth	r1, r1
 800202a:	4610      	mov	r0, r2
 800202c:	4798      	blx	r3
	return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
}
 8002030:	4618      	mov	r0, r3
 8002032:	3718      	adds	r7, #24
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	08009934 	.word	0x08009934
 800203c:	0800995c 	.word	0x0800995c
 8002040:	08009960 	.word	0x08009960
 8002044:	0800996c 	.word	0x0800996c
 8002048:	08009970 	.word	0x08009970
 800204c:	0800997c 	.word	0x0800997c
 8002050:	08009984 	.word	0x08009984

08002054 <is_character_valid>:
 *
 * @param c The character to check.
 * @return 1 if the character is valid, 0 otherwise.
 */
static int is_character_valid(char c)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	4603      	mov	r3, r0
 800205c:	71fb      	strb	r3, [r7, #7]
	return (c >= 'a' && c <= 'z') || (c >= 'A' && c <= 'Z') || (c >= '0' && c <= '9') || (c == ' ') || (c == '=');
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	2b60      	cmp	r3, #96	@ 0x60
 8002062:	d902      	bls.n	800206a <is_character_valid+0x16>
 8002064:	79fb      	ldrb	r3, [r7, #7]
 8002066:	2b7a      	cmp	r3, #122	@ 0x7a
 8002068:	d911      	bls.n	800208e <is_character_valid+0x3a>
 800206a:	79fb      	ldrb	r3, [r7, #7]
 800206c:	2b40      	cmp	r3, #64	@ 0x40
 800206e:	d902      	bls.n	8002076 <is_character_valid+0x22>
 8002070:	79fb      	ldrb	r3, [r7, #7]
 8002072:	2b5a      	cmp	r3, #90	@ 0x5a
 8002074:	d90b      	bls.n	800208e <is_character_valid+0x3a>
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	2b2f      	cmp	r3, #47	@ 0x2f
 800207a:	d902      	bls.n	8002082 <is_character_valid+0x2e>
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	2b39      	cmp	r3, #57	@ 0x39
 8002080:	d905      	bls.n	800208e <is_character_valid+0x3a>
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	2b20      	cmp	r3, #32
 8002086:	d002      	beq.n	800208e <is_character_valid+0x3a>
 8002088:	79fb      	ldrb	r3, [r7, #7]
 800208a:	2b3d      	cmp	r3, #61	@ 0x3d
 800208c:	d101      	bne.n	8002092 <is_character_valid+0x3e>
 800208e:	2301      	movs	r3, #1
 8002090:	e000      	b.n	8002094 <is_character_valid+0x40>
 8002092:	2300      	movs	r3, #0
}
 8002094:	4618      	mov	r0, r3
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <is_string_valid>:

static int is_string_valid(char* str)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
	int reading_head = 0;
 80020a8:	2300      	movs	r3, #0
 80020aa:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 80020ac:	e018      	b.n	80020e0 <is_string_valid+0x40>
		//		char c = str[reading_head];
		if(!is_character_valid(str[reading_head])){
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	4413      	add	r3, r2
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff ffcc 	bl	8002054 <is_character_valid>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d10b      	bne.n	80020da <is_string_valid+0x3a>
			if(reading_head == 0){
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d101      	bne.n	80020cc <is_string_valid+0x2c>
				return 0;
 80020c8:	2300      	movs	r3, #0
 80020ca:	e010      	b.n	80020ee <is_string_valid+0x4e>
			}
			else{
				str[reading_head] = '\0';
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	4413      	add	r3, r2
 80020d2:	2200      	movs	r2, #0
 80020d4:	701a      	strb	r2, [r3, #0]
				return 1;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e009      	b.n	80020ee <is_string_valid+0x4e>
			}
		}
		reading_head++;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	3301      	adds	r3, #1
 80020de:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	4413      	add	r3, r2
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d1e0      	bne.n	80020ae <is_string_valid+0xe>
	}
	return 1;
 80020ec:	2301      	movs	r3, #1
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
	...

080020f8 <sh_help>:
 * @param argc The number of command arguments.
 * @param argv The array of command arguments.
 * @return 0 on success.
 */
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 80020f8:	b590      	push	{r4, r7, lr}
 80020fa:	b089      	sub	sp, #36	@ 0x24
 80020fc:	af02      	add	r7, sp, #8
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	60b9      	str	r1, [r7, #8]
 8002102:	607a      	str	r2, [r7, #4]
	int i, size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800210a:	4a2c      	ldr	r2, [pc, #176]	@ (80021bc <sh_help+0xc4>)
 800210c:	2140      	movs	r1, #64	@ 0x40
 800210e:	4618      	mov	r0, r3
 8002110:	f006 ff48 	bl	8008fa4 <sniprintf>
 8002114:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800211c:	68fa      	ldr	r2, [r7, #12]
 800211e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002122:	6939      	ldr	r1, [r7, #16]
 8002124:	b289      	uxth	r1, r1
 8002126:	4610      	mov	r0, r2
 8002128:	4798      	blx	r3
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002130:	4a23      	ldr	r2, [pc, #140]	@ (80021c0 <sh_help+0xc8>)
 8002132:	2140      	movs	r1, #64	@ 0x40
 8002134:	4618      	mov	r0, r3
 8002136:	f006 ff35 	bl	8008fa4 <sniprintf>
 800213a:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002148:	6939      	ldr	r1, [r7, #16]
 800214a:	b289      	uxth	r1, r1
 800214c:	4610      	mov	r0, r2
 800214e:	4798      	blx	r3

	for (i = 0; i < h_shell->func_list_size; i++){
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]
 8002154:	e028      	b.n	80021a8 <sh_help+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800215c:	68f9      	ldr	r1, [r7, #12]
 800215e:	697a      	ldr	r2, [r7, #20]
 8002160:	4613      	mov	r3, r2
 8002162:	005b      	lsls	r3, r3, #1
 8002164:	4413      	add	r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	440b      	add	r3, r1
 800216a:	3304      	adds	r3, #4
 800216c:	681c      	ldr	r4, [r3, #0]
 800216e:	68f9      	ldr	r1, [r7, #12]
 8002170:	697a      	ldr	r2, [r7, #20]
 8002172:	4613      	mov	r3, r2
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	4413      	add	r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	440b      	add	r3, r1
 800217c:	330c      	adds	r3, #12
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	9300      	str	r3, [sp, #0]
 8002182:	4623      	mov	r3, r4
 8002184:	4a0f      	ldr	r2, [pc, #60]	@ (80021c4 <sh_help+0xcc>)
 8002186:	2140      	movs	r1, #64	@ 0x40
 8002188:	f006 ff0c 	bl	8008fa4 <sniprintf>
 800218c:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800219a:	6939      	ldr	r1, [r7, #16]
 800219c:	b289      	uxth	r1, r1
 800219e:	4610      	mov	r0, r2
 80021a0:	4798      	blx	r3
	for (i = 0; i < h_shell->func_list_size; i++){
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	3301      	adds	r3, #1
 80021a6:	617b      	str	r3, [r7, #20]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	697a      	ldr	r2, [r7, #20]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	dbd1      	blt.n	8002156 <sh_help+0x5e>
	}
	return 0;
 80021b2:	2300      	movs	r3, #0
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	371c      	adds	r7, #28
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd90      	pop	{r4, r7, pc}
 80021bc:	08009994 	.word	0x08009994
 80021c0:	080099ac 	.word	0x080099ac
 80021c4:	080099c8 	.word	0x080099c8

080021c8 <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b088      	sub	sp, #32
 80021cc:	af02      	add	r7, sp, #8
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
	int size;
	for(int arg=0; arg<argc; arg++){
 80021d4:	2300      	movs	r3, #0
 80021d6:	617b      	str	r3, [r7, #20]
 80021d8:	e01b      	b.n	8002212 <sh_test_list+0x4a>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	4413      	add	r3, r2
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	9300      	str	r3, [sp, #0]
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	4a0d      	ldr	r2, [pc, #52]	@ (8002224 <sh_test_list+0x5c>)
 80021f0:	2140      	movs	r1, #64	@ 0x40
 80021f2:	f006 fed7 	bl	8008fa4 <sniprintf>
 80021f6:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80021fe:	68fa      	ldr	r2, [r7, #12]
 8002200:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002204:	6939      	ldr	r1, [r7, #16]
 8002206:	b289      	uxth	r1, r1
 8002208:	4610      	mov	r0, r2
 800220a:	4798      	blx	r3
	for(int arg=0; arg<argc; arg++){
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	3301      	adds	r3, #1
 8002210:	617b      	str	r3, [r7, #20]
 8002212:	697a      	ldr	r2, [r7, #20]
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	429a      	cmp	r2, r3
 8002218:	dbdf      	blt.n	80021da <sh_test_list+0x12>
	}
	return 0;
 800221a:	2300      	movs	r3, #0
}
 800221c:	4618      	mov	r0, r3
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	080099d4 	.word	0x080099d4

08002228 <sh_speed>:


static int sh_speed(h_shell_t* h_shell, int argc, char ** argv) {
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	607a      	str	r2, [r7, #4]
	if (argc < 1) {
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	2b00      	cmp	r3, #0
 8002238:	dc02      	bgt.n	8002240 <sh_speed+0x18>
		return -1;
 800223a:	f04f 33ff 	mov.w	r3, #4294967295
 800223e:	e00a      	b.n	8002256 <sh_speed+0x2e>
	}
	int speed = atoi(argv[1]);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	3304      	adds	r3, #4
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4618      	mov	r0, r3
 8002248:	f006 fe24 	bl	8008e94 <atoi>
 800224c:	6178      	str	r0, [r7, #20]
	set_speed(speed);
 800224e:	6978      	ldr	r0, [r7, #20]
 8002250:	f7ff fdfc 	bl	8001e4c <set_speed>
	return 0;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	3718      	adds	r7, #24
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
	...

08002260 <shell_init>:
 * This function initializes the shell instance by setting up the internal data structures and registering the help command.
 *
 * @param h_shell The pointer to the shell instance.
 */
void shell_init(h_shell_t* h_shell)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
	int size = 0;
 8002268:	2300      	movs	r3, #0
 800226a:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Monsieur Shell v0.2.2 without FreeRTOS <=\r\n");
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002278:	4a15      	ldr	r2, [pc, #84]	@ (80022d0 <shell_init+0x70>)
 800227a:	2140      	movs	r1, #64	@ 0x40
 800227c:	4618      	mov	r0, r3
 800227e:	f006 fe91 	bl	8008fa4 <sniprintf>
 8002282:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002290:	68f9      	ldr	r1, [r7, #12]
 8002292:	b289      	uxth	r1, r1
 8002294:	4610      	mov	r0, r2
 8002296:	4798      	blx	r3
	h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800229e:	210d      	movs	r1, #13
 80022a0:	480c      	ldr	r0, [pc, #48]	@ (80022d4 <shell_init+0x74>)
 80022a2:	4798      	blx	r3

	shell_add(h_shell, "help", sh_help, "Help");
 80022a4:	4b0c      	ldr	r3, [pc, #48]	@ (80022d8 <shell_init+0x78>)
 80022a6:	4a0d      	ldr	r2, [pc, #52]	@ (80022dc <shell_init+0x7c>)
 80022a8:	490d      	ldr	r1, [pc, #52]	@ (80022e0 <shell_init+0x80>)
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 f826 	bl	80022fc <shell_add>
	shell_add(h_shell, "test", sh_test_list, "Test list");
 80022b0:	4b0c      	ldr	r3, [pc, #48]	@ (80022e4 <shell_init+0x84>)
 80022b2:	4a0d      	ldr	r2, [pc, #52]	@ (80022e8 <shell_init+0x88>)
 80022b4:	490d      	ldr	r1, [pc, #52]	@ (80022ec <shell_init+0x8c>)
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f000 f820 	bl	80022fc <shell_add>
	shell_add(h_shell, "speed", sh_speed, "Dfinit une vitesse au moteur");
 80022bc:	4b0c      	ldr	r3, [pc, #48]	@ (80022f0 <shell_init+0x90>)
 80022be:	4a0d      	ldr	r2, [pc, #52]	@ (80022f4 <shell_init+0x94>)
 80022c0:	490d      	ldr	r1, [pc, #52]	@ (80022f8 <shell_init+0x98>)
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f000 f81a 	bl	80022fc <shell_add>
}
 80022c8:	bf00      	nop
 80022ca:	3710      	adds	r7, #16
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	080099e4 	.word	0x080099e4
 80022d4:	08009a18 	.word	0x08009a18
 80022d8:	08009a28 	.word	0x08009a28
 80022dc:	080020f9 	.word	0x080020f9
 80022e0:	08009a30 	.word	0x08009a30
 80022e4:	08009a38 	.word	0x08009a38
 80022e8:	080021c9 	.word	0x080021c9
 80022ec:	08009a44 	.word	0x08009a44
 80022f0:	08009a4c 	.word	0x08009a4c
 80022f4:	08002229 	.word	0x08002229
 80022f8:	08009a6c 	.word	0x08009a6c

080022fc <shell_add>:
 * @param pfunc Pointer to the function implementing the command.
 * @param description The description of the command.
 * @return 0 on success, or a negative error code on failure.
 */
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	607a      	str	r2, [r7, #4]
 8002308:	603b      	str	r3, [r7, #0]
	if(is_string_valid(string_func_code))
 800230a:	68b8      	ldr	r0, [r7, #8]
 800230c:	f7ff fec8 	bl	80020a0 <is_string_valid>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d02b      	beq.n	800236e <shell_add+0x72>
	{
		if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	2b3f      	cmp	r3, #63	@ 0x3f
 800231c:	dc27      	bgt.n	800236e <shell_add+0x72>
		{
			h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	68f9      	ldr	r1, [r7, #12]
 8002324:	4613      	mov	r3, r2
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	4413      	add	r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	440b      	add	r3, r1
 800232e:	3304      	adds	r3, #4
 8002330:	68ba      	ldr	r2, [r7, #8]
 8002332:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	68f9      	ldr	r1, [r7, #12]
 800233a:	4613      	mov	r3, r2
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	4413      	add	r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	440b      	add	r3, r1
 8002344:	3308      	adds	r3, #8
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].description = description;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	68f9      	ldr	r1, [r7, #12]
 8002350:	4613      	mov	r3, r2
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	4413      	add	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	440b      	add	r3, r1
 800235a:	330c      	adds	r3, #12
 800235c:	683a      	ldr	r2, [r7, #0]
 800235e:	601a      	str	r2, [r3, #0]
			h_shell->func_list_size++;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	1c5a      	adds	r2, r3, #1
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	601a      	str	r2, [r3, #0]
			return 0;
 800236a:	2300      	movs	r3, #0
 800236c:	e001      	b.n	8002372 <shell_add+0x76>
		}
	}
	return -1;
 800236e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002372:	4618      	mov	r0, r3
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
	...

0800237c <shell_exec>:
 * @param h_shell The pointer to the shell instance.
 * @param buf The input buffer containing the command.
 * @return 0 on success, or a negative error code on failure.
 */
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b08e      	sub	sp, #56	@ 0x38
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
	int i, argc;
	char* argv[SHELL_ARGC_MAX];
	char* p;

	// Create argc, argv**
	argc = 1;
 8002386:	2301      	movs	r3, #1
 8002388:	633b      	str	r3, [r7, #48]	@ 0x30
	argv[0] = buf;
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	60bb      	str	r3, [r7, #8]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002392:	e013      	b.n	80023bc <shell_exec+0x40>
	{
		if (*p == ' ')
 8002394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2b20      	cmp	r3, #32
 800239a:	d10c      	bne.n	80023b6 <shell_exec+0x3a>
		{
			*p = '\0';
 800239c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800239e:	2200      	movs	r2, #0
 80023a0:	701a      	strb	r2, [r3, #0]
			argv[argc++] = p + 1;
 80023a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023a4:	1c5a      	adds	r2, r3, #1
 80023a6:	633a      	str	r2, [r7, #48]	@ 0x30
 80023a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023aa:	3201      	adds	r2, #1
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	3338      	adds	r3, #56	@ 0x38
 80023b0:	443b      	add	r3, r7
 80023b2:	f843 2c30 	str.w	r2, [r3, #-48]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 80023b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023b8:	3301      	adds	r3, #1
 80023ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d002      	beq.n	80023ca <shell_exec+0x4e>
 80023c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023c6:	2b07      	cmp	r3, #7
 80023c8:	dde4      	ble.n	8002394 <shell_exec+0x18>
		}
	}

	for (i = 0; i < h_shell->func_list_size; i++)
 80023ca:	2300      	movs	r3, #0
 80023cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80023ce:	e023      	b.n	8002418 <shell_exec+0x9c>
	{
		if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 80023d0:	6879      	ldr	r1, [r7, #4]
 80023d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80023d4:	4613      	mov	r3, r2
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	4413      	add	r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	3304      	adds	r3, #4
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	68ba      	ldr	r2, [r7, #8]
 80023e4:	4611      	mov	r1, r2
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7fd ff1a 	bl	8000220 <strcmp>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d10f      	bne.n	8002412 <shell_exec+0x96>
		{

			return h_shell->func_list[i].func(h_shell, argc, argv);
 80023f2:	6879      	ldr	r1, [r7, #4]
 80023f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80023f6:	4613      	mov	r3, r2
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	4413      	add	r3, r2
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	440b      	add	r3, r1
 8002400:	3308      	adds	r3, #8
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f107 0208 	add.w	r2, r7, #8
 8002408:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	4798      	blx	r3
 800240e:	4603      	mov	r3, r0
 8002410:	e01c      	b.n	800244c <shell_exec+0xd0>
	for (i = 0; i < h_shell->func_list_size; i++)
 8002412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002414:	3301      	adds	r3, #1
 8002416:	637b      	str	r3, [r7, #52]	@ 0x34
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800241e:	429a      	cmp	r2, r3
 8002420:	dbd6      	blt.n	80023d0 <shell_exec+0x54>
		}
	}

	int size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	4a0a      	ldr	r2, [pc, #40]	@ (8002454 <shell_exec+0xd8>)
 800242c:	2140      	movs	r1, #64	@ 0x40
 800242e:	f006 fdb9 	bl	8008fa4 <sniprintf>
 8002432:	62b8      	str	r0, [r7, #40]	@ 0x28
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002440:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002442:	b289      	uxth	r1, r1
 8002444:	4610      	mov	r0, r2
 8002446:	4798      	blx	r3
	return -1;
 8002448:	f04f 33ff 	mov.w	r3, #4294967295
}
 800244c:	4618      	mov	r0, r3
 800244e:	3738      	adds	r7, #56	@ 0x38
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	08009a74 	.word	0x08009a74

08002458 <shell_run>:
 *
 * @param h_shell The pointer to the shell instance.
 * @return Never returns, it's an infinite loop.
 */
int shell_run(h_shell_t* h_shell)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
	static int cmd_buffer_index;
	char c;
	int size;

	h_shell->drv.receive(&c, 1);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8002466:	f107 020b 	add.w	r2, r7, #11
 800246a:	2101      	movs	r1, #1
 800246c:	4610      	mov	r0, r2
 800246e:	4798      	blx	r3

	switch(c)
 8002470:	7afb      	ldrb	r3, [r7, #11]
 8002472:	2b08      	cmp	r3, #8
 8002474:	d02f      	beq.n	80024d6 <shell_run+0x7e>
 8002476:	2b0d      	cmp	r3, #13
 8002478:	d144      	bne.n	8002504 <shell_run+0xac>
	{
	case '\r': // Process RETURN key
		//case '\n':
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002480:	4a33      	ldr	r2, [pc, #204]	@ (8002550 <shell_run+0xf8>)
 8002482:	2140      	movs	r1, #64	@ 0x40
 8002484:	4618      	mov	r0, r3
 8002486:	f006 fd8d 	bl	8008fa4 <sniprintf>
 800248a:	60f8      	str	r0, [r7, #12]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002498:	68f9      	ldr	r1, [r7, #12]
 800249a:	b289      	uxth	r1, r1
 800249c:	4610      	mov	r0, r2
 800249e:	4798      	blx	r3
		h_shell->cmd_buffer[cmd_buffer_index++] = 0; // Add '\0' char at the end of the string
 80024a0:	4b2c      	ldr	r3, [pc, #176]	@ (8002554 <shell_run+0xfc>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	1c5a      	adds	r2, r3, #1
 80024a6:	492b      	ldr	r1, [pc, #172]	@ (8002554 <shell_run+0xfc>)
 80024a8:	600a      	str	r2, [r1, #0]
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	4413      	add	r3, r2
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
		//		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
		//		h_shell->drv.transmit(h_shell->print_buffer, size);
		cmd_buffer_index = 0; // Reset buffer
 80024b4:	4b27      	ldr	r3, [pc, #156]	@ (8002554 <shell_run+0xfc>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	601a      	str	r2, [r3, #0]
		shell_exec(h_shell, h_shell->cmd_buffer);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 80024c0:	4619      	mov	r1, r3
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f7ff ff5a 	bl	800237c <shell_exec>
		h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80024ce:	210d      	movs	r1, #13
 80024d0:	4821      	ldr	r0, [pc, #132]	@ (8002558 <shell_run+0x100>)
 80024d2:	4798      	blx	r3
		break;
 80024d4:	e036      	b.n	8002544 <shell_run+0xec>

	case '\b': // Backspace
		if (cmd_buffer_index > 0) // Is there a character to delete?
 80024d6:	4b1f      	ldr	r3, [pc, #124]	@ (8002554 <shell_run+0xfc>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	dd31      	ble.n	8002542 <shell_run+0xea>
		{
			h_shell->cmd_buffer[cmd_buffer_index] = '\0'; // Removes character from the buffer, '\0' character is required for shell_exec to work
 80024de:	4b1d      	ldr	r3, [pc, #116]	@ (8002554 <shell_run+0xfc>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	4413      	add	r3, r2
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
			cmd_buffer_index--;
 80024ec:	4b19      	ldr	r3, [pc, #100]	@ (8002554 <shell_run+0xfc>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	3b01      	subs	r3, #1
 80024f2:	4a18      	ldr	r2, [pc, #96]	@ (8002554 <shell_run+0xfc>)
 80024f4:	6013      	str	r3, [r2, #0]
			h_shell->drv.transmit("\b \b", 3); // "Deletes" the character on the terminal
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80024fc:	2103      	movs	r1, #3
 80024fe:	4817      	ldr	r0, [pc, #92]	@ (800255c <shell_run+0x104>)
 8002500:	4798      	blx	r3
		}
		break;
 8002502:	e01e      	b.n	8002542 <shell_run+0xea>

	default: // Other characters
		// Only store characters if the buffer has space
		if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 8002504:	4b13      	ldr	r3, [pc, #76]	@ (8002554 <shell_run+0xfc>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2b3f      	cmp	r3, #63	@ 0x3f
 800250a:	dc1b      	bgt.n	8002544 <shell_run+0xec>
		{
			if (is_character_valid(c))
 800250c:	7afb      	ldrb	r3, [r7, #11]
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff fda0 	bl	8002054 <is_character_valid>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d014      	beq.n	8002544 <shell_run+0xec>
			{
				h_shell->drv.transmit(&c, 1); // echo
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002520:	f107 020b 	add.w	r2, r7, #11
 8002524:	2101      	movs	r1, #1
 8002526:	4610      	mov	r0, r2
 8002528:	4798      	blx	r3
				h_shell->cmd_buffer[cmd_buffer_index++] = c; // Store
 800252a:	4b0a      	ldr	r3, [pc, #40]	@ (8002554 <shell_run+0xfc>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	1c5a      	adds	r2, r3, #1
 8002530:	4908      	ldr	r1, [pc, #32]	@ (8002554 <shell_run+0xfc>)
 8002532:	600a      	str	r2, [r1, #0]
 8002534:	7af9      	ldrb	r1, [r7, #11]
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	4413      	add	r3, r2
 800253a:	460a      	mov	r2, r1
 800253c:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8002540:	e000      	b.n	8002544 <shell_run+0xec>
		break;
 8002542:	bf00      	nop
			}
		}
	}
	return 0;
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	08009a8c 	.word	0x08009a8c
 8002554:	200006f4 	.word	0x200006f4
 8002558:	08009a18 	.word	0x08009a18
 800255c:	08009a90 	.word	0x08009a90

08002560 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002560:	480d      	ldr	r0, [pc, #52]	@ (8002598 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002562:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002564:	f7ff f8d6 	bl	8001714 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002568:	480c      	ldr	r0, [pc, #48]	@ (800259c <LoopForever+0x6>)
  ldr r1, =_edata
 800256a:	490d      	ldr	r1, [pc, #52]	@ (80025a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800256c:	4a0d      	ldr	r2, [pc, #52]	@ (80025a4 <LoopForever+0xe>)
  movs r3, #0
 800256e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002570:	e002      	b.n	8002578 <LoopCopyDataInit>

08002572 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002572:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002574:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002576:	3304      	adds	r3, #4

08002578 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002578:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800257a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800257c:	d3f9      	bcc.n	8002572 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800257e:	4a0a      	ldr	r2, [pc, #40]	@ (80025a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002580:	4c0a      	ldr	r4, [pc, #40]	@ (80025ac <LoopForever+0x16>)
  movs r3, #0
 8002582:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002584:	e001      	b.n	800258a <LoopFillZerobss>

08002586 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002586:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002588:	3204      	adds	r2, #4

0800258a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800258a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800258c:	d3fb      	bcc.n	8002586 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800258e:	f006 fd4d 	bl	800902c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002592:	f7fe ff33 	bl	80013fc <main>

08002596 <LoopForever>:

LoopForever:
    b LoopForever
 8002596:	e7fe      	b.n	8002596 <LoopForever>
  ldr   r0, =_estack
 8002598:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800259c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025a0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80025a4:	08009c18 	.word	0x08009c18
  ldr r2, =_sbss
 80025a8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80025ac:	20000844 	.word	0x20000844

080025b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80025b0:	e7fe      	b.n	80025b0 <ADC1_2_IRQHandler>

080025b2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025b2:	b580      	push	{r7, lr}
 80025b4:	b082      	sub	sp, #8
 80025b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80025b8:	2300      	movs	r3, #0
 80025ba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025bc:	2003      	movs	r0, #3
 80025be:	f001 f9dc 	bl	800397a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025c2:	200f      	movs	r0, #15
 80025c4:	f7fe ffb8 	bl	8001538 <HAL_InitTick>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d002      	beq.n	80025d4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	71fb      	strb	r3, [r7, #7]
 80025d2:	e001      	b.n	80025d8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80025d4:	f7fe ff8c 	bl	80014f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80025d8:	79fb      	ldrb	r3, [r7, #7]

}
 80025da:	4618      	mov	r0, r3
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025e8:	4b05      	ldr	r3, [pc, #20]	@ (8002600 <HAL_IncTick+0x1c>)
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	4b05      	ldr	r3, [pc, #20]	@ (8002604 <HAL_IncTick+0x20>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4413      	add	r3, r2
 80025f2:	4a03      	ldr	r2, [pc, #12]	@ (8002600 <HAL_IncTick+0x1c>)
 80025f4:	6013      	str	r3, [r2, #0]
}
 80025f6:	bf00      	nop
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	200006f8 	.word	0x200006f8
 8002604:	20000008 	.word	0x20000008

08002608 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return uwTick;
 800260c:	4b03      	ldr	r3, [pc, #12]	@ (800261c <HAL_GetTick+0x14>)
 800260e:	681b      	ldr	r3, [r3, #0]
}
 8002610:	4618      	mov	r0, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	200006f8 	.word	0x200006f8

08002620 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	431a      	orrs	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	609a      	str	r2, [r3, #8]
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002646:	b480      	push	{r7}
 8002648:	b083      	sub	sp, #12
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
 800264e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	431a      	orrs	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	609a      	str	r2, [r3, #8]
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800267c:	4618      	mov	r0, r3
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002688:	b480      	push	{r7}
 800268a:	b087      	sub	sp, #28
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
 8002694:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	3360      	adds	r3, #96	@ 0x60
 800269a:	461a      	mov	r2, r3
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	4413      	add	r3, r2
 80026a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	4b08      	ldr	r3, [pc, #32]	@ (80026cc <LL_ADC_SetOffset+0x44>)
 80026aa:	4013      	ands	r3, r2
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80026b2:	683a      	ldr	r2, [r7, #0]
 80026b4:	430a      	orrs	r2, r1
 80026b6:	4313      	orrs	r3, r2
 80026b8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80026c0:	bf00      	nop
 80026c2:	371c      	adds	r7, #28
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr
 80026cc:	03fff000 	.word	0x03fff000

080026d0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	3360      	adds	r3, #96	@ 0x60
 80026de:	461a      	mov	r2, r3
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4413      	add	r3, r2
 80026e6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3714      	adds	r7, #20
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr

080026fc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b087      	sub	sp, #28
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	3360      	adds	r3, #96	@ 0x60
 800270c:	461a      	mov	r2, r3
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	4413      	add	r3, r2
 8002714:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	431a      	orrs	r2, r3
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002726:	bf00      	nop
 8002728:	371c      	adds	r7, #28
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr

08002732 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002732:	b480      	push	{r7}
 8002734:	b087      	sub	sp, #28
 8002736:	af00      	add	r7, sp, #0
 8002738:	60f8      	str	r0, [r7, #12]
 800273a:	60b9      	str	r1, [r7, #8]
 800273c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	3360      	adds	r3, #96	@ 0x60
 8002742:	461a      	mov	r2, r3
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	431a      	orrs	r2, r3
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800275c:	bf00      	nop
 800275e:	371c      	adds	r7, #28
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002768:	b480      	push	{r7}
 800276a:	b087      	sub	sp, #28
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	3360      	adds	r3, #96	@ 0x60
 8002778:	461a      	mov	r2, r3
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	4413      	add	r3, r2
 8002780:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	431a      	orrs	r2, r3
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002792:	bf00      	nop
 8002794:	371c      	adds	r7, #28
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr

0800279e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800279e:	b480      	push	{r7}
 80027a0:	b083      	sub	sp, #12
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
 80027a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	695b      	ldr	r3, [r3, #20]
 80027ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	431a      	orrs	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	615a      	str	r2, [r3, #20]
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b087      	sub	sp, #28
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	3330      	adds	r3, #48	@ 0x30
 80027d4:	461a      	mov	r2, r3
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	0a1b      	lsrs	r3, r3, #8
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	f003 030c 	and.w	r3, r3, #12
 80027e0:	4413      	add	r3, r2
 80027e2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	f003 031f 	and.w	r3, r3, #31
 80027ee:	211f      	movs	r1, #31
 80027f0:	fa01 f303 	lsl.w	r3, r1, r3
 80027f4:	43db      	mvns	r3, r3
 80027f6:	401a      	ands	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	0e9b      	lsrs	r3, r3, #26
 80027fc:	f003 011f 	and.w	r1, r3, #31
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	f003 031f 	and.w	r3, r3, #31
 8002806:	fa01 f303 	lsl.w	r3, r1, r3
 800280a:	431a      	orrs	r2, r3
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002810:	bf00      	nop
 8002812:	371c      	adds	r7, #28
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr

0800281c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800281c:	b480      	push	{r7}
 800281e:	b087      	sub	sp, #28
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	3314      	adds	r3, #20
 800282c:	461a      	mov	r2, r3
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	0e5b      	lsrs	r3, r3, #25
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	4413      	add	r3, r2
 800283a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	0d1b      	lsrs	r3, r3, #20
 8002844:	f003 031f 	and.w	r3, r3, #31
 8002848:	2107      	movs	r1, #7
 800284a:	fa01 f303 	lsl.w	r3, r1, r3
 800284e:	43db      	mvns	r3, r3
 8002850:	401a      	ands	r2, r3
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	0d1b      	lsrs	r3, r3, #20
 8002856:	f003 031f 	and.w	r3, r3, #31
 800285a:	6879      	ldr	r1, [r7, #4]
 800285c:	fa01 f303 	lsl.w	r3, r1, r3
 8002860:	431a      	orrs	r2, r3
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002866:	bf00      	nop
 8002868:	371c      	adds	r7, #28
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
	...

08002874 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	60f8      	str	r0, [r7, #12]
 800287c:	60b9      	str	r1, [r7, #8]
 800287e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800288c:	43db      	mvns	r3, r3
 800288e:	401a      	ands	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f003 0318 	and.w	r3, r3, #24
 8002896:	4908      	ldr	r1, [pc, #32]	@ (80028b8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002898:	40d9      	lsrs	r1, r3
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	400b      	ands	r3, r1
 800289e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028a2:	431a      	orrs	r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80028aa:	bf00      	nop
 80028ac:	3714      	adds	r7, #20
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	0007ffff 	.word	0x0007ffff

080028bc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80028cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	6093      	str	r3, [r2, #8]
}
 80028d4:	bf00      	nop
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr

080028e0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80028f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80028f4:	d101      	bne.n	80028fa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80028f6:	2301      	movs	r3, #1
 80028f8:	e000      	b.n	80028fc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002918:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800291c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002940:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002944:	d101      	bne.n	800294a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002946:	2301      	movs	r3, #1
 8002948:	e000      	b.n	800294c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800294a:	2300      	movs	r3, #0
}
 800294c:	4618      	mov	r0, r3
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	2b01      	cmp	r3, #1
 800296a:	d101      	bne.n	8002970 <LL_ADC_IsEnabled+0x18>
 800296c:	2301      	movs	r3, #1
 800296e:	e000      	b.n	8002972 <LL_ADC_IsEnabled+0x1a>
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr

0800297e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800297e:	b480      	push	{r7}
 8002980:	b083      	sub	sp, #12
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f003 0304 	and.w	r3, r3, #4
 800298e:	2b04      	cmp	r3, #4
 8002990:	d101      	bne.n	8002996 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002992:	2301      	movs	r3, #1
 8002994:	e000      	b.n	8002998 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	f003 0308 	and.w	r3, r3, #8
 80029b4:	2b08      	cmp	r3, #8
 80029b6:	d101      	bne.n	80029bc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80029b8:	2301      	movs	r3, #1
 80029ba:	e000      	b.n	80029be <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
	...

080029cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80029cc:	b590      	push	{r4, r7, lr}
 80029ce:	b089      	sub	sp, #36	@ 0x24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029d4:	2300      	movs	r3, #0
 80029d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80029d8:	2300      	movs	r3, #0
 80029da:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e1a9      	b.n	8002d3a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	695b      	ldr	r3, [r3, #20]
 80029ea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d109      	bne.n	8002a08 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f7fe fb05 	bl	8001004 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff ff67 	bl	80028e0 <LL_ADC_IsDeepPowerDownEnabled>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d004      	beq.n	8002a22 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff ff4d 	bl	80028bc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7ff ff82 	bl	8002930 <LL_ADC_IsInternalRegulatorEnabled>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d115      	bne.n	8002a5e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff ff66 	bl	8002908 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a3c:	4b9c      	ldr	r3, [pc, #624]	@ (8002cb0 <HAL_ADC_Init+0x2e4>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	099b      	lsrs	r3, r3, #6
 8002a42:	4a9c      	ldr	r2, [pc, #624]	@ (8002cb4 <HAL_ADC_Init+0x2e8>)
 8002a44:	fba2 2303 	umull	r2, r3, r2, r3
 8002a48:	099b      	lsrs	r3, r3, #6
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a50:	e002      	b.n	8002a58 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	3b01      	subs	r3, #1
 8002a56:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1f9      	bne.n	8002a52 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7ff ff64 	bl	8002930 <LL_ADC_IsInternalRegulatorEnabled>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d10d      	bne.n	8002a8a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a72:	f043 0210 	orr.w	r2, r3, #16
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a7e:	f043 0201 	orr.w	r2, r3, #1
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff ff75 	bl	800297e <LL_ADC_REG_IsConversionOngoing>
 8002a94:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a9a:	f003 0310 	and.w	r3, r3, #16
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	f040 8142 	bne.w	8002d28 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	f040 813e 	bne.w	8002d28 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002ab4:	f043 0202 	orr.w	r2, r3, #2
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7ff ff49 	bl	8002958 <LL_ADC_IsEnabled>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d141      	bne.n	8002b50 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ad4:	d004      	beq.n	8002ae0 <HAL_ADC_Init+0x114>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a77      	ldr	r2, [pc, #476]	@ (8002cb8 <HAL_ADC_Init+0x2ec>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d10f      	bne.n	8002b00 <HAL_ADC_Init+0x134>
 8002ae0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002ae4:	f7ff ff38 	bl	8002958 <LL_ADC_IsEnabled>
 8002ae8:	4604      	mov	r4, r0
 8002aea:	4873      	ldr	r0, [pc, #460]	@ (8002cb8 <HAL_ADC_Init+0x2ec>)
 8002aec:	f7ff ff34 	bl	8002958 <LL_ADC_IsEnabled>
 8002af0:	4603      	mov	r3, r0
 8002af2:	4323      	orrs	r3, r4
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	bf0c      	ite	eq
 8002af8:	2301      	moveq	r3, #1
 8002afa:	2300      	movne	r3, #0
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	e012      	b.n	8002b26 <HAL_ADC_Init+0x15a>
 8002b00:	486e      	ldr	r0, [pc, #440]	@ (8002cbc <HAL_ADC_Init+0x2f0>)
 8002b02:	f7ff ff29 	bl	8002958 <LL_ADC_IsEnabled>
 8002b06:	4604      	mov	r4, r0
 8002b08:	486d      	ldr	r0, [pc, #436]	@ (8002cc0 <HAL_ADC_Init+0x2f4>)
 8002b0a:	f7ff ff25 	bl	8002958 <LL_ADC_IsEnabled>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	431c      	orrs	r4, r3
 8002b12:	486c      	ldr	r0, [pc, #432]	@ (8002cc4 <HAL_ADC_Init+0x2f8>)
 8002b14:	f7ff ff20 	bl	8002958 <LL_ADC_IsEnabled>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	4323      	orrs	r3, r4
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	bf0c      	ite	eq
 8002b20:	2301      	moveq	r3, #1
 8002b22:	2300      	movne	r3, #0
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d012      	beq.n	8002b50 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b32:	d004      	beq.n	8002b3e <HAL_ADC_Init+0x172>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a5f      	ldr	r2, [pc, #380]	@ (8002cb8 <HAL_ADC_Init+0x2ec>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d101      	bne.n	8002b42 <HAL_ADC_Init+0x176>
 8002b3e:	4a62      	ldr	r2, [pc, #392]	@ (8002cc8 <HAL_ADC_Init+0x2fc>)
 8002b40:	e000      	b.n	8002b44 <HAL_ADC_Init+0x178>
 8002b42:	4a62      	ldr	r2, [pc, #392]	@ (8002ccc <HAL_ADC_Init+0x300>)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4610      	mov	r0, r2
 8002b4c:	f7ff fd68 	bl	8002620 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	7f5b      	ldrb	r3, [r3, #29]
 8002b54:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b5a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002b60:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002b66:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b6e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b70:	4313      	orrs	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d106      	bne.n	8002b8c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b82:	3b01      	subs	r3, #1
 8002b84:	045b      	lsls	r3, r3, #17
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d009      	beq.n	8002ba8 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b98:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68da      	ldr	r2, [r3, #12]
 8002bae:	4b48      	ldr	r3, [pc, #288]	@ (8002cd0 <HAL_ADC_Init+0x304>)
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	6812      	ldr	r2, [r2, #0]
 8002bb6:	69b9      	ldr	r1, [r7, #24]
 8002bb8:	430b      	orrs	r3, r1
 8002bba:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	430a      	orrs	r2, r1
 8002bd0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff fee4 	bl	80029a4 <LL_ADC_INJ_IsConversionOngoing>
 8002bdc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d17f      	bne.n	8002ce4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d17c      	bne.n	8002ce4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bee:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002bf6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c06:	f023 0302 	bic.w	r3, r3, #2
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	6812      	ldr	r2, [r2, #0]
 8002c0e:	69b9      	ldr	r1, [r7, #24]
 8002c10:	430b      	orrs	r3, r1
 8002c12:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	691b      	ldr	r3, [r3, #16]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d017      	beq.n	8002c4c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	691a      	ldr	r2, [r3, #16]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002c2a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002c34:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002c38:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	6911      	ldr	r1, [r2, #16]
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	6812      	ldr	r2, [r2, #0]
 8002c44:	430b      	orrs	r3, r1
 8002c46:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002c4a:	e013      	b.n	8002c74 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	691a      	ldr	r2, [r3, #16]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002c5a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	6812      	ldr	r2, [r2, #0]
 8002c68:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002c6c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c70:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d12a      	bne.n	8002cd4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	691b      	ldr	r3, [r3, #16]
 8002c84:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002c88:	f023 0304 	bic.w	r3, r3, #4
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c94:	4311      	orrs	r1, r2
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002c9a:	4311      	orrs	r1, r2
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ca0:	430a      	orrs	r2, r1
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f042 0201 	orr.w	r2, r2, #1
 8002cac:	611a      	str	r2, [r3, #16]
 8002cae:	e019      	b.n	8002ce4 <HAL_ADC_Init+0x318>
 8002cb0:	20000000 	.word	0x20000000
 8002cb4:	053e2d63 	.word	0x053e2d63
 8002cb8:	50000100 	.word	0x50000100
 8002cbc:	50000400 	.word	0x50000400
 8002cc0:	50000500 	.word	0x50000500
 8002cc4:	50000600 	.word	0x50000600
 8002cc8:	50000300 	.word	0x50000300
 8002ccc:	50000700 	.word	0x50000700
 8002cd0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	691a      	ldr	r2, [r3, #16]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f022 0201 	bic.w	r2, r2, #1
 8002ce2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	695b      	ldr	r3, [r3, #20]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d10c      	bne.n	8002d06 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf2:	f023 010f 	bic.w	r1, r3, #15
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6a1b      	ldr	r3, [r3, #32]
 8002cfa:	1e5a      	subs	r2, r3, #1
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	430a      	orrs	r2, r1
 8002d02:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d04:	e007      	b.n	8002d16 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f022 020f 	bic.w	r2, r2, #15
 8002d14:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d1a:	f023 0303 	bic.w	r3, r3, #3
 8002d1e:	f043 0201 	orr.w	r2, r3, #1
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d26:	e007      	b.n	8002d38 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d2c:	f043 0210 	orr.w	r2, r3, #16
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d38:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3724      	adds	r7, #36	@ 0x24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd90      	pop	{r4, r7, pc}
 8002d42:	bf00      	nop

08002d44 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b0b6      	sub	sp, #216	@ 0xd8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002d54:	2300      	movs	r3, #0
 8002d56:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d102      	bne.n	8002d68 <HAL_ADC_ConfigChannel+0x24>
 8002d62:	2302      	movs	r3, #2
 8002d64:	f000 bc13 	b.w	800358e <HAL_ADC_ConfigChannel+0x84a>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7ff fe02 	bl	800297e <LL_ADC_REG_IsConversionOngoing>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f040 83f3 	bne.w	8003568 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6818      	ldr	r0, [r3, #0]
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	6859      	ldr	r1, [r3, #4]
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	461a      	mov	r2, r3
 8002d90:	f7ff fd18 	bl	80027c4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff fdf0 	bl	800297e <LL_ADC_REG_IsConversionOngoing>
 8002d9e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff fdfc 	bl	80029a4 <LL_ADC_INJ_IsConversionOngoing>
 8002dac:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002db0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	f040 81d9 	bne.w	800316c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002dba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f040 81d4 	bne.w	800316c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002dcc:	d10f      	bne.n	8002dee <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6818      	ldr	r0, [r3, #0]
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	4619      	mov	r1, r3
 8002dda:	f7ff fd1f 	bl	800281c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff fcd9 	bl	800279e <LL_ADC_SetSamplingTimeCommonConfig>
 8002dec:	e00e      	b.n	8002e0c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6818      	ldr	r0, [r3, #0]
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	6819      	ldr	r1, [r3, #0]
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	f7ff fd0e 	bl	800281c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2100      	movs	r1, #0
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff fcc9 	bl	800279e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	695a      	ldr	r2, [r3, #20]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	08db      	lsrs	r3, r3, #3
 8002e18:	f003 0303 	and.w	r3, r3, #3
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e22:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	2b04      	cmp	r3, #4
 8002e2c:	d022      	beq.n	8002e74 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6818      	ldr	r0, [r3, #0]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	6919      	ldr	r1, [r3, #16]
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002e3e:	f7ff fc23 	bl	8002688 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6818      	ldr	r0, [r3, #0]
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	6919      	ldr	r1, [r3, #16]
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	461a      	mov	r2, r3
 8002e50:	f7ff fc6f 	bl	8002732 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6818      	ldr	r0, [r3, #0]
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d102      	bne.n	8002e6a <HAL_ADC_ConfigChannel+0x126>
 8002e64:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e68:	e000      	b.n	8002e6c <HAL_ADC_ConfigChannel+0x128>
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	f7ff fc7b 	bl	8002768 <LL_ADC_SetOffsetSaturation>
 8002e72:	e17b      	b.n	800316c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2100      	movs	r1, #0
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7ff fc28 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 8002e80:	4603      	mov	r3, r0
 8002e82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d10a      	bne.n	8002ea0 <HAL_ADC_ConfigChannel+0x15c>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2100      	movs	r1, #0
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff fc1d 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 8002e96:	4603      	mov	r3, r0
 8002e98:	0e9b      	lsrs	r3, r3, #26
 8002e9a:	f003 021f 	and.w	r2, r3, #31
 8002e9e:	e01e      	b.n	8002ede <HAL_ADC_ConfigChannel+0x19a>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7ff fc12 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 8002eac:	4603      	mov	r3, r0
 8002eae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002eb6:	fa93 f3a3 	rbit	r3, r3
 8002eba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ebe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ec2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002ec6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002ece:	2320      	movs	r3, #32
 8002ed0:	e004      	b.n	8002edc <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002ed2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002ed6:	fab3 f383 	clz	r3, r3
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d105      	bne.n	8002ef6 <HAL_ADC_ConfigChannel+0x1b2>
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	0e9b      	lsrs	r3, r3, #26
 8002ef0:	f003 031f 	and.w	r3, r3, #31
 8002ef4:	e018      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x1e4>
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f02:	fa93 f3a3 	rbit	r3, r3
 8002f06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002f0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f0e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002f12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002f1a:	2320      	movs	r3, #32
 8002f1c:	e004      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002f1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f22:	fab3 f383 	clz	r3, r3
 8002f26:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d106      	bne.n	8002f3a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2200      	movs	r2, #0
 8002f32:	2100      	movs	r1, #0
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7ff fbe1 	bl	80026fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2101      	movs	r1, #1
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff fbc5 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 8002f46:	4603      	mov	r3, r0
 8002f48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d10a      	bne.n	8002f66 <HAL_ADC_ConfigChannel+0x222>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2101      	movs	r1, #1
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7ff fbba 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	0e9b      	lsrs	r3, r3, #26
 8002f60:	f003 021f 	and.w	r2, r3, #31
 8002f64:	e01e      	b.n	8002fa4 <HAL_ADC_ConfigChannel+0x260>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2101      	movs	r1, #1
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7ff fbaf 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 8002f72:	4603      	mov	r3, r0
 8002f74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f78:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f7c:	fa93 f3a3 	rbit	r3, r3
 8002f80:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002f84:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002f88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002f8c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d101      	bne.n	8002f98 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002f94:	2320      	movs	r3, #32
 8002f96:	e004      	b.n	8002fa2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002f98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f9c:	fab3 f383 	clz	r3, r3
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d105      	bne.n	8002fbc <HAL_ADC_ConfigChannel+0x278>
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	0e9b      	lsrs	r3, r3, #26
 8002fb6:	f003 031f 	and.w	r3, r3, #31
 8002fba:	e018      	b.n	8002fee <HAL_ADC_ConfigChannel+0x2aa>
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fc8:	fa93 f3a3 	rbit	r3, r3
 8002fcc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002fd0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002fd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002fe0:	2320      	movs	r3, #32
 8002fe2:	e004      	b.n	8002fee <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002fe4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fe8:	fab3 f383 	clz	r3, r3
 8002fec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d106      	bne.n	8003000 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	2101      	movs	r1, #1
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7ff fb7e 	bl	80026fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2102      	movs	r1, #2
 8003006:	4618      	mov	r0, r3
 8003008:	f7ff fb62 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 800300c:	4603      	mov	r3, r0
 800300e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003012:	2b00      	cmp	r3, #0
 8003014:	d10a      	bne.n	800302c <HAL_ADC_ConfigChannel+0x2e8>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2102      	movs	r1, #2
 800301c:	4618      	mov	r0, r3
 800301e:	f7ff fb57 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 8003022:	4603      	mov	r3, r0
 8003024:	0e9b      	lsrs	r3, r3, #26
 8003026:	f003 021f 	and.w	r2, r3, #31
 800302a:	e01e      	b.n	800306a <HAL_ADC_ConfigChannel+0x326>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2102      	movs	r1, #2
 8003032:	4618      	mov	r0, r3
 8003034:	f7ff fb4c 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 8003038:	4603      	mov	r3, r0
 800303a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003042:	fa93 f3a3 	rbit	r3, r3
 8003046:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800304a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800304e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003052:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003056:	2b00      	cmp	r3, #0
 8003058:	d101      	bne.n	800305e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800305a:	2320      	movs	r3, #32
 800305c:	e004      	b.n	8003068 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800305e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003062:	fab3 f383 	clz	r3, r3
 8003066:	b2db      	uxtb	r3, r3
 8003068:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003072:	2b00      	cmp	r3, #0
 8003074:	d105      	bne.n	8003082 <HAL_ADC_ConfigChannel+0x33e>
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	0e9b      	lsrs	r3, r3, #26
 800307c:	f003 031f 	and.w	r3, r3, #31
 8003080:	e016      	b.n	80030b0 <HAL_ADC_ConfigChannel+0x36c>
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800308a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800308e:	fa93 f3a3 	rbit	r3, r3
 8003092:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003094:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003096:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800309a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80030a2:	2320      	movs	r3, #32
 80030a4:	e004      	b.n	80030b0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80030a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030aa:	fab3 f383 	clz	r3, r3
 80030ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d106      	bne.n	80030c2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2200      	movs	r2, #0
 80030ba:	2102      	movs	r1, #2
 80030bc:	4618      	mov	r0, r3
 80030be:	f7ff fb1d 	bl	80026fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2103      	movs	r1, #3
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff fb01 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 80030ce:	4603      	mov	r3, r0
 80030d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d10a      	bne.n	80030ee <HAL_ADC_ConfigChannel+0x3aa>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2103      	movs	r1, #3
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff faf6 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 80030e4:	4603      	mov	r3, r0
 80030e6:	0e9b      	lsrs	r3, r3, #26
 80030e8:	f003 021f 	and.w	r2, r3, #31
 80030ec:	e017      	b.n	800311e <HAL_ADC_ConfigChannel+0x3da>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2103      	movs	r1, #3
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7ff faeb 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 80030fa:	4603      	mov	r3, r0
 80030fc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003100:	fa93 f3a3 	rbit	r3, r3
 8003104:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003106:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003108:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800310a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800310c:	2b00      	cmp	r3, #0
 800310e:	d101      	bne.n	8003114 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003110:	2320      	movs	r3, #32
 8003112:	e003      	b.n	800311c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003114:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003116:	fab3 f383 	clz	r3, r3
 800311a:	b2db      	uxtb	r3, r3
 800311c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003126:	2b00      	cmp	r3, #0
 8003128:	d105      	bne.n	8003136 <HAL_ADC_ConfigChannel+0x3f2>
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	0e9b      	lsrs	r3, r3, #26
 8003130:	f003 031f 	and.w	r3, r3, #31
 8003134:	e011      	b.n	800315a <HAL_ADC_ConfigChannel+0x416>
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800313e:	fa93 f3a3 	rbit	r3, r3
 8003142:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003144:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003146:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003148:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800314a:	2b00      	cmp	r3, #0
 800314c:	d101      	bne.n	8003152 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800314e:	2320      	movs	r3, #32
 8003150:	e003      	b.n	800315a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003152:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003154:	fab3 f383 	clz	r3, r3
 8003158:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800315a:	429a      	cmp	r2, r3
 800315c:	d106      	bne.n	800316c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2200      	movs	r2, #0
 8003164:	2103      	movs	r1, #3
 8003166:	4618      	mov	r0, r3
 8003168:	f7ff fac8 	bl	80026fc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4618      	mov	r0, r3
 8003172:	f7ff fbf1 	bl	8002958 <LL_ADC_IsEnabled>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	f040 813d 	bne.w	80033f8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6818      	ldr	r0, [r3, #0]
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	6819      	ldr	r1, [r3, #0]
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	461a      	mov	r2, r3
 800318c:	f7ff fb72 	bl	8002874 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	4aa2      	ldr	r2, [pc, #648]	@ (8003420 <HAL_ADC_ConfigChannel+0x6dc>)
 8003196:	4293      	cmp	r3, r2
 8003198:	f040 812e 	bne.w	80033f8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d10b      	bne.n	80031c4 <HAL_ADC_ConfigChannel+0x480>
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	0e9b      	lsrs	r3, r3, #26
 80031b2:	3301      	adds	r3, #1
 80031b4:	f003 031f 	and.w	r3, r3, #31
 80031b8:	2b09      	cmp	r3, #9
 80031ba:	bf94      	ite	ls
 80031bc:	2301      	movls	r3, #1
 80031be:	2300      	movhi	r3, #0
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	e019      	b.n	80031f8 <HAL_ADC_ConfigChannel+0x4b4>
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031cc:	fa93 f3a3 	rbit	r3, r3
 80031d0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80031d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031d4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80031d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d101      	bne.n	80031e0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80031dc:	2320      	movs	r3, #32
 80031de:	e003      	b.n	80031e8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80031e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80031e2:	fab3 f383 	clz	r3, r3
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	3301      	adds	r3, #1
 80031ea:	f003 031f 	and.w	r3, r3, #31
 80031ee:	2b09      	cmp	r3, #9
 80031f0:	bf94      	ite	ls
 80031f2:	2301      	movls	r3, #1
 80031f4:	2300      	movhi	r3, #0
 80031f6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d079      	beq.n	80032f0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003204:	2b00      	cmp	r3, #0
 8003206:	d107      	bne.n	8003218 <HAL_ADC_ConfigChannel+0x4d4>
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	0e9b      	lsrs	r3, r3, #26
 800320e:	3301      	adds	r3, #1
 8003210:	069b      	lsls	r3, r3, #26
 8003212:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003216:	e015      	b.n	8003244 <HAL_ADC_ConfigChannel+0x500>
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003220:	fa93 f3a3 	rbit	r3, r3
 8003224:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003226:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003228:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800322a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800322c:	2b00      	cmp	r3, #0
 800322e:	d101      	bne.n	8003234 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003230:	2320      	movs	r3, #32
 8003232:	e003      	b.n	800323c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003234:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003236:	fab3 f383 	clz	r3, r3
 800323a:	b2db      	uxtb	r3, r3
 800323c:	3301      	adds	r3, #1
 800323e:	069b      	lsls	r3, r3, #26
 8003240:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800324c:	2b00      	cmp	r3, #0
 800324e:	d109      	bne.n	8003264 <HAL_ADC_ConfigChannel+0x520>
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	0e9b      	lsrs	r3, r3, #26
 8003256:	3301      	adds	r3, #1
 8003258:	f003 031f 	and.w	r3, r3, #31
 800325c:	2101      	movs	r1, #1
 800325e:	fa01 f303 	lsl.w	r3, r1, r3
 8003262:	e017      	b.n	8003294 <HAL_ADC_ConfigChannel+0x550>
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800326c:	fa93 f3a3 	rbit	r3, r3
 8003270:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003272:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003274:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003276:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003278:	2b00      	cmp	r3, #0
 800327a:	d101      	bne.n	8003280 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800327c:	2320      	movs	r3, #32
 800327e:	e003      	b.n	8003288 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003280:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003282:	fab3 f383 	clz	r3, r3
 8003286:	b2db      	uxtb	r3, r3
 8003288:	3301      	adds	r3, #1
 800328a:	f003 031f 	and.w	r3, r3, #31
 800328e:	2101      	movs	r1, #1
 8003290:	fa01 f303 	lsl.w	r3, r1, r3
 8003294:	ea42 0103 	orr.w	r1, r2, r3
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d10a      	bne.n	80032ba <HAL_ADC_ConfigChannel+0x576>
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	0e9b      	lsrs	r3, r3, #26
 80032aa:	3301      	adds	r3, #1
 80032ac:	f003 021f 	and.w	r2, r3, #31
 80032b0:	4613      	mov	r3, r2
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	4413      	add	r3, r2
 80032b6:	051b      	lsls	r3, r3, #20
 80032b8:	e018      	b.n	80032ec <HAL_ADC_ConfigChannel+0x5a8>
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032c2:	fa93 f3a3 	rbit	r3, r3
 80032c6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80032c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80032cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d101      	bne.n	80032d6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80032d2:	2320      	movs	r3, #32
 80032d4:	e003      	b.n	80032de <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80032d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032d8:	fab3 f383 	clz	r3, r3
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	3301      	adds	r3, #1
 80032e0:	f003 021f 	and.w	r2, r3, #31
 80032e4:	4613      	mov	r3, r2
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	4413      	add	r3, r2
 80032ea:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032ec:	430b      	orrs	r3, r1
 80032ee:	e07e      	b.n	80033ee <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d107      	bne.n	800330c <HAL_ADC_ConfigChannel+0x5c8>
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	0e9b      	lsrs	r3, r3, #26
 8003302:	3301      	adds	r3, #1
 8003304:	069b      	lsls	r3, r3, #26
 8003306:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800330a:	e015      	b.n	8003338 <HAL_ADC_ConfigChannel+0x5f4>
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003314:	fa93 f3a3 	rbit	r3, r3
 8003318:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800331a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800331c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800331e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003320:	2b00      	cmp	r3, #0
 8003322:	d101      	bne.n	8003328 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003324:	2320      	movs	r3, #32
 8003326:	e003      	b.n	8003330 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800332a:	fab3 f383 	clz	r3, r3
 800332e:	b2db      	uxtb	r3, r3
 8003330:	3301      	adds	r3, #1
 8003332:	069b      	lsls	r3, r3, #26
 8003334:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003340:	2b00      	cmp	r3, #0
 8003342:	d109      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x614>
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	0e9b      	lsrs	r3, r3, #26
 800334a:	3301      	adds	r3, #1
 800334c:	f003 031f 	and.w	r3, r3, #31
 8003350:	2101      	movs	r1, #1
 8003352:	fa01 f303 	lsl.w	r3, r1, r3
 8003356:	e017      	b.n	8003388 <HAL_ADC_ConfigChannel+0x644>
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800335e:	6a3b      	ldr	r3, [r7, #32]
 8003360:	fa93 f3a3 	rbit	r3, r3
 8003364:	61fb      	str	r3, [r7, #28]
  return result;
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800336a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336c:	2b00      	cmp	r3, #0
 800336e:	d101      	bne.n	8003374 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003370:	2320      	movs	r3, #32
 8003372:	e003      	b.n	800337c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003376:	fab3 f383 	clz	r3, r3
 800337a:	b2db      	uxtb	r3, r3
 800337c:	3301      	adds	r3, #1
 800337e:	f003 031f 	and.w	r3, r3, #31
 8003382:	2101      	movs	r1, #1
 8003384:	fa01 f303 	lsl.w	r3, r1, r3
 8003388:	ea42 0103 	orr.w	r1, r2, r3
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003394:	2b00      	cmp	r3, #0
 8003396:	d10d      	bne.n	80033b4 <HAL_ADC_ConfigChannel+0x670>
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	0e9b      	lsrs	r3, r3, #26
 800339e:	3301      	adds	r3, #1
 80033a0:	f003 021f 	and.w	r2, r3, #31
 80033a4:	4613      	mov	r3, r2
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	4413      	add	r3, r2
 80033aa:	3b1e      	subs	r3, #30
 80033ac:	051b      	lsls	r3, r3, #20
 80033ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80033b2:	e01b      	b.n	80033ec <HAL_ADC_ConfigChannel+0x6a8>
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	fa93 f3a3 	rbit	r3, r3
 80033c0:	613b      	str	r3, [r7, #16]
  return result;
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d101      	bne.n	80033d0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80033cc:	2320      	movs	r3, #32
 80033ce:	e003      	b.n	80033d8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	fab3 f383 	clz	r3, r3
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	3301      	adds	r3, #1
 80033da:	f003 021f 	and.w	r2, r3, #31
 80033de:	4613      	mov	r3, r2
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	4413      	add	r3, r2
 80033e4:	3b1e      	subs	r3, #30
 80033e6:	051b      	lsls	r3, r3, #20
 80033e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033ec:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80033ee:	683a      	ldr	r2, [r7, #0]
 80033f0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033f2:	4619      	mov	r1, r3
 80033f4:	f7ff fa12 	bl	800281c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	4b09      	ldr	r3, [pc, #36]	@ (8003424 <HAL_ADC_ConfigChannel+0x6e0>)
 80033fe:	4013      	ands	r3, r2
 8003400:	2b00      	cmp	r3, #0
 8003402:	f000 80be 	beq.w	8003582 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800340e:	d004      	beq.n	800341a <HAL_ADC_ConfigChannel+0x6d6>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a04      	ldr	r2, [pc, #16]	@ (8003428 <HAL_ADC_ConfigChannel+0x6e4>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d10a      	bne.n	8003430 <HAL_ADC_ConfigChannel+0x6ec>
 800341a:	4b04      	ldr	r3, [pc, #16]	@ (800342c <HAL_ADC_ConfigChannel+0x6e8>)
 800341c:	e009      	b.n	8003432 <HAL_ADC_ConfigChannel+0x6ee>
 800341e:	bf00      	nop
 8003420:	407f0000 	.word	0x407f0000
 8003424:	80080000 	.word	0x80080000
 8003428:	50000100 	.word	0x50000100
 800342c:	50000300 	.word	0x50000300
 8003430:	4b59      	ldr	r3, [pc, #356]	@ (8003598 <HAL_ADC_ConfigChannel+0x854>)
 8003432:	4618      	mov	r0, r3
 8003434:	f7ff f91a 	bl	800266c <LL_ADC_GetCommonPathInternalCh>
 8003438:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a56      	ldr	r2, [pc, #344]	@ (800359c <HAL_ADC_ConfigChannel+0x858>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d004      	beq.n	8003450 <HAL_ADC_ConfigChannel+0x70c>
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a55      	ldr	r2, [pc, #340]	@ (80035a0 <HAL_ADC_ConfigChannel+0x85c>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d13a      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003450:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003454:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d134      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003464:	d005      	beq.n	8003472 <HAL_ADC_ConfigChannel+0x72e>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a4e      	ldr	r2, [pc, #312]	@ (80035a4 <HAL_ADC_ConfigChannel+0x860>)
 800346c:	4293      	cmp	r3, r2
 800346e:	f040 8085 	bne.w	800357c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800347a:	d004      	beq.n	8003486 <HAL_ADC_ConfigChannel+0x742>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a49      	ldr	r2, [pc, #292]	@ (80035a8 <HAL_ADC_ConfigChannel+0x864>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d101      	bne.n	800348a <HAL_ADC_ConfigChannel+0x746>
 8003486:	4a49      	ldr	r2, [pc, #292]	@ (80035ac <HAL_ADC_ConfigChannel+0x868>)
 8003488:	e000      	b.n	800348c <HAL_ADC_ConfigChannel+0x748>
 800348a:	4a43      	ldr	r2, [pc, #268]	@ (8003598 <HAL_ADC_ConfigChannel+0x854>)
 800348c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003490:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003494:	4619      	mov	r1, r3
 8003496:	4610      	mov	r0, r2
 8003498:	f7ff f8d5 	bl	8002646 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800349c:	4b44      	ldr	r3, [pc, #272]	@ (80035b0 <HAL_ADC_ConfigChannel+0x86c>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	099b      	lsrs	r3, r3, #6
 80034a2:	4a44      	ldr	r2, [pc, #272]	@ (80035b4 <HAL_ADC_ConfigChannel+0x870>)
 80034a4:	fba2 2303 	umull	r2, r3, r2, r3
 80034a8:	099b      	lsrs	r3, r3, #6
 80034aa:	1c5a      	adds	r2, r3, #1
 80034ac:	4613      	mov	r3, r2
 80034ae:	005b      	lsls	r3, r3, #1
 80034b0:	4413      	add	r3, r2
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80034b6:	e002      	b.n	80034be <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	3b01      	subs	r3, #1
 80034bc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d1f9      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034c4:	e05a      	b.n	800357c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a3b      	ldr	r2, [pc, #236]	@ (80035b8 <HAL_ADC_ConfigChannel+0x874>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d125      	bne.n	800351c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80034d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d11f      	bne.n	800351c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a31      	ldr	r2, [pc, #196]	@ (80035a8 <HAL_ADC_ConfigChannel+0x864>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d104      	bne.n	80034f0 <HAL_ADC_ConfigChannel+0x7ac>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a34      	ldr	r2, [pc, #208]	@ (80035bc <HAL_ADC_ConfigChannel+0x878>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d047      	beq.n	8003580 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034f8:	d004      	beq.n	8003504 <HAL_ADC_ConfigChannel+0x7c0>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a2a      	ldr	r2, [pc, #168]	@ (80035a8 <HAL_ADC_ConfigChannel+0x864>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d101      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x7c4>
 8003504:	4a29      	ldr	r2, [pc, #164]	@ (80035ac <HAL_ADC_ConfigChannel+0x868>)
 8003506:	e000      	b.n	800350a <HAL_ADC_ConfigChannel+0x7c6>
 8003508:	4a23      	ldr	r2, [pc, #140]	@ (8003598 <HAL_ADC_ConfigChannel+0x854>)
 800350a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800350e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003512:	4619      	mov	r1, r3
 8003514:	4610      	mov	r0, r2
 8003516:	f7ff f896 	bl	8002646 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800351a:	e031      	b.n	8003580 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a27      	ldr	r2, [pc, #156]	@ (80035c0 <HAL_ADC_ConfigChannel+0x87c>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d12d      	bne.n	8003582 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003526:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800352a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d127      	bne.n	8003582 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a1c      	ldr	r2, [pc, #112]	@ (80035a8 <HAL_ADC_ConfigChannel+0x864>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d022      	beq.n	8003582 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003544:	d004      	beq.n	8003550 <HAL_ADC_ConfigChannel+0x80c>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a17      	ldr	r2, [pc, #92]	@ (80035a8 <HAL_ADC_ConfigChannel+0x864>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d101      	bne.n	8003554 <HAL_ADC_ConfigChannel+0x810>
 8003550:	4a16      	ldr	r2, [pc, #88]	@ (80035ac <HAL_ADC_ConfigChannel+0x868>)
 8003552:	e000      	b.n	8003556 <HAL_ADC_ConfigChannel+0x812>
 8003554:	4a10      	ldr	r2, [pc, #64]	@ (8003598 <HAL_ADC_ConfigChannel+0x854>)
 8003556:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800355a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800355e:	4619      	mov	r1, r3
 8003560:	4610      	mov	r0, r2
 8003562:	f7ff f870 	bl	8002646 <LL_ADC_SetCommonPathInternalCh>
 8003566:	e00c      	b.n	8003582 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800356c:	f043 0220 	orr.w	r2, r3, #32
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800357a:	e002      	b.n	8003582 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800357c:	bf00      	nop
 800357e:	e000      	b.n	8003582 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003580:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800358a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800358e:	4618      	mov	r0, r3
 8003590:	37d8      	adds	r7, #216	@ 0xd8
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	50000700 	.word	0x50000700
 800359c:	c3210000 	.word	0xc3210000
 80035a0:	90c00010 	.word	0x90c00010
 80035a4:	50000600 	.word	0x50000600
 80035a8:	50000100 	.word	0x50000100
 80035ac:	50000300 	.word	0x50000300
 80035b0:	20000000 	.word	0x20000000
 80035b4:	053e2d63 	.word	0x053e2d63
 80035b8:	c7520000 	.word	0xc7520000
 80035bc:	50000500 	.word	0x50000500
 80035c0:	cb840000 	.word	0xcb840000

080035c4 <LL_ADC_IsEnabled>:
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f003 0301 	and.w	r3, r3, #1
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d101      	bne.n	80035dc <LL_ADC_IsEnabled+0x18>
 80035d8:	2301      	movs	r3, #1
 80035da:	e000      	b.n	80035de <LL_ADC_IsEnabled+0x1a>
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <LL_ADC_REG_IsConversionOngoing>:
{
 80035ea:	b480      	push	{r7}
 80035ec:	b083      	sub	sp, #12
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f003 0304 	and.w	r3, r3, #4
 80035fa:	2b04      	cmp	r3, #4
 80035fc:	d101      	bne.n	8003602 <LL_ADC_REG_IsConversionOngoing+0x18>
 80035fe:	2301      	movs	r3, #1
 8003600:	e000      	b.n	8003604 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003610:	b590      	push	{r4, r7, lr}
 8003612:	b0a1      	sub	sp, #132	@ 0x84
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800361a:	2300      	movs	r3, #0
 800361c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003626:	2b01      	cmp	r3, #1
 8003628:	d101      	bne.n	800362e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800362a:	2302      	movs	r3, #2
 800362c:	e0e7      	b.n	80037fe <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2201      	movs	r2, #1
 8003632:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003636:	2300      	movs	r3, #0
 8003638:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800363a:	2300      	movs	r3, #0
 800363c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003646:	d102      	bne.n	800364e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003648:	4b6f      	ldr	r3, [pc, #444]	@ (8003808 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800364a:	60bb      	str	r3, [r7, #8]
 800364c:	e009      	b.n	8003662 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a6e      	ldr	r2, [pc, #440]	@ (800380c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d102      	bne.n	800365e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003658:	4b6d      	ldr	r3, [pc, #436]	@ (8003810 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800365a:	60bb      	str	r3, [r7, #8]
 800365c:	e001      	b.n	8003662 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800365e:	2300      	movs	r3, #0
 8003660:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d10b      	bne.n	8003680 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800366c:	f043 0220 	orr.w	r2, r3, #32
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e0be      	b.n	80037fe <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	4618      	mov	r0, r3
 8003684:	f7ff ffb1 	bl	80035ea <LL_ADC_REG_IsConversionOngoing>
 8003688:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f7ff ffab 	bl	80035ea <LL_ADC_REG_IsConversionOngoing>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	f040 80a0 	bne.w	80037dc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800369c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f040 809c 	bne.w	80037dc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036ac:	d004      	beq.n	80036b8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a55      	ldr	r2, [pc, #340]	@ (8003808 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d101      	bne.n	80036bc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80036b8:	4b56      	ldr	r3, [pc, #344]	@ (8003814 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80036ba:	e000      	b.n	80036be <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80036bc:	4b56      	ldr	r3, [pc, #344]	@ (8003818 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80036be:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d04b      	beq.n	8003760 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80036c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	6859      	ldr	r1, [r3, #4]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80036da:	035b      	lsls	r3, r3, #13
 80036dc:	430b      	orrs	r3, r1
 80036de:	431a      	orrs	r2, r3
 80036e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036e2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036ec:	d004      	beq.n	80036f8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a45      	ldr	r2, [pc, #276]	@ (8003808 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d10f      	bne.n	8003718 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80036f8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80036fc:	f7ff ff62 	bl	80035c4 <LL_ADC_IsEnabled>
 8003700:	4604      	mov	r4, r0
 8003702:	4841      	ldr	r0, [pc, #260]	@ (8003808 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003704:	f7ff ff5e 	bl	80035c4 <LL_ADC_IsEnabled>
 8003708:	4603      	mov	r3, r0
 800370a:	4323      	orrs	r3, r4
 800370c:	2b00      	cmp	r3, #0
 800370e:	bf0c      	ite	eq
 8003710:	2301      	moveq	r3, #1
 8003712:	2300      	movne	r3, #0
 8003714:	b2db      	uxtb	r3, r3
 8003716:	e012      	b.n	800373e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003718:	483c      	ldr	r0, [pc, #240]	@ (800380c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800371a:	f7ff ff53 	bl	80035c4 <LL_ADC_IsEnabled>
 800371e:	4604      	mov	r4, r0
 8003720:	483b      	ldr	r0, [pc, #236]	@ (8003810 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003722:	f7ff ff4f 	bl	80035c4 <LL_ADC_IsEnabled>
 8003726:	4603      	mov	r3, r0
 8003728:	431c      	orrs	r4, r3
 800372a:	483c      	ldr	r0, [pc, #240]	@ (800381c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800372c:	f7ff ff4a 	bl	80035c4 <LL_ADC_IsEnabled>
 8003730:	4603      	mov	r3, r0
 8003732:	4323      	orrs	r3, r4
 8003734:	2b00      	cmp	r3, #0
 8003736:	bf0c      	ite	eq
 8003738:	2301      	moveq	r3, #1
 800373a:	2300      	movne	r3, #0
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	d056      	beq.n	80037f0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003742:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800374a:	f023 030f 	bic.w	r3, r3, #15
 800374e:	683a      	ldr	r2, [r7, #0]
 8003750:	6811      	ldr	r1, [r2, #0]
 8003752:	683a      	ldr	r2, [r7, #0]
 8003754:	6892      	ldr	r2, [r2, #8]
 8003756:	430a      	orrs	r2, r1
 8003758:	431a      	orrs	r2, r3
 800375a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800375c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800375e:	e047      	b.n	80037f0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003760:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003768:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800376a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003774:	d004      	beq.n	8003780 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a23      	ldr	r2, [pc, #140]	@ (8003808 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d10f      	bne.n	80037a0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003780:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003784:	f7ff ff1e 	bl	80035c4 <LL_ADC_IsEnabled>
 8003788:	4604      	mov	r4, r0
 800378a:	481f      	ldr	r0, [pc, #124]	@ (8003808 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800378c:	f7ff ff1a 	bl	80035c4 <LL_ADC_IsEnabled>
 8003790:	4603      	mov	r3, r0
 8003792:	4323      	orrs	r3, r4
 8003794:	2b00      	cmp	r3, #0
 8003796:	bf0c      	ite	eq
 8003798:	2301      	moveq	r3, #1
 800379a:	2300      	movne	r3, #0
 800379c:	b2db      	uxtb	r3, r3
 800379e:	e012      	b.n	80037c6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80037a0:	481a      	ldr	r0, [pc, #104]	@ (800380c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80037a2:	f7ff ff0f 	bl	80035c4 <LL_ADC_IsEnabled>
 80037a6:	4604      	mov	r4, r0
 80037a8:	4819      	ldr	r0, [pc, #100]	@ (8003810 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80037aa:	f7ff ff0b 	bl	80035c4 <LL_ADC_IsEnabled>
 80037ae:	4603      	mov	r3, r0
 80037b0:	431c      	orrs	r4, r3
 80037b2:	481a      	ldr	r0, [pc, #104]	@ (800381c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80037b4:	f7ff ff06 	bl	80035c4 <LL_ADC_IsEnabled>
 80037b8:	4603      	mov	r3, r0
 80037ba:	4323      	orrs	r3, r4
 80037bc:	2b00      	cmp	r3, #0
 80037be:	bf0c      	ite	eq
 80037c0:	2301      	moveq	r3, #1
 80037c2:	2300      	movne	r3, #0
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d012      	beq.n	80037f0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80037ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80037d2:	f023 030f 	bic.w	r3, r3, #15
 80037d6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80037d8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80037da:	e009      	b.n	80037f0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e0:	f043 0220 	orr.w	r2, r3, #32
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80037ee:	e000      	b.n	80037f2 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80037f0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80037fa:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3784      	adds	r7, #132	@ 0x84
 8003802:	46bd      	mov	sp, r7
 8003804:	bd90      	pop	{r4, r7, pc}
 8003806:	bf00      	nop
 8003808:	50000100 	.word	0x50000100
 800380c:	50000400 	.word	0x50000400
 8003810:	50000500 	.word	0x50000500
 8003814:	50000300 	.word	0x50000300
 8003818:	50000700 	.word	0x50000700
 800381c:	50000600 	.word	0x50000600

08003820 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003820:	b480      	push	{r7}
 8003822:	b085      	sub	sp, #20
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f003 0307 	and.w	r3, r3, #7
 800382e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003830:	4b0c      	ldr	r3, [pc, #48]	@ (8003864 <__NVIC_SetPriorityGrouping+0x44>)
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003836:	68ba      	ldr	r2, [r7, #8]
 8003838:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800383c:	4013      	ands	r3, r2
 800383e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003848:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800384c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003850:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003852:	4a04      	ldr	r2, [pc, #16]	@ (8003864 <__NVIC_SetPriorityGrouping+0x44>)
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	60d3      	str	r3, [r2, #12]
}
 8003858:	bf00      	nop
 800385a:	3714      	adds	r7, #20
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	e000ed00 	.word	0xe000ed00

08003868 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800386c:	4b04      	ldr	r3, [pc, #16]	@ (8003880 <__NVIC_GetPriorityGrouping+0x18>)
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	0a1b      	lsrs	r3, r3, #8
 8003872:	f003 0307 	and.w	r3, r3, #7
}
 8003876:	4618      	mov	r0, r3
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr
 8003880:	e000ed00 	.word	0xe000ed00

08003884 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	4603      	mov	r3, r0
 800388c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800388e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003892:	2b00      	cmp	r3, #0
 8003894:	db0b      	blt.n	80038ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003896:	79fb      	ldrb	r3, [r7, #7]
 8003898:	f003 021f 	and.w	r2, r3, #31
 800389c:	4907      	ldr	r1, [pc, #28]	@ (80038bc <__NVIC_EnableIRQ+0x38>)
 800389e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a2:	095b      	lsrs	r3, r3, #5
 80038a4:	2001      	movs	r0, #1
 80038a6:	fa00 f202 	lsl.w	r2, r0, r2
 80038aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038ae:	bf00      	nop
 80038b0:	370c      	adds	r7, #12
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	e000e100 	.word	0xe000e100

080038c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	4603      	mov	r3, r0
 80038c8:	6039      	str	r1, [r7, #0]
 80038ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	db0a      	blt.n	80038ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	b2da      	uxtb	r2, r3
 80038d8:	490c      	ldr	r1, [pc, #48]	@ (800390c <__NVIC_SetPriority+0x4c>)
 80038da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038de:	0112      	lsls	r2, r2, #4
 80038e0:	b2d2      	uxtb	r2, r2
 80038e2:	440b      	add	r3, r1
 80038e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038e8:	e00a      	b.n	8003900 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	b2da      	uxtb	r2, r3
 80038ee:	4908      	ldr	r1, [pc, #32]	@ (8003910 <__NVIC_SetPriority+0x50>)
 80038f0:	79fb      	ldrb	r3, [r7, #7]
 80038f2:	f003 030f 	and.w	r3, r3, #15
 80038f6:	3b04      	subs	r3, #4
 80038f8:	0112      	lsls	r2, r2, #4
 80038fa:	b2d2      	uxtb	r2, r2
 80038fc:	440b      	add	r3, r1
 80038fe:	761a      	strb	r2, [r3, #24]
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr
 800390c:	e000e100 	.word	0xe000e100
 8003910:	e000ed00 	.word	0xe000ed00

08003914 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003914:	b480      	push	{r7}
 8003916:	b089      	sub	sp, #36	@ 0x24
 8003918:	af00      	add	r7, sp, #0
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f003 0307 	and.w	r3, r3, #7
 8003926:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	f1c3 0307 	rsb	r3, r3, #7
 800392e:	2b04      	cmp	r3, #4
 8003930:	bf28      	it	cs
 8003932:	2304      	movcs	r3, #4
 8003934:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	3304      	adds	r3, #4
 800393a:	2b06      	cmp	r3, #6
 800393c:	d902      	bls.n	8003944 <NVIC_EncodePriority+0x30>
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	3b03      	subs	r3, #3
 8003942:	e000      	b.n	8003946 <NVIC_EncodePriority+0x32>
 8003944:	2300      	movs	r3, #0
 8003946:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003948:	f04f 32ff 	mov.w	r2, #4294967295
 800394c:	69bb      	ldr	r3, [r7, #24]
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	43da      	mvns	r2, r3
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	401a      	ands	r2, r3
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800395c:	f04f 31ff 	mov.w	r1, #4294967295
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	fa01 f303 	lsl.w	r3, r1, r3
 8003966:	43d9      	mvns	r1, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800396c:	4313      	orrs	r3, r2
         );
}
 800396e:	4618      	mov	r0, r3
 8003970:	3724      	adds	r7, #36	@ 0x24
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr

0800397a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800397a:	b580      	push	{r7, lr}
 800397c:	b082      	sub	sp, #8
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f7ff ff4c 	bl	8003820 <__NVIC_SetPriorityGrouping>
}
 8003988:	bf00      	nop
 800398a:	3708      	adds	r7, #8
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b086      	sub	sp, #24
 8003994:	af00      	add	r7, sp, #0
 8003996:	4603      	mov	r3, r0
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
 800399c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800399e:	f7ff ff63 	bl	8003868 <__NVIC_GetPriorityGrouping>
 80039a2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	68b9      	ldr	r1, [r7, #8]
 80039a8:	6978      	ldr	r0, [r7, #20]
 80039aa:	f7ff ffb3 	bl	8003914 <NVIC_EncodePriority>
 80039ae:	4602      	mov	r2, r0
 80039b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039b4:	4611      	mov	r1, r2
 80039b6:	4618      	mov	r0, r3
 80039b8:	f7ff ff82 	bl	80038c0 <__NVIC_SetPriority>
}
 80039bc:	bf00      	nop
 80039be:	3718      	adds	r7, #24
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	4603      	mov	r3, r0
 80039cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7ff ff56 	bl	8003884 <__NVIC_EnableIRQ>
}
 80039d8:	bf00      	nop
 80039da:	3708      	adds	r7, #8
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b085      	sub	sp, #20
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039e8:	2300      	movs	r3, #0
 80039ea:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d005      	beq.n	8003a04 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2204      	movs	r2, #4
 80039fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	73fb      	strb	r3, [r7, #15]
 8003a02:	e037      	b.n	8003a74 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f022 020e 	bic.w	r2, r2, #14
 8003a12:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a1e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a22:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f022 0201 	bic.w	r2, r2, #1
 8003a32:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a38:	f003 021f 	and.w	r2, r3, #31
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a40:	2101      	movs	r1, #1
 8003a42:	fa01 f202 	lsl.w	r2, r1, r2
 8003a46:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003a50:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00c      	beq.n	8003a74 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a68:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003a72:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3714      	adds	r7, #20
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr

08003a92 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a92:	b580      	push	{r7, lr}
 8003a94:	b084      	sub	sp, #16
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d00d      	beq.n	8003ac6 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2204      	movs	r2, #4
 8003aae:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	73fb      	strb	r3, [r7, #15]
 8003ac4:	e047      	b.n	8003b56 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f022 020e 	bic.w	r2, r2, #14
 8003ad4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f022 0201 	bic.w	r2, r2, #1
 8003ae4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003af0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003af4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003afa:	f003 021f 	and.w	r2, r3, #31
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b02:	2101      	movs	r1, #1
 8003b04:	fa01 f202 	lsl.w	r2, r1, r2
 8003b08:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b12:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d00c      	beq.n	8003b36 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b26:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b2a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003b34:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	4798      	blx	r3
    }
  }
  return status;
 8003b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b087      	sub	sp, #28
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003b6e:	e15a      	b.n	8003e26 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	2101      	movs	r1, #1
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	fa01 f303 	lsl.w	r3, r1, r3
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	f000 814c 	beq.w	8003e20 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f003 0303 	and.w	r3, r3, #3
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d005      	beq.n	8003ba0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	d130      	bne.n	8003c02 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	005b      	lsls	r3, r3, #1
 8003baa:	2203      	movs	r2, #3
 8003bac:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb0:	43db      	mvns	r3, r3
 8003bb2:	693a      	ldr	r2, [r7, #16]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	68da      	ldr	r2, [r3, #12]
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	005b      	lsls	r3, r3, #1
 8003bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc4:	693a      	ldr	r2, [r7, #16]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	693a      	ldr	r2, [r7, #16]
 8003bce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	fa02 f303 	lsl.w	r3, r2, r3
 8003bde:	43db      	mvns	r3, r3
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	4013      	ands	r3, r2
 8003be4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	091b      	lsrs	r3, r3, #4
 8003bec:	f003 0201 	and.w	r2, r3, #1
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	693a      	ldr	r2, [r7, #16]
 8003c00:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	f003 0303 	and.w	r3, r3, #3
 8003c0a:	2b03      	cmp	r3, #3
 8003c0c:	d017      	beq.n	8003c3e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	005b      	lsls	r3, r3, #1
 8003c18:	2203      	movs	r2, #3
 8003c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1e:	43db      	mvns	r3, r3
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	4013      	ands	r3, r2
 8003c24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	689a      	ldr	r2, [r3, #8]
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	005b      	lsls	r3, r3, #1
 8003c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	693a      	ldr	r2, [r7, #16]
 8003c3c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	f003 0303 	and.w	r3, r3, #3
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d123      	bne.n	8003c92 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	08da      	lsrs	r2, r3, #3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	3208      	adds	r2, #8
 8003c52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c56:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	f003 0307 	and.w	r3, r3, #7
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	220f      	movs	r2, #15
 8003c62:	fa02 f303 	lsl.w	r3, r2, r3
 8003c66:	43db      	mvns	r3, r3
 8003c68:	693a      	ldr	r2, [r7, #16]
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	691a      	ldr	r2, [r3, #16]
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	f003 0307 	and.w	r3, r3, #7
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7e:	693a      	ldr	r2, [r7, #16]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	08da      	lsrs	r2, r3, #3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	3208      	adds	r2, #8
 8003c8c:	6939      	ldr	r1, [r7, #16]
 8003c8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	005b      	lsls	r3, r3, #1
 8003c9c:	2203      	movs	r2, #3
 8003c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca2:	43db      	mvns	r3, r3
 8003ca4:	693a      	ldr	r2, [r7, #16]
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f003 0203 	and.w	r2, r3, #3
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	005b      	lsls	r3, r3, #1
 8003cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	f000 80a6 	beq.w	8003e20 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cd4:	4b5b      	ldr	r3, [pc, #364]	@ (8003e44 <HAL_GPIO_Init+0x2e4>)
 8003cd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cd8:	4a5a      	ldr	r2, [pc, #360]	@ (8003e44 <HAL_GPIO_Init+0x2e4>)
 8003cda:	f043 0301 	orr.w	r3, r3, #1
 8003cde:	6613      	str	r3, [r2, #96]	@ 0x60
 8003ce0:	4b58      	ldr	r3, [pc, #352]	@ (8003e44 <HAL_GPIO_Init+0x2e4>)
 8003ce2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ce4:	f003 0301 	and.w	r3, r3, #1
 8003ce8:	60bb      	str	r3, [r7, #8]
 8003cea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cec:	4a56      	ldr	r2, [pc, #344]	@ (8003e48 <HAL_GPIO_Init+0x2e8>)
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	089b      	lsrs	r3, r3, #2
 8003cf2:	3302      	adds	r3, #2
 8003cf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	f003 0303 	and.w	r3, r3, #3
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	220f      	movs	r2, #15
 8003d04:	fa02 f303 	lsl.w	r3, r2, r3
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	693a      	ldr	r2, [r7, #16]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003d16:	d01f      	beq.n	8003d58 <HAL_GPIO_Init+0x1f8>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a4c      	ldr	r2, [pc, #304]	@ (8003e4c <HAL_GPIO_Init+0x2ec>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d019      	beq.n	8003d54 <HAL_GPIO_Init+0x1f4>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a4b      	ldr	r2, [pc, #300]	@ (8003e50 <HAL_GPIO_Init+0x2f0>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d013      	beq.n	8003d50 <HAL_GPIO_Init+0x1f0>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4a4a      	ldr	r2, [pc, #296]	@ (8003e54 <HAL_GPIO_Init+0x2f4>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d00d      	beq.n	8003d4c <HAL_GPIO_Init+0x1ec>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a49      	ldr	r2, [pc, #292]	@ (8003e58 <HAL_GPIO_Init+0x2f8>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d007      	beq.n	8003d48 <HAL_GPIO_Init+0x1e8>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a48      	ldr	r2, [pc, #288]	@ (8003e5c <HAL_GPIO_Init+0x2fc>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d101      	bne.n	8003d44 <HAL_GPIO_Init+0x1e4>
 8003d40:	2305      	movs	r3, #5
 8003d42:	e00a      	b.n	8003d5a <HAL_GPIO_Init+0x1fa>
 8003d44:	2306      	movs	r3, #6
 8003d46:	e008      	b.n	8003d5a <HAL_GPIO_Init+0x1fa>
 8003d48:	2304      	movs	r3, #4
 8003d4a:	e006      	b.n	8003d5a <HAL_GPIO_Init+0x1fa>
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e004      	b.n	8003d5a <HAL_GPIO_Init+0x1fa>
 8003d50:	2302      	movs	r3, #2
 8003d52:	e002      	b.n	8003d5a <HAL_GPIO_Init+0x1fa>
 8003d54:	2301      	movs	r3, #1
 8003d56:	e000      	b.n	8003d5a <HAL_GPIO_Init+0x1fa>
 8003d58:	2300      	movs	r3, #0
 8003d5a:	697a      	ldr	r2, [r7, #20]
 8003d5c:	f002 0203 	and.w	r2, r2, #3
 8003d60:	0092      	lsls	r2, r2, #2
 8003d62:	4093      	lsls	r3, r2
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d6a:	4937      	ldr	r1, [pc, #220]	@ (8003e48 <HAL_GPIO_Init+0x2e8>)
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	089b      	lsrs	r3, r3, #2
 8003d70:	3302      	adds	r3, #2
 8003d72:	693a      	ldr	r2, [r7, #16]
 8003d74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003d78:	4b39      	ldr	r3, [pc, #228]	@ (8003e60 <HAL_GPIO_Init+0x300>)
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	43db      	mvns	r3, r3
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	4013      	ands	r3, r2
 8003d86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d003      	beq.n	8003d9c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003d94:	693a      	ldr	r2, [r7, #16]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003d9c:	4a30      	ldr	r2, [pc, #192]	@ (8003e60 <HAL_GPIO_Init+0x300>)
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003da2:	4b2f      	ldr	r3, [pc, #188]	@ (8003e60 <HAL_GPIO_Init+0x300>)
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	43db      	mvns	r3, r3
 8003dac:	693a      	ldr	r2, [r7, #16]
 8003dae:	4013      	ands	r3, r2
 8003db0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d003      	beq.n	8003dc6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003dbe:	693a      	ldr	r2, [r7, #16]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003dc6:	4a26      	ldr	r2, [pc, #152]	@ (8003e60 <HAL_GPIO_Init+0x300>)
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003dcc:	4b24      	ldr	r3, [pc, #144]	@ (8003e60 <HAL_GPIO_Init+0x300>)
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	43db      	mvns	r3, r3
 8003dd6:	693a      	ldr	r2, [r7, #16]
 8003dd8:	4013      	ands	r3, r2
 8003dda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d003      	beq.n	8003df0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003de8:	693a      	ldr	r2, [r7, #16]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003df0:	4a1b      	ldr	r2, [pc, #108]	@ (8003e60 <HAL_GPIO_Init+0x300>)
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003df6:	4b1a      	ldr	r3, [pc, #104]	@ (8003e60 <HAL_GPIO_Init+0x300>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	43db      	mvns	r3, r3
 8003e00:	693a      	ldr	r2, [r7, #16]
 8003e02:	4013      	ands	r3, r2
 8003e04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d003      	beq.n	8003e1a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003e12:	693a      	ldr	r2, [r7, #16]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003e1a:	4a11      	ldr	r2, [pc, #68]	@ (8003e60 <HAL_GPIO_Init+0x300>)
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	3301      	adds	r3, #1
 8003e24:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	fa22 f303 	lsr.w	r3, r2, r3
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	f47f ae9d 	bne.w	8003b70 <HAL_GPIO_Init+0x10>
  }
}
 8003e36:	bf00      	nop
 8003e38:	bf00      	nop
 8003e3a:	371c      	adds	r7, #28
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr
 8003e44:	40021000 	.word	0x40021000
 8003e48:	40010000 	.word	0x40010000
 8003e4c:	48000400 	.word	0x48000400
 8003e50:	48000800 	.word	0x48000800
 8003e54:	48000c00 	.word	0x48000c00
 8003e58:	48001000 	.word	0x48001000
 8003e5c:	48001400 	.word	0x48001400
 8003e60:	40010400 	.word	0x40010400

08003e64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	460b      	mov	r3, r1
 8003e6e:	807b      	strh	r3, [r7, #2]
 8003e70:	4613      	mov	r3, r2
 8003e72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e74:	787b      	ldrb	r3, [r7, #1]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d003      	beq.n	8003e82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003e7a:	887a      	ldrh	r2, [r7, #2]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003e80:	e002      	b.n	8003e88 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003e82:	887a      	ldrh	r2, [r7, #2]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003e88:	bf00      	nop
 8003e8a:	370c      	adds	r7, #12
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr

08003e94 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	460b      	mov	r3, r1
 8003e9e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	695b      	ldr	r3, [r3, #20]
 8003ea4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003ea6:	887a      	ldrh	r2, [r7, #2]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	4013      	ands	r3, r2
 8003eac:	041a      	lsls	r2, r3, #16
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	43d9      	mvns	r1, r3
 8003eb2:	887b      	ldrh	r3, [r7, #2]
 8003eb4:	400b      	ands	r3, r1
 8003eb6:	431a      	orrs	r2, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	619a      	str	r2, [r3, #24]
}
 8003ebc:	bf00      	nop
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	4603      	mov	r3, r0
 8003ed0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003ed2:	4b08      	ldr	r3, [pc, #32]	@ (8003ef4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ed4:	695a      	ldr	r2, [r3, #20]
 8003ed6:	88fb      	ldrh	r3, [r7, #6]
 8003ed8:	4013      	ands	r3, r2
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d006      	beq.n	8003eec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ede:	4a05      	ldr	r2, [pc, #20]	@ (8003ef4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ee0:	88fb      	ldrh	r3, [r7, #6]
 8003ee2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ee4:	88fb      	ldrh	r3, [r7, #6]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 f806 	bl	8003ef8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003eec:	bf00      	nop
 8003eee:	3708      	adds	r7, #8
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	40010400 	.word	0x40010400

08003ef8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	4603      	mov	r3, r0
 8003f00:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003f02:	bf00      	nop
 8003f04:	370c      	adds	r7, #12
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
	...

08003f10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b085      	sub	sp, #20
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d141      	bne.n	8003fa2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f1e:	4b4b      	ldr	r3, [pc, #300]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003f26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f2a:	d131      	bne.n	8003f90 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f2c:	4b47      	ldr	r3, [pc, #284]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f32:	4a46      	ldr	r2, [pc, #280]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f3c:	4b43      	ldr	r3, [pc, #268]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f44:	4a41      	ldr	r2, [pc, #260]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f4a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f4c:	4b40      	ldr	r3, [pc, #256]	@ (8004050 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	2232      	movs	r2, #50	@ 0x32
 8003f52:	fb02 f303 	mul.w	r3, r2, r3
 8003f56:	4a3f      	ldr	r2, [pc, #252]	@ (8004054 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003f58:	fba2 2303 	umull	r2, r3, r2, r3
 8003f5c:	0c9b      	lsrs	r3, r3, #18
 8003f5e:	3301      	adds	r3, #1
 8003f60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f62:	e002      	b.n	8003f6a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	3b01      	subs	r3, #1
 8003f68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f6a:	4b38      	ldr	r3, [pc, #224]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f76:	d102      	bne.n	8003f7e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1f2      	bne.n	8003f64 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f7e:	4b33      	ldr	r3, [pc, #204]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f8a:	d158      	bne.n	800403e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e057      	b.n	8004040 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f90:	4b2e      	ldr	r3, [pc, #184]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f96:	4a2d      	ldr	r2, [pc, #180]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003fa0:	e04d      	b.n	800403e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fa8:	d141      	bne.n	800402e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003faa:	4b28      	ldr	r3, [pc, #160]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003fb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fb6:	d131      	bne.n	800401c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003fb8:	4b24      	ldr	r3, [pc, #144]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fbe:	4a23      	ldr	r2, [pc, #140]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fc4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fc8:	4b20      	ldr	r3, [pc, #128]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003fd0:	4a1e      	ldr	r2, [pc, #120]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003fd6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8004050 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2232      	movs	r2, #50	@ 0x32
 8003fde:	fb02 f303 	mul.w	r3, r2, r3
 8003fe2:	4a1c      	ldr	r2, [pc, #112]	@ (8004054 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe8:	0c9b      	lsrs	r3, r3, #18
 8003fea:	3301      	adds	r3, #1
 8003fec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fee:	e002      	b.n	8003ff6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ff6:	4b15      	ldr	r3, [pc, #84]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ff8:	695b      	ldr	r3, [r3, #20]
 8003ffa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ffe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004002:	d102      	bne.n	800400a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d1f2      	bne.n	8003ff0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800400a:	4b10      	ldr	r3, [pc, #64]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004012:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004016:	d112      	bne.n	800403e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e011      	b.n	8004040 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800401c:	4b0b      	ldr	r3, [pc, #44]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800401e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004022:	4a0a      	ldr	r2, [pc, #40]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004024:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004028:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800402c:	e007      	b.n	800403e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800402e:	4b07      	ldr	r3, [pc, #28]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004036:	4a05      	ldr	r2, [pc, #20]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004038:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800403c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800403e:	2300      	movs	r3, #0
}
 8004040:	4618      	mov	r0, r3
 8004042:	3714      	adds	r7, #20
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr
 800404c:	40007000 	.word	0x40007000
 8004050:	20000000 	.word	0x20000000
 8004054:	431bde83 	.word	0x431bde83

08004058 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004058:	b480      	push	{r7}
 800405a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800405c:	4b05      	ldr	r3, [pc, #20]	@ (8004074 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	4a04      	ldr	r2, [pc, #16]	@ (8004074 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004062:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004066:	6093      	str	r3, [r2, #8]
}
 8004068:	bf00      	nop
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	40007000 	.word	0x40007000

08004078 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b088      	sub	sp, #32
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e2fe      	b.n	8004688 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0301 	and.w	r3, r3, #1
 8004092:	2b00      	cmp	r3, #0
 8004094:	d075      	beq.n	8004182 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004096:	4b97      	ldr	r3, [pc, #604]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f003 030c 	and.w	r3, r3, #12
 800409e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040a0:	4b94      	ldr	r3, [pc, #592]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	f003 0303 	and.w	r3, r3, #3
 80040a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	2b0c      	cmp	r3, #12
 80040ae:	d102      	bne.n	80040b6 <HAL_RCC_OscConfig+0x3e>
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	2b03      	cmp	r3, #3
 80040b4:	d002      	beq.n	80040bc <HAL_RCC_OscConfig+0x44>
 80040b6:	69bb      	ldr	r3, [r7, #24]
 80040b8:	2b08      	cmp	r3, #8
 80040ba:	d10b      	bne.n	80040d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040bc:	4b8d      	ldr	r3, [pc, #564]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d05b      	beq.n	8004180 <HAL_RCC_OscConfig+0x108>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d157      	bne.n	8004180 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e2d9      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040dc:	d106      	bne.n	80040ec <HAL_RCC_OscConfig+0x74>
 80040de:	4b85      	ldr	r3, [pc, #532]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a84      	ldr	r2, [pc, #528]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 80040e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040e8:	6013      	str	r3, [r2, #0]
 80040ea:	e01d      	b.n	8004128 <HAL_RCC_OscConfig+0xb0>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040f4:	d10c      	bne.n	8004110 <HAL_RCC_OscConfig+0x98>
 80040f6:	4b7f      	ldr	r3, [pc, #508]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a7e      	ldr	r2, [pc, #504]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 80040fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004100:	6013      	str	r3, [r2, #0]
 8004102:	4b7c      	ldr	r3, [pc, #496]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a7b      	ldr	r2, [pc, #492]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 8004108:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800410c:	6013      	str	r3, [r2, #0]
 800410e:	e00b      	b.n	8004128 <HAL_RCC_OscConfig+0xb0>
 8004110:	4b78      	ldr	r3, [pc, #480]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a77      	ldr	r2, [pc, #476]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 8004116:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800411a:	6013      	str	r3, [r2, #0]
 800411c:	4b75      	ldr	r3, [pc, #468]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a74      	ldr	r2, [pc, #464]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 8004122:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004126:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d013      	beq.n	8004158 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004130:	f7fe fa6a 	bl	8002608 <HAL_GetTick>
 8004134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004138:	f7fe fa66 	bl	8002608 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b64      	cmp	r3, #100	@ 0x64
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e29e      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800414a:	4b6a      	ldr	r3, [pc, #424]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d0f0      	beq.n	8004138 <HAL_RCC_OscConfig+0xc0>
 8004156:	e014      	b.n	8004182 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004158:	f7fe fa56 	bl	8002608 <HAL_GetTick>
 800415c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800415e:	e008      	b.n	8004172 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004160:	f7fe fa52 	bl	8002608 <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b64      	cmp	r3, #100	@ 0x64
 800416c:	d901      	bls.n	8004172 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e28a      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004172:	4b60      	ldr	r3, [pc, #384]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d1f0      	bne.n	8004160 <HAL_RCC_OscConfig+0xe8>
 800417e:	e000      	b.n	8004182 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004180:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b00      	cmp	r3, #0
 800418c:	d075      	beq.n	800427a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800418e:	4b59      	ldr	r3, [pc, #356]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f003 030c 	and.w	r3, r3, #12
 8004196:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004198:	4b56      	ldr	r3, [pc, #344]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	f003 0303 	and.w	r3, r3, #3
 80041a0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80041a2:	69bb      	ldr	r3, [r7, #24]
 80041a4:	2b0c      	cmp	r3, #12
 80041a6:	d102      	bne.n	80041ae <HAL_RCC_OscConfig+0x136>
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d002      	beq.n	80041b4 <HAL_RCC_OscConfig+0x13c>
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	2b04      	cmp	r3, #4
 80041b2:	d11f      	bne.n	80041f4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041b4:	4b4f      	ldr	r3, [pc, #316]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d005      	beq.n	80041cc <HAL_RCC_OscConfig+0x154>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d101      	bne.n	80041cc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e25d      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041cc:	4b49      	ldr	r3, [pc, #292]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	691b      	ldr	r3, [r3, #16]
 80041d8:	061b      	lsls	r3, r3, #24
 80041da:	4946      	ldr	r1, [pc, #280]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 80041dc:	4313      	orrs	r3, r2
 80041de:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80041e0:	4b45      	ldr	r3, [pc, #276]	@ (80042f8 <HAL_RCC_OscConfig+0x280>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4618      	mov	r0, r3
 80041e6:	f7fd f9a7 	bl	8001538 <HAL_InitTick>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d043      	beq.n	8004278 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e249      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d023      	beq.n	8004244 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041fc:	4b3d      	ldr	r3, [pc, #244]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a3c      	ldr	r2, [pc, #240]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 8004202:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004206:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004208:	f7fe f9fe 	bl	8002608 <HAL_GetTick>
 800420c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800420e:	e008      	b.n	8004222 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004210:	f7fe f9fa 	bl	8002608 <HAL_GetTick>
 8004214:	4602      	mov	r2, r0
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	2b02      	cmp	r3, #2
 800421c:	d901      	bls.n	8004222 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	e232      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004222:	4b34      	ldr	r3, [pc, #208]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800422a:	2b00      	cmp	r3, #0
 800422c:	d0f0      	beq.n	8004210 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800422e:	4b31      	ldr	r3, [pc, #196]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	061b      	lsls	r3, r3, #24
 800423c:	492d      	ldr	r1, [pc, #180]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 800423e:	4313      	orrs	r3, r2
 8004240:	604b      	str	r3, [r1, #4]
 8004242:	e01a      	b.n	800427a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004244:	4b2b      	ldr	r3, [pc, #172]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a2a      	ldr	r2, [pc, #168]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 800424a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800424e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004250:	f7fe f9da 	bl	8002608 <HAL_GetTick>
 8004254:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004256:	e008      	b.n	800426a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004258:	f7fe f9d6 	bl	8002608 <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	2b02      	cmp	r3, #2
 8004264:	d901      	bls.n	800426a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	e20e      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800426a:	4b22      	ldr	r3, [pc, #136]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004272:	2b00      	cmp	r3, #0
 8004274:	d1f0      	bne.n	8004258 <HAL_RCC_OscConfig+0x1e0>
 8004276:	e000      	b.n	800427a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004278:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0308 	and.w	r3, r3, #8
 8004282:	2b00      	cmp	r3, #0
 8004284:	d041      	beq.n	800430a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d01c      	beq.n	80042c8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800428e:	4b19      	ldr	r3, [pc, #100]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 8004290:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004294:	4a17      	ldr	r2, [pc, #92]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 8004296:	f043 0301 	orr.w	r3, r3, #1
 800429a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800429e:	f7fe f9b3 	bl	8002608 <HAL_GetTick>
 80042a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80042a4:	e008      	b.n	80042b8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042a6:	f7fe f9af 	bl	8002608 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d901      	bls.n	80042b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e1e7      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80042b8:	4b0e      	ldr	r3, [pc, #56]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 80042ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042be:	f003 0302 	and.w	r3, r3, #2
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d0ef      	beq.n	80042a6 <HAL_RCC_OscConfig+0x22e>
 80042c6:	e020      	b.n	800430a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042c8:	4b0a      	ldr	r3, [pc, #40]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 80042ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042ce:	4a09      	ldr	r2, [pc, #36]	@ (80042f4 <HAL_RCC_OscConfig+0x27c>)
 80042d0:	f023 0301 	bic.w	r3, r3, #1
 80042d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042d8:	f7fe f996 	bl	8002608 <HAL_GetTick>
 80042dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042de:	e00d      	b.n	80042fc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042e0:	f7fe f992 	bl	8002608 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d906      	bls.n	80042fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e1ca      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
 80042f2:	bf00      	nop
 80042f4:	40021000 	.word	0x40021000
 80042f8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042fc:	4b8c      	ldr	r3, [pc, #560]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 80042fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004302:	f003 0302 	and.w	r3, r3, #2
 8004306:	2b00      	cmp	r3, #0
 8004308:	d1ea      	bne.n	80042e0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0304 	and.w	r3, r3, #4
 8004312:	2b00      	cmp	r3, #0
 8004314:	f000 80a6 	beq.w	8004464 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004318:	2300      	movs	r3, #0
 800431a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800431c:	4b84      	ldr	r3, [pc, #528]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 800431e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004320:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d101      	bne.n	800432c <HAL_RCC_OscConfig+0x2b4>
 8004328:	2301      	movs	r3, #1
 800432a:	e000      	b.n	800432e <HAL_RCC_OscConfig+0x2b6>
 800432c:	2300      	movs	r3, #0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00d      	beq.n	800434e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004332:	4b7f      	ldr	r3, [pc, #508]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 8004334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004336:	4a7e      	ldr	r2, [pc, #504]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 8004338:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800433c:	6593      	str	r3, [r2, #88]	@ 0x58
 800433e:	4b7c      	ldr	r3, [pc, #496]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 8004340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004346:	60fb      	str	r3, [r7, #12]
 8004348:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800434a:	2301      	movs	r3, #1
 800434c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800434e:	4b79      	ldr	r3, [pc, #484]	@ (8004534 <HAL_RCC_OscConfig+0x4bc>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004356:	2b00      	cmp	r3, #0
 8004358:	d118      	bne.n	800438c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800435a:	4b76      	ldr	r3, [pc, #472]	@ (8004534 <HAL_RCC_OscConfig+0x4bc>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a75      	ldr	r2, [pc, #468]	@ (8004534 <HAL_RCC_OscConfig+0x4bc>)
 8004360:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004364:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004366:	f7fe f94f 	bl	8002608 <HAL_GetTick>
 800436a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800436c:	e008      	b.n	8004380 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800436e:	f7fe f94b 	bl	8002608 <HAL_GetTick>
 8004372:	4602      	mov	r2, r0
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	2b02      	cmp	r3, #2
 800437a:	d901      	bls.n	8004380 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e183      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004380:	4b6c      	ldr	r3, [pc, #432]	@ (8004534 <HAL_RCC_OscConfig+0x4bc>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004388:	2b00      	cmp	r3, #0
 800438a:	d0f0      	beq.n	800436e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	2b01      	cmp	r3, #1
 8004392:	d108      	bne.n	80043a6 <HAL_RCC_OscConfig+0x32e>
 8004394:	4b66      	ldr	r3, [pc, #408]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 8004396:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800439a:	4a65      	ldr	r2, [pc, #404]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 800439c:	f043 0301 	orr.w	r3, r3, #1
 80043a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80043a4:	e024      	b.n	80043f0 <HAL_RCC_OscConfig+0x378>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	2b05      	cmp	r3, #5
 80043ac:	d110      	bne.n	80043d0 <HAL_RCC_OscConfig+0x358>
 80043ae:	4b60      	ldr	r3, [pc, #384]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 80043b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043b4:	4a5e      	ldr	r2, [pc, #376]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 80043b6:	f043 0304 	orr.w	r3, r3, #4
 80043ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80043be:	4b5c      	ldr	r3, [pc, #368]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 80043c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043c4:	4a5a      	ldr	r2, [pc, #360]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 80043c6:	f043 0301 	orr.w	r3, r3, #1
 80043ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80043ce:	e00f      	b.n	80043f0 <HAL_RCC_OscConfig+0x378>
 80043d0:	4b57      	ldr	r3, [pc, #348]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 80043d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043d6:	4a56      	ldr	r2, [pc, #344]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 80043d8:	f023 0301 	bic.w	r3, r3, #1
 80043dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80043e0:	4b53      	ldr	r3, [pc, #332]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 80043e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043e6:	4a52      	ldr	r2, [pc, #328]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 80043e8:	f023 0304 	bic.w	r3, r3, #4
 80043ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d016      	beq.n	8004426 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f8:	f7fe f906 	bl	8002608 <HAL_GetTick>
 80043fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043fe:	e00a      	b.n	8004416 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004400:	f7fe f902 	bl	8002608 <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800440e:	4293      	cmp	r3, r2
 8004410:	d901      	bls.n	8004416 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e138      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004416:	4b46      	ldr	r3, [pc, #280]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 8004418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	2b00      	cmp	r3, #0
 8004422:	d0ed      	beq.n	8004400 <HAL_RCC_OscConfig+0x388>
 8004424:	e015      	b.n	8004452 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004426:	f7fe f8ef 	bl	8002608 <HAL_GetTick>
 800442a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800442c:	e00a      	b.n	8004444 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800442e:	f7fe f8eb 	bl	8002608 <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	f241 3288 	movw	r2, #5000	@ 0x1388
 800443c:	4293      	cmp	r3, r2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e121      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004444:	4b3a      	ldr	r3, [pc, #232]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 8004446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1ed      	bne.n	800442e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004452:	7ffb      	ldrb	r3, [r7, #31]
 8004454:	2b01      	cmp	r3, #1
 8004456:	d105      	bne.n	8004464 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004458:	4b35      	ldr	r3, [pc, #212]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 800445a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800445c:	4a34      	ldr	r2, [pc, #208]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 800445e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004462:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0320 	and.w	r3, r3, #32
 800446c:	2b00      	cmp	r3, #0
 800446e:	d03c      	beq.n	80044ea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	699b      	ldr	r3, [r3, #24]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d01c      	beq.n	80044b2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004478:	4b2d      	ldr	r3, [pc, #180]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 800447a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800447e:	4a2c      	ldr	r2, [pc, #176]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 8004480:	f043 0301 	orr.w	r3, r3, #1
 8004484:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004488:	f7fe f8be 	bl	8002608 <HAL_GetTick>
 800448c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800448e:	e008      	b.n	80044a2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004490:	f7fe f8ba 	bl	8002608 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	2b02      	cmp	r3, #2
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e0f2      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80044a2:	4b23      	ldr	r3, [pc, #140]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 80044a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80044a8:	f003 0302 	and.w	r3, r3, #2
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d0ef      	beq.n	8004490 <HAL_RCC_OscConfig+0x418>
 80044b0:	e01b      	b.n	80044ea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80044b2:	4b1f      	ldr	r3, [pc, #124]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 80044b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80044b8:	4a1d      	ldr	r2, [pc, #116]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 80044ba:	f023 0301 	bic.w	r3, r3, #1
 80044be:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c2:	f7fe f8a1 	bl	8002608 <HAL_GetTick>
 80044c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80044c8:	e008      	b.n	80044dc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80044ca:	f7fe f89d 	bl	8002608 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d901      	bls.n	80044dc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e0d5      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80044dc:	4b14      	ldr	r3, [pc, #80]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 80044de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1ef      	bne.n	80044ca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	69db      	ldr	r3, [r3, #28]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	f000 80c9 	beq.w	8004686 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044f4:	4b0e      	ldr	r3, [pc, #56]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	f003 030c 	and.w	r3, r3, #12
 80044fc:	2b0c      	cmp	r3, #12
 80044fe:	f000 8083 	beq.w	8004608 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	69db      	ldr	r3, [r3, #28]
 8004506:	2b02      	cmp	r3, #2
 8004508:	d15e      	bne.n	80045c8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800450a:	4b09      	ldr	r3, [pc, #36]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a08      	ldr	r2, [pc, #32]	@ (8004530 <HAL_RCC_OscConfig+0x4b8>)
 8004510:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004514:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004516:	f7fe f877 	bl	8002608 <HAL_GetTick>
 800451a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800451c:	e00c      	b.n	8004538 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800451e:	f7fe f873 	bl	8002608 <HAL_GetTick>
 8004522:	4602      	mov	r2, r0
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	2b02      	cmp	r3, #2
 800452a:	d905      	bls.n	8004538 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e0ab      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
 8004530:	40021000 	.word	0x40021000
 8004534:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004538:	4b55      	ldr	r3, [pc, #340]	@ (8004690 <HAL_RCC_OscConfig+0x618>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d1ec      	bne.n	800451e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004544:	4b52      	ldr	r3, [pc, #328]	@ (8004690 <HAL_RCC_OscConfig+0x618>)
 8004546:	68da      	ldr	r2, [r3, #12]
 8004548:	4b52      	ldr	r3, [pc, #328]	@ (8004694 <HAL_RCC_OscConfig+0x61c>)
 800454a:	4013      	ands	r3, r2
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	6a11      	ldr	r1, [r2, #32]
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004554:	3a01      	subs	r2, #1
 8004556:	0112      	lsls	r2, r2, #4
 8004558:	4311      	orrs	r1, r2
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800455e:	0212      	lsls	r2, r2, #8
 8004560:	4311      	orrs	r1, r2
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004566:	0852      	lsrs	r2, r2, #1
 8004568:	3a01      	subs	r2, #1
 800456a:	0552      	lsls	r2, r2, #21
 800456c:	4311      	orrs	r1, r2
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004572:	0852      	lsrs	r2, r2, #1
 8004574:	3a01      	subs	r2, #1
 8004576:	0652      	lsls	r2, r2, #25
 8004578:	4311      	orrs	r1, r2
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800457e:	06d2      	lsls	r2, r2, #27
 8004580:	430a      	orrs	r2, r1
 8004582:	4943      	ldr	r1, [pc, #268]	@ (8004690 <HAL_RCC_OscConfig+0x618>)
 8004584:	4313      	orrs	r3, r2
 8004586:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004588:	4b41      	ldr	r3, [pc, #260]	@ (8004690 <HAL_RCC_OscConfig+0x618>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a40      	ldr	r2, [pc, #256]	@ (8004690 <HAL_RCC_OscConfig+0x618>)
 800458e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004592:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004594:	4b3e      	ldr	r3, [pc, #248]	@ (8004690 <HAL_RCC_OscConfig+0x618>)
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	4a3d      	ldr	r2, [pc, #244]	@ (8004690 <HAL_RCC_OscConfig+0x618>)
 800459a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800459e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a0:	f7fe f832 	bl	8002608 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045a6:	e008      	b.n	80045ba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045a8:	f7fe f82e 	bl	8002608 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d901      	bls.n	80045ba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e066      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045ba:	4b35      	ldr	r3, [pc, #212]	@ (8004690 <HAL_RCC_OscConfig+0x618>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d0f0      	beq.n	80045a8 <HAL_RCC_OscConfig+0x530>
 80045c6:	e05e      	b.n	8004686 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045c8:	4b31      	ldr	r3, [pc, #196]	@ (8004690 <HAL_RCC_OscConfig+0x618>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a30      	ldr	r2, [pc, #192]	@ (8004690 <HAL_RCC_OscConfig+0x618>)
 80045ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d4:	f7fe f818 	bl	8002608 <HAL_GetTick>
 80045d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045da:	e008      	b.n	80045ee <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045dc:	f7fe f814 	bl	8002608 <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d901      	bls.n	80045ee <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80045ea:	2303      	movs	r3, #3
 80045ec:	e04c      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045ee:	4b28      	ldr	r3, [pc, #160]	@ (8004690 <HAL_RCC_OscConfig+0x618>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d1f0      	bne.n	80045dc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80045fa:	4b25      	ldr	r3, [pc, #148]	@ (8004690 <HAL_RCC_OscConfig+0x618>)
 80045fc:	68da      	ldr	r2, [r3, #12]
 80045fe:	4924      	ldr	r1, [pc, #144]	@ (8004690 <HAL_RCC_OscConfig+0x618>)
 8004600:	4b25      	ldr	r3, [pc, #148]	@ (8004698 <HAL_RCC_OscConfig+0x620>)
 8004602:	4013      	ands	r3, r2
 8004604:	60cb      	str	r3, [r1, #12]
 8004606:	e03e      	b.n	8004686 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	69db      	ldr	r3, [r3, #28]
 800460c:	2b01      	cmp	r3, #1
 800460e:	d101      	bne.n	8004614 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e039      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004614:	4b1e      	ldr	r3, [pc, #120]	@ (8004690 <HAL_RCC_OscConfig+0x618>)
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f003 0203 	and.w	r2, r3, #3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	429a      	cmp	r2, r3
 8004626:	d12c      	bne.n	8004682 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004632:	3b01      	subs	r3, #1
 8004634:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004636:	429a      	cmp	r2, r3
 8004638:	d123      	bne.n	8004682 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004644:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004646:	429a      	cmp	r2, r3
 8004648:	d11b      	bne.n	8004682 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004654:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004656:	429a      	cmp	r2, r3
 8004658:	d113      	bne.n	8004682 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004664:	085b      	lsrs	r3, r3, #1
 8004666:	3b01      	subs	r3, #1
 8004668:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800466a:	429a      	cmp	r2, r3
 800466c:	d109      	bne.n	8004682 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004678:	085b      	lsrs	r3, r3, #1
 800467a:	3b01      	subs	r3, #1
 800467c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800467e:	429a      	cmp	r2, r3
 8004680:	d001      	beq.n	8004686 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e000      	b.n	8004688 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004686:	2300      	movs	r3, #0
}
 8004688:	4618      	mov	r0, r3
 800468a:	3720      	adds	r7, #32
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	40021000 	.word	0x40021000
 8004694:	019f800c 	.word	0x019f800c
 8004698:	feeefffc 	.word	0xfeeefffc

0800469c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b086      	sub	sp, #24
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80046a6:	2300      	movs	r3, #0
 80046a8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d101      	bne.n	80046b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e11e      	b.n	80048f2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046b4:	4b91      	ldr	r3, [pc, #580]	@ (80048fc <HAL_RCC_ClockConfig+0x260>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 030f 	and.w	r3, r3, #15
 80046bc:	683a      	ldr	r2, [r7, #0]
 80046be:	429a      	cmp	r2, r3
 80046c0:	d910      	bls.n	80046e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046c2:	4b8e      	ldr	r3, [pc, #568]	@ (80048fc <HAL_RCC_ClockConfig+0x260>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f023 020f 	bic.w	r2, r3, #15
 80046ca:	498c      	ldr	r1, [pc, #560]	@ (80048fc <HAL_RCC_ClockConfig+0x260>)
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046d2:	4b8a      	ldr	r3, [pc, #552]	@ (80048fc <HAL_RCC_ClockConfig+0x260>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 030f 	and.w	r3, r3, #15
 80046da:	683a      	ldr	r2, [r7, #0]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d001      	beq.n	80046e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e106      	b.n	80048f2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d073      	beq.n	80047d8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	2b03      	cmp	r3, #3
 80046f6:	d129      	bne.n	800474c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046f8:	4b81      	ldr	r3, [pc, #516]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e0f4      	b.n	80048f2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004708:	f000 f9d0 	bl	8004aac <RCC_GetSysClockFreqFromPLLSource>
 800470c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	4a7c      	ldr	r2, [pc, #496]	@ (8004904 <HAL_RCC_ClockConfig+0x268>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d93f      	bls.n	8004796 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004716:	4b7a      	ldr	r3, [pc, #488]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800471e:	2b00      	cmp	r3, #0
 8004720:	d009      	beq.n	8004736 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800472a:	2b00      	cmp	r3, #0
 800472c:	d033      	beq.n	8004796 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004732:	2b00      	cmp	r3, #0
 8004734:	d12f      	bne.n	8004796 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004736:	4b72      	ldr	r3, [pc, #456]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800473e:	4a70      	ldr	r2, [pc, #448]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 8004740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004744:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004746:	2380      	movs	r3, #128	@ 0x80
 8004748:	617b      	str	r3, [r7, #20]
 800474a:	e024      	b.n	8004796 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	2b02      	cmp	r3, #2
 8004752:	d107      	bne.n	8004764 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004754:	4b6a      	ldr	r3, [pc, #424]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800475c:	2b00      	cmp	r3, #0
 800475e:	d109      	bne.n	8004774 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e0c6      	b.n	80048f2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004764:	4b66      	ldr	r3, [pc, #408]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800476c:	2b00      	cmp	r3, #0
 800476e:	d101      	bne.n	8004774 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e0be      	b.n	80048f2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004774:	f000 f8ce 	bl	8004914 <HAL_RCC_GetSysClockFreq>
 8004778:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	4a61      	ldr	r2, [pc, #388]	@ (8004904 <HAL_RCC_ClockConfig+0x268>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d909      	bls.n	8004796 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004782:	4b5f      	ldr	r3, [pc, #380]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800478a:	4a5d      	ldr	r2, [pc, #372]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 800478c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004790:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004792:	2380      	movs	r3, #128	@ 0x80
 8004794:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004796:	4b5a      	ldr	r3, [pc, #360]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f023 0203 	bic.w	r2, r3, #3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	4957      	ldr	r1, [pc, #348]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047a8:	f7fd ff2e 	bl	8002608 <HAL_GetTick>
 80047ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ae:	e00a      	b.n	80047c6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047b0:	f7fd ff2a 	bl	8002608 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047be:	4293      	cmp	r3, r2
 80047c0:	d901      	bls.n	80047c6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e095      	b.n	80048f2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047c6:	4b4e      	ldr	r3, [pc, #312]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f003 020c 	and.w	r2, r3, #12
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d1eb      	bne.n	80047b0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0302 	and.w	r3, r3, #2
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d023      	beq.n	800482c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0304 	and.w	r3, r3, #4
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d005      	beq.n	80047fc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047f0:	4b43      	ldr	r3, [pc, #268]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	4a42      	ldr	r2, [pc, #264]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 80047f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80047fa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0308 	and.w	r3, r3, #8
 8004804:	2b00      	cmp	r3, #0
 8004806:	d007      	beq.n	8004818 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004808:	4b3d      	ldr	r3, [pc, #244]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004810:	4a3b      	ldr	r2, [pc, #236]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 8004812:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004816:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004818:	4b39      	ldr	r3, [pc, #228]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	4936      	ldr	r1, [pc, #216]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 8004826:	4313      	orrs	r3, r2
 8004828:	608b      	str	r3, [r1, #8]
 800482a:	e008      	b.n	800483e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	2b80      	cmp	r3, #128	@ 0x80
 8004830:	d105      	bne.n	800483e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004832:	4b33      	ldr	r3, [pc, #204]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	4a32      	ldr	r2, [pc, #200]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 8004838:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800483c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800483e:	4b2f      	ldr	r3, [pc, #188]	@ (80048fc <HAL_RCC_ClockConfig+0x260>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 030f 	and.w	r3, r3, #15
 8004846:	683a      	ldr	r2, [r7, #0]
 8004848:	429a      	cmp	r2, r3
 800484a:	d21d      	bcs.n	8004888 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800484c:	4b2b      	ldr	r3, [pc, #172]	@ (80048fc <HAL_RCC_ClockConfig+0x260>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f023 020f 	bic.w	r2, r3, #15
 8004854:	4929      	ldr	r1, [pc, #164]	@ (80048fc <HAL_RCC_ClockConfig+0x260>)
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	4313      	orrs	r3, r2
 800485a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800485c:	f7fd fed4 	bl	8002608 <HAL_GetTick>
 8004860:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004862:	e00a      	b.n	800487a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004864:	f7fd fed0 	bl	8002608 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004872:	4293      	cmp	r3, r2
 8004874:	d901      	bls.n	800487a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e03b      	b.n	80048f2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800487a:	4b20      	ldr	r3, [pc, #128]	@ (80048fc <HAL_RCC_ClockConfig+0x260>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 030f 	and.w	r3, r3, #15
 8004882:	683a      	ldr	r2, [r7, #0]
 8004884:	429a      	cmp	r2, r3
 8004886:	d1ed      	bne.n	8004864 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0304 	and.w	r3, r3, #4
 8004890:	2b00      	cmp	r3, #0
 8004892:	d008      	beq.n	80048a6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004894:	4b1a      	ldr	r3, [pc, #104]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	4917      	ldr	r1, [pc, #92]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0308 	and.w	r3, r3, #8
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d009      	beq.n	80048c6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048b2:	4b13      	ldr	r3, [pc, #76]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	00db      	lsls	r3, r3, #3
 80048c0:	490f      	ldr	r1, [pc, #60]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80048c6:	f000 f825 	bl	8004914 <HAL_RCC_GetSysClockFreq>
 80048ca:	4602      	mov	r2, r0
 80048cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004900 <HAL_RCC_ClockConfig+0x264>)
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	091b      	lsrs	r3, r3, #4
 80048d2:	f003 030f 	and.w	r3, r3, #15
 80048d6:	490c      	ldr	r1, [pc, #48]	@ (8004908 <HAL_RCC_ClockConfig+0x26c>)
 80048d8:	5ccb      	ldrb	r3, [r1, r3]
 80048da:	f003 031f 	and.w	r3, r3, #31
 80048de:	fa22 f303 	lsr.w	r3, r2, r3
 80048e2:	4a0a      	ldr	r2, [pc, #40]	@ (800490c <HAL_RCC_ClockConfig+0x270>)
 80048e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80048e6:	4b0a      	ldr	r3, [pc, #40]	@ (8004910 <HAL_RCC_ClockConfig+0x274>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7fc fe24 	bl	8001538 <HAL_InitTick>
 80048f0:	4603      	mov	r3, r0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3718      	adds	r7, #24
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	40022000 	.word	0x40022000
 8004900:	40021000 	.word	0x40021000
 8004904:	04c4b400 	.word	0x04c4b400
 8004908:	08009a94 	.word	0x08009a94
 800490c:	20000000 	.word	0x20000000
 8004910:	20000004 	.word	0x20000004

08004914 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800491a:	4b2c      	ldr	r3, [pc, #176]	@ (80049cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f003 030c 	and.w	r3, r3, #12
 8004922:	2b04      	cmp	r3, #4
 8004924:	d102      	bne.n	800492c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004926:	4b2a      	ldr	r3, [pc, #168]	@ (80049d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004928:	613b      	str	r3, [r7, #16]
 800492a:	e047      	b.n	80049bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800492c:	4b27      	ldr	r3, [pc, #156]	@ (80049cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	f003 030c 	and.w	r3, r3, #12
 8004934:	2b08      	cmp	r3, #8
 8004936:	d102      	bne.n	800493e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004938:	4b26      	ldr	r3, [pc, #152]	@ (80049d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800493a:	613b      	str	r3, [r7, #16]
 800493c:	e03e      	b.n	80049bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800493e:	4b23      	ldr	r3, [pc, #140]	@ (80049cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f003 030c 	and.w	r3, r3, #12
 8004946:	2b0c      	cmp	r3, #12
 8004948:	d136      	bne.n	80049b8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800494a:	4b20      	ldr	r3, [pc, #128]	@ (80049cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	f003 0303 	and.w	r3, r3, #3
 8004952:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004954:	4b1d      	ldr	r3, [pc, #116]	@ (80049cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	091b      	lsrs	r3, r3, #4
 800495a:	f003 030f 	and.w	r3, r3, #15
 800495e:	3301      	adds	r3, #1
 8004960:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2b03      	cmp	r3, #3
 8004966:	d10c      	bne.n	8004982 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004968:	4a1a      	ldr	r2, [pc, #104]	@ (80049d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004970:	4a16      	ldr	r2, [pc, #88]	@ (80049cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004972:	68d2      	ldr	r2, [r2, #12]
 8004974:	0a12      	lsrs	r2, r2, #8
 8004976:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800497a:	fb02 f303 	mul.w	r3, r2, r3
 800497e:	617b      	str	r3, [r7, #20]
      break;
 8004980:	e00c      	b.n	800499c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004982:	4a13      	ldr	r2, [pc, #76]	@ (80049d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	fbb2 f3f3 	udiv	r3, r2, r3
 800498a:	4a10      	ldr	r2, [pc, #64]	@ (80049cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800498c:	68d2      	ldr	r2, [r2, #12]
 800498e:	0a12      	lsrs	r2, r2, #8
 8004990:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004994:	fb02 f303 	mul.w	r3, r2, r3
 8004998:	617b      	str	r3, [r7, #20]
      break;
 800499a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800499c:	4b0b      	ldr	r3, [pc, #44]	@ (80049cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	0e5b      	lsrs	r3, r3, #25
 80049a2:	f003 0303 	and.w	r3, r3, #3
 80049a6:	3301      	adds	r3, #1
 80049a8:	005b      	lsls	r3, r3, #1
 80049aa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80049ac:	697a      	ldr	r2, [r7, #20]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80049b4:	613b      	str	r3, [r7, #16]
 80049b6:	e001      	b.n	80049bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80049b8:	2300      	movs	r3, #0
 80049ba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80049bc:	693b      	ldr	r3, [r7, #16]
}
 80049be:	4618      	mov	r0, r3
 80049c0:	371c      	adds	r7, #28
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	40021000 	.word	0x40021000
 80049d0:	00f42400 	.word	0x00f42400
 80049d4:	016e3600 	.word	0x016e3600

080049d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049d8:	b480      	push	{r7}
 80049da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049dc:	4b03      	ldr	r3, [pc, #12]	@ (80049ec <HAL_RCC_GetHCLKFreq+0x14>)
 80049de:	681b      	ldr	r3, [r3, #0]
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	20000000 	.word	0x20000000

080049f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80049f4:	f7ff fff0 	bl	80049d8 <HAL_RCC_GetHCLKFreq>
 80049f8:	4602      	mov	r2, r0
 80049fa:	4b06      	ldr	r3, [pc, #24]	@ (8004a14 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	0a1b      	lsrs	r3, r3, #8
 8004a00:	f003 0307 	and.w	r3, r3, #7
 8004a04:	4904      	ldr	r1, [pc, #16]	@ (8004a18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004a06:	5ccb      	ldrb	r3, [r1, r3]
 8004a08:	f003 031f 	and.w	r3, r3, #31
 8004a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	40021000 	.word	0x40021000
 8004a18:	08009aa4 	.word	0x08009aa4

08004a1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004a20:	f7ff ffda 	bl	80049d8 <HAL_RCC_GetHCLKFreq>
 8004a24:	4602      	mov	r2, r0
 8004a26:	4b06      	ldr	r3, [pc, #24]	@ (8004a40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	0adb      	lsrs	r3, r3, #11
 8004a2c:	f003 0307 	and.w	r3, r3, #7
 8004a30:	4904      	ldr	r1, [pc, #16]	@ (8004a44 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a32:	5ccb      	ldrb	r3, [r1, r3]
 8004a34:	f003 031f 	and.w	r3, r3, #31
 8004a38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	40021000 	.word	0x40021000
 8004a44:	08009aa4 	.word	0x08009aa4

08004a48 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	220f      	movs	r2, #15
 8004a56:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004a58:	4b12      	ldr	r3, [pc, #72]	@ (8004aa4 <HAL_RCC_GetClockConfig+0x5c>)
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	f003 0203 	and.w	r2, r3, #3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004a64:	4b0f      	ldr	r3, [pc, #60]	@ (8004aa4 <HAL_RCC_GetClockConfig+0x5c>)
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004a70:	4b0c      	ldr	r3, [pc, #48]	@ (8004aa4 <HAL_RCC_GetClockConfig+0x5c>)
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004a7c:	4b09      	ldr	r3, [pc, #36]	@ (8004aa4 <HAL_RCC_GetClockConfig+0x5c>)
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	08db      	lsrs	r3, r3, #3
 8004a82:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004a8a:	4b07      	ldr	r3, [pc, #28]	@ (8004aa8 <HAL_RCC_GetClockConfig+0x60>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 020f 	and.w	r2, r3, #15
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	601a      	str	r2, [r3, #0]
}
 8004a96:	bf00      	nop
 8004a98:	370c      	adds	r7, #12
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr
 8004aa2:	bf00      	nop
 8004aa4:	40021000 	.word	0x40021000
 8004aa8:	40022000 	.word	0x40022000

08004aac <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b087      	sub	sp, #28
 8004ab0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004ab2:	4b1e      	ldr	r3, [pc, #120]	@ (8004b2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	f003 0303 	and.w	r3, r3, #3
 8004aba:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004abc:	4b1b      	ldr	r3, [pc, #108]	@ (8004b2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	091b      	lsrs	r3, r3, #4
 8004ac2:	f003 030f 	and.w	r3, r3, #15
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	2b03      	cmp	r3, #3
 8004ace:	d10c      	bne.n	8004aea <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ad0:	4a17      	ldr	r2, [pc, #92]	@ (8004b30 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad8:	4a14      	ldr	r2, [pc, #80]	@ (8004b2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004ada:	68d2      	ldr	r2, [r2, #12]
 8004adc:	0a12      	lsrs	r2, r2, #8
 8004ade:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004ae2:	fb02 f303 	mul.w	r3, r2, r3
 8004ae6:	617b      	str	r3, [r7, #20]
    break;
 8004ae8:	e00c      	b.n	8004b04 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004aea:	4a12      	ldr	r2, [pc, #72]	@ (8004b34 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af2:	4a0e      	ldr	r2, [pc, #56]	@ (8004b2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004af4:	68d2      	ldr	r2, [r2, #12]
 8004af6:	0a12      	lsrs	r2, r2, #8
 8004af8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004afc:	fb02 f303 	mul.w	r3, r2, r3
 8004b00:	617b      	str	r3, [r7, #20]
    break;
 8004b02:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b04:	4b09      	ldr	r3, [pc, #36]	@ (8004b2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	0e5b      	lsrs	r3, r3, #25
 8004b0a:	f003 0303 	and.w	r3, r3, #3
 8004b0e:	3301      	adds	r3, #1
 8004b10:	005b      	lsls	r3, r3, #1
 8004b12:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004b14:	697a      	ldr	r2, [r7, #20]
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b1c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004b1e:	687b      	ldr	r3, [r7, #4]
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	371c      	adds	r7, #28
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr
 8004b2c:	40021000 	.word	0x40021000
 8004b30:	016e3600 	.word	0x016e3600
 8004b34:	00f42400 	.word	0x00f42400

08004b38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b086      	sub	sp, #24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004b40:	2300      	movs	r3, #0
 8004b42:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004b44:	2300      	movs	r3, #0
 8004b46:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f000 8098 	beq.w	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b56:	2300      	movs	r3, #0
 8004b58:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b5a:	4b43      	ldr	r3, [pc, #268]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d10d      	bne.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b66:	4b40      	ldr	r3, [pc, #256]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b6a:	4a3f      	ldr	r2, [pc, #252]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b70:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b72:	4b3d      	ldr	r3, [pc, #244]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b7a:	60bb      	str	r3, [r7, #8]
 8004b7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b82:	4b3a      	ldr	r3, [pc, #232]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a39      	ldr	r2, [pc, #228]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004b88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b8c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b8e:	f7fd fd3b 	bl	8002608 <HAL_GetTick>
 8004b92:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b94:	e009      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b96:	f7fd fd37 	bl	8002608 <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d902      	bls.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004ba4:	2303      	movs	r3, #3
 8004ba6:	74fb      	strb	r3, [r7, #19]
        break;
 8004ba8:	e005      	b.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004baa:	4b30      	ldr	r3, [pc, #192]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d0ef      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004bb6:	7cfb      	ldrb	r3, [r7, #19]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d159      	bne.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004bbc:	4b2a      	ldr	r3, [pc, #168]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bc6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d01e      	beq.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bd2:	697a      	ldr	r2, [r7, #20]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d019      	beq.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004bd8:	4b23      	ldr	r3, [pc, #140]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004be2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004be4:	4b20      	ldr	r3, [pc, #128]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bea:	4a1f      	ldr	r2, [pc, #124]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bf0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004bf4:	4b1c      	ldr	r3, [pc, #112]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bfa:	4a1b      	ldr	r2, [pc, #108]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c04:	4a18      	ldr	r2, [pc, #96]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	f003 0301 	and.w	r3, r3, #1
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d016      	beq.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c16:	f7fd fcf7 	bl	8002608 <HAL_GetTick>
 8004c1a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c1c:	e00b      	b.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c1e:	f7fd fcf3 	bl	8002608 <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d902      	bls.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	74fb      	strb	r3, [r7, #19]
            break;
 8004c34:	e006      	b.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c36:	4b0c      	ldr	r3, [pc, #48]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c3c:	f003 0302 	and.w	r3, r3, #2
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d0ec      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004c44:	7cfb      	ldrb	r3, [r7, #19]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d10b      	bne.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c4a:	4b07      	ldr	r3, [pc, #28]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c58:	4903      	ldr	r1, [pc, #12]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004c60:	e008      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c62:	7cfb      	ldrb	r3, [r7, #19]
 8004c64:	74bb      	strb	r3, [r7, #18]
 8004c66:	e005      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004c68:	40021000 	.word	0x40021000
 8004c6c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c70:	7cfb      	ldrb	r3, [r7, #19]
 8004c72:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c74:	7c7b      	ldrb	r3, [r7, #17]
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d105      	bne.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c7a:	4ba7      	ldr	r3, [pc, #668]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c7e:	4aa6      	ldr	r2, [pc, #664]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c84:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0301 	and.w	r3, r3, #1
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00a      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c92:	4ba1      	ldr	r3, [pc, #644]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c98:	f023 0203 	bic.w	r2, r3, #3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	499d      	ldr	r1, [pc, #628]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0302 	and.w	r3, r3, #2
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00a      	beq.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004cb4:	4b98      	ldr	r3, [pc, #608]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cba:	f023 020c 	bic.w	r2, r3, #12
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	4995      	ldr	r1, [pc, #596]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0304 	and.w	r3, r3, #4
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00a      	beq.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004cd6:	4b90      	ldr	r3, [pc, #576]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cdc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	68db      	ldr	r3, [r3, #12]
 8004ce4:	498c      	ldr	r1, [pc, #560]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0308 	and.w	r3, r3, #8
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d00a      	beq.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004cf8:	4b87      	ldr	r3, [pc, #540]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cfe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	4984      	ldr	r1, [pc, #528]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 0310 	and.w	r3, r3, #16
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00a      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004d1a:	4b7f      	ldr	r3, [pc, #508]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	695b      	ldr	r3, [r3, #20]
 8004d28:	497b      	ldr	r1, [pc, #492]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0320 	and.w	r3, r3, #32
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d00a      	beq.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d3c:	4b76      	ldr	r3, [pc, #472]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d42:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	4973      	ldr	r1, [pc, #460]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00a      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d5e:	4b6e      	ldr	r3, [pc, #440]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d64:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	69db      	ldr	r3, [r3, #28]
 8004d6c:	496a      	ldr	r1, [pc, #424]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d00a      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004d80:	4b65      	ldr	r3, [pc, #404]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d86:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a1b      	ldr	r3, [r3, #32]
 8004d8e:	4962      	ldr	r1, [pc, #392]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004d90:	4313      	orrs	r3, r2
 8004d92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00a      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004da2:	4b5d      	ldr	r3, [pc, #372]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004da8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db0:	4959      	ldr	r1, [pc, #356]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d00a      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004dc4:	4b54      	ldr	r3, [pc, #336]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004dca:	f023 0203 	bic.w	r2, r3, #3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd2:	4951      	ldr	r1, [pc, #324]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00a      	beq.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004de6:	4b4c      	ldr	r3, [pc, #304]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dec:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df4:	4948      	ldr	r1, [pc, #288]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004df6:	4313      	orrs	r3, r2
 8004df8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d015      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e08:	4b43      	ldr	r3, [pc, #268]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e0e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e16:	4940      	ldr	r1, [pc, #256]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e26:	d105      	bne.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e28:	4b3b      	ldr	r3, [pc, #236]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e2a:	68db      	ldr	r3, [r3, #12]
 8004e2c:	4a3a      	ldr	r2, [pc, #232]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e32:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d015      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004e40:	4b35      	ldr	r3, [pc, #212]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e46:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e4e:	4932      	ldr	r1, [pc, #200]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e50:	4313      	orrs	r3, r2
 8004e52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e5e:	d105      	bne.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e60:	4b2d      	ldr	r3, [pc, #180]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	4a2c      	ldr	r2, [pc, #176]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e6a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d015      	beq.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004e78:	4b27      	ldr	r3, [pc, #156]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e7e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e86:	4924      	ldr	r1, [pc, #144]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e92:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e96:	d105      	bne.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e98:	4b1f      	ldr	r3, [pc, #124]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	4a1e      	ldr	r2, [pc, #120]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ea2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d015      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004eb0:	4b19      	ldr	r3, [pc, #100]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eb6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ebe:	4916      	ldr	r1, [pc, #88]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ece:	d105      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ed0:	4b11      	ldr	r3, [pc, #68]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	4a10      	ldr	r2, [pc, #64]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ed6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004eda:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d019      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef6:	4908      	ldr	r1, [pc, #32]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f06:	d109      	bne.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f08:	4b03      	ldr	r3, [pc, #12]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	4a02      	ldr	r2, [pc, #8]	@ (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f12:	60d3      	str	r3, [r2, #12]
 8004f14:	e002      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004f16:	bf00      	nop
 8004f18:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d015      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004f28:	4b29      	ldr	r3, [pc, #164]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f2e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f36:	4926      	ldr	r1, [pc, #152]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f46:	d105      	bne.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004f48:	4b21      	ldr	r3, [pc, #132]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	4a20      	ldr	r2, [pc, #128]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f52:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d015      	beq.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004f60:	4b1b      	ldr	r3, [pc, #108]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f66:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f6e:	4918      	ldr	r1, [pc, #96]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f70:	4313      	orrs	r3, r2
 8004f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f7e:	d105      	bne.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004f80:	4b13      	ldr	r3, [pc, #76]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	4a12      	ldr	r2, [pc, #72]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f8a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d015      	beq.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004f98:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004f9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fa6:	490a      	ldr	r1, [pc, #40]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fb2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004fb6:	d105      	bne.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fb8:	4b05      	ldr	r3, [pc, #20]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	4a04      	ldr	r2, [pc, #16]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004fbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004fc2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004fc4:	7cbb      	ldrb	r3, [r7, #18]
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3718      	adds	r7, #24
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	40021000 	.word	0x40021000

08004fd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d101      	bne.n	8004fe6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e049      	b.n	800507a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d106      	bne.n	8005000 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f7fc fcb0 	bl	8001960 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2202      	movs	r2, #2
 8005004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	3304      	adds	r3, #4
 8005010:	4619      	mov	r1, r3
 8005012:	4610      	mov	r0, r2
 8005014:	f000 fdc4 	bl	8005ba0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2201      	movs	r2, #1
 8005024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2201      	movs	r2, #1
 800504c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2201      	movs	r2, #1
 800505c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2201      	movs	r2, #1
 8005064:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3708      	adds	r7, #8
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
	...

08005084 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005084:	b480      	push	{r7}
 8005086:	b085      	sub	sp, #20
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005092:	b2db      	uxtb	r3, r3
 8005094:	2b01      	cmp	r3, #1
 8005096:	d001      	beq.n	800509c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e054      	b.n	8005146 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2202      	movs	r2, #2
 80050a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68da      	ldr	r2, [r3, #12]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f042 0201 	orr.w	r2, r2, #1
 80050b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a26      	ldr	r2, [pc, #152]	@ (8005154 <HAL_TIM_Base_Start_IT+0xd0>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d022      	beq.n	8005104 <HAL_TIM_Base_Start_IT+0x80>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050c6:	d01d      	beq.n	8005104 <HAL_TIM_Base_Start_IT+0x80>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a22      	ldr	r2, [pc, #136]	@ (8005158 <HAL_TIM_Base_Start_IT+0xd4>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d018      	beq.n	8005104 <HAL_TIM_Base_Start_IT+0x80>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a21      	ldr	r2, [pc, #132]	@ (800515c <HAL_TIM_Base_Start_IT+0xd8>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d013      	beq.n	8005104 <HAL_TIM_Base_Start_IT+0x80>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a1f      	ldr	r2, [pc, #124]	@ (8005160 <HAL_TIM_Base_Start_IT+0xdc>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d00e      	beq.n	8005104 <HAL_TIM_Base_Start_IT+0x80>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a1e      	ldr	r2, [pc, #120]	@ (8005164 <HAL_TIM_Base_Start_IT+0xe0>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d009      	beq.n	8005104 <HAL_TIM_Base_Start_IT+0x80>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a1c      	ldr	r2, [pc, #112]	@ (8005168 <HAL_TIM_Base_Start_IT+0xe4>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d004      	beq.n	8005104 <HAL_TIM_Base_Start_IT+0x80>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a1b      	ldr	r2, [pc, #108]	@ (800516c <HAL_TIM_Base_Start_IT+0xe8>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d115      	bne.n	8005130 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	689a      	ldr	r2, [r3, #8]
 800510a:	4b19      	ldr	r3, [pc, #100]	@ (8005170 <HAL_TIM_Base_Start_IT+0xec>)
 800510c:	4013      	ands	r3, r2
 800510e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2b06      	cmp	r3, #6
 8005114:	d015      	beq.n	8005142 <HAL_TIM_Base_Start_IT+0xbe>
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800511c:	d011      	beq.n	8005142 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f042 0201 	orr.w	r2, r2, #1
 800512c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800512e:	e008      	b.n	8005142 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f042 0201 	orr.w	r2, r2, #1
 800513e:	601a      	str	r2, [r3, #0]
 8005140:	e000      	b.n	8005144 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005142:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3714      	adds	r7, #20
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	40012c00 	.word	0x40012c00
 8005158:	40000400 	.word	0x40000400
 800515c:	40000800 	.word	0x40000800
 8005160:	40000c00 	.word	0x40000c00
 8005164:	40013400 	.word	0x40013400
 8005168:	40014000 	.word	0x40014000
 800516c:	40015000 	.word	0x40015000
 8005170:	00010007 	.word	0x00010007

08005174 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b082      	sub	sp, #8
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d101      	bne.n	8005186 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e049      	b.n	800521a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b00      	cmp	r3, #0
 8005190:	d106      	bne.n	80051a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 f841 	bl	8005222 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2202      	movs	r2, #2
 80051a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	3304      	adds	r3, #4
 80051b0:	4619      	mov	r1, r3
 80051b2:	4610      	mov	r0, r2
 80051b4:	f000 fcf4 	bl	8005ba0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005218:	2300      	movs	r3, #0
}
 800521a:	4618      	mov	r0, r3
 800521c:	3708      	adds	r7, #8
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}

08005222 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005222:	b480      	push	{r7}
 8005224:	b083      	sub	sp, #12
 8005226:	af00      	add	r7, sp, #0
 8005228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800522a:	bf00      	nop
 800522c:	370c      	adds	r7, #12
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr
	...

08005238 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d109      	bne.n	800525c <HAL_TIM_PWM_Start+0x24>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800524e:	b2db      	uxtb	r3, r3
 8005250:	2b01      	cmp	r3, #1
 8005252:	bf14      	ite	ne
 8005254:	2301      	movne	r3, #1
 8005256:	2300      	moveq	r3, #0
 8005258:	b2db      	uxtb	r3, r3
 800525a:	e03c      	b.n	80052d6 <HAL_TIM_PWM_Start+0x9e>
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	2b04      	cmp	r3, #4
 8005260:	d109      	bne.n	8005276 <HAL_TIM_PWM_Start+0x3e>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005268:	b2db      	uxtb	r3, r3
 800526a:	2b01      	cmp	r3, #1
 800526c:	bf14      	ite	ne
 800526e:	2301      	movne	r3, #1
 8005270:	2300      	moveq	r3, #0
 8005272:	b2db      	uxtb	r3, r3
 8005274:	e02f      	b.n	80052d6 <HAL_TIM_PWM_Start+0x9e>
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	2b08      	cmp	r3, #8
 800527a:	d109      	bne.n	8005290 <HAL_TIM_PWM_Start+0x58>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005282:	b2db      	uxtb	r3, r3
 8005284:	2b01      	cmp	r3, #1
 8005286:	bf14      	ite	ne
 8005288:	2301      	movne	r3, #1
 800528a:	2300      	moveq	r3, #0
 800528c:	b2db      	uxtb	r3, r3
 800528e:	e022      	b.n	80052d6 <HAL_TIM_PWM_Start+0x9e>
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	2b0c      	cmp	r3, #12
 8005294:	d109      	bne.n	80052aa <HAL_TIM_PWM_Start+0x72>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800529c:	b2db      	uxtb	r3, r3
 800529e:	2b01      	cmp	r3, #1
 80052a0:	bf14      	ite	ne
 80052a2:	2301      	movne	r3, #1
 80052a4:	2300      	moveq	r3, #0
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	e015      	b.n	80052d6 <HAL_TIM_PWM_Start+0x9e>
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	2b10      	cmp	r3, #16
 80052ae:	d109      	bne.n	80052c4 <HAL_TIM_PWM_Start+0x8c>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	bf14      	ite	ne
 80052bc:	2301      	movne	r3, #1
 80052be:	2300      	moveq	r3, #0
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	e008      	b.n	80052d6 <HAL_TIM_PWM_Start+0x9e>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	bf14      	ite	ne
 80052d0:	2301      	movne	r3, #1
 80052d2:	2300      	moveq	r3, #0
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d001      	beq.n	80052de <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e0a6      	b.n	800542c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d104      	bne.n	80052ee <HAL_TIM_PWM_Start+0xb6>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2202      	movs	r2, #2
 80052e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052ec:	e023      	b.n	8005336 <HAL_TIM_PWM_Start+0xfe>
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	2b04      	cmp	r3, #4
 80052f2:	d104      	bne.n	80052fe <HAL_TIM_PWM_Start+0xc6>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2202      	movs	r2, #2
 80052f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052fc:	e01b      	b.n	8005336 <HAL_TIM_PWM_Start+0xfe>
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	2b08      	cmp	r3, #8
 8005302:	d104      	bne.n	800530e <HAL_TIM_PWM_Start+0xd6>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2202      	movs	r2, #2
 8005308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800530c:	e013      	b.n	8005336 <HAL_TIM_PWM_Start+0xfe>
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	2b0c      	cmp	r3, #12
 8005312:	d104      	bne.n	800531e <HAL_TIM_PWM_Start+0xe6>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2202      	movs	r2, #2
 8005318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800531c:	e00b      	b.n	8005336 <HAL_TIM_PWM_Start+0xfe>
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	2b10      	cmp	r3, #16
 8005322:	d104      	bne.n	800532e <HAL_TIM_PWM_Start+0xf6>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2202      	movs	r2, #2
 8005328:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800532c:	e003      	b.n	8005336 <HAL_TIM_PWM_Start+0xfe>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2202      	movs	r2, #2
 8005332:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2201      	movs	r2, #1
 800533c:	6839      	ldr	r1, [r7, #0]
 800533e:	4618      	mov	r0, r3
 8005340:	f001 f91c 	bl	800657c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a3a      	ldr	r2, [pc, #232]	@ (8005434 <HAL_TIM_PWM_Start+0x1fc>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d018      	beq.n	8005380 <HAL_TIM_PWM_Start+0x148>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a39      	ldr	r2, [pc, #228]	@ (8005438 <HAL_TIM_PWM_Start+0x200>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d013      	beq.n	8005380 <HAL_TIM_PWM_Start+0x148>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a37      	ldr	r2, [pc, #220]	@ (800543c <HAL_TIM_PWM_Start+0x204>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d00e      	beq.n	8005380 <HAL_TIM_PWM_Start+0x148>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a36      	ldr	r2, [pc, #216]	@ (8005440 <HAL_TIM_PWM_Start+0x208>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d009      	beq.n	8005380 <HAL_TIM_PWM_Start+0x148>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a34      	ldr	r2, [pc, #208]	@ (8005444 <HAL_TIM_PWM_Start+0x20c>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d004      	beq.n	8005380 <HAL_TIM_PWM_Start+0x148>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a33      	ldr	r2, [pc, #204]	@ (8005448 <HAL_TIM_PWM_Start+0x210>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d101      	bne.n	8005384 <HAL_TIM_PWM_Start+0x14c>
 8005380:	2301      	movs	r3, #1
 8005382:	e000      	b.n	8005386 <HAL_TIM_PWM_Start+0x14e>
 8005384:	2300      	movs	r3, #0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d007      	beq.n	800539a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005398:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a25      	ldr	r2, [pc, #148]	@ (8005434 <HAL_TIM_PWM_Start+0x1fc>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d022      	beq.n	80053ea <HAL_TIM_PWM_Start+0x1b2>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053ac:	d01d      	beq.n	80053ea <HAL_TIM_PWM_Start+0x1b2>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a26      	ldr	r2, [pc, #152]	@ (800544c <HAL_TIM_PWM_Start+0x214>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d018      	beq.n	80053ea <HAL_TIM_PWM_Start+0x1b2>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a24      	ldr	r2, [pc, #144]	@ (8005450 <HAL_TIM_PWM_Start+0x218>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d013      	beq.n	80053ea <HAL_TIM_PWM_Start+0x1b2>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a23      	ldr	r2, [pc, #140]	@ (8005454 <HAL_TIM_PWM_Start+0x21c>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d00e      	beq.n	80053ea <HAL_TIM_PWM_Start+0x1b2>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a19      	ldr	r2, [pc, #100]	@ (8005438 <HAL_TIM_PWM_Start+0x200>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d009      	beq.n	80053ea <HAL_TIM_PWM_Start+0x1b2>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a18      	ldr	r2, [pc, #96]	@ (800543c <HAL_TIM_PWM_Start+0x204>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d004      	beq.n	80053ea <HAL_TIM_PWM_Start+0x1b2>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a18      	ldr	r2, [pc, #96]	@ (8005448 <HAL_TIM_PWM_Start+0x210>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d115      	bne.n	8005416 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	689a      	ldr	r2, [r3, #8]
 80053f0:	4b19      	ldr	r3, [pc, #100]	@ (8005458 <HAL_TIM_PWM_Start+0x220>)
 80053f2:	4013      	ands	r3, r2
 80053f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2b06      	cmp	r3, #6
 80053fa:	d015      	beq.n	8005428 <HAL_TIM_PWM_Start+0x1f0>
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005402:	d011      	beq.n	8005428 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f042 0201 	orr.w	r2, r2, #1
 8005412:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005414:	e008      	b.n	8005428 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f042 0201 	orr.w	r2, r2, #1
 8005424:	601a      	str	r2, [r3, #0]
 8005426:	e000      	b.n	800542a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005428:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	3710      	adds	r7, #16
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	40012c00 	.word	0x40012c00
 8005438:	40013400 	.word	0x40013400
 800543c:	40014000 	.word	0x40014000
 8005440:	40014400 	.word	0x40014400
 8005444:	40014800 	.word	0x40014800
 8005448:	40015000 	.word	0x40015000
 800544c:	40000400 	.word	0x40000400
 8005450:	40000800 	.word	0x40000800
 8005454:	40000c00 	.word	0x40000c00
 8005458:	00010007 	.word	0x00010007

0800545c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	f003 0302 	and.w	r3, r3, #2
 800547a:	2b00      	cmp	r3, #0
 800547c:	d020      	beq.n	80054c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f003 0302 	and.w	r3, r3, #2
 8005484:	2b00      	cmp	r3, #0
 8005486:	d01b      	beq.n	80054c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f06f 0202 	mvn.w	r2, #2
 8005490:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2201      	movs	r2, #1
 8005496:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	f003 0303 	and.w	r3, r3, #3
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d003      	beq.n	80054ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 fb5c 	bl	8005b64 <HAL_TIM_IC_CaptureCallback>
 80054ac:	e005      	b.n	80054ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 fb4e 	bl	8005b50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 fb5f 	bl	8005b78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	f003 0304 	and.w	r3, r3, #4
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d020      	beq.n	800550c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f003 0304 	and.w	r3, r3, #4
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d01b      	beq.n	800550c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f06f 0204 	mvn.w	r2, #4
 80054dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2202      	movs	r2, #2
 80054e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d003      	beq.n	80054fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 fb36 	bl	8005b64 <HAL_TIM_IC_CaptureCallback>
 80054f8:	e005      	b.n	8005506 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 fb28 	bl	8005b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f000 fb39 	bl	8005b78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	f003 0308 	and.w	r3, r3, #8
 8005512:	2b00      	cmp	r3, #0
 8005514:	d020      	beq.n	8005558 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f003 0308 	and.w	r3, r3, #8
 800551c:	2b00      	cmp	r3, #0
 800551e:	d01b      	beq.n	8005558 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f06f 0208 	mvn.w	r2, #8
 8005528:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2204      	movs	r2, #4
 800552e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	69db      	ldr	r3, [r3, #28]
 8005536:	f003 0303 	and.w	r3, r3, #3
 800553a:	2b00      	cmp	r3, #0
 800553c:	d003      	beq.n	8005546 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 fb10 	bl	8005b64 <HAL_TIM_IC_CaptureCallback>
 8005544:	e005      	b.n	8005552 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 fb02 	bl	8005b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f000 fb13 	bl	8005b78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	f003 0310 	and.w	r3, r3, #16
 800555e:	2b00      	cmp	r3, #0
 8005560:	d020      	beq.n	80055a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f003 0310 	and.w	r3, r3, #16
 8005568:	2b00      	cmp	r3, #0
 800556a:	d01b      	beq.n	80055a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f06f 0210 	mvn.w	r2, #16
 8005574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2208      	movs	r2, #8
 800557a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	69db      	ldr	r3, [r3, #28]
 8005582:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005586:	2b00      	cmp	r3, #0
 8005588:	d003      	beq.n	8005592 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 faea 	bl	8005b64 <HAL_TIM_IC_CaptureCallback>
 8005590:	e005      	b.n	800559e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 fadc 	bl	8005b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f000 faed 	bl	8005b78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	f003 0301 	and.w	r3, r3, #1
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d00c      	beq.n	80055c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f003 0301 	and.w	r3, r3, #1
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d007      	beq.n	80055c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f06f 0201 	mvn.w	r2, #1
 80055c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f7fb ff7c 	bl	80014c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d104      	bne.n	80055dc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d00c      	beq.n	80055f6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d007      	beq.n	80055f6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80055ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f001 faa3 	bl	8006b3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d00c      	beq.n	800561a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005606:	2b00      	cmp	r3, #0
 8005608:	d007      	beq.n	800561a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005612:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f001 fa9b 	bl	8006b50 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00c      	beq.n	800563e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800562a:	2b00      	cmp	r3, #0
 800562c:	d007      	beq.n	800563e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005636:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f000 faa7 	bl	8005b8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	f003 0320 	and.w	r3, r3, #32
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00c      	beq.n	8005662 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f003 0320 	and.w	r3, r3, #32
 800564e:	2b00      	cmp	r3, #0
 8005650:	d007      	beq.n	8005662 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f06f 0220 	mvn.w	r2, #32
 800565a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f001 fa63 	bl	8006b28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005668:	2b00      	cmp	r3, #0
 800566a:	d00c      	beq.n	8005686 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d007      	beq.n	8005686 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800567e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f001 fa6f 	bl	8006b64 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00c      	beq.n	80056aa <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005696:	2b00      	cmp	r3, #0
 8005698:	d007      	beq.n	80056aa <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80056a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f001 fa67 	bl	8006b78 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00c      	beq.n	80056ce <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d007      	beq.n	80056ce <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80056c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f001 fa5f 	bl	8006b8c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00c      	beq.n	80056f2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d007      	beq.n	80056f2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80056ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f001 fa57 	bl	8006ba0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80056f2:	bf00      	nop
 80056f4:	3710      	adds	r7, #16
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
	...

080056fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b086      	sub	sp, #24
 8005700:	af00      	add	r7, sp, #0
 8005702:	60f8      	str	r0, [r7, #12]
 8005704:	60b9      	str	r1, [r7, #8]
 8005706:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005708:	2300      	movs	r3, #0
 800570a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005712:	2b01      	cmp	r3, #1
 8005714:	d101      	bne.n	800571a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005716:	2302      	movs	r3, #2
 8005718:	e0ff      	b.n	800591a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2201      	movs	r2, #1
 800571e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2b14      	cmp	r3, #20
 8005726:	f200 80f0 	bhi.w	800590a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800572a:	a201      	add	r2, pc, #4	@ (adr r2, 8005730 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800572c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005730:	08005785 	.word	0x08005785
 8005734:	0800590b 	.word	0x0800590b
 8005738:	0800590b 	.word	0x0800590b
 800573c:	0800590b 	.word	0x0800590b
 8005740:	080057c5 	.word	0x080057c5
 8005744:	0800590b 	.word	0x0800590b
 8005748:	0800590b 	.word	0x0800590b
 800574c:	0800590b 	.word	0x0800590b
 8005750:	08005807 	.word	0x08005807
 8005754:	0800590b 	.word	0x0800590b
 8005758:	0800590b 	.word	0x0800590b
 800575c:	0800590b 	.word	0x0800590b
 8005760:	08005847 	.word	0x08005847
 8005764:	0800590b 	.word	0x0800590b
 8005768:	0800590b 	.word	0x0800590b
 800576c:	0800590b 	.word	0x0800590b
 8005770:	08005889 	.word	0x08005889
 8005774:	0800590b 	.word	0x0800590b
 8005778:	0800590b 	.word	0x0800590b
 800577c:	0800590b 	.word	0x0800590b
 8005780:	080058c9 	.word	0x080058c9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68b9      	ldr	r1, [r7, #8]
 800578a:	4618      	mov	r0, r3
 800578c:	f000 fabc 	bl	8005d08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	699a      	ldr	r2, [r3, #24]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f042 0208 	orr.w	r2, r2, #8
 800579e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	699a      	ldr	r2, [r3, #24]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f022 0204 	bic.w	r2, r2, #4
 80057ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	6999      	ldr	r1, [r3, #24]
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	691a      	ldr	r2, [r3, #16]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	430a      	orrs	r2, r1
 80057c0:	619a      	str	r2, [r3, #24]
      break;
 80057c2:	e0a5      	b.n	8005910 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68b9      	ldr	r1, [r7, #8]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f000 fb36 	bl	8005e3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	699a      	ldr	r2, [r3, #24]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	699a      	ldr	r2, [r3, #24]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	6999      	ldr	r1, [r3, #24]
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	021a      	lsls	r2, r3, #8
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	430a      	orrs	r2, r1
 8005802:	619a      	str	r2, [r3, #24]
      break;
 8005804:	e084      	b.n	8005910 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68b9      	ldr	r1, [r7, #8]
 800580c:	4618      	mov	r0, r3
 800580e:	f000 fba9 	bl	8005f64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	69da      	ldr	r2, [r3, #28]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f042 0208 	orr.w	r2, r2, #8
 8005820:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	69da      	ldr	r2, [r3, #28]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f022 0204 	bic.w	r2, r2, #4
 8005830:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	69d9      	ldr	r1, [r3, #28]
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	691a      	ldr	r2, [r3, #16]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	430a      	orrs	r2, r1
 8005842:	61da      	str	r2, [r3, #28]
      break;
 8005844:	e064      	b.n	8005910 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	68b9      	ldr	r1, [r7, #8]
 800584c:	4618      	mov	r0, r3
 800584e:	f000 fc1b 	bl	8006088 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	69da      	ldr	r2, [r3, #28]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005860:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	69da      	ldr	r2, [r3, #28]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005870:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	69d9      	ldr	r1, [r3, #28]
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	691b      	ldr	r3, [r3, #16]
 800587c:	021a      	lsls	r2, r3, #8
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	430a      	orrs	r2, r1
 8005884:	61da      	str	r2, [r3, #28]
      break;
 8005886:	e043      	b.n	8005910 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	68b9      	ldr	r1, [r7, #8]
 800588e:	4618      	mov	r0, r3
 8005890:	f000 fc8e 	bl	80061b0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f042 0208 	orr.w	r2, r2, #8
 80058a2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f022 0204 	bic.w	r2, r2, #4
 80058b2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	691a      	ldr	r2, [r3, #16]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	430a      	orrs	r2, r1
 80058c4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80058c6:	e023      	b.n	8005910 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68b9      	ldr	r1, [r7, #8]
 80058ce:	4618      	mov	r0, r3
 80058d0:	f000 fcd8 	bl	8006284 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058e2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058f2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	021a      	lsls	r2, r3, #8
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	430a      	orrs	r2, r1
 8005906:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005908:	e002      	b.n	8005910 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	75fb      	strb	r3, [r7, #23]
      break;
 800590e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005918:	7dfb      	ldrb	r3, [r7, #23]
}
 800591a:	4618      	mov	r0, r3
 800591c:	3718      	adds	r7, #24
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop

08005924 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b084      	sub	sp, #16
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800592e:	2300      	movs	r3, #0
 8005930:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005938:	2b01      	cmp	r3, #1
 800593a:	d101      	bne.n	8005940 <HAL_TIM_ConfigClockSource+0x1c>
 800593c:	2302      	movs	r3, #2
 800593e:	e0f6      	b.n	8005b2e <HAL_TIM_ConfigClockSource+0x20a>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2202      	movs	r2, #2
 800594c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800595e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005962:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800596a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68ba      	ldr	r2, [r7, #8]
 8005972:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a6f      	ldr	r2, [pc, #444]	@ (8005b38 <HAL_TIM_ConfigClockSource+0x214>)
 800597a:	4293      	cmp	r3, r2
 800597c:	f000 80c1 	beq.w	8005b02 <HAL_TIM_ConfigClockSource+0x1de>
 8005980:	4a6d      	ldr	r2, [pc, #436]	@ (8005b38 <HAL_TIM_ConfigClockSource+0x214>)
 8005982:	4293      	cmp	r3, r2
 8005984:	f200 80c6 	bhi.w	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 8005988:	4a6c      	ldr	r2, [pc, #432]	@ (8005b3c <HAL_TIM_ConfigClockSource+0x218>)
 800598a:	4293      	cmp	r3, r2
 800598c:	f000 80b9 	beq.w	8005b02 <HAL_TIM_ConfigClockSource+0x1de>
 8005990:	4a6a      	ldr	r2, [pc, #424]	@ (8005b3c <HAL_TIM_ConfigClockSource+0x218>)
 8005992:	4293      	cmp	r3, r2
 8005994:	f200 80be 	bhi.w	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 8005998:	4a69      	ldr	r2, [pc, #420]	@ (8005b40 <HAL_TIM_ConfigClockSource+0x21c>)
 800599a:	4293      	cmp	r3, r2
 800599c:	f000 80b1 	beq.w	8005b02 <HAL_TIM_ConfigClockSource+0x1de>
 80059a0:	4a67      	ldr	r2, [pc, #412]	@ (8005b40 <HAL_TIM_ConfigClockSource+0x21c>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	f200 80b6 	bhi.w	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 80059a8:	4a66      	ldr	r2, [pc, #408]	@ (8005b44 <HAL_TIM_ConfigClockSource+0x220>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	f000 80a9 	beq.w	8005b02 <HAL_TIM_ConfigClockSource+0x1de>
 80059b0:	4a64      	ldr	r2, [pc, #400]	@ (8005b44 <HAL_TIM_ConfigClockSource+0x220>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	f200 80ae 	bhi.w	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 80059b8:	4a63      	ldr	r2, [pc, #396]	@ (8005b48 <HAL_TIM_ConfigClockSource+0x224>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	f000 80a1 	beq.w	8005b02 <HAL_TIM_ConfigClockSource+0x1de>
 80059c0:	4a61      	ldr	r2, [pc, #388]	@ (8005b48 <HAL_TIM_ConfigClockSource+0x224>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	f200 80a6 	bhi.w	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 80059c8:	4a60      	ldr	r2, [pc, #384]	@ (8005b4c <HAL_TIM_ConfigClockSource+0x228>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	f000 8099 	beq.w	8005b02 <HAL_TIM_ConfigClockSource+0x1de>
 80059d0:	4a5e      	ldr	r2, [pc, #376]	@ (8005b4c <HAL_TIM_ConfigClockSource+0x228>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	f200 809e 	bhi.w	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 80059d8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80059dc:	f000 8091 	beq.w	8005b02 <HAL_TIM_ConfigClockSource+0x1de>
 80059e0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80059e4:	f200 8096 	bhi.w	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 80059e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059ec:	f000 8089 	beq.w	8005b02 <HAL_TIM_ConfigClockSource+0x1de>
 80059f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059f4:	f200 808e 	bhi.w	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 80059f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059fc:	d03e      	beq.n	8005a7c <HAL_TIM_ConfigClockSource+0x158>
 80059fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a02:	f200 8087 	bhi.w	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 8005a06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a0a:	f000 8086 	beq.w	8005b1a <HAL_TIM_ConfigClockSource+0x1f6>
 8005a0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a12:	d87f      	bhi.n	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 8005a14:	2b70      	cmp	r3, #112	@ 0x70
 8005a16:	d01a      	beq.n	8005a4e <HAL_TIM_ConfigClockSource+0x12a>
 8005a18:	2b70      	cmp	r3, #112	@ 0x70
 8005a1a:	d87b      	bhi.n	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 8005a1c:	2b60      	cmp	r3, #96	@ 0x60
 8005a1e:	d050      	beq.n	8005ac2 <HAL_TIM_ConfigClockSource+0x19e>
 8005a20:	2b60      	cmp	r3, #96	@ 0x60
 8005a22:	d877      	bhi.n	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 8005a24:	2b50      	cmp	r3, #80	@ 0x50
 8005a26:	d03c      	beq.n	8005aa2 <HAL_TIM_ConfigClockSource+0x17e>
 8005a28:	2b50      	cmp	r3, #80	@ 0x50
 8005a2a:	d873      	bhi.n	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 8005a2c:	2b40      	cmp	r3, #64	@ 0x40
 8005a2e:	d058      	beq.n	8005ae2 <HAL_TIM_ConfigClockSource+0x1be>
 8005a30:	2b40      	cmp	r3, #64	@ 0x40
 8005a32:	d86f      	bhi.n	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 8005a34:	2b30      	cmp	r3, #48	@ 0x30
 8005a36:	d064      	beq.n	8005b02 <HAL_TIM_ConfigClockSource+0x1de>
 8005a38:	2b30      	cmp	r3, #48	@ 0x30
 8005a3a:	d86b      	bhi.n	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 8005a3c:	2b20      	cmp	r3, #32
 8005a3e:	d060      	beq.n	8005b02 <HAL_TIM_ConfigClockSource+0x1de>
 8005a40:	2b20      	cmp	r3, #32
 8005a42:	d867      	bhi.n	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d05c      	beq.n	8005b02 <HAL_TIM_ConfigClockSource+0x1de>
 8005a48:	2b10      	cmp	r3, #16
 8005a4a:	d05a      	beq.n	8005b02 <HAL_TIM_ConfigClockSource+0x1de>
 8005a4c:	e062      	b.n	8005b14 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a5e:	f000 fd6d 	bl	800653c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005a70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68ba      	ldr	r2, [r7, #8]
 8005a78:	609a      	str	r2, [r3, #8]
      break;
 8005a7a:	e04f      	b.n	8005b1c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a8c:	f000 fd56 	bl	800653c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	689a      	ldr	r2, [r3, #8]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a9e:	609a      	str	r2, [r3, #8]
      break;
 8005aa0:	e03c      	b.n	8005b1c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aae:	461a      	mov	r2, r3
 8005ab0:	f000 fcc8 	bl	8006444 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2150      	movs	r1, #80	@ 0x50
 8005aba:	4618      	mov	r0, r3
 8005abc:	f000 fd21 	bl	8006502 <TIM_ITRx_SetConfig>
      break;
 8005ac0:	e02c      	b.n	8005b1c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ace:	461a      	mov	r2, r3
 8005ad0:	f000 fce7 	bl	80064a2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	2160      	movs	r1, #96	@ 0x60
 8005ada:	4618      	mov	r0, r3
 8005adc:	f000 fd11 	bl	8006502 <TIM_ITRx_SetConfig>
      break;
 8005ae0:	e01c      	b.n	8005b1c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aee:	461a      	mov	r2, r3
 8005af0:	f000 fca8 	bl	8006444 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2140      	movs	r1, #64	@ 0x40
 8005afa:	4618      	mov	r0, r3
 8005afc:	f000 fd01 	bl	8006502 <TIM_ITRx_SetConfig>
      break;
 8005b00:	e00c      	b.n	8005b1c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4619      	mov	r1, r3
 8005b0c:	4610      	mov	r0, r2
 8005b0e:	f000 fcf8 	bl	8006502 <TIM_ITRx_SetConfig>
      break;
 8005b12:	e003      	b.n	8005b1c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	73fb      	strb	r3, [r7, #15]
      break;
 8005b18:	e000      	b.n	8005b1c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005b1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3710      	adds	r7, #16
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	00100070 	.word	0x00100070
 8005b3c:	00100060 	.word	0x00100060
 8005b40:	00100050 	.word	0x00100050
 8005b44:	00100040 	.word	0x00100040
 8005b48:	00100030 	.word	0x00100030
 8005b4c:	00100020 	.word	0x00100020

08005b50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b58:	bf00      	nop
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b80:	bf00      	nop
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b94:	bf00      	nop
 8005b96:	370c      	adds	r7, #12
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b085      	sub	sp, #20
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
 8005ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a4c      	ldr	r2, [pc, #304]	@ (8005ce4 <TIM_Base_SetConfig+0x144>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d017      	beq.n	8005be8 <TIM_Base_SetConfig+0x48>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bbe:	d013      	beq.n	8005be8 <TIM_Base_SetConfig+0x48>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a49      	ldr	r2, [pc, #292]	@ (8005ce8 <TIM_Base_SetConfig+0x148>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d00f      	beq.n	8005be8 <TIM_Base_SetConfig+0x48>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a48      	ldr	r2, [pc, #288]	@ (8005cec <TIM_Base_SetConfig+0x14c>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d00b      	beq.n	8005be8 <TIM_Base_SetConfig+0x48>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4a47      	ldr	r2, [pc, #284]	@ (8005cf0 <TIM_Base_SetConfig+0x150>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d007      	beq.n	8005be8 <TIM_Base_SetConfig+0x48>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a46      	ldr	r2, [pc, #280]	@ (8005cf4 <TIM_Base_SetConfig+0x154>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d003      	beq.n	8005be8 <TIM_Base_SetConfig+0x48>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	4a45      	ldr	r2, [pc, #276]	@ (8005cf8 <TIM_Base_SetConfig+0x158>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d108      	bne.n	8005bfa <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a39      	ldr	r2, [pc, #228]	@ (8005ce4 <TIM_Base_SetConfig+0x144>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d023      	beq.n	8005c4a <TIM_Base_SetConfig+0xaa>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c08:	d01f      	beq.n	8005c4a <TIM_Base_SetConfig+0xaa>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a36      	ldr	r2, [pc, #216]	@ (8005ce8 <TIM_Base_SetConfig+0x148>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d01b      	beq.n	8005c4a <TIM_Base_SetConfig+0xaa>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a35      	ldr	r2, [pc, #212]	@ (8005cec <TIM_Base_SetConfig+0x14c>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d017      	beq.n	8005c4a <TIM_Base_SetConfig+0xaa>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a34      	ldr	r2, [pc, #208]	@ (8005cf0 <TIM_Base_SetConfig+0x150>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d013      	beq.n	8005c4a <TIM_Base_SetConfig+0xaa>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4a33      	ldr	r2, [pc, #204]	@ (8005cf4 <TIM_Base_SetConfig+0x154>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d00f      	beq.n	8005c4a <TIM_Base_SetConfig+0xaa>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a33      	ldr	r2, [pc, #204]	@ (8005cfc <TIM_Base_SetConfig+0x15c>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d00b      	beq.n	8005c4a <TIM_Base_SetConfig+0xaa>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a32      	ldr	r2, [pc, #200]	@ (8005d00 <TIM_Base_SetConfig+0x160>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d007      	beq.n	8005c4a <TIM_Base_SetConfig+0xaa>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a31      	ldr	r2, [pc, #196]	@ (8005d04 <TIM_Base_SetConfig+0x164>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d003      	beq.n	8005c4a <TIM_Base_SetConfig+0xaa>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a2c      	ldr	r2, [pc, #176]	@ (8005cf8 <TIM_Base_SetConfig+0x158>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d108      	bne.n	8005c5c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	695b      	ldr	r3, [r3, #20]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	68fa      	ldr	r2, [r7, #12]
 8005c6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	689a      	ldr	r2, [r3, #8]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a18      	ldr	r2, [pc, #96]	@ (8005ce4 <TIM_Base_SetConfig+0x144>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d013      	beq.n	8005cb0 <TIM_Base_SetConfig+0x110>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a1a      	ldr	r2, [pc, #104]	@ (8005cf4 <TIM_Base_SetConfig+0x154>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d00f      	beq.n	8005cb0 <TIM_Base_SetConfig+0x110>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a1a      	ldr	r2, [pc, #104]	@ (8005cfc <TIM_Base_SetConfig+0x15c>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d00b      	beq.n	8005cb0 <TIM_Base_SetConfig+0x110>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4a19      	ldr	r2, [pc, #100]	@ (8005d00 <TIM_Base_SetConfig+0x160>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d007      	beq.n	8005cb0 <TIM_Base_SetConfig+0x110>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a18      	ldr	r2, [pc, #96]	@ (8005d04 <TIM_Base_SetConfig+0x164>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d003      	beq.n	8005cb0 <TIM_Base_SetConfig+0x110>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a13      	ldr	r2, [pc, #76]	@ (8005cf8 <TIM_Base_SetConfig+0x158>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d103      	bne.n	8005cb8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	691a      	ldr	r2, [r3, #16]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	f003 0301 	and.w	r3, r3, #1
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d105      	bne.n	8005cd6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	691b      	ldr	r3, [r3, #16]
 8005cce:	f023 0201 	bic.w	r2, r3, #1
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	611a      	str	r2, [r3, #16]
  }
}
 8005cd6:	bf00      	nop
 8005cd8:	3714      	adds	r7, #20
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	40012c00 	.word	0x40012c00
 8005ce8:	40000400 	.word	0x40000400
 8005cec:	40000800 	.word	0x40000800
 8005cf0:	40000c00 	.word	0x40000c00
 8005cf4:	40013400 	.word	0x40013400
 8005cf8:	40015000 	.word	0x40015000
 8005cfc:	40014000 	.word	0x40014000
 8005d00:	40014400 	.word	0x40014400
 8005d04:	40014800 	.word	0x40014800

08005d08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b087      	sub	sp, #28
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a1b      	ldr	r3, [r3, #32]
 8005d16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a1b      	ldr	r3, [r3, #32]
 8005d1c:	f023 0201 	bic.w	r2, r3, #1
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	699b      	ldr	r3, [r3, #24]
 8005d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f023 0303 	bic.w	r3, r3, #3
 8005d42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f023 0302 	bic.w	r3, r3, #2
 8005d54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	697a      	ldr	r2, [r7, #20]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a30      	ldr	r2, [pc, #192]	@ (8005e24 <TIM_OC1_SetConfig+0x11c>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d013      	beq.n	8005d90 <TIM_OC1_SetConfig+0x88>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	4a2f      	ldr	r2, [pc, #188]	@ (8005e28 <TIM_OC1_SetConfig+0x120>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d00f      	beq.n	8005d90 <TIM_OC1_SetConfig+0x88>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	4a2e      	ldr	r2, [pc, #184]	@ (8005e2c <TIM_OC1_SetConfig+0x124>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d00b      	beq.n	8005d90 <TIM_OC1_SetConfig+0x88>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	4a2d      	ldr	r2, [pc, #180]	@ (8005e30 <TIM_OC1_SetConfig+0x128>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d007      	beq.n	8005d90 <TIM_OC1_SetConfig+0x88>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	4a2c      	ldr	r2, [pc, #176]	@ (8005e34 <TIM_OC1_SetConfig+0x12c>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d003      	beq.n	8005d90 <TIM_OC1_SetConfig+0x88>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a2b      	ldr	r2, [pc, #172]	@ (8005e38 <TIM_OC1_SetConfig+0x130>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d10c      	bne.n	8005daa <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	f023 0308 	bic.w	r3, r3, #8
 8005d96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	697a      	ldr	r2, [r7, #20]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	f023 0304 	bic.w	r3, r3, #4
 8005da8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a1d      	ldr	r2, [pc, #116]	@ (8005e24 <TIM_OC1_SetConfig+0x11c>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d013      	beq.n	8005dda <TIM_OC1_SetConfig+0xd2>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4a1c      	ldr	r2, [pc, #112]	@ (8005e28 <TIM_OC1_SetConfig+0x120>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d00f      	beq.n	8005dda <TIM_OC1_SetConfig+0xd2>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4a1b      	ldr	r2, [pc, #108]	@ (8005e2c <TIM_OC1_SetConfig+0x124>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d00b      	beq.n	8005dda <TIM_OC1_SetConfig+0xd2>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4a1a      	ldr	r2, [pc, #104]	@ (8005e30 <TIM_OC1_SetConfig+0x128>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d007      	beq.n	8005dda <TIM_OC1_SetConfig+0xd2>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4a19      	ldr	r2, [pc, #100]	@ (8005e34 <TIM_OC1_SetConfig+0x12c>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d003      	beq.n	8005dda <TIM_OC1_SetConfig+0xd2>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a18      	ldr	r2, [pc, #96]	@ (8005e38 <TIM_OC1_SetConfig+0x130>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d111      	bne.n	8005dfe <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005de0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005de8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	693a      	ldr	r2, [r7, #16]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	699b      	ldr	r3, [r3, #24]
 8005df8:	693a      	ldr	r2, [r7, #16]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	693a      	ldr	r2, [r7, #16]
 8005e02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	68fa      	ldr	r2, [r7, #12]
 8005e08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	685a      	ldr	r2, [r3, #4]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	621a      	str	r2, [r3, #32]
}
 8005e18:	bf00      	nop
 8005e1a:	371c      	adds	r7, #28
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e22:	4770      	bx	lr
 8005e24:	40012c00 	.word	0x40012c00
 8005e28:	40013400 	.word	0x40013400
 8005e2c:	40014000 	.word	0x40014000
 8005e30:	40014400 	.word	0x40014400
 8005e34:	40014800 	.word	0x40014800
 8005e38:	40015000 	.word	0x40015000

08005e3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
 8005e4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6a1b      	ldr	r3, [r3, #32]
 8005e50:	f023 0210 	bic.w	r2, r3, #16
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	021b      	lsls	r3, r3, #8
 8005e7e:	68fa      	ldr	r2, [r7, #12]
 8005e80:	4313      	orrs	r3, r2
 8005e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	f023 0320 	bic.w	r3, r3, #32
 8005e8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	011b      	lsls	r3, r3, #4
 8005e92:	697a      	ldr	r2, [r7, #20]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	4a2c      	ldr	r2, [pc, #176]	@ (8005f4c <TIM_OC2_SetConfig+0x110>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d007      	beq.n	8005eb0 <TIM_OC2_SetConfig+0x74>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	4a2b      	ldr	r2, [pc, #172]	@ (8005f50 <TIM_OC2_SetConfig+0x114>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d003      	beq.n	8005eb0 <TIM_OC2_SetConfig+0x74>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	4a2a      	ldr	r2, [pc, #168]	@ (8005f54 <TIM_OC2_SetConfig+0x118>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d10d      	bne.n	8005ecc <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005eb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	011b      	lsls	r3, r3, #4
 8005ebe:	697a      	ldr	r2, [r7, #20]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005eca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4a1f      	ldr	r2, [pc, #124]	@ (8005f4c <TIM_OC2_SetConfig+0x110>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d013      	beq.n	8005efc <TIM_OC2_SetConfig+0xc0>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4a1e      	ldr	r2, [pc, #120]	@ (8005f50 <TIM_OC2_SetConfig+0x114>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d00f      	beq.n	8005efc <TIM_OC2_SetConfig+0xc0>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	4a1e      	ldr	r2, [pc, #120]	@ (8005f58 <TIM_OC2_SetConfig+0x11c>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d00b      	beq.n	8005efc <TIM_OC2_SetConfig+0xc0>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	4a1d      	ldr	r2, [pc, #116]	@ (8005f5c <TIM_OC2_SetConfig+0x120>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d007      	beq.n	8005efc <TIM_OC2_SetConfig+0xc0>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4a1c      	ldr	r2, [pc, #112]	@ (8005f60 <TIM_OC2_SetConfig+0x124>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d003      	beq.n	8005efc <TIM_OC2_SetConfig+0xc0>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a17      	ldr	r2, [pc, #92]	@ (8005f54 <TIM_OC2_SetConfig+0x118>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d113      	bne.n	8005f24 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	695b      	ldr	r3, [r3, #20]
 8005f10:	009b      	lsls	r3, r3, #2
 8005f12:	693a      	ldr	r2, [r7, #16]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	699b      	ldr	r3, [r3, #24]
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	693a      	ldr	r2, [r7, #16]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	693a      	ldr	r2, [r7, #16]
 8005f28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	68fa      	ldr	r2, [r7, #12]
 8005f2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	685a      	ldr	r2, [r3, #4]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	697a      	ldr	r2, [r7, #20]
 8005f3c:	621a      	str	r2, [r3, #32]
}
 8005f3e:	bf00      	nop
 8005f40:	371c      	adds	r7, #28
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr
 8005f4a:	bf00      	nop
 8005f4c:	40012c00 	.word	0x40012c00
 8005f50:	40013400 	.word	0x40013400
 8005f54:	40015000 	.word	0x40015000
 8005f58:	40014000 	.word	0x40014000
 8005f5c:	40014400 	.word	0x40014400
 8005f60:	40014800 	.word	0x40014800

08005f64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b087      	sub	sp, #28
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a1b      	ldr	r3, [r3, #32]
 8005f72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6a1b      	ldr	r3, [r3, #32]
 8005f78:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	69db      	ldr	r3, [r3, #28]
 8005f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f023 0303 	bic.w	r3, r3, #3
 8005f9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68fa      	ldr	r2, [r7, #12]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005fb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	021b      	lsls	r3, r3, #8
 8005fb8:	697a      	ldr	r2, [r7, #20]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a2b      	ldr	r2, [pc, #172]	@ (8006070 <TIM_OC3_SetConfig+0x10c>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d007      	beq.n	8005fd6 <TIM_OC3_SetConfig+0x72>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a2a      	ldr	r2, [pc, #168]	@ (8006074 <TIM_OC3_SetConfig+0x110>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d003      	beq.n	8005fd6 <TIM_OC3_SetConfig+0x72>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a29      	ldr	r2, [pc, #164]	@ (8006078 <TIM_OC3_SetConfig+0x114>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d10d      	bne.n	8005ff2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005fdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	68db      	ldr	r3, [r3, #12]
 8005fe2:	021b      	lsls	r3, r3, #8
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ff0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a1e      	ldr	r2, [pc, #120]	@ (8006070 <TIM_OC3_SetConfig+0x10c>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d013      	beq.n	8006022 <TIM_OC3_SetConfig+0xbe>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a1d      	ldr	r2, [pc, #116]	@ (8006074 <TIM_OC3_SetConfig+0x110>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d00f      	beq.n	8006022 <TIM_OC3_SetConfig+0xbe>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a1d      	ldr	r2, [pc, #116]	@ (800607c <TIM_OC3_SetConfig+0x118>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d00b      	beq.n	8006022 <TIM_OC3_SetConfig+0xbe>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	4a1c      	ldr	r2, [pc, #112]	@ (8006080 <TIM_OC3_SetConfig+0x11c>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d007      	beq.n	8006022 <TIM_OC3_SetConfig+0xbe>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a1b      	ldr	r2, [pc, #108]	@ (8006084 <TIM_OC3_SetConfig+0x120>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d003      	beq.n	8006022 <TIM_OC3_SetConfig+0xbe>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4a16      	ldr	r2, [pc, #88]	@ (8006078 <TIM_OC3_SetConfig+0x114>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d113      	bne.n	800604a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006028:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006030:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	695b      	ldr	r3, [r3, #20]
 8006036:	011b      	lsls	r3, r3, #4
 8006038:	693a      	ldr	r2, [r7, #16]
 800603a:	4313      	orrs	r3, r2
 800603c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	699b      	ldr	r3, [r3, #24]
 8006042:	011b      	lsls	r3, r3, #4
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	4313      	orrs	r3, r2
 8006048:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	693a      	ldr	r2, [r7, #16]
 800604e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	685a      	ldr	r2, [r3, #4]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	621a      	str	r2, [r3, #32]
}
 8006064:	bf00      	nop
 8006066:	371c      	adds	r7, #28
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr
 8006070:	40012c00 	.word	0x40012c00
 8006074:	40013400 	.word	0x40013400
 8006078:	40015000 	.word	0x40015000
 800607c:	40014000 	.word	0x40014000
 8006080:	40014400 	.word	0x40014400
 8006084:	40014800 	.word	0x40014800

08006088 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006088:	b480      	push	{r7}
 800608a:	b087      	sub	sp, #28
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6a1b      	ldr	r3, [r3, #32]
 8006096:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a1b      	ldr	r3, [r3, #32]
 800609c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	69db      	ldr	r3, [r3, #28]
 80060ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	021b      	lsls	r3, r3, #8
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80060d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	031b      	lsls	r3, r3, #12
 80060de:	697a      	ldr	r2, [r7, #20]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	4a2c      	ldr	r2, [pc, #176]	@ (8006198 <TIM_OC4_SetConfig+0x110>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d007      	beq.n	80060fc <TIM_OC4_SetConfig+0x74>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	4a2b      	ldr	r2, [pc, #172]	@ (800619c <TIM_OC4_SetConfig+0x114>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d003      	beq.n	80060fc <TIM_OC4_SetConfig+0x74>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	4a2a      	ldr	r2, [pc, #168]	@ (80061a0 <TIM_OC4_SetConfig+0x118>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d10d      	bne.n	8006118 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006102:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	031b      	lsls	r3, r3, #12
 800610a:	697a      	ldr	r2, [r7, #20]
 800610c:	4313      	orrs	r3, r2
 800610e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006116:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	4a1f      	ldr	r2, [pc, #124]	@ (8006198 <TIM_OC4_SetConfig+0x110>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d013      	beq.n	8006148 <TIM_OC4_SetConfig+0xc0>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a1e      	ldr	r2, [pc, #120]	@ (800619c <TIM_OC4_SetConfig+0x114>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d00f      	beq.n	8006148 <TIM_OC4_SetConfig+0xc0>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4a1e      	ldr	r2, [pc, #120]	@ (80061a4 <TIM_OC4_SetConfig+0x11c>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d00b      	beq.n	8006148 <TIM_OC4_SetConfig+0xc0>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a1d      	ldr	r2, [pc, #116]	@ (80061a8 <TIM_OC4_SetConfig+0x120>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d007      	beq.n	8006148 <TIM_OC4_SetConfig+0xc0>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	4a1c      	ldr	r2, [pc, #112]	@ (80061ac <TIM_OC4_SetConfig+0x124>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d003      	beq.n	8006148 <TIM_OC4_SetConfig+0xc0>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4a17      	ldr	r2, [pc, #92]	@ (80061a0 <TIM_OC4_SetConfig+0x118>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d113      	bne.n	8006170 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800614e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006156:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	695b      	ldr	r3, [r3, #20]
 800615c:	019b      	lsls	r3, r3, #6
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	4313      	orrs	r3, r2
 8006162:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	699b      	ldr	r3, [r3, #24]
 8006168:	019b      	lsls	r3, r3, #6
 800616a:	693a      	ldr	r2, [r7, #16]
 800616c:	4313      	orrs	r3, r2
 800616e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	68fa      	ldr	r2, [r7, #12]
 800617a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	685a      	ldr	r2, [r3, #4]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	697a      	ldr	r2, [r7, #20]
 8006188:	621a      	str	r2, [r3, #32]
}
 800618a:	bf00      	nop
 800618c:	371c      	adds	r7, #28
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr
 8006196:	bf00      	nop
 8006198:	40012c00 	.word	0x40012c00
 800619c:	40013400 	.word	0x40013400
 80061a0:	40015000 	.word	0x40015000
 80061a4:	40014000 	.word	0x40014000
 80061a8:	40014400 	.word	0x40014400
 80061ac:	40014800 	.word	0x40014800

080061b0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b087      	sub	sp, #28
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a1b      	ldr	r3, [r3, #32]
 80061be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a1b      	ldr	r3, [r3, #32]
 80061c4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	68fa      	ldr	r2, [r7, #12]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80061f4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	041b      	lsls	r3, r3, #16
 80061fc:	693a      	ldr	r2, [r7, #16]
 80061fe:	4313      	orrs	r3, r2
 8006200:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a19      	ldr	r2, [pc, #100]	@ (800626c <TIM_OC5_SetConfig+0xbc>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d013      	beq.n	8006232 <TIM_OC5_SetConfig+0x82>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a18      	ldr	r2, [pc, #96]	@ (8006270 <TIM_OC5_SetConfig+0xc0>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d00f      	beq.n	8006232 <TIM_OC5_SetConfig+0x82>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a17      	ldr	r2, [pc, #92]	@ (8006274 <TIM_OC5_SetConfig+0xc4>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d00b      	beq.n	8006232 <TIM_OC5_SetConfig+0x82>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a16      	ldr	r2, [pc, #88]	@ (8006278 <TIM_OC5_SetConfig+0xc8>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d007      	beq.n	8006232 <TIM_OC5_SetConfig+0x82>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a15      	ldr	r2, [pc, #84]	@ (800627c <TIM_OC5_SetConfig+0xcc>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d003      	beq.n	8006232 <TIM_OC5_SetConfig+0x82>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a14      	ldr	r2, [pc, #80]	@ (8006280 <TIM_OC5_SetConfig+0xd0>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d109      	bne.n	8006246 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006238:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	695b      	ldr	r3, [r3, #20]
 800623e:	021b      	lsls	r3, r3, #8
 8006240:	697a      	ldr	r2, [r7, #20]
 8006242:	4313      	orrs	r3, r2
 8006244:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	697a      	ldr	r2, [r7, #20]
 800624a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	68fa      	ldr	r2, [r7, #12]
 8006250:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	685a      	ldr	r2, [r3, #4]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	693a      	ldr	r2, [r7, #16]
 800625e:	621a      	str	r2, [r3, #32]
}
 8006260:	bf00      	nop
 8006262:	371c      	adds	r7, #28
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr
 800626c:	40012c00 	.word	0x40012c00
 8006270:	40013400 	.word	0x40013400
 8006274:	40014000 	.word	0x40014000
 8006278:	40014400 	.word	0x40014400
 800627c:	40014800 	.word	0x40014800
 8006280:	40015000 	.word	0x40015000

08006284 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006284:	b480      	push	{r7}
 8006286:	b087      	sub	sp, #28
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a1b      	ldr	r3, [r3, #32]
 8006292:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6a1b      	ldr	r3, [r3, #32]
 8006298:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80062b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	021b      	lsls	r3, r3, #8
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80062ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	051b      	lsls	r3, r3, #20
 80062d2:	693a      	ldr	r2, [r7, #16]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	4a1a      	ldr	r2, [pc, #104]	@ (8006344 <TIM_OC6_SetConfig+0xc0>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d013      	beq.n	8006308 <TIM_OC6_SetConfig+0x84>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	4a19      	ldr	r2, [pc, #100]	@ (8006348 <TIM_OC6_SetConfig+0xc4>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d00f      	beq.n	8006308 <TIM_OC6_SetConfig+0x84>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a18      	ldr	r2, [pc, #96]	@ (800634c <TIM_OC6_SetConfig+0xc8>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d00b      	beq.n	8006308 <TIM_OC6_SetConfig+0x84>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	4a17      	ldr	r2, [pc, #92]	@ (8006350 <TIM_OC6_SetConfig+0xcc>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d007      	beq.n	8006308 <TIM_OC6_SetConfig+0x84>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	4a16      	ldr	r2, [pc, #88]	@ (8006354 <TIM_OC6_SetConfig+0xd0>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d003      	beq.n	8006308 <TIM_OC6_SetConfig+0x84>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a15      	ldr	r2, [pc, #84]	@ (8006358 <TIM_OC6_SetConfig+0xd4>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d109      	bne.n	800631c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800630e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	695b      	ldr	r3, [r3, #20]
 8006314:	029b      	lsls	r3, r3, #10
 8006316:	697a      	ldr	r2, [r7, #20]
 8006318:	4313      	orrs	r3, r2
 800631a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	697a      	ldr	r2, [r7, #20]
 8006320:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	68fa      	ldr	r2, [r7, #12]
 8006326:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	685a      	ldr	r2, [r3, #4]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	693a      	ldr	r2, [r7, #16]
 8006334:	621a      	str	r2, [r3, #32]
}
 8006336:	bf00      	nop
 8006338:	371c      	adds	r7, #28
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr
 8006342:	bf00      	nop
 8006344:	40012c00 	.word	0x40012c00
 8006348:	40013400 	.word	0x40013400
 800634c:	40014000 	.word	0x40014000
 8006350:	40014400 	.word	0x40014400
 8006354:	40014800 	.word	0x40014800
 8006358:	40015000 	.word	0x40015000

0800635c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800635c:	b480      	push	{r7}
 800635e:	b087      	sub	sp, #28
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	607a      	str	r2, [r7, #4]
 8006368:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6a1b      	ldr	r3, [r3, #32]
 8006374:	f023 0201 	bic.w	r2, r3, #1
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	699b      	ldr	r3, [r3, #24]
 8006380:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	4a28      	ldr	r2, [pc, #160]	@ (8006428 <TIM_TI1_SetConfig+0xcc>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d01b      	beq.n	80063c2 <TIM_TI1_SetConfig+0x66>
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006390:	d017      	beq.n	80063c2 <TIM_TI1_SetConfig+0x66>
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	4a25      	ldr	r2, [pc, #148]	@ (800642c <TIM_TI1_SetConfig+0xd0>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d013      	beq.n	80063c2 <TIM_TI1_SetConfig+0x66>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	4a24      	ldr	r2, [pc, #144]	@ (8006430 <TIM_TI1_SetConfig+0xd4>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d00f      	beq.n	80063c2 <TIM_TI1_SetConfig+0x66>
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	4a23      	ldr	r2, [pc, #140]	@ (8006434 <TIM_TI1_SetConfig+0xd8>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d00b      	beq.n	80063c2 <TIM_TI1_SetConfig+0x66>
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	4a22      	ldr	r2, [pc, #136]	@ (8006438 <TIM_TI1_SetConfig+0xdc>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d007      	beq.n	80063c2 <TIM_TI1_SetConfig+0x66>
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	4a21      	ldr	r2, [pc, #132]	@ (800643c <TIM_TI1_SetConfig+0xe0>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d003      	beq.n	80063c2 <TIM_TI1_SetConfig+0x66>
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	4a20      	ldr	r2, [pc, #128]	@ (8006440 <TIM_TI1_SetConfig+0xe4>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d101      	bne.n	80063c6 <TIM_TI1_SetConfig+0x6a>
 80063c2:	2301      	movs	r3, #1
 80063c4:	e000      	b.n	80063c8 <TIM_TI1_SetConfig+0x6c>
 80063c6:	2300      	movs	r3, #0
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d008      	beq.n	80063de <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	f023 0303 	bic.w	r3, r3, #3
 80063d2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80063d4:	697a      	ldr	r2, [r7, #20]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	4313      	orrs	r3, r2
 80063da:	617b      	str	r3, [r7, #20]
 80063dc:	e003      	b.n	80063e6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	f043 0301 	orr.w	r3, r3, #1
 80063e4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	011b      	lsls	r3, r3, #4
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	697a      	ldr	r2, [r7, #20]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	f023 030a 	bic.w	r3, r3, #10
 8006400:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	f003 030a 	and.w	r3, r3, #10
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	4313      	orrs	r3, r2
 800640c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	697a      	ldr	r2, [r7, #20]
 8006412:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	693a      	ldr	r2, [r7, #16]
 8006418:	621a      	str	r2, [r3, #32]
}
 800641a:	bf00      	nop
 800641c:	371c      	adds	r7, #28
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr
 8006426:	bf00      	nop
 8006428:	40012c00 	.word	0x40012c00
 800642c:	40000400 	.word	0x40000400
 8006430:	40000800 	.word	0x40000800
 8006434:	40000c00 	.word	0x40000c00
 8006438:	40013400 	.word	0x40013400
 800643c:	40014000 	.word	0x40014000
 8006440:	40015000 	.word	0x40015000

08006444 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006444:	b480      	push	{r7}
 8006446:	b087      	sub	sp, #28
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6a1b      	ldr	r3, [r3, #32]
 8006454:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6a1b      	ldr	r3, [r3, #32]
 800645a:	f023 0201 	bic.w	r2, r3, #1
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	699b      	ldr	r3, [r3, #24]
 8006466:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800646e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	011b      	lsls	r3, r3, #4
 8006474:	693a      	ldr	r2, [r7, #16]
 8006476:	4313      	orrs	r3, r2
 8006478:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	f023 030a 	bic.w	r3, r3, #10
 8006480:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006482:	697a      	ldr	r2, [r7, #20]
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	4313      	orrs	r3, r2
 8006488:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	693a      	ldr	r2, [r7, #16]
 800648e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	697a      	ldr	r2, [r7, #20]
 8006494:	621a      	str	r2, [r3, #32]
}
 8006496:	bf00      	nop
 8006498:	371c      	adds	r7, #28
 800649a:	46bd      	mov	sp, r7
 800649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a0:	4770      	bx	lr

080064a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064a2:	b480      	push	{r7}
 80064a4:	b087      	sub	sp, #28
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	60f8      	str	r0, [r7, #12]
 80064aa:	60b9      	str	r1, [r7, #8]
 80064ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	6a1b      	ldr	r3, [r3, #32]
 80064b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6a1b      	ldr	r3, [r3, #32]
 80064b8:	f023 0210 	bic.w	r2, r3, #16
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	699b      	ldr	r3, [r3, #24]
 80064c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80064cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	031b      	lsls	r3, r3, #12
 80064d2:	693a      	ldr	r2, [r7, #16]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80064de:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	011b      	lsls	r3, r3, #4
 80064e4:	697a      	ldr	r2, [r7, #20]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	693a      	ldr	r2, [r7, #16]
 80064ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	697a      	ldr	r2, [r7, #20]
 80064f4:	621a      	str	r2, [r3, #32]
}
 80064f6:	bf00      	nop
 80064f8:	371c      	adds	r7, #28
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr

08006502 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006502:	b480      	push	{r7}
 8006504:	b085      	sub	sp, #20
 8006506:	af00      	add	r7, sp, #0
 8006508:	6078      	str	r0, [r7, #4]
 800650a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006518:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800651c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800651e:	683a      	ldr	r2, [r7, #0]
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	4313      	orrs	r3, r2
 8006524:	f043 0307 	orr.w	r3, r3, #7
 8006528:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	68fa      	ldr	r2, [r7, #12]
 800652e:	609a      	str	r2, [r3, #8]
}
 8006530:	bf00      	nop
 8006532:	3714      	adds	r7, #20
 8006534:	46bd      	mov	sp, r7
 8006536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653a:	4770      	bx	lr

0800653c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800653c:	b480      	push	{r7}
 800653e:	b087      	sub	sp, #28
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	60b9      	str	r1, [r7, #8]
 8006546:	607a      	str	r2, [r7, #4]
 8006548:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006556:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	021a      	lsls	r2, r3, #8
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	431a      	orrs	r2, r3
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	4313      	orrs	r3, r2
 8006564:	697a      	ldr	r2, [r7, #20]
 8006566:	4313      	orrs	r3, r2
 8006568:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	609a      	str	r2, [r3, #8]
}
 8006570:	bf00      	nop
 8006572:	371c      	adds	r7, #28
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800657c:	b480      	push	{r7}
 800657e:	b087      	sub	sp, #28
 8006580:	af00      	add	r7, sp, #0
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	60b9      	str	r1, [r7, #8]
 8006586:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	f003 031f 	and.w	r3, r3, #31
 800658e:	2201      	movs	r2, #1
 8006590:	fa02 f303 	lsl.w	r3, r2, r3
 8006594:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6a1a      	ldr	r2, [r3, #32]
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	43db      	mvns	r3, r3
 800659e:	401a      	ands	r2, r3
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6a1a      	ldr	r2, [r3, #32]
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	f003 031f 	and.w	r3, r3, #31
 80065ae:	6879      	ldr	r1, [r7, #4]
 80065b0:	fa01 f303 	lsl.w	r3, r1, r3
 80065b4:	431a      	orrs	r2, r3
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	621a      	str	r2, [r3, #32]
}
 80065ba:	bf00      	nop
 80065bc:	371c      	adds	r7, #28
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr

080065c6 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 80065c6:	b580      	push	{r7, lr}
 80065c8:	b08a      	sub	sp, #40	@ 0x28
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	6078      	str	r0, [r7, #4]
 80065ce:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d101      	bne.n	80065da <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e0a0      	b.n	800671c <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d106      	bne.n	80065f4 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f7fb f9d6 	bl	80019a0 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2202      	movs	r2, #2
 80065f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	3304      	adds	r3, #4
 8006604:	4619      	mov	r1, r3
 8006606:	4610      	mov	r0, r2
 8006608:	f7ff faca 	bl	8005ba0 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6818      	ldr	r0, [r3, #0]
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	6819      	ldr	r1, [r3, #0]
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	2203      	movs	r2, #3
 800661a:	f7ff fe9f 	bl	800635c <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	699a      	ldr	r2, [r3, #24]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f022 020c 	bic.w	r2, r2, #12
 800662c:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	6999      	ldr	r1, [r3, #24]
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	685a      	ldr	r2, [r3, #4]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	430a      	orrs	r2, r1
 800663e:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	685a      	ldr	r2, [r3, #4]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800664e:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	6812      	ldr	r2, [r2, #0]
 800665a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800665e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006662:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	689a      	ldr	r2, [r3, #8]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006672:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	6812      	ldr	r2, [r2, #0]
 800667e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006682:	f023 0307 	bic.w	r3, r3, #7
 8006686:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	689a      	ldr	r2, [r3, #8]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f042 0204 	orr.w	r2, r2, #4
 8006696:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8006698:	2300      	movs	r3, #0
 800669a:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 800669c:	2300      	movs	r3, #0
 800669e:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80066a0:	2370      	movs	r3, #112	@ 0x70
 80066a2:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80066a4:	2300      	movs	r3, #0
 80066a6:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80066a8:	2300      	movs	r3, #0
 80066aa:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80066ac:	2300      	movs	r3, #0
 80066ae:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f107 020c 	add.w	r2, r7, #12
 80066be:	4611      	mov	r1, r2
 80066c0:	4618      	mov	r0, r3
 80066c2:	f7ff fbbb 	bl	8005e3c <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	6812      	ldr	r2, [r2, #0]
 80066d0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80066d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066d8:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 80066e8:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2201      	movs	r2, #1
 80066f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2201      	movs	r2, #1
 80066fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2201      	movs	r2, #1
 800670e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2201      	movs	r2, #1
 8006716:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800671a:	2300      	movs	r3, #0
}
 800671c:	4618      	mov	r0, r3
 800671e:	3728      	adds	r7, #40	@ 0x28
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b084      	sub	sp, #16
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d109      	bne.n	8006748 <HAL_TIMEx_PWMN_Start+0x24>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800673a:	b2db      	uxtb	r3, r3
 800673c:	2b01      	cmp	r3, #1
 800673e:	bf14      	ite	ne
 8006740:	2301      	movne	r3, #1
 8006742:	2300      	moveq	r3, #0
 8006744:	b2db      	uxtb	r3, r3
 8006746:	e022      	b.n	800678e <HAL_TIMEx_PWMN_Start+0x6a>
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	2b04      	cmp	r3, #4
 800674c:	d109      	bne.n	8006762 <HAL_TIMEx_PWMN_Start+0x3e>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006754:	b2db      	uxtb	r3, r3
 8006756:	2b01      	cmp	r3, #1
 8006758:	bf14      	ite	ne
 800675a:	2301      	movne	r3, #1
 800675c:	2300      	moveq	r3, #0
 800675e:	b2db      	uxtb	r3, r3
 8006760:	e015      	b.n	800678e <HAL_TIMEx_PWMN_Start+0x6a>
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	2b08      	cmp	r3, #8
 8006766:	d109      	bne.n	800677c <HAL_TIMEx_PWMN_Start+0x58>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800676e:	b2db      	uxtb	r3, r3
 8006770:	2b01      	cmp	r3, #1
 8006772:	bf14      	ite	ne
 8006774:	2301      	movne	r3, #1
 8006776:	2300      	moveq	r3, #0
 8006778:	b2db      	uxtb	r3, r3
 800677a:	e008      	b.n	800678e <HAL_TIMEx_PWMN_Start+0x6a>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8006782:	b2db      	uxtb	r3, r3
 8006784:	2b01      	cmp	r3, #1
 8006786:	bf14      	ite	ne
 8006788:	2301      	movne	r3, #1
 800678a:	2300      	moveq	r3, #0
 800678c:	b2db      	uxtb	r3, r3
 800678e:	2b00      	cmp	r3, #0
 8006790:	d001      	beq.n	8006796 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	e073      	b.n	800687e <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d104      	bne.n	80067a6 <HAL_TIMEx_PWMN_Start+0x82>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2202      	movs	r2, #2
 80067a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067a4:	e013      	b.n	80067ce <HAL_TIMEx_PWMN_Start+0xaa>
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	2b04      	cmp	r3, #4
 80067aa:	d104      	bne.n	80067b6 <HAL_TIMEx_PWMN_Start+0x92>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2202      	movs	r2, #2
 80067b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80067b4:	e00b      	b.n	80067ce <HAL_TIMEx_PWMN_Start+0xaa>
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	2b08      	cmp	r3, #8
 80067ba:	d104      	bne.n	80067c6 <HAL_TIMEx_PWMN_Start+0xa2>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2202      	movs	r2, #2
 80067c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80067c4:	e003      	b.n	80067ce <HAL_TIMEx_PWMN_Start+0xaa>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2202      	movs	r2, #2
 80067ca:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	2204      	movs	r2, #4
 80067d4:	6839      	ldr	r1, [r7, #0]
 80067d6:	4618      	mov	r0, r3
 80067d8:	f000 f9ec 	bl	8006bb4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80067ea:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a25      	ldr	r2, [pc, #148]	@ (8006888 <HAL_TIMEx_PWMN_Start+0x164>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d022      	beq.n	800683c <HAL_TIMEx_PWMN_Start+0x118>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067fe:	d01d      	beq.n	800683c <HAL_TIMEx_PWMN_Start+0x118>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a21      	ldr	r2, [pc, #132]	@ (800688c <HAL_TIMEx_PWMN_Start+0x168>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d018      	beq.n	800683c <HAL_TIMEx_PWMN_Start+0x118>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a20      	ldr	r2, [pc, #128]	@ (8006890 <HAL_TIMEx_PWMN_Start+0x16c>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d013      	beq.n	800683c <HAL_TIMEx_PWMN_Start+0x118>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a1e      	ldr	r2, [pc, #120]	@ (8006894 <HAL_TIMEx_PWMN_Start+0x170>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d00e      	beq.n	800683c <HAL_TIMEx_PWMN_Start+0x118>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a1d      	ldr	r2, [pc, #116]	@ (8006898 <HAL_TIMEx_PWMN_Start+0x174>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d009      	beq.n	800683c <HAL_TIMEx_PWMN_Start+0x118>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a1b      	ldr	r2, [pc, #108]	@ (800689c <HAL_TIMEx_PWMN_Start+0x178>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d004      	beq.n	800683c <HAL_TIMEx_PWMN_Start+0x118>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a1a      	ldr	r2, [pc, #104]	@ (80068a0 <HAL_TIMEx_PWMN_Start+0x17c>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d115      	bne.n	8006868 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	689a      	ldr	r2, [r3, #8]
 8006842:	4b18      	ldr	r3, [pc, #96]	@ (80068a4 <HAL_TIMEx_PWMN_Start+0x180>)
 8006844:	4013      	ands	r3, r2
 8006846:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2b06      	cmp	r3, #6
 800684c:	d015      	beq.n	800687a <HAL_TIMEx_PWMN_Start+0x156>
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006854:	d011      	beq.n	800687a <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f042 0201 	orr.w	r2, r2, #1
 8006864:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006866:	e008      	b.n	800687a <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f042 0201 	orr.w	r2, r2, #1
 8006876:	601a      	str	r2, [r3, #0]
 8006878:	e000      	b.n	800687c <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800687a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800687c:	2300      	movs	r3, #0
}
 800687e:	4618      	mov	r0, r3
 8006880:	3710      	adds	r7, #16
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}
 8006886:	bf00      	nop
 8006888:	40012c00 	.word	0x40012c00
 800688c:	40000400 	.word	0x40000400
 8006890:	40000800 	.word	0x40000800
 8006894:	40000c00 	.word	0x40000c00
 8006898:	40013400 	.word	0x40013400
 800689c:	40014000 	.word	0x40014000
 80068a0:	40015000 	.word	0x40015000
 80068a4:	00010007 	.word	0x00010007

080068a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d101      	bne.n	80068c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068bc:	2302      	movs	r3, #2
 80068be:	e074      	b.n	80069aa <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2202      	movs	r2, #2
 80068cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a34      	ldr	r2, [pc, #208]	@ (80069b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d009      	beq.n	80068fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a33      	ldr	r2, [pc, #204]	@ (80069bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d004      	beq.n	80068fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a31      	ldr	r2, [pc, #196]	@ (80069c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d108      	bne.n	8006910 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006904:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	68fa      	ldr	r2, [r7, #12]
 800690c:	4313      	orrs	r3, r2
 800690e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006916:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800691a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	4313      	orrs	r3, r2
 8006924:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a21      	ldr	r2, [pc, #132]	@ (80069b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d022      	beq.n	800697e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006940:	d01d      	beq.n	800697e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a1f      	ldr	r2, [pc, #124]	@ (80069c4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d018      	beq.n	800697e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a1d      	ldr	r2, [pc, #116]	@ (80069c8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d013      	beq.n	800697e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a1c      	ldr	r2, [pc, #112]	@ (80069cc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d00e      	beq.n	800697e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a15      	ldr	r2, [pc, #84]	@ (80069bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d009      	beq.n	800697e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a18      	ldr	r2, [pc, #96]	@ (80069d0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d004      	beq.n	800697e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a11      	ldr	r2, [pc, #68]	@ (80069c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d10c      	bne.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006984:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	68ba      	ldr	r2, [r7, #8]
 800698c:	4313      	orrs	r3, r2
 800698e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	68ba      	ldr	r2, [r7, #8]
 8006996:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2201      	movs	r2, #1
 800699c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80069a8:	2300      	movs	r3, #0
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3714      	adds	r7, #20
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop
 80069b8:	40012c00 	.word	0x40012c00
 80069bc:	40013400 	.word	0x40013400
 80069c0:	40015000 	.word	0x40015000
 80069c4:	40000400 	.word	0x40000400
 80069c8:	40000800 	.word	0x40000800
 80069cc:	40000c00 	.word	0x40000c00
 80069d0:	40014000 	.word	0x40014000

080069d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b085      	sub	sp, #20
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80069de:	2300      	movs	r3, #0
 80069e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d101      	bne.n	80069f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80069ec:	2302      	movs	r3, #2
 80069ee:	e078      	b.n	8006ae2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	68db      	ldr	r3, [r3, #12]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	695b      	ldr	r3, [r3, #20]
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a56:	4313      	orrs	r3, r2
 8006a58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	699b      	ldr	r3, [r3, #24]
 8006a64:	041b      	lsls	r3, r3, #16
 8006a66:	4313      	orrs	r3, r2
 8006a68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	69db      	ldr	r3, [r3, #28]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a1c      	ldr	r2, [pc, #112]	@ (8006af0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d009      	beq.n	8006a96 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a1b      	ldr	r2, [pc, #108]	@ (8006af4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d004      	beq.n	8006a96 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a19      	ldr	r2, [pc, #100]	@ (8006af8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d11c      	bne.n	8006ad0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aa0:	051b      	lsls	r3, r3, #20
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	6a1b      	ldr	r3, [r3, #32]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006acc:	4313      	orrs	r3, r2
 8006ace:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68fa      	ldr	r2, [r7, #12]
 8006ad6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ae0:	2300      	movs	r3, #0
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	3714      	adds	r7, #20
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	40012c00 	.word	0x40012c00
 8006af4:	40013400 	.word	0x40013400
 8006af8:	40015000 	.word	0x40015000

08006afc <HAL_TIMEx_ConfigDeadTime>:
  * @param  Deadtime Deadtime value
  * @note   This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigDeadTime(TIM_HandleTypeDef *htim, uint32_t Deadtime)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b083      	sub	sp, #12
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
  assert_param(IS_TIM_DEADTIME(Deadtime));

  MODIFY_REG(htim->Instance->BDTR, TIM_BDTR_DTG, Deadtime);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b0c:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	683a      	ldr	r2, [r7, #0]
 8006b16:	430a      	orrs	r2, r1
 8006b18:	645a      	str	r2, [r3, #68]	@ 0x44
  return HAL_OK;
 8006b1a:	2300      	movs	r3, #0
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	370c      	adds	r7, #12
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b44:	bf00      	nop
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006b58:	bf00      	nop
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006b6c:	bf00      	nop
 8006b6e:	370c      	adds	r7, #12
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b083      	sub	sp, #12
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006b80:	bf00      	nop
 8006b82:	370c      	adds	r7, #12
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b083      	sub	sp, #12
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006b94:	bf00      	nop
 8006b96:	370c      	adds	r7, #12
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b083      	sub	sp, #12
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006ba8:	bf00      	nop
 8006baa:	370c      	adds	r7, #12
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr

08006bb4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b087      	sub	sp, #28
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	60f8      	str	r0, [r7, #12]
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	f003 030f 	and.w	r3, r3, #15
 8006bc6:	2204      	movs	r2, #4
 8006bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8006bcc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6a1a      	ldr	r2, [r3, #32]
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	43db      	mvns	r3, r3
 8006bd6:	401a      	ands	r2, r3
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6a1a      	ldr	r2, [r3, #32]
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	f003 030f 	and.w	r3, r3, #15
 8006be6:	6879      	ldr	r1, [r7, #4]
 8006be8:	fa01 f303 	lsl.w	r3, r1, r3
 8006bec:	431a      	orrs	r2, r3
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	621a      	str	r2, [r3, #32]
}
 8006bf2:	bf00      	nop
 8006bf4:	371c      	adds	r7, #28
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr

08006bfe <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bfe:	b580      	push	{r7, lr}
 8006c00:	b082      	sub	sp, #8
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e042      	b.n	8006c96 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d106      	bne.n	8006c28 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f7fb f81e 	bl	8001c64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2224      	movs	r2, #36	@ 0x24
 8006c2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f022 0201 	bic.w	r2, r2, #1
 8006c3e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d002      	beq.n	8006c4e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f000 ff61 	bl	8007b10 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 fc62 	bl	8007518 <UART_SetConfig>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d101      	bne.n	8006c5e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e01b      	b.n	8006c96 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	685a      	ldr	r2, [r3, #4]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c6c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	689a      	ldr	r2, [r3, #8]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c7c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f042 0201 	orr.w	r2, r2, #1
 8006c8c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f000 ffe0 	bl	8007c54 <UART_CheckIdleState>
 8006c94:	4603      	mov	r3, r0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3708      	adds	r7, #8
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}

08006c9e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c9e:	b580      	push	{r7, lr}
 8006ca0:	b08a      	sub	sp, #40	@ 0x28
 8006ca2:	af02      	add	r7, sp, #8
 8006ca4:	60f8      	str	r0, [r7, #12]
 8006ca6:	60b9      	str	r1, [r7, #8]
 8006ca8:	603b      	str	r3, [r7, #0]
 8006caa:	4613      	mov	r3, r2
 8006cac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cb4:	2b20      	cmp	r3, #32
 8006cb6:	d17b      	bne.n	8006db0 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d002      	beq.n	8006cc4 <HAL_UART_Transmit+0x26>
 8006cbe:	88fb      	ldrh	r3, [r7, #6]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d101      	bne.n	8006cc8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e074      	b.n	8006db2 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2221      	movs	r2, #33	@ 0x21
 8006cd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006cd8:	f7fb fc96 	bl	8002608 <HAL_GetTick>
 8006cdc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	88fa      	ldrh	r2, [r7, #6]
 8006ce2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	88fa      	ldrh	r2, [r7, #6]
 8006cea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	689b      	ldr	r3, [r3, #8]
 8006cf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cf6:	d108      	bne.n	8006d0a <HAL_UART_Transmit+0x6c>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	691b      	ldr	r3, [r3, #16]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d104      	bne.n	8006d0a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d00:	2300      	movs	r3, #0
 8006d02:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	61bb      	str	r3, [r7, #24]
 8006d08:	e003      	b.n	8006d12 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d12:	e030      	b.n	8006d76 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	9300      	str	r3, [sp, #0]
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	2180      	movs	r1, #128	@ 0x80
 8006d1e:	68f8      	ldr	r0, [r7, #12]
 8006d20:	f001 f842 	bl	8007da8 <UART_WaitOnFlagUntilTimeout>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d005      	beq.n	8006d36 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2220      	movs	r2, #32
 8006d2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006d32:	2303      	movs	r3, #3
 8006d34:	e03d      	b.n	8006db2 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006d36:	69fb      	ldr	r3, [r7, #28]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10b      	bne.n	8006d54 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d3c:	69bb      	ldr	r3, [r7, #24]
 8006d3e:	881b      	ldrh	r3, [r3, #0]
 8006d40:	461a      	mov	r2, r3
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d4a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006d4c:	69bb      	ldr	r3, [r7, #24]
 8006d4e:	3302      	adds	r3, #2
 8006d50:	61bb      	str	r3, [r7, #24]
 8006d52:	e007      	b.n	8006d64 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	781a      	ldrb	r2, [r3, #0]
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006d5e:	69fb      	ldr	r3, [r7, #28]
 8006d60:	3301      	adds	r3, #1
 8006d62:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	3b01      	subs	r3, #1
 8006d6e:	b29a      	uxth	r2, r3
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d1c8      	bne.n	8006d14 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	9300      	str	r3, [sp, #0]
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	2140      	movs	r1, #64	@ 0x40
 8006d8c:	68f8      	ldr	r0, [r7, #12]
 8006d8e:	f001 f80b 	bl	8007da8 <UART_WaitOnFlagUntilTimeout>
 8006d92:	4603      	mov	r3, r0
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d005      	beq.n	8006da4 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2220      	movs	r2, #32
 8006d9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006da0:	2303      	movs	r3, #3
 8006da2:	e006      	b.n	8006db2 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2220      	movs	r2, #32
 8006da8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006dac:	2300      	movs	r3, #0
 8006dae:	e000      	b.n	8006db2 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006db0:	2302      	movs	r3, #2
  }
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3720      	adds	r7, #32
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
	...

08006dbc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b08a      	sub	sp, #40	@ 0x28
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	60f8      	str	r0, [r7, #12]
 8006dc4:	60b9      	str	r1, [r7, #8]
 8006dc6:	4613      	mov	r3, r2
 8006dc8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006dd0:	2b20      	cmp	r3, #32
 8006dd2:	d137      	bne.n	8006e44 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d002      	beq.n	8006de0 <HAL_UART_Receive_IT+0x24>
 8006dda:	88fb      	ldrh	r3, [r7, #6]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d101      	bne.n	8006de4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006de0:	2301      	movs	r3, #1
 8006de2:	e030      	b.n	8006e46 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2200      	movs	r2, #0
 8006de8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a18      	ldr	r2, [pc, #96]	@ (8006e50 <HAL_UART_Receive_IT+0x94>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d01f      	beq.n	8006e34 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d018      	beq.n	8006e34 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	e853 3f00 	ldrex	r3, [r3]
 8006e0e:	613b      	str	r3, [r7, #16]
   return(result);
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006e16:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e20:	623b      	str	r3, [r7, #32]
 8006e22:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e24:	69f9      	ldr	r1, [r7, #28]
 8006e26:	6a3a      	ldr	r2, [r7, #32]
 8006e28:	e841 2300 	strex	r3, r2, [r1]
 8006e2c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e2e:	69bb      	ldr	r3, [r7, #24]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d1e6      	bne.n	8006e02 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006e34:	88fb      	ldrh	r3, [r7, #6]
 8006e36:	461a      	mov	r2, r3
 8006e38:	68b9      	ldr	r1, [r7, #8]
 8006e3a:	68f8      	ldr	r0, [r7, #12]
 8006e3c:	f001 f822 	bl	8007e84 <UART_Start_Receive_IT>
 8006e40:	4603      	mov	r3, r0
 8006e42:	e000      	b.n	8006e46 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006e44:	2302      	movs	r3, #2
  }
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3728      	adds	r7, #40	@ 0x28
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd80      	pop	{r7, pc}
 8006e4e:	bf00      	nop
 8006e50:	40008000 	.word	0x40008000

08006e54 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b0ba      	sub	sp, #232	@ 0xe8
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	69db      	ldr	r3, [r3, #28]
 8006e62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	689b      	ldr	r3, [r3, #8]
 8006e76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006e7a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006e7e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006e82:	4013      	ands	r3, r2
 8006e84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006e88:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d11b      	bne.n	8006ec8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e94:	f003 0320 	and.w	r3, r3, #32
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d015      	beq.n	8006ec8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006e9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ea0:	f003 0320 	and.w	r3, r3, #32
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d105      	bne.n	8006eb4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006ea8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006eac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d009      	beq.n	8006ec8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	f000 8300 	beq.w	80074be <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	4798      	blx	r3
      }
      return;
 8006ec6:	e2fa      	b.n	80074be <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006ec8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	f000 8123 	beq.w	8007118 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006ed2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006ed6:	4b8d      	ldr	r3, [pc, #564]	@ (800710c <HAL_UART_IRQHandler+0x2b8>)
 8006ed8:	4013      	ands	r3, r2
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d106      	bne.n	8006eec <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006ede:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006ee2:	4b8b      	ldr	r3, [pc, #556]	@ (8007110 <HAL_UART_IRQHandler+0x2bc>)
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	f000 8116 	beq.w	8007118 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006eec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ef0:	f003 0301 	and.w	r3, r3, #1
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d011      	beq.n	8006f1c <HAL_UART_IRQHandler+0xc8>
 8006ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006efc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d00b      	beq.n	8006f1c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f12:	f043 0201 	orr.w	r2, r3, #1
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f20:	f003 0302 	and.w	r3, r3, #2
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d011      	beq.n	8006f4c <HAL_UART_IRQHandler+0xf8>
 8006f28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f2c:	f003 0301 	and.w	r3, r3, #1
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d00b      	beq.n	8006f4c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	2202      	movs	r2, #2
 8006f3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f42:	f043 0204 	orr.w	r2, r3, #4
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f50:	f003 0304 	and.w	r3, r3, #4
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d011      	beq.n	8006f7c <HAL_UART_IRQHandler+0x128>
 8006f58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f5c:	f003 0301 	and.w	r3, r3, #1
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d00b      	beq.n	8006f7c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	2204      	movs	r2, #4
 8006f6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f72:	f043 0202 	orr.w	r2, r3, #2
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006f7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f80:	f003 0308 	and.w	r3, r3, #8
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d017      	beq.n	8006fb8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006f88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f8c:	f003 0320 	and.w	r3, r3, #32
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d105      	bne.n	8006fa0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006f94:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006f98:	4b5c      	ldr	r3, [pc, #368]	@ (800710c <HAL_UART_IRQHandler+0x2b8>)
 8006f9a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d00b      	beq.n	8006fb8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	2208      	movs	r2, #8
 8006fa6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fae:	f043 0208 	orr.w	r2, r3, #8
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006fb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d012      	beq.n	8006fea <HAL_UART_IRQHandler+0x196>
 8006fc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fc8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d00c      	beq.n	8006fea <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006fd8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fe0:	f043 0220 	orr.w	r2, r3, #32
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	f000 8266 	beq.w	80074c2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006ff6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ffa:	f003 0320 	and.w	r3, r3, #32
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d013      	beq.n	800702a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007002:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007006:	f003 0320 	and.w	r3, r3, #32
 800700a:	2b00      	cmp	r3, #0
 800700c:	d105      	bne.n	800701a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800700e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007012:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007016:	2b00      	cmp	r3, #0
 8007018:	d007      	beq.n	800702a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800701e:	2b00      	cmp	r3, #0
 8007020:	d003      	beq.n	800702a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007030:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800703e:	2b40      	cmp	r3, #64	@ 0x40
 8007040:	d005      	beq.n	800704e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007042:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007046:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800704a:	2b00      	cmp	r3, #0
 800704c:	d054      	beq.n	80070f8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f001 f83a 	bl	80080c8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800705e:	2b40      	cmp	r3, #64	@ 0x40
 8007060:	d146      	bne.n	80070f0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	3308      	adds	r3, #8
 8007068:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800706c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007070:	e853 3f00 	ldrex	r3, [r3]
 8007074:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007078:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800707c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007080:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	3308      	adds	r3, #8
 800708a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800708e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007092:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007096:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800709a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800709e:	e841 2300 	strex	r3, r2, [r1]
 80070a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80070a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d1d9      	bne.n	8007062 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d017      	beq.n	80070e8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070be:	4a15      	ldr	r2, [pc, #84]	@ (8007114 <HAL_UART_IRQHandler+0x2c0>)
 80070c0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070c8:	4618      	mov	r0, r3
 80070ca:	f7fc fce2 	bl	8003a92 <HAL_DMA_Abort_IT>
 80070ce:	4603      	mov	r3, r0
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d019      	beq.n	8007108 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80070e2:	4610      	mov	r0, r2
 80070e4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070e6:	e00f      	b.n	8007108 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f000 f9ff 	bl	80074ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070ee:	e00b      	b.n	8007108 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f000 f9fb 	bl	80074ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070f6:	e007      	b.n	8007108 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f000 f9f7 	bl	80074ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007106:	e1dc      	b.n	80074c2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007108:	bf00      	nop
    return;
 800710a:	e1da      	b.n	80074c2 <HAL_UART_IRQHandler+0x66e>
 800710c:	10000001 	.word	0x10000001
 8007110:	04000120 	.word	0x04000120
 8007114:	08008195 	.word	0x08008195

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800711c:	2b01      	cmp	r3, #1
 800711e:	f040 8170 	bne.w	8007402 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007126:	f003 0310 	and.w	r3, r3, #16
 800712a:	2b00      	cmp	r3, #0
 800712c:	f000 8169 	beq.w	8007402 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007134:	f003 0310 	and.w	r3, r3, #16
 8007138:	2b00      	cmp	r3, #0
 800713a:	f000 8162 	beq.w	8007402 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	2210      	movs	r2, #16
 8007144:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	689b      	ldr	r3, [r3, #8]
 800714c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007150:	2b40      	cmp	r3, #64	@ 0x40
 8007152:	f040 80d8 	bne.w	8007306 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007164:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007168:	2b00      	cmp	r3, #0
 800716a:	f000 80af 	beq.w	80072cc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007174:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007178:	429a      	cmp	r2, r3
 800717a:	f080 80a7 	bcs.w	80072cc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007184:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f003 0320 	and.w	r3, r3, #32
 8007196:	2b00      	cmp	r3, #0
 8007198:	f040 8087 	bne.w	80072aa <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80071a8:	e853 3f00 	ldrex	r3, [r3]
 80071ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80071b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80071b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	461a      	mov	r2, r3
 80071c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80071c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80071ca:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80071d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80071d6:	e841 2300 	strex	r3, r2, [r1]
 80071da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80071de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d1da      	bne.n	800719c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	3308      	adds	r3, #8
 80071ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80071f0:	e853 3f00 	ldrex	r3, [r3]
 80071f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80071f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071f8:	f023 0301 	bic.w	r3, r3, #1
 80071fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	3308      	adds	r3, #8
 8007206:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800720a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800720e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007210:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007212:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007216:	e841 2300 	strex	r3, r2, [r1]
 800721a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800721c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800721e:	2b00      	cmp	r3, #0
 8007220:	d1e1      	bne.n	80071e6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	3308      	adds	r3, #8
 8007228:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800722c:	e853 3f00 	ldrex	r3, [r3]
 8007230:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007232:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007234:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007238:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	3308      	adds	r3, #8
 8007242:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007246:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007248:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800724a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800724c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800724e:	e841 2300 	strex	r3, r2, [r1]
 8007252:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007254:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007256:	2b00      	cmp	r3, #0
 8007258:	d1e3      	bne.n	8007222 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2220      	movs	r2, #32
 800725e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2200      	movs	r2, #0
 8007266:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007270:	e853 3f00 	ldrex	r3, [r3]
 8007274:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007276:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007278:	f023 0310 	bic.w	r3, r3, #16
 800727c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	461a      	mov	r2, r3
 8007286:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800728a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800728c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007290:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007292:	e841 2300 	strex	r3, r2, [r1]
 8007296:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007298:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800729a:	2b00      	cmp	r3, #0
 800729c:	d1e4      	bne.n	8007268 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072a4:	4618      	mov	r0, r3
 80072a6:	f7fc fb9b 	bl	80039e0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2202      	movs	r2, #2
 80072ae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80072bc:	b29b      	uxth	r3, r3
 80072be:	1ad3      	subs	r3, r2, r3
 80072c0:	b29b      	uxth	r3, r3
 80072c2:	4619      	mov	r1, r3
 80072c4:	6878      	ldr	r0, [r7, #4]
 80072c6:	f000 f91b 	bl	8007500 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80072ca:	e0fc      	b.n	80074c6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80072d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80072d6:	429a      	cmp	r2, r3
 80072d8:	f040 80f5 	bne.w	80074c6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f003 0320 	and.w	r3, r3, #32
 80072ea:	2b20      	cmp	r3, #32
 80072ec:	f040 80eb 	bne.w	80074c6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2202      	movs	r2, #2
 80072f4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80072fc:	4619      	mov	r1, r3
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 f8fe 	bl	8007500 <HAL_UARTEx_RxEventCallback>
      return;
 8007304:	e0df      	b.n	80074c6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007312:	b29b      	uxth	r3, r3
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007320:	b29b      	uxth	r3, r3
 8007322:	2b00      	cmp	r3, #0
 8007324:	f000 80d1 	beq.w	80074ca <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007328:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800732c:	2b00      	cmp	r3, #0
 800732e:	f000 80cc 	beq.w	80074ca <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800733a:	e853 3f00 	ldrex	r3, [r3]
 800733e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007342:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007346:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	461a      	mov	r2, r3
 8007350:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007354:	647b      	str	r3, [r7, #68]	@ 0x44
 8007356:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007358:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800735a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800735c:	e841 2300 	strex	r3, r2, [r1]
 8007360:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007362:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007364:	2b00      	cmp	r3, #0
 8007366:	d1e4      	bne.n	8007332 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	3308      	adds	r3, #8
 800736e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007372:	e853 3f00 	ldrex	r3, [r3]
 8007376:	623b      	str	r3, [r7, #32]
   return(result);
 8007378:	6a3b      	ldr	r3, [r7, #32]
 800737a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800737e:	f023 0301 	bic.w	r3, r3, #1
 8007382:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	3308      	adds	r3, #8
 800738c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007390:	633a      	str	r2, [r7, #48]	@ 0x30
 8007392:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007394:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007396:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007398:	e841 2300 	strex	r3, r2, [r1]
 800739c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800739e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d1e1      	bne.n	8007368 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2220      	movs	r2, #32
 80073a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2200      	movs	r2, #0
 80073b6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	e853 3f00 	ldrex	r3, [r3]
 80073c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f023 0310 	bic.w	r3, r3, #16
 80073cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	461a      	mov	r2, r3
 80073d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80073da:	61fb      	str	r3, [r7, #28]
 80073dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073de:	69b9      	ldr	r1, [r7, #24]
 80073e0:	69fa      	ldr	r2, [r7, #28]
 80073e2:	e841 2300 	strex	r3, r2, [r1]
 80073e6:	617b      	str	r3, [r7, #20]
   return(result);
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1e4      	bne.n	80073b8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2202      	movs	r2, #2
 80073f2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80073f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80073f8:	4619      	mov	r1, r3
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 f880 	bl	8007500 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007400:	e063      	b.n	80074ca <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007406:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800740a:	2b00      	cmp	r3, #0
 800740c:	d00e      	beq.n	800742c <HAL_UART_IRQHandler+0x5d8>
 800740e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007412:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007416:	2b00      	cmp	r3, #0
 8007418:	d008      	beq.n	800742c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007422:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f001 fc13 	bl	8008c50 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800742a:	e051      	b.n	80074d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800742c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007430:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007434:	2b00      	cmp	r3, #0
 8007436:	d014      	beq.n	8007462 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007438:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800743c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007440:	2b00      	cmp	r3, #0
 8007442:	d105      	bne.n	8007450 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007444:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007448:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800744c:	2b00      	cmp	r3, #0
 800744e:	d008      	beq.n	8007462 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007454:	2b00      	cmp	r3, #0
 8007456:	d03a      	beq.n	80074ce <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	4798      	blx	r3
    }
    return;
 8007460:	e035      	b.n	80074ce <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007466:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800746a:	2b00      	cmp	r3, #0
 800746c:	d009      	beq.n	8007482 <HAL_UART_IRQHandler+0x62e>
 800746e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007472:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007476:	2b00      	cmp	r3, #0
 8007478:	d003      	beq.n	8007482 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f000 fe9c 	bl	80081b8 <UART_EndTransmit_IT>
    return;
 8007480:	e026      	b.n	80074d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007486:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800748a:	2b00      	cmp	r3, #0
 800748c:	d009      	beq.n	80074a2 <HAL_UART_IRQHandler+0x64e>
 800748e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007492:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007496:	2b00      	cmp	r3, #0
 8007498:	d003      	beq.n	80074a2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f001 fbec 	bl	8008c78 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80074a0:	e016      	b.n	80074d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80074a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d010      	beq.n	80074d0 <HAL_UART_IRQHandler+0x67c>
 80074ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	da0c      	bge.n	80074d0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f001 fbd4 	bl	8008c64 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80074bc:	e008      	b.n	80074d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80074be:	bf00      	nop
 80074c0:	e006      	b.n	80074d0 <HAL_UART_IRQHandler+0x67c>
    return;
 80074c2:	bf00      	nop
 80074c4:	e004      	b.n	80074d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80074c6:	bf00      	nop
 80074c8:	e002      	b.n	80074d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80074ca:	bf00      	nop
 80074cc:	e000      	b.n	80074d0 <HAL_UART_IRQHandler+0x67c>
    return;
 80074ce:	bf00      	nop
  }
}
 80074d0:	37e8      	adds	r7, #232	@ 0xe8
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop

080074d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80074d8:	b480      	push	{r7}
 80074da:	b083      	sub	sp, #12
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80074e0:	bf00      	nop
 80074e2:	370c      	adds	r7, #12
 80074e4:	46bd      	mov	sp, r7
 80074e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ea:	4770      	bx	lr

080074ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b083      	sub	sp, #12
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80074f4:	bf00      	nop
 80074f6:	370c      	adds	r7, #12
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr

08007500 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007500:	b480      	push	{r7}
 8007502:	b083      	sub	sp, #12
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
 8007508:	460b      	mov	r3, r1
 800750a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800750c:	bf00      	nop
 800750e:	370c      	adds	r7, #12
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007518:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800751c:	b08c      	sub	sp, #48	@ 0x30
 800751e:	af00      	add	r7, sp, #0
 8007520:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007522:	2300      	movs	r3, #0
 8007524:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	689a      	ldr	r2, [r3, #8]
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	691b      	ldr	r3, [r3, #16]
 8007530:	431a      	orrs	r2, r3
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	695b      	ldr	r3, [r3, #20]
 8007536:	431a      	orrs	r2, r3
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	69db      	ldr	r3, [r3, #28]
 800753c:	4313      	orrs	r3, r2
 800753e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	4baa      	ldr	r3, [pc, #680]	@ (80077f0 <UART_SetConfig+0x2d8>)
 8007548:	4013      	ands	r3, r2
 800754a:	697a      	ldr	r2, [r7, #20]
 800754c:	6812      	ldr	r2, [r2, #0]
 800754e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007550:	430b      	orrs	r3, r1
 8007552:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	68da      	ldr	r2, [r3, #12]
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	430a      	orrs	r2, r1
 8007568:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	699b      	ldr	r3, [r3, #24]
 800756e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a9f      	ldr	r2, [pc, #636]	@ (80077f4 <UART_SetConfig+0x2dc>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d004      	beq.n	8007584 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	6a1b      	ldr	r3, [r3, #32]
 800757e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007580:	4313      	orrs	r3, r2
 8007582:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800758e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007592:	697a      	ldr	r2, [r7, #20]
 8007594:	6812      	ldr	r2, [r2, #0]
 8007596:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007598:	430b      	orrs	r3, r1
 800759a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a2:	f023 010f 	bic.w	r1, r3, #15
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	430a      	orrs	r2, r1
 80075b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a90      	ldr	r2, [pc, #576]	@ (80077f8 <UART_SetConfig+0x2e0>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d125      	bne.n	8007608 <UART_SetConfig+0xf0>
 80075bc:	4b8f      	ldr	r3, [pc, #572]	@ (80077fc <UART_SetConfig+0x2e4>)
 80075be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075c2:	f003 0303 	and.w	r3, r3, #3
 80075c6:	2b03      	cmp	r3, #3
 80075c8:	d81a      	bhi.n	8007600 <UART_SetConfig+0xe8>
 80075ca:	a201      	add	r2, pc, #4	@ (adr r2, 80075d0 <UART_SetConfig+0xb8>)
 80075cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075d0:	080075e1 	.word	0x080075e1
 80075d4:	080075f1 	.word	0x080075f1
 80075d8:	080075e9 	.word	0x080075e9
 80075dc:	080075f9 	.word	0x080075f9
 80075e0:	2301      	movs	r3, #1
 80075e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075e6:	e116      	b.n	8007816 <UART_SetConfig+0x2fe>
 80075e8:	2302      	movs	r3, #2
 80075ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075ee:	e112      	b.n	8007816 <UART_SetConfig+0x2fe>
 80075f0:	2304      	movs	r3, #4
 80075f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075f6:	e10e      	b.n	8007816 <UART_SetConfig+0x2fe>
 80075f8:	2308      	movs	r3, #8
 80075fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075fe:	e10a      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007600:	2310      	movs	r3, #16
 8007602:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007606:	e106      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a7c      	ldr	r2, [pc, #496]	@ (8007800 <UART_SetConfig+0x2e8>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d138      	bne.n	8007684 <UART_SetConfig+0x16c>
 8007612:	4b7a      	ldr	r3, [pc, #488]	@ (80077fc <UART_SetConfig+0x2e4>)
 8007614:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007618:	f003 030c 	and.w	r3, r3, #12
 800761c:	2b0c      	cmp	r3, #12
 800761e:	d82d      	bhi.n	800767c <UART_SetConfig+0x164>
 8007620:	a201      	add	r2, pc, #4	@ (adr r2, 8007628 <UART_SetConfig+0x110>)
 8007622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007626:	bf00      	nop
 8007628:	0800765d 	.word	0x0800765d
 800762c:	0800767d 	.word	0x0800767d
 8007630:	0800767d 	.word	0x0800767d
 8007634:	0800767d 	.word	0x0800767d
 8007638:	0800766d 	.word	0x0800766d
 800763c:	0800767d 	.word	0x0800767d
 8007640:	0800767d 	.word	0x0800767d
 8007644:	0800767d 	.word	0x0800767d
 8007648:	08007665 	.word	0x08007665
 800764c:	0800767d 	.word	0x0800767d
 8007650:	0800767d 	.word	0x0800767d
 8007654:	0800767d 	.word	0x0800767d
 8007658:	08007675 	.word	0x08007675
 800765c:	2300      	movs	r3, #0
 800765e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007662:	e0d8      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007664:	2302      	movs	r3, #2
 8007666:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800766a:	e0d4      	b.n	8007816 <UART_SetConfig+0x2fe>
 800766c:	2304      	movs	r3, #4
 800766e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007672:	e0d0      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007674:	2308      	movs	r3, #8
 8007676:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800767a:	e0cc      	b.n	8007816 <UART_SetConfig+0x2fe>
 800767c:	2310      	movs	r3, #16
 800767e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007682:	e0c8      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a5e      	ldr	r2, [pc, #376]	@ (8007804 <UART_SetConfig+0x2ec>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d125      	bne.n	80076da <UART_SetConfig+0x1c2>
 800768e:	4b5b      	ldr	r3, [pc, #364]	@ (80077fc <UART_SetConfig+0x2e4>)
 8007690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007694:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007698:	2b30      	cmp	r3, #48	@ 0x30
 800769a:	d016      	beq.n	80076ca <UART_SetConfig+0x1b2>
 800769c:	2b30      	cmp	r3, #48	@ 0x30
 800769e:	d818      	bhi.n	80076d2 <UART_SetConfig+0x1ba>
 80076a0:	2b20      	cmp	r3, #32
 80076a2:	d00a      	beq.n	80076ba <UART_SetConfig+0x1a2>
 80076a4:	2b20      	cmp	r3, #32
 80076a6:	d814      	bhi.n	80076d2 <UART_SetConfig+0x1ba>
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d002      	beq.n	80076b2 <UART_SetConfig+0x19a>
 80076ac:	2b10      	cmp	r3, #16
 80076ae:	d008      	beq.n	80076c2 <UART_SetConfig+0x1aa>
 80076b0:	e00f      	b.n	80076d2 <UART_SetConfig+0x1ba>
 80076b2:	2300      	movs	r3, #0
 80076b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076b8:	e0ad      	b.n	8007816 <UART_SetConfig+0x2fe>
 80076ba:	2302      	movs	r3, #2
 80076bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076c0:	e0a9      	b.n	8007816 <UART_SetConfig+0x2fe>
 80076c2:	2304      	movs	r3, #4
 80076c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076c8:	e0a5      	b.n	8007816 <UART_SetConfig+0x2fe>
 80076ca:	2308      	movs	r3, #8
 80076cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076d0:	e0a1      	b.n	8007816 <UART_SetConfig+0x2fe>
 80076d2:	2310      	movs	r3, #16
 80076d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076d8:	e09d      	b.n	8007816 <UART_SetConfig+0x2fe>
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a4a      	ldr	r2, [pc, #296]	@ (8007808 <UART_SetConfig+0x2f0>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d125      	bne.n	8007730 <UART_SetConfig+0x218>
 80076e4:	4b45      	ldr	r3, [pc, #276]	@ (80077fc <UART_SetConfig+0x2e4>)
 80076e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80076ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80076f0:	d016      	beq.n	8007720 <UART_SetConfig+0x208>
 80076f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80076f4:	d818      	bhi.n	8007728 <UART_SetConfig+0x210>
 80076f6:	2b80      	cmp	r3, #128	@ 0x80
 80076f8:	d00a      	beq.n	8007710 <UART_SetConfig+0x1f8>
 80076fa:	2b80      	cmp	r3, #128	@ 0x80
 80076fc:	d814      	bhi.n	8007728 <UART_SetConfig+0x210>
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d002      	beq.n	8007708 <UART_SetConfig+0x1f0>
 8007702:	2b40      	cmp	r3, #64	@ 0x40
 8007704:	d008      	beq.n	8007718 <UART_SetConfig+0x200>
 8007706:	e00f      	b.n	8007728 <UART_SetConfig+0x210>
 8007708:	2300      	movs	r3, #0
 800770a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800770e:	e082      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007710:	2302      	movs	r3, #2
 8007712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007716:	e07e      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007718:	2304      	movs	r3, #4
 800771a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800771e:	e07a      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007720:	2308      	movs	r3, #8
 8007722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007726:	e076      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007728:	2310      	movs	r3, #16
 800772a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800772e:	e072      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a35      	ldr	r2, [pc, #212]	@ (800780c <UART_SetConfig+0x2f4>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d12a      	bne.n	8007790 <UART_SetConfig+0x278>
 800773a:	4b30      	ldr	r3, [pc, #192]	@ (80077fc <UART_SetConfig+0x2e4>)
 800773c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007740:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007744:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007748:	d01a      	beq.n	8007780 <UART_SetConfig+0x268>
 800774a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800774e:	d81b      	bhi.n	8007788 <UART_SetConfig+0x270>
 8007750:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007754:	d00c      	beq.n	8007770 <UART_SetConfig+0x258>
 8007756:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800775a:	d815      	bhi.n	8007788 <UART_SetConfig+0x270>
 800775c:	2b00      	cmp	r3, #0
 800775e:	d003      	beq.n	8007768 <UART_SetConfig+0x250>
 8007760:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007764:	d008      	beq.n	8007778 <UART_SetConfig+0x260>
 8007766:	e00f      	b.n	8007788 <UART_SetConfig+0x270>
 8007768:	2300      	movs	r3, #0
 800776a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800776e:	e052      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007770:	2302      	movs	r3, #2
 8007772:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007776:	e04e      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007778:	2304      	movs	r3, #4
 800777a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800777e:	e04a      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007780:	2308      	movs	r3, #8
 8007782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007786:	e046      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007788:	2310      	movs	r3, #16
 800778a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800778e:	e042      	b.n	8007816 <UART_SetConfig+0x2fe>
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a17      	ldr	r2, [pc, #92]	@ (80077f4 <UART_SetConfig+0x2dc>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d13a      	bne.n	8007810 <UART_SetConfig+0x2f8>
 800779a:	4b18      	ldr	r3, [pc, #96]	@ (80077fc <UART_SetConfig+0x2e4>)
 800779c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80077a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077a8:	d01a      	beq.n	80077e0 <UART_SetConfig+0x2c8>
 80077aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077ae:	d81b      	bhi.n	80077e8 <UART_SetConfig+0x2d0>
 80077b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077b4:	d00c      	beq.n	80077d0 <UART_SetConfig+0x2b8>
 80077b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077ba:	d815      	bhi.n	80077e8 <UART_SetConfig+0x2d0>
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d003      	beq.n	80077c8 <UART_SetConfig+0x2b0>
 80077c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077c4:	d008      	beq.n	80077d8 <UART_SetConfig+0x2c0>
 80077c6:	e00f      	b.n	80077e8 <UART_SetConfig+0x2d0>
 80077c8:	2300      	movs	r3, #0
 80077ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077ce:	e022      	b.n	8007816 <UART_SetConfig+0x2fe>
 80077d0:	2302      	movs	r3, #2
 80077d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077d6:	e01e      	b.n	8007816 <UART_SetConfig+0x2fe>
 80077d8:	2304      	movs	r3, #4
 80077da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077de:	e01a      	b.n	8007816 <UART_SetConfig+0x2fe>
 80077e0:	2308      	movs	r3, #8
 80077e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077e6:	e016      	b.n	8007816 <UART_SetConfig+0x2fe>
 80077e8:	2310      	movs	r3, #16
 80077ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077ee:	e012      	b.n	8007816 <UART_SetConfig+0x2fe>
 80077f0:	cfff69f3 	.word	0xcfff69f3
 80077f4:	40008000 	.word	0x40008000
 80077f8:	40013800 	.word	0x40013800
 80077fc:	40021000 	.word	0x40021000
 8007800:	40004400 	.word	0x40004400
 8007804:	40004800 	.word	0x40004800
 8007808:	40004c00 	.word	0x40004c00
 800780c:	40005000 	.word	0x40005000
 8007810:	2310      	movs	r3, #16
 8007812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4aae      	ldr	r2, [pc, #696]	@ (8007ad4 <UART_SetConfig+0x5bc>)
 800781c:	4293      	cmp	r3, r2
 800781e:	f040 8097 	bne.w	8007950 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007822:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007826:	2b08      	cmp	r3, #8
 8007828:	d823      	bhi.n	8007872 <UART_SetConfig+0x35a>
 800782a:	a201      	add	r2, pc, #4	@ (adr r2, 8007830 <UART_SetConfig+0x318>)
 800782c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007830:	08007855 	.word	0x08007855
 8007834:	08007873 	.word	0x08007873
 8007838:	0800785d 	.word	0x0800785d
 800783c:	08007873 	.word	0x08007873
 8007840:	08007863 	.word	0x08007863
 8007844:	08007873 	.word	0x08007873
 8007848:	08007873 	.word	0x08007873
 800784c:	08007873 	.word	0x08007873
 8007850:	0800786b 	.word	0x0800786b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007854:	f7fd f8cc 	bl	80049f0 <HAL_RCC_GetPCLK1Freq>
 8007858:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800785a:	e010      	b.n	800787e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800785c:	4b9e      	ldr	r3, [pc, #632]	@ (8007ad8 <UART_SetConfig+0x5c0>)
 800785e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007860:	e00d      	b.n	800787e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007862:	f7fd f857 	bl	8004914 <HAL_RCC_GetSysClockFreq>
 8007866:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007868:	e009      	b.n	800787e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800786a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800786e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007870:	e005      	b.n	800787e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007872:	2300      	movs	r3, #0
 8007874:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007876:	2301      	movs	r3, #1
 8007878:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800787c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800787e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007880:	2b00      	cmp	r3, #0
 8007882:	f000 8130 	beq.w	8007ae6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800788a:	4a94      	ldr	r2, [pc, #592]	@ (8007adc <UART_SetConfig+0x5c4>)
 800788c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007890:	461a      	mov	r2, r3
 8007892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007894:	fbb3 f3f2 	udiv	r3, r3, r2
 8007898:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	685a      	ldr	r2, [r3, #4]
 800789e:	4613      	mov	r3, r2
 80078a0:	005b      	lsls	r3, r3, #1
 80078a2:	4413      	add	r3, r2
 80078a4:	69ba      	ldr	r2, [r7, #24]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d305      	bcc.n	80078b6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80078b0:	69ba      	ldr	r2, [r7, #24]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d903      	bls.n	80078be <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80078bc:	e113      	b.n	8007ae6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c0:	2200      	movs	r2, #0
 80078c2:	60bb      	str	r3, [r7, #8]
 80078c4:	60fa      	str	r2, [r7, #12]
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ca:	4a84      	ldr	r2, [pc, #528]	@ (8007adc <UART_SetConfig+0x5c4>)
 80078cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	2200      	movs	r2, #0
 80078d4:	603b      	str	r3, [r7, #0]
 80078d6:	607a      	str	r2, [r7, #4]
 80078d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078dc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80078e0:	f7f9 f91c 	bl	8000b1c <__aeabi_uldivmod>
 80078e4:	4602      	mov	r2, r0
 80078e6:	460b      	mov	r3, r1
 80078e8:	4610      	mov	r0, r2
 80078ea:	4619      	mov	r1, r3
 80078ec:	f04f 0200 	mov.w	r2, #0
 80078f0:	f04f 0300 	mov.w	r3, #0
 80078f4:	020b      	lsls	r3, r1, #8
 80078f6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80078fa:	0202      	lsls	r2, r0, #8
 80078fc:	6979      	ldr	r1, [r7, #20]
 80078fe:	6849      	ldr	r1, [r1, #4]
 8007900:	0849      	lsrs	r1, r1, #1
 8007902:	2000      	movs	r0, #0
 8007904:	460c      	mov	r4, r1
 8007906:	4605      	mov	r5, r0
 8007908:	eb12 0804 	adds.w	r8, r2, r4
 800790c:	eb43 0905 	adc.w	r9, r3, r5
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	2200      	movs	r2, #0
 8007916:	469a      	mov	sl, r3
 8007918:	4693      	mov	fp, r2
 800791a:	4652      	mov	r2, sl
 800791c:	465b      	mov	r3, fp
 800791e:	4640      	mov	r0, r8
 8007920:	4649      	mov	r1, r9
 8007922:	f7f9 f8fb 	bl	8000b1c <__aeabi_uldivmod>
 8007926:	4602      	mov	r2, r0
 8007928:	460b      	mov	r3, r1
 800792a:	4613      	mov	r3, r2
 800792c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800792e:	6a3b      	ldr	r3, [r7, #32]
 8007930:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007934:	d308      	bcc.n	8007948 <UART_SetConfig+0x430>
 8007936:	6a3b      	ldr	r3, [r7, #32]
 8007938:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800793c:	d204      	bcs.n	8007948 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	6a3a      	ldr	r2, [r7, #32]
 8007944:	60da      	str	r2, [r3, #12]
 8007946:	e0ce      	b.n	8007ae6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800794e:	e0ca      	b.n	8007ae6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	69db      	ldr	r3, [r3, #28]
 8007954:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007958:	d166      	bne.n	8007a28 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800795a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800795e:	2b08      	cmp	r3, #8
 8007960:	d827      	bhi.n	80079b2 <UART_SetConfig+0x49a>
 8007962:	a201      	add	r2, pc, #4	@ (adr r2, 8007968 <UART_SetConfig+0x450>)
 8007964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007968:	0800798d 	.word	0x0800798d
 800796c:	08007995 	.word	0x08007995
 8007970:	0800799d 	.word	0x0800799d
 8007974:	080079b3 	.word	0x080079b3
 8007978:	080079a3 	.word	0x080079a3
 800797c:	080079b3 	.word	0x080079b3
 8007980:	080079b3 	.word	0x080079b3
 8007984:	080079b3 	.word	0x080079b3
 8007988:	080079ab 	.word	0x080079ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800798c:	f7fd f830 	bl	80049f0 <HAL_RCC_GetPCLK1Freq>
 8007990:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007992:	e014      	b.n	80079be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007994:	f7fd f842 	bl	8004a1c <HAL_RCC_GetPCLK2Freq>
 8007998:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800799a:	e010      	b.n	80079be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800799c:	4b4e      	ldr	r3, [pc, #312]	@ (8007ad8 <UART_SetConfig+0x5c0>)
 800799e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80079a0:	e00d      	b.n	80079be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079a2:	f7fc ffb7 	bl	8004914 <HAL_RCC_GetSysClockFreq>
 80079a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80079a8:	e009      	b.n	80079be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80079b0:	e005      	b.n	80079be <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80079b2:	2300      	movs	r3, #0
 80079b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80079bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80079be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	f000 8090 	beq.w	8007ae6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ca:	4a44      	ldr	r2, [pc, #272]	@ (8007adc <UART_SetConfig+0x5c4>)
 80079cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079d0:	461a      	mov	r2, r3
 80079d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80079d8:	005a      	lsls	r2, r3, #1
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	085b      	lsrs	r3, r3, #1
 80079e0:	441a      	add	r2, r3
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80079ea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079ec:	6a3b      	ldr	r3, [r7, #32]
 80079ee:	2b0f      	cmp	r3, #15
 80079f0:	d916      	bls.n	8007a20 <UART_SetConfig+0x508>
 80079f2:	6a3b      	ldr	r3, [r7, #32]
 80079f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079f8:	d212      	bcs.n	8007a20 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80079fa:	6a3b      	ldr	r3, [r7, #32]
 80079fc:	b29b      	uxth	r3, r3
 80079fe:	f023 030f 	bic.w	r3, r3, #15
 8007a02:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a04:	6a3b      	ldr	r3, [r7, #32]
 8007a06:	085b      	lsrs	r3, r3, #1
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	f003 0307 	and.w	r3, r3, #7
 8007a0e:	b29a      	uxth	r2, r3
 8007a10:	8bfb      	ldrh	r3, [r7, #30]
 8007a12:	4313      	orrs	r3, r2
 8007a14:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	8bfa      	ldrh	r2, [r7, #30]
 8007a1c:	60da      	str	r2, [r3, #12]
 8007a1e:	e062      	b.n	8007ae6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007a20:	2301      	movs	r3, #1
 8007a22:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007a26:	e05e      	b.n	8007ae6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a28:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007a2c:	2b08      	cmp	r3, #8
 8007a2e:	d828      	bhi.n	8007a82 <UART_SetConfig+0x56a>
 8007a30:	a201      	add	r2, pc, #4	@ (adr r2, 8007a38 <UART_SetConfig+0x520>)
 8007a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a36:	bf00      	nop
 8007a38:	08007a5d 	.word	0x08007a5d
 8007a3c:	08007a65 	.word	0x08007a65
 8007a40:	08007a6d 	.word	0x08007a6d
 8007a44:	08007a83 	.word	0x08007a83
 8007a48:	08007a73 	.word	0x08007a73
 8007a4c:	08007a83 	.word	0x08007a83
 8007a50:	08007a83 	.word	0x08007a83
 8007a54:	08007a83 	.word	0x08007a83
 8007a58:	08007a7b 	.word	0x08007a7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a5c:	f7fc ffc8 	bl	80049f0 <HAL_RCC_GetPCLK1Freq>
 8007a60:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a62:	e014      	b.n	8007a8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a64:	f7fc ffda 	bl	8004a1c <HAL_RCC_GetPCLK2Freq>
 8007a68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a6a:	e010      	b.n	8007a8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ad8 <UART_SetConfig+0x5c0>)
 8007a6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007a70:	e00d      	b.n	8007a8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a72:	f7fc ff4f 	bl	8004914 <HAL_RCC_GetSysClockFreq>
 8007a76:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a78:	e009      	b.n	8007a8e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007a80:	e005      	b.n	8007a8e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007a82:	2300      	movs	r3, #0
 8007a84:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007a8c:	bf00      	nop
    }

    if (pclk != 0U)
 8007a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d028      	beq.n	8007ae6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a98:	4a10      	ldr	r2, [pc, #64]	@ (8007adc <UART_SetConfig+0x5c4>)
 8007a9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aa2:	fbb3 f2f2 	udiv	r2, r3, r2
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	085b      	lsrs	r3, r3, #1
 8007aac:	441a      	add	r2, r3
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ab6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ab8:	6a3b      	ldr	r3, [r7, #32]
 8007aba:	2b0f      	cmp	r3, #15
 8007abc:	d910      	bls.n	8007ae0 <UART_SetConfig+0x5c8>
 8007abe:	6a3b      	ldr	r3, [r7, #32]
 8007ac0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ac4:	d20c      	bcs.n	8007ae0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007ac6:	6a3b      	ldr	r3, [r7, #32]
 8007ac8:	b29a      	uxth	r2, r3
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	60da      	str	r2, [r3, #12]
 8007ad0:	e009      	b.n	8007ae6 <UART_SetConfig+0x5ce>
 8007ad2:	bf00      	nop
 8007ad4:	40008000 	.word	0x40008000
 8007ad8:	00f42400 	.word	0x00f42400
 8007adc:	08009aac 	.word	0x08009aac
      }
      else
      {
        ret = HAL_ERROR;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	2201      	movs	r2, #1
 8007aea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	2201      	movs	r2, #1
 8007af2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	2200      	movs	r2, #0
 8007afa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	2200      	movs	r2, #0
 8007b00:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007b02:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3730      	adds	r7, #48	@ 0x30
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007b10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b1c:	f003 0308 	and.w	r3, r3, #8
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d00a      	beq.n	8007b3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	430a      	orrs	r2, r1
 8007b38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b3e:	f003 0301 	and.w	r3, r3, #1
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d00a      	beq.n	8007b5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	430a      	orrs	r2, r1
 8007b5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b60:	f003 0302 	and.w	r3, r3, #2
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d00a      	beq.n	8007b7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	430a      	orrs	r2, r1
 8007b7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b82:	f003 0304 	and.w	r3, r3, #4
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d00a      	beq.n	8007ba0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	430a      	orrs	r2, r1
 8007b9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ba4:	f003 0310 	and.w	r3, r3, #16
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d00a      	beq.n	8007bc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	430a      	orrs	r2, r1
 8007bc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bc6:	f003 0320 	and.w	r3, r3, #32
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d00a      	beq.n	8007be4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	430a      	orrs	r2, r1
 8007be2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d01a      	beq.n	8007c26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	430a      	orrs	r2, r1
 8007c04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c0e:	d10a      	bne.n	8007c26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	430a      	orrs	r2, r1
 8007c24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00a      	beq.n	8007c48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	685b      	ldr	r3, [r3, #4]
 8007c38:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	430a      	orrs	r2, r1
 8007c46:	605a      	str	r2, [r3, #4]
  }
}
 8007c48:	bf00      	nop
 8007c4a:	370c      	adds	r7, #12
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr

08007c54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b098      	sub	sp, #96	@ 0x60
 8007c58:	af02      	add	r7, sp, #8
 8007c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c64:	f7fa fcd0 	bl	8002608 <HAL_GetTick>
 8007c68:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f003 0308 	and.w	r3, r3, #8
 8007c74:	2b08      	cmp	r3, #8
 8007c76:	d12f      	bne.n	8007cd8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c7c:	9300      	str	r3, [sp, #0]
 8007c7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c80:	2200      	movs	r2, #0
 8007c82:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 f88e 	bl	8007da8 <UART_WaitOnFlagUntilTimeout>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d022      	beq.n	8007cd8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c9a:	e853 3f00 	ldrex	r3, [r3]
 8007c9e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ca2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ca6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	461a      	mov	r2, r3
 8007cae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007cb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cb2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007cb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007cb8:	e841 2300 	strex	r3, r2, [r1]
 8007cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007cbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d1e6      	bne.n	8007c92 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2220      	movs	r2, #32
 8007cc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cd4:	2303      	movs	r3, #3
 8007cd6:	e063      	b.n	8007da0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f003 0304 	and.w	r3, r3, #4
 8007ce2:	2b04      	cmp	r3, #4
 8007ce4:	d149      	bne.n	8007d7a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ce6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007cea:	9300      	str	r3, [sp, #0]
 8007cec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007cee:	2200      	movs	r2, #0
 8007cf0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 f857 	bl	8007da8 <UART_WaitOnFlagUntilTimeout>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d03c      	beq.n	8007d7a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d08:	e853 3f00 	ldrex	r3, [r3]
 8007d0c:	623b      	str	r3, [r7, #32]
   return(result);
 8007d0e:	6a3b      	ldr	r3, [r7, #32]
 8007d10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	461a      	mov	r2, r3
 8007d1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d1e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d20:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d26:	e841 2300 	strex	r3, r2, [r1]
 8007d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d1e6      	bne.n	8007d00 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	3308      	adds	r3, #8
 8007d38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	e853 3f00 	ldrex	r3, [r3]
 8007d40:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	f023 0301 	bic.w	r3, r3, #1
 8007d48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	3308      	adds	r3, #8
 8007d50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d52:	61fa      	str	r2, [r7, #28]
 8007d54:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d56:	69b9      	ldr	r1, [r7, #24]
 8007d58:	69fa      	ldr	r2, [r7, #28]
 8007d5a:	e841 2300 	strex	r3, r2, [r1]
 8007d5e:	617b      	str	r3, [r7, #20]
   return(result);
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d1e5      	bne.n	8007d32 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2220      	movs	r2, #32
 8007d6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d76:	2303      	movs	r3, #3
 8007d78:	e012      	b.n	8007da0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2220      	movs	r2, #32
 8007d7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2220      	movs	r2, #32
 8007d86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d9e:	2300      	movs	r3, #0
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3758      	adds	r7, #88	@ 0x58
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b084      	sub	sp, #16
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	60f8      	str	r0, [r7, #12]
 8007db0:	60b9      	str	r1, [r7, #8]
 8007db2:	603b      	str	r3, [r7, #0]
 8007db4:	4613      	mov	r3, r2
 8007db6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007db8:	e04f      	b.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dba:	69bb      	ldr	r3, [r7, #24]
 8007dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dc0:	d04b      	beq.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dc2:	f7fa fc21 	bl	8002608 <HAL_GetTick>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	1ad3      	subs	r3, r2, r3
 8007dcc:	69ba      	ldr	r2, [r7, #24]
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d302      	bcc.n	8007dd8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007dd2:	69bb      	ldr	r3, [r7, #24]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d101      	bne.n	8007ddc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007dd8:	2303      	movs	r3, #3
 8007dda:	e04e      	b.n	8007e7a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f003 0304 	and.w	r3, r3, #4
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d037      	beq.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	2b80      	cmp	r3, #128	@ 0x80
 8007dee:	d034      	beq.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	2b40      	cmp	r3, #64	@ 0x40
 8007df4:	d031      	beq.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	69db      	ldr	r3, [r3, #28]
 8007dfc:	f003 0308 	and.w	r3, r3, #8
 8007e00:	2b08      	cmp	r3, #8
 8007e02:	d110      	bne.n	8007e26 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2208      	movs	r2, #8
 8007e0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e0c:	68f8      	ldr	r0, [r7, #12]
 8007e0e:	f000 f95b 	bl	80080c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2208      	movs	r2, #8
 8007e16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007e22:	2301      	movs	r3, #1
 8007e24:	e029      	b.n	8007e7a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	69db      	ldr	r3, [r3, #28]
 8007e2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e34:	d111      	bne.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007e3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e40:	68f8      	ldr	r0, [r7, #12]
 8007e42:	f000 f941 	bl	80080c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2220      	movs	r2, #32
 8007e4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2200      	movs	r2, #0
 8007e52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007e56:	2303      	movs	r3, #3
 8007e58:	e00f      	b.n	8007e7a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	69da      	ldr	r2, [r3, #28]
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	4013      	ands	r3, r2
 8007e64:	68ba      	ldr	r2, [r7, #8]
 8007e66:	429a      	cmp	r2, r3
 8007e68:	bf0c      	ite	eq
 8007e6a:	2301      	moveq	r3, #1
 8007e6c:	2300      	movne	r3, #0
 8007e6e:	b2db      	uxtb	r3, r3
 8007e70:	461a      	mov	r2, r3
 8007e72:	79fb      	ldrb	r3, [r7, #7]
 8007e74:	429a      	cmp	r2, r3
 8007e76:	d0a0      	beq.n	8007dba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3710      	adds	r7, #16
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
	...

08007e84 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b0a3      	sub	sp, #140	@ 0x8c
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	60f8      	str	r0, [r7, #12]
 8007e8c:	60b9      	str	r1, [r7, #8]
 8007e8e:	4613      	mov	r3, r2
 8007e90:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	68ba      	ldr	r2, [r7, #8]
 8007e96:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	88fa      	ldrh	r2, [r7, #6]
 8007e9c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	88fa      	ldrh	r2, [r7, #6]
 8007ea4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007eb6:	d10e      	bne.n	8007ed6 <UART_Start_Receive_IT+0x52>
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	691b      	ldr	r3, [r3, #16]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d105      	bne.n	8007ecc <UART_Start_Receive_IT+0x48>
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007ec6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007eca:	e02d      	b.n	8007f28 <UART_Start_Receive_IT+0xa4>
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	22ff      	movs	r2, #255	@ 0xff
 8007ed0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007ed4:	e028      	b.n	8007f28 <UART_Start_Receive_IT+0xa4>
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	689b      	ldr	r3, [r3, #8]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d10d      	bne.n	8007efa <UART_Start_Receive_IT+0x76>
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	691b      	ldr	r3, [r3, #16]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d104      	bne.n	8007ef0 <UART_Start_Receive_IT+0x6c>
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	22ff      	movs	r2, #255	@ 0xff
 8007eea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007eee:	e01b      	b.n	8007f28 <UART_Start_Receive_IT+0xa4>
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	227f      	movs	r2, #127	@ 0x7f
 8007ef4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007ef8:	e016      	b.n	8007f28 <UART_Start_Receive_IT+0xa4>
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f02:	d10d      	bne.n	8007f20 <UART_Start_Receive_IT+0x9c>
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	691b      	ldr	r3, [r3, #16]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d104      	bne.n	8007f16 <UART_Start_Receive_IT+0x92>
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	227f      	movs	r2, #127	@ 0x7f
 8007f10:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007f14:	e008      	b.n	8007f28 <UART_Start_Receive_IT+0xa4>
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	223f      	movs	r2, #63	@ 0x3f
 8007f1a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007f1e:	e003      	b.n	8007f28 <UART_Start_Receive_IT+0xa4>
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2222      	movs	r2, #34	@ 0x22
 8007f34:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	3308      	adds	r3, #8
 8007f3e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007f42:	e853 3f00 	ldrex	r3, [r3]
 8007f46:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007f48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007f4a:	f043 0301 	orr.w	r3, r3, #1
 8007f4e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	3308      	adds	r3, #8
 8007f58:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007f5c:	673a      	str	r2, [r7, #112]	@ 0x70
 8007f5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f60:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007f62:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007f64:	e841 2300 	strex	r3, r2, [r1]
 8007f68:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007f6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d1e3      	bne.n	8007f38 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f78:	d14f      	bne.n	800801a <UART_Start_Receive_IT+0x196>
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007f80:	88fa      	ldrh	r2, [r7, #6]
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d349      	bcc.n	800801a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	689b      	ldr	r3, [r3, #8]
 8007f8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f8e:	d107      	bne.n	8007fa0 <UART_Start_Receive_IT+0x11c>
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	691b      	ldr	r3, [r3, #16]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d103      	bne.n	8007fa0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	4a47      	ldr	r2, [pc, #284]	@ (80080b8 <UART_Start_Receive_IT+0x234>)
 8007f9c:	675a      	str	r2, [r3, #116]	@ 0x74
 8007f9e:	e002      	b.n	8007fa6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	4a46      	ldr	r2, [pc, #280]	@ (80080bc <UART_Start_Receive_IT+0x238>)
 8007fa4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d01a      	beq.n	8007fe4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007fb6:	e853 3f00 	ldrex	r3, [r3]
 8007fba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007fbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007fc2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	461a      	mov	r2, r3
 8007fcc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007fd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007fd2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007fd6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007fd8:	e841 2300 	strex	r3, r2, [r1]
 8007fdc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007fde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d1e4      	bne.n	8007fae <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	3308      	adds	r3, #8
 8007fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fee:	e853 3f00 	ldrex	r3, [r3]
 8007ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ff6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ffa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	3308      	adds	r3, #8
 8008002:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008004:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008006:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008008:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800800a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800800c:	e841 2300 	strex	r3, r2, [r1]
 8008010:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008014:	2b00      	cmp	r3, #0
 8008016:	d1e5      	bne.n	8007fe4 <UART_Start_Receive_IT+0x160>
 8008018:	e046      	b.n	80080a8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	689b      	ldr	r3, [r3, #8]
 800801e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008022:	d107      	bne.n	8008034 <UART_Start_Receive_IT+0x1b0>
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	691b      	ldr	r3, [r3, #16]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d103      	bne.n	8008034 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	4a24      	ldr	r2, [pc, #144]	@ (80080c0 <UART_Start_Receive_IT+0x23c>)
 8008030:	675a      	str	r2, [r3, #116]	@ 0x74
 8008032:	e002      	b.n	800803a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	4a23      	ldr	r2, [pc, #140]	@ (80080c4 <UART_Start_Receive_IT+0x240>)
 8008038:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	691b      	ldr	r3, [r3, #16]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d019      	beq.n	8008076 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800804a:	e853 3f00 	ldrex	r3, [r3]
 800804e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008052:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008056:	677b      	str	r3, [r7, #116]	@ 0x74
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	461a      	mov	r2, r3
 800805e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008060:	637b      	str	r3, [r7, #52]	@ 0x34
 8008062:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008064:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008066:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008068:	e841 2300 	strex	r3, r2, [r1]
 800806c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800806e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008070:	2b00      	cmp	r3, #0
 8008072:	d1e6      	bne.n	8008042 <UART_Start_Receive_IT+0x1be>
 8008074:	e018      	b.n	80080a8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	e853 3f00 	ldrex	r3, [r3]
 8008082:	613b      	str	r3, [r7, #16]
   return(result);
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	f043 0320 	orr.w	r3, r3, #32
 800808a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	461a      	mov	r2, r3
 8008092:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008094:	623b      	str	r3, [r7, #32]
 8008096:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008098:	69f9      	ldr	r1, [r7, #28]
 800809a:	6a3a      	ldr	r2, [r7, #32]
 800809c:	e841 2300 	strex	r3, r2, [r1]
 80080a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80080a2:	69bb      	ldr	r3, [r7, #24]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d1e6      	bne.n	8008076 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80080a8:	2300      	movs	r3, #0
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	378c      	adds	r7, #140	@ 0x8c
 80080ae:	46bd      	mov	sp, r7
 80080b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b4:	4770      	bx	lr
 80080b6:	bf00      	nop
 80080b8:	080088e5 	.word	0x080088e5
 80080bc:	08008581 	.word	0x08008581
 80080c0:	080083c9 	.word	0x080083c9
 80080c4:	08008211 	.word	0x08008211

080080c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b095      	sub	sp, #84	@ 0x54
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080d8:	e853 3f00 	ldrex	r3, [r3]
 80080dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80080de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80080e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	461a      	mov	r2, r3
 80080ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80080f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80080f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80080f6:	e841 2300 	strex	r3, r2, [r1]
 80080fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80080fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d1e6      	bne.n	80080d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	3308      	adds	r3, #8
 8008108:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800810a:	6a3b      	ldr	r3, [r7, #32]
 800810c:	e853 3f00 	ldrex	r3, [r3]
 8008110:	61fb      	str	r3, [r7, #28]
   return(result);
 8008112:	69fb      	ldr	r3, [r7, #28]
 8008114:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008118:	f023 0301 	bic.w	r3, r3, #1
 800811c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	3308      	adds	r3, #8
 8008124:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008126:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008128:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800812a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800812c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800812e:	e841 2300 	strex	r3, r2, [r1]
 8008132:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008136:	2b00      	cmp	r3, #0
 8008138:	d1e3      	bne.n	8008102 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800813e:	2b01      	cmp	r3, #1
 8008140:	d118      	bne.n	8008174 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	e853 3f00 	ldrex	r3, [r3]
 800814e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	f023 0310 	bic.w	r3, r3, #16
 8008156:	647b      	str	r3, [r7, #68]	@ 0x44
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	461a      	mov	r2, r3
 800815e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008160:	61bb      	str	r3, [r7, #24]
 8008162:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008164:	6979      	ldr	r1, [r7, #20]
 8008166:	69ba      	ldr	r2, [r7, #24]
 8008168:	e841 2300 	strex	r3, r2, [r1]
 800816c:	613b      	str	r3, [r7, #16]
   return(result);
 800816e:	693b      	ldr	r3, [r7, #16]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1e6      	bne.n	8008142 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2220      	movs	r2, #32
 8008178:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2200      	movs	r2, #0
 8008180:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2200      	movs	r2, #0
 8008186:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008188:	bf00      	nop
 800818a:	3754      	adds	r7, #84	@ 0x54
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr

08008194 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b084      	sub	sp, #16
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2200      	movs	r2, #0
 80081a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80081aa:	68f8      	ldr	r0, [r7, #12]
 80081ac:	f7ff f99e 	bl	80074ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081b0:	bf00      	nop
 80081b2:	3710      	adds	r7, #16
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}

080081b8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b088      	sub	sp, #32
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	e853 3f00 	ldrex	r3, [r3]
 80081cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081d4:	61fb      	str	r3, [r7, #28]
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	461a      	mov	r2, r3
 80081dc:	69fb      	ldr	r3, [r7, #28]
 80081de:	61bb      	str	r3, [r7, #24]
 80081e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e2:	6979      	ldr	r1, [r7, #20]
 80081e4:	69ba      	ldr	r2, [r7, #24]
 80081e6:	e841 2300 	strex	r3, r2, [r1]
 80081ea:	613b      	str	r3, [r7, #16]
   return(result);
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d1e6      	bne.n	80081c0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2220      	movs	r2, #32
 80081f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2200      	movs	r2, #0
 80081fe:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f7ff f969 	bl	80074d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008206:	bf00      	nop
 8008208:	3720      	adds	r7, #32
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
	...

08008210 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b09c      	sub	sp, #112	@ 0x70
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800821e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008228:	2b22      	cmp	r3, #34	@ 0x22
 800822a:	f040 80be 	bne.w	80083aa <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008234:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008238:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800823c:	b2d9      	uxtb	r1, r3
 800823e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008242:	b2da      	uxtb	r2, r3
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008248:	400a      	ands	r2, r1
 800824a:	b2d2      	uxtb	r2, r2
 800824c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008252:	1c5a      	adds	r2, r3, #1
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800825e:	b29b      	uxth	r3, r3
 8008260:	3b01      	subs	r3, #1
 8008262:	b29a      	uxth	r2, r3
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008270:	b29b      	uxth	r3, r3
 8008272:	2b00      	cmp	r3, #0
 8008274:	f040 80a1 	bne.w	80083ba <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800827e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008280:	e853 3f00 	ldrex	r3, [r3]
 8008284:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008286:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008288:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800828c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	461a      	mov	r2, r3
 8008294:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008296:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008298:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800829a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800829c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800829e:	e841 2300 	strex	r3, r2, [r1]
 80082a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80082a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d1e6      	bne.n	8008278 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	3308      	adds	r3, #8
 80082b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082b4:	e853 3f00 	ldrex	r3, [r3]
 80082b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80082ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082bc:	f023 0301 	bic.w	r3, r3, #1
 80082c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	3308      	adds	r3, #8
 80082c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80082ca:	647a      	str	r2, [r7, #68]	@ 0x44
 80082cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80082d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80082d2:	e841 2300 	strex	r3, r2, [r1]
 80082d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80082d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d1e5      	bne.n	80082aa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2220      	movs	r2, #32
 80082e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2200      	movs	r2, #0
 80082ea:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2200      	movs	r2, #0
 80082f0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4a33      	ldr	r2, [pc, #204]	@ (80083c4 <UART_RxISR_8BIT+0x1b4>)
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d01f      	beq.n	800833c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008306:	2b00      	cmp	r3, #0
 8008308:	d018      	beq.n	800833c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008312:	e853 3f00 	ldrex	r3, [r3]
 8008316:	623b      	str	r3, [r7, #32]
   return(result);
 8008318:	6a3b      	ldr	r3, [r7, #32]
 800831a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800831e:	663b      	str	r3, [r7, #96]	@ 0x60
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	461a      	mov	r2, r3
 8008326:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008328:	633b      	str	r3, [r7, #48]	@ 0x30
 800832a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800832c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800832e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008330:	e841 2300 	strex	r3, r2, [r1]
 8008334:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008338:	2b00      	cmp	r3, #0
 800833a:	d1e6      	bne.n	800830a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008340:	2b01      	cmp	r3, #1
 8008342:	d12e      	bne.n	80083a2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2200      	movs	r2, #0
 8008348:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	e853 3f00 	ldrex	r3, [r3]
 8008356:	60fb      	str	r3, [r7, #12]
   return(result);
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f023 0310 	bic.w	r3, r3, #16
 800835e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	461a      	mov	r2, r3
 8008366:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008368:	61fb      	str	r3, [r7, #28]
 800836a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836c:	69b9      	ldr	r1, [r7, #24]
 800836e:	69fa      	ldr	r2, [r7, #28]
 8008370:	e841 2300 	strex	r3, r2, [r1]
 8008374:	617b      	str	r3, [r7, #20]
   return(result);
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d1e6      	bne.n	800834a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	69db      	ldr	r3, [r3, #28]
 8008382:	f003 0310 	and.w	r3, r3, #16
 8008386:	2b10      	cmp	r3, #16
 8008388:	d103      	bne.n	8008392 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	2210      	movs	r2, #16
 8008390:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008398:	4619      	mov	r1, r3
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f7ff f8b0 	bl	8007500 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80083a0:	e00b      	b.n	80083ba <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f7f8 ff74 	bl	8001290 <HAL_UART_RxCpltCallback>
}
 80083a8:	e007      	b.n	80083ba <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	699a      	ldr	r2, [r3, #24]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f042 0208 	orr.w	r2, r2, #8
 80083b8:	619a      	str	r2, [r3, #24]
}
 80083ba:	bf00      	nop
 80083bc:	3770      	adds	r7, #112	@ 0x70
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}
 80083c2:	bf00      	nop
 80083c4:	40008000 	.word	0x40008000

080083c8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b09c      	sub	sp, #112	@ 0x70
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80083d6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80083e0:	2b22      	cmp	r3, #34	@ 0x22
 80083e2:	f040 80be 	bne.w	8008562 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083f4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80083f6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80083fa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80083fe:	4013      	ands	r3, r2
 8008400:	b29a      	uxth	r2, r3
 8008402:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008404:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800840a:	1c9a      	adds	r2, r3, #2
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008416:	b29b      	uxth	r3, r3
 8008418:	3b01      	subs	r3, #1
 800841a:	b29a      	uxth	r2, r3
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008428:	b29b      	uxth	r3, r3
 800842a:	2b00      	cmp	r3, #0
 800842c:	f040 80a1 	bne.w	8008572 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008436:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008438:	e853 3f00 	ldrex	r3, [r3]
 800843c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800843e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008440:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008444:	667b      	str	r3, [r7, #100]	@ 0x64
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	461a      	mov	r2, r3
 800844c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800844e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008450:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008452:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008454:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008456:	e841 2300 	strex	r3, r2, [r1]
 800845a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800845c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800845e:	2b00      	cmp	r3, #0
 8008460:	d1e6      	bne.n	8008430 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	3308      	adds	r3, #8
 8008468:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800846c:	e853 3f00 	ldrex	r3, [r3]
 8008470:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008474:	f023 0301 	bic.w	r3, r3, #1
 8008478:	663b      	str	r3, [r7, #96]	@ 0x60
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	3308      	adds	r3, #8
 8008480:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008482:	643a      	str	r2, [r7, #64]	@ 0x40
 8008484:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008486:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008488:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800848a:	e841 2300 	strex	r3, r2, [r1]
 800848e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008492:	2b00      	cmp	r3, #0
 8008494:	d1e5      	bne.n	8008462 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2220      	movs	r2, #32
 800849a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2200      	movs	r2, #0
 80084a2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2200      	movs	r2, #0
 80084a8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a33      	ldr	r2, [pc, #204]	@ (800857c <UART_RxISR_16BIT+0x1b4>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d01f      	beq.n	80084f4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	685b      	ldr	r3, [r3, #4]
 80084ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d018      	beq.n	80084f4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c8:	6a3b      	ldr	r3, [r7, #32]
 80084ca:	e853 3f00 	ldrex	r3, [r3]
 80084ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80084d0:	69fb      	ldr	r3, [r7, #28]
 80084d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80084d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	461a      	mov	r2, r3
 80084de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084e2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084e8:	e841 2300 	strex	r3, r2, [r1]
 80084ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80084ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d1e6      	bne.n	80084c2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d12e      	bne.n	800855a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2200      	movs	r2, #0
 8008500:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	e853 3f00 	ldrex	r3, [r3]
 800850e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	f023 0310 	bic.w	r3, r3, #16
 8008516:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	461a      	mov	r2, r3
 800851e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008520:	61bb      	str	r3, [r7, #24]
 8008522:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008524:	6979      	ldr	r1, [r7, #20]
 8008526:	69ba      	ldr	r2, [r7, #24]
 8008528:	e841 2300 	strex	r3, r2, [r1]
 800852c:	613b      	str	r3, [r7, #16]
   return(result);
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d1e6      	bne.n	8008502 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	69db      	ldr	r3, [r3, #28]
 800853a:	f003 0310 	and.w	r3, r3, #16
 800853e:	2b10      	cmp	r3, #16
 8008540:	d103      	bne.n	800854a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	2210      	movs	r2, #16
 8008548:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008550:	4619      	mov	r1, r3
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f7fe ffd4 	bl	8007500 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008558:	e00b      	b.n	8008572 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f7f8 fe98 	bl	8001290 <HAL_UART_RxCpltCallback>
}
 8008560:	e007      	b.n	8008572 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	699a      	ldr	r2, [r3, #24]
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f042 0208 	orr.w	r2, r2, #8
 8008570:	619a      	str	r2, [r3, #24]
}
 8008572:	bf00      	nop
 8008574:	3770      	adds	r7, #112	@ 0x70
 8008576:	46bd      	mov	sp, r7
 8008578:	bd80      	pop	{r7, pc}
 800857a:	bf00      	nop
 800857c:	40008000 	.word	0x40008000

08008580 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b0ac      	sub	sp, #176	@ 0xb0
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800858e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	69db      	ldr	r3, [r3, #28]
 8008598:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	689b      	ldr	r3, [r3, #8]
 80085ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085b6:	2b22      	cmp	r3, #34	@ 0x22
 80085b8:	f040 8183 	bne.w	80088c2 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80085c2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80085c6:	e126      	b.n	8008816 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085ce:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80085d2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80085d6:	b2d9      	uxtb	r1, r3
 80085d8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80085dc:	b2da      	uxtb	r2, r3
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085e2:	400a      	ands	r2, r1
 80085e4:	b2d2      	uxtb	r2, r2
 80085e6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085ec:	1c5a      	adds	r2, r3, #1
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	3b01      	subs	r3, #1
 80085fc:	b29a      	uxth	r2, r3
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	69db      	ldr	r3, [r3, #28]
 800860a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800860e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008612:	f003 0307 	and.w	r3, r3, #7
 8008616:	2b00      	cmp	r3, #0
 8008618:	d053      	beq.n	80086c2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800861a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800861e:	f003 0301 	and.w	r3, r3, #1
 8008622:	2b00      	cmp	r3, #0
 8008624:	d011      	beq.n	800864a <UART_RxISR_8BIT_FIFOEN+0xca>
 8008626:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800862a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800862e:	2b00      	cmp	r3, #0
 8008630:	d00b      	beq.n	800864a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	2201      	movs	r2, #1
 8008638:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008640:	f043 0201 	orr.w	r2, r3, #1
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800864a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800864e:	f003 0302 	and.w	r3, r3, #2
 8008652:	2b00      	cmp	r3, #0
 8008654:	d011      	beq.n	800867a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008656:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800865a:	f003 0301 	and.w	r3, r3, #1
 800865e:	2b00      	cmp	r3, #0
 8008660:	d00b      	beq.n	800867a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	2202      	movs	r2, #2
 8008668:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008670:	f043 0204 	orr.w	r2, r3, #4
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800867a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800867e:	f003 0304 	and.w	r3, r3, #4
 8008682:	2b00      	cmp	r3, #0
 8008684:	d011      	beq.n	80086aa <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008686:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800868a:	f003 0301 	and.w	r3, r3, #1
 800868e:	2b00      	cmp	r3, #0
 8008690:	d00b      	beq.n	80086aa <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	2204      	movs	r2, #4
 8008698:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086a0:	f043 0202 	orr.w	r2, r3, #2
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d006      	beq.n	80086c2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f7fe ff19 	bl	80074ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2200      	movs	r2, #0
 80086be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	f040 80a3 	bne.w	8008816 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80086d8:	e853 3f00 	ldrex	r3, [r3]
 80086dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80086de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	461a      	mov	r2, r3
 80086ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80086f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80086f4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80086f8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80086fa:	e841 2300 	strex	r3, r2, [r1]
 80086fe:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008700:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008702:	2b00      	cmp	r3, #0
 8008704:	d1e4      	bne.n	80086d0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	3308      	adds	r3, #8
 800870c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800870e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008710:	e853 3f00 	ldrex	r3, [r3]
 8008714:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008716:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008718:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800871c:	f023 0301 	bic.w	r3, r3, #1
 8008720:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	3308      	adds	r3, #8
 800872a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800872e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008730:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008732:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008734:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008736:	e841 2300 	strex	r3, r2, [r1]
 800873a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800873c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800873e:	2b00      	cmp	r3, #0
 8008740:	d1e1      	bne.n	8008706 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2220      	movs	r2, #32
 8008746:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2200      	movs	r2, #0
 800874e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4a60      	ldr	r2, [pc, #384]	@ (80088dc <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d021      	beq.n	80087a4 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800876a:	2b00      	cmp	r3, #0
 800876c:	d01a      	beq.n	80087a4 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008774:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008776:	e853 3f00 	ldrex	r3, [r3]
 800877a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800877c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800877e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008782:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	461a      	mov	r2, r3
 800878c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008790:	657b      	str	r3, [r7, #84]	@ 0x54
 8008792:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008794:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008796:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008798:	e841 2300 	strex	r3, r2, [r1]
 800879c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800879e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d1e4      	bne.n	800876e <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	d130      	bne.n	800880e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2200      	movs	r2, #0
 80087b0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087ba:	e853 3f00 	ldrex	r3, [r3]
 80087be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80087c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c2:	f023 0310 	bic.w	r3, r3, #16
 80087c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	461a      	mov	r2, r3
 80087d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80087d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80087d6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80087da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80087dc:	e841 2300 	strex	r3, r2, [r1]
 80087e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80087e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d1e4      	bne.n	80087b2 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	69db      	ldr	r3, [r3, #28]
 80087ee:	f003 0310 	and.w	r3, r3, #16
 80087f2:	2b10      	cmp	r3, #16
 80087f4:	d103      	bne.n	80087fe <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	2210      	movs	r2, #16
 80087fc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008804:	4619      	mov	r1, r3
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f7fe fe7a 	bl	8007500 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800880c:	e00e      	b.n	800882c <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800880e:	6878      	ldr	r0, [r7, #4]
 8008810:	f7f8 fd3e 	bl	8001290 <HAL_UART_RxCpltCallback>
        break;
 8008814:	e00a      	b.n	800882c <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008816:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800881a:	2b00      	cmp	r3, #0
 800881c:	d006      	beq.n	800882c <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800881e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008822:	f003 0320 	and.w	r3, r3, #32
 8008826:	2b00      	cmp	r3, #0
 8008828:	f47f aece 	bne.w	80085c8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008832:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008836:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800883a:	2b00      	cmp	r3, #0
 800883c:	d049      	beq.n	80088d2 <UART_RxISR_8BIT_FIFOEN+0x352>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008844:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008848:	429a      	cmp	r2, r3
 800884a:	d242      	bcs.n	80088d2 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	3308      	adds	r3, #8
 8008852:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008854:	6a3b      	ldr	r3, [r7, #32]
 8008856:	e853 3f00 	ldrex	r3, [r3]
 800885a:	61fb      	str	r3, [r7, #28]
   return(result);
 800885c:	69fb      	ldr	r3, [r7, #28]
 800885e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008862:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	3308      	adds	r3, #8
 800886c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008870:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008872:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008874:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008876:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008878:	e841 2300 	strex	r3, r2, [r1]
 800887c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800887e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008880:	2b00      	cmp	r3, #0
 8008882:	d1e3      	bne.n	800884c <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	4a16      	ldr	r2, [pc, #88]	@ (80088e0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8008888:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	e853 3f00 	ldrex	r3, [r3]
 8008896:	60bb      	str	r3, [r7, #8]
   return(result);
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	f043 0320 	orr.w	r3, r3, #32
 800889e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	461a      	mov	r2, r3
 80088a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80088ac:	61bb      	str	r3, [r7, #24]
 80088ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b0:	6979      	ldr	r1, [r7, #20]
 80088b2:	69ba      	ldr	r2, [r7, #24]
 80088b4:	e841 2300 	strex	r3, r2, [r1]
 80088b8:	613b      	str	r3, [r7, #16]
   return(result);
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d1e4      	bne.n	800888a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80088c0:	e007      	b.n	80088d2 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	699a      	ldr	r2, [r3, #24]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f042 0208 	orr.w	r2, r2, #8
 80088d0:	619a      	str	r2, [r3, #24]
}
 80088d2:	bf00      	nop
 80088d4:	37b0      	adds	r7, #176	@ 0xb0
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	bf00      	nop
 80088dc:	40008000 	.word	0x40008000
 80088e0:	08008211 	.word	0x08008211

080088e4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b0ae      	sub	sp, #184	@ 0xb8
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80088f2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	69db      	ldr	r3, [r3, #28]
 80088fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	689b      	ldr	r3, [r3, #8]
 8008910:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800891a:	2b22      	cmp	r3, #34	@ 0x22
 800891c:	f040 8187 	bne.w	8008c2e <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008926:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800892a:	e12a      	b.n	8008b82 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008932:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800893a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800893e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008942:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008946:	4013      	ands	r3, r2
 8008948:	b29a      	uxth	r2, r3
 800894a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800894e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008954:	1c9a      	adds	r2, r3, #2
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008960:	b29b      	uxth	r3, r3
 8008962:	3b01      	subs	r3, #1
 8008964:	b29a      	uxth	r2, r3
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	69db      	ldr	r3, [r3, #28]
 8008972:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008976:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800897a:	f003 0307 	and.w	r3, r3, #7
 800897e:	2b00      	cmp	r3, #0
 8008980:	d053      	beq.n	8008a2a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008982:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008986:	f003 0301 	and.w	r3, r3, #1
 800898a:	2b00      	cmp	r3, #0
 800898c:	d011      	beq.n	80089b2 <UART_RxISR_16BIT_FIFOEN+0xce>
 800898e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008996:	2b00      	cmp	r3, #0
 8008998:	d00b      	beq.n	80089b2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	2201      	movs	r2, #1
 80089a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089a8:	f043 0201 	orr.w	r2, r3, #1
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80089b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80089b6:	f003 0302 	and.w	r3, r3, #2
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d011      	beq.n	80089e2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80089be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80089c2:	f003 0301 	and.w	r3, r3, #1
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d00b      	beq.n	80089e2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	2202      	movs	r2, #2
 80089d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089d8:	f043 0204 	orr.w	r2, r3, #4
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80089e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80089e6:	f003 0304 	and.w	r3, r3, #4
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d011      	beq.n	8008a12 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80089ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80089f2:	f003 0301 	and.w	r3, r3, #1
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d00b      	beq.n	8008a12 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	2204      	movs	r2, #4
 8008a00:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a08:	f043 0202 	orr.w	r2, r3, #2
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d006      	beq.n	8008a2a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f7fe fd65 	bl	80074ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2200      	movs	r2, #0
 8008a26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a30:	b29b      	uxth	r3, r3
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f040 80a5 	bne.w	8008b82 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a40:	e853 3f00 	ldrex	r3, [r3]
 8008a44:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008a46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	461a      	mov	r2, r3
 8008a56:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008a5a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008a5e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a60:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008a62:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008a66:	e841 2300 	strex	r3, r2, [r1]
 8008a6a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008a6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d1e2      	bne.n	8008a38 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	3308      	adds	r3, #8
 8008a78:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008a7c:	e853 3f00 	ldrex	r3, [r3]
 8008a80:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008a82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008a84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008a88:	f023 0301 	bic.w	r3, r3, #1
 8008a8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	3308      	adds	r3, #8
 8008a96:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008a9a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008a9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a9e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008aa0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008aa2:	e841 2300 	strex	r3, r2, [r1]
 8008aa6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008aa8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d1e1      	bne.n	8008a72 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2220      	movs	r2, #32
 8008ab2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a60      	ldr	r2, [pc, #384]	@ (8008c48 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d021      	beq.n	8008b10 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	685b      	ldr	r3, [r3, #4]
 8008ad2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d01a      	beq.n	8008b10 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ae2:	e853 3f00 	ldrex	r3, [r3]
 8008ae6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008ae8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008aea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008aee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	461a      	mov	r2, r3
 8008af8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008afc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008afe:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b00:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008b02:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008b04:	e841 2300 	strex	r3, r2, [r1]
 8008b08:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008b0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d1e4      	bne.n	8008ada <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b14:	2b01      	cmp	r3, #1
 8008b16:	d130      	bne.n	8008b7a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b26:	e853 3f00 	ldrex	r3, [r3]
 8008b2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008b2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b2e:	f023 0310 	bic.w	r3, r3, #16
 8008b32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	461a      	mov	r2, r3
 8008b3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008b40:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b42:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b48:	e841 2300 	strex	r3, r2, [r1]
 8008b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d1e4      	bne.n	8008b1e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	69db      	ldr	r3, [r3, #28]
 8008b5a:	f003 0310 	and.w	r3, r3, #16
 8008b5e:	2b10      	cmp	r3, #16
 8008b60:	d103      	bne.n	8008b6a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	2210      	movs	r2, #16
 8008b68:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008b70:	4619      	mov	r1, r3
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f7fe fcc4 	bl	8007500 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008b78:	e00e      	b.n	8008b98 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f7f8 fb88 	bl	8001290 <HAL_UART_RxCpltCallback>
        break;
 8008b80:	e00a      	b.n	8008b98 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008b82:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d006      	beq.n	8008b98 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8008b8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008b8e:	f003 0320 	and.w	r3, r3, #32
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	f47f aeca 	bne.w	800892c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008b9e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008ba2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d049      	beq.n	8008c3e <UART_RxISR_16BIT_FIFOEN+0x35a>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008bb0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008bb4:	429a      	cmp	r2, r3
 8008bb6:	d242      	bcs.n	8008c3e <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	3308      	adds	r3, #8
 8008bbe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bc2:	e853 3f00 	ldrex	r3, [r3]
 8008bc6:	623b      	str	r3, [r7, #32]
   return(result);
 8008bc8:	6a3b      	ldr	r3, [r7, #32]
 8008bca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008bce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	3308      	adds	r3, #8
 8008bd8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008bdc:	633a      	str	r2, [r7, #48]	@ 0x30
 8008bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008be2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008be4:	e841 2300 	strex	r3, r2, [r1]
 8008be8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d1e3      	bne.n	8008bb8 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	4a16      	ldr	r2, [pc, #88]	@ (8008c4c <UART_RxISR_16BIT_FIFOEN+0x368>)
 8008bf4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	e853 3f00 	ldrex	r3, [r3]
 8008c02:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	f043 0320 	orr.w	r3, r3, #32
 8008c0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	461a      	mov	r2, r3
 8008c14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008c18:	61fb      	str	r3, [r7, #28]
 8008c1a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c1c:	69b9      	ldr	r1, [r7, #24]
 8008c1e:	69fa      	ldr	r2, [r7, #28]
 8008c20:	e841 2300 	strex	r3, r2, [r1]
 8008c24:	617b      	str	r3, [r7, #20]
   return(result);
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d1e4      	bne.n	8008bf6 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008c2c:	e007      	b.n	8008c3e <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	699a      	ldr	r2, [r3, #24]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f042 0208 	orr.w	r2, r2, #8
 8008c3c:	619a      	str	r2, [r3, #24]
}
 8008c3e:	bf00      	nop
 8008c40:	37b8      	adds	r7, #184	@ 0xb8
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}
 8008c46:	bf00      	nop
 8008c48:	40008000 	.word	0x40008000
 8008c4c:	080083c9 	.word	0x080083c9

08008c50 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b083      	sub	sp, #12
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008c58:	bf00      	nop
 8008c5a:	370c      	adds	r7, #12
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c62:	4770      	bx	lr

08008c64 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b083      	sub	sp, #12
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008c6c:	bf00      	nop
 8008c6e:	370c      	adds	r7, #12
 8008c70:	46bd      	mov	sp, r7
 8008c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c76:	4770      	bx	lr

08008c78 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008c78:	b480      	push	{r7}
 8008c7a:	b083      	sub	sp, #12
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008c80:	bf00      	nop
 8008c82:	370c      	adds	r7, #12
 8008c84:	46bd      	mov	sp, r7
 8008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8a:	4770      	bx	lr

08008c8c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b085      	sub	sp, #20
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	d101      	bne.n	8008ca2 <HAL_UARTEx_DisableFifoMode+0x16>
 8008c9e:	2302      	movs	r3, #2
 8008ca0:	e027      	b.n	8008cf2 <HAL_UARTEx_DisableFifoMode+0x66>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2224      	movs	r2, #36	@ 0x24
 8008cae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	681a      	ldr	r2, [r3, #0]
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f022 0201 	bic.w	r2, r2, #1
 8008cc8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008cd0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	68fa      	ldr	r2, [r7, #12]
 8008cde:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2220      	movs	r2, #32
 8008ce4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2200      	movs	r2, #0
 8008cec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008cf0:	2300      	movs	r3, #0
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3714      	adds	r7, #20
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfc:	4770      	bx	lr

08008cfe <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008cfe:	b580      	push	{r7, lr}
 8008d00:	b084      	sub	sp, #16
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	6078      	str	r0, [r7, #4]
 8008d06:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008d0e:	2b01      	cmp	r3, #1
 8008d10:	d101      	bne.n	8008d16 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008d12:	2302      	movs	r3, #2
 8008d14:	e02d      	b.n	8008d72 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2201      	movs	r2, #1
 8008d1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2224      	movs	r2, #36	@ 0x24
 8008d22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f022 0201 	bic.w	r2, r2, #1
 8008d3c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	689b      	ldr	r3, [r3, #8]
 8008d44:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	683a      	ldr	r2, [r7, #0]
 8008d4e:	430a      	orrs	r2, r1
 8008d50:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f000 f850 	bl	8008df8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	68fa      	ldr	r2, [r7, #12]
 8008d5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2220      	movs	r2, #32
 8008d64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d70:	2300      	movs	r3, #0
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3710      	adds	r7, #16
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}

08008d7a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d7a:	b580      	push	{r7, lr}
 8008d7c:	b084      	sub	sp, #16
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	6078      	str	r0, [r7, #4]
 8008d82:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	d101      	bne.n	8008d92 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008d8e:	2302      	movs	r3, #2
 8008d90:	e02d      	b.n	8008dee <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2201      	movs	r2, #1
 8008d96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2224      	movs	r2, #36	@ 0x24
 8008d9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	681a      	ldr	r2, [r3, #0]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f022 0201 	bic.w	r2, r2, #1
 8008db8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	689b      	ldr	r3, [r3, #8]
 8008dc0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	683a      	ldr	r2, [r7, #0]
 8008dca:	430a      	orrs	r2, r1
 8008dcc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 f812 	bl	8008df8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	68fa      	ldr	r2, [r7, #12]
 8008dda:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2220      	movs	r2, #32
 8008de0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2200      	movs	r2, #0
 8008de8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008dec:	2300      	movs	r3, #0
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3710      	adds	r7, #16
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}
	...

08008df8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b085      	sub	sp, #20
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d108      	bne.n	8008e1a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2201      	movs	r2, #1
 8008e14:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008e18:	e031      	b.n	8008e7e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008e1a:	2308      	movs	r3, #8
 8008e1c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008e1e:	2308      	movs	r3, #8
 8008e20:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	689b      	ldr	r3, [r3, #8]
 8008e28:	0e5b      	lsrs	r3, r3, #25
 8008e2a:	b2db      	uxtb	r3, r3
 8008e2c:	f003 0307 	and.w	r3, r3, #7
 8008e30:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	689b      	ldr	r3, [r3, #8]
 8008e38:	0f5b      	lsrs	r3, r3, #29
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	f003 0307 	and.w	r3, r3, #7
 8008e40:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e42:	7bbb      	ldrb	r3, [r7, #14]
 8008e44:	7b3a      	ldrb	r2, [r7, #12]
 8008e46:	4911      	ldr	r1, [pc, #68]	@ (8008e8c <UARTEx_SetNbDataToProcess+0x94>)
 8008e48:	5c8a      	ldrb	r2, [r1, r2]
 8008e4a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008e4e:	7b3a      	ldrb	r2, [r7, #12]
 8008e50:	490f      	ldr	r1, [pc, #60]	@ (8008e90 <UARTEx_SetNbDataToProcess+0x98>)
 8008e52:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e54:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e58:	b29a      	uxth	r2, r3
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e60:	7bfb      	ldrb	r3, [r7, #15]
 8008e62:	7b7a      	ldrb	r2, [r7, #13]
 8008e64:	4909      	ldr	r1, [pc, #36]	@ (8008e8c <UARTEx_SetNbDataToProcess+0x94>)
 8008e66:	5c8a      	ldrb	r2, [r1, r2]
 8008e68:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008e6c:	7b7a      	ldrb	r2, [r7, #13]
 8008e6e:	4908      	ldr	r1, [pc, #32]	@ (8008e90 <UARTEx_SetNbDataToProcess+0x98>)
 8008e70:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e72:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e76:	b29a      	uxth	r2, r3
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008e7e:	bf00      	nop
 8008e80:	3714      	adds	r7, #20
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr
 8008e8a:	bf00      	nop
 8008e8c:	08009ac4 	.word	0x08009ac4
 8008e90:	08009acc 	.word	0x08009acc

08008e94 <atoi>:
 8008e94:	220a      	movs	r2, #10
 8008e96:	2100      	movs	r1, #0
 8008e98:	f000 b87a 	b.w	8008f90 <strtol>

08008e9c <_strtol_l.isra.0>:
 8008e9c:	2b24      	cmp	r3, #36	@ 0x24
 8008e9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ea2:	4686      	mov	lr, r0
 8008ea4:	4690      	mov	r8, r2
 8008ea6:	d801      	bhi.n	8008eac <_strtol_l.isra.0+0x10>
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	d106      	bne.n	8008eba <_strtol_l.isra.0+0x1e>
 8008eac:	f000 f8b8 	bl	8009020 <__errno>
 8008eb0:	2316      	movs	r3, #22
 8008eb2:	6003      	str	r3, [r0, #0]
 8008eb4:	2000      	movs	r0, #0
 8008eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008eba:	4834      	ldr	r0, [pc, #208]	@ (8008f8c <_strtol_l.isra.0+0xf0>)
 8008ebc:	460d      	mov	r5, r1
 8008ebe:	462a      	mov	r2, r5
 8008ec0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ec4:	5d06      	ldrb	r6, [r0, r4]
 8008ec6:	f016 0608 	ands.w	r6, r6, #8
 8008eca:	d1f8      	bne.n	8008ebe <_strtol_l.isra.0+0x22>
 8008ecc:	2c2d      	cmp	r4, #45	@ 0x2d
 8008ece:	d110      	bne.n	8008ef2 <_strtol_l.isra.0+0x56>
 8008ed0:	782c      	ldrb	r4, [r5, #0]
 8008ed2:	2601      	movs	r6, #1
 8008ed4:	1c95      	adds	r5, r2, #2
 8008ed6:	f033 0210 	bics.w	r2, r3, #16
 8008eda:	d115      	bne.n	8008f08 <_strtol_l.isra.0+0x6c>
 8008edc:	2c30      	cmp	r4, #48	@ 0x30
 8008ede:	d10d      	bne.n	8008efc <_strtol_l.isra.0+0x60>
 8008ee0:	782a      	ldrb	r2, [r5, #0]
 8008ee2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008ee6:	2a58      	cmp	r2, #88	@ 0x58
 8008ee8:	d108      	bne.n	8008efc <_strtol_l.isra.0+0x60>
 8008eea:	786c      	ldrb	r4, [r5, #1]
 8008eec:	3502      	adds	r5, #2
 8008eee:	2310      	movs	r3, #16
 8008ef0:	e00a      	b.n	8008f08 <_strtol_l.isra.0+0x6c>
 8008ef2:	2c2b      	cmp	r4, #43	@ 0x2b
 8008ef4:	bf04      	itt	eq
 8008ef6:	782c      	ldrbeq	r4, [r5, #0]
 8008ef8:	1c95      	addeq	r5, r2, #2
 8008efa:	e7ec      	b.n	8008ed6 <_strtol_l.isra.0+0x3a>
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d1f6      	bne.n	8008eee <_strtol_l.isra.0+0x52>
 8008f00:	2c30      	cmp	r4, #48	@ 0x30
 8008f02:	bf14      	ite	ne
 8008f04:	230a      	movne	r3, #10
 8008f06:	2308      	moveq	r3, #8
 8008f08:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008f0c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008f10:	2200      	movs	r2, #0
 8008f12:	fbbc f9f3 	udiv	r9, ip, r3
 8008f16:	4610      	mov	r0, r2
 8008f18:	fb03 ca19 	mls	sl, r3, r9, ip
 8008f1c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008f20:	2f09      	cmp	r7, #9
 8008f22:	d80f      	bhi.n	8008f44 <_strtol_l.isra.0+0xa8>
 8008f24:	463c      	mov	r4, r7
 8008f26:	42a3      	cmp	r3, r4
 8008f28:	dd1b      	ble.n	8008f62 <_strtol_l.isra.0+0xc6>
 8008f2a:	1c57      	adds	r7, r2, #1
 8008f2c:	d007      	beq.n	8008f3e <_strtol_l.isra.0+0xa2>
 8008f2e:	4581      	cmp	r9, r0
 8008f30:	d314      	bcc.n	8008f5c <_strtol_l.isra.0+0xc0>
 8008f32:	d101      	bne.n	8008f38 <_strtol_l.isra.0+0x9c>
 8008f34:	45a2      	cmp	sl, r4
 8008f36:	db11      	blt.n	8008f5c <_strtol_l.isra.0+0xc0>
 8008f38:	fb00 4003 	mla	r0, r0, r3, r4
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008f42:	e7eb      	b.n	8008f1c <_strtol_l.isra.0+0x80>
 8008f44:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008f48:	2f19      	cmp	r7, #25
 8008f4a:	d801      	bhi.n	8008f50 <_strtol_l.isra.0+0xb4>
 8008f4c:	3c37      	subs	r4, #55	@ 0x37
 8008f4e:	e7ea      	b.n	8008f26 <_strtol_l.isra.0+0x8a>
 8008f50:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008f54:	2f19      	cmp	r7, #25
 8008f56:	d804      	bhi.n	8008f62 <_strtol_l.isra.0+0xc6>
 8008f58:	3c57      	subs	r4, #87	@ 0x57
 8008f5a:	e7e4      	b.n	8008f26 <_strtol_l.isra.0+0x8a>
 8008f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f60:	e7ed      	b.n	8008f3e <_strtol_l.isra.0+0xa2>
 8008f62:	1c53      	adds	r3, r2, #1
 8008f64:	d108      	bne.n	8008f78 <_strtol_l.isra.0+0xdc>
 8008f66:	2322      	movs	r3, #34	@ 0x22
 8008f68:	f8ce 3000 	str.w	r3, [lr]
 8008f6c:	4660      	mov	r0, ip
 8008f6e:	f1b8 0f00 	cmp.w	r8, #0
 8008f72:	d0a0      	beq.n	8008eb6 <_strtol_l.isra.0+0x1a>
 8008f74:	1e69      	subs	r1, r5, #1
 8008f76:	e006      	b.n	8008f86 <_strtol_l.isra.0+0xea>
 8008f78:	b106      	cbz	r6, 8008f7c <_strtol_l.isra.0+0xe0>
 8008f7a:	4240      	negs	r0, r0
 8008f7c:	f1b8 0f00 	cmp.w	r8, #0
 8008f80:	d099      	beq.n	8008eb6 <_strtol_l.isra.0+0x1a>
 8008f82:	2a00      	cmp	r2, #0
 8008f84:	d1f6      	bne.n	8008f74 <_strtol_l.isra.0+0xd8>
 8008f86:	f8c8 1000 	str.w	r1, [r8]
 8008f8a:	e794      	b.n	8008eb6 <_strtol_l.isra.0+0x1a>
 8008f8c:	08009ad5 	.word	0x08009ad5

08008f90 <strtol>:
 8008f90:	4613      	mov	r3, r2
 8008f92:	460a      	mov	r2, r1
 8008f94:	4601      	mov	r1, r0
 8008f96:	4802      	ldr	r0, [pc, #8]	@ (8008fa0 <strtol+0x10>)
 8008f98:	6800      	ldr	r0, [r0, #0]
 8008f9a:	f7ff bf7f 	b.w	8008e9c <_strtol_l.isra.0>
 8008f9e:	bf00      	nop
 8008fa0:	2000000c 	.word	0x2000000c

08008fa4 <sniprintf>:
 8008fa4:	b40c      	push	{r2, r3}
 8008fa6:	b530      	push	{r4, r5, lr}
 8008fa8:	4b18      	ldr	r3, [pc, #96]	@ (800900c <sniprintf+0x68>)
 8008faa:	1e0c      	subs	r4, r1, #0
 8008fac:	681d      	ldr	r5, [r3, #0]
 8008fae:	b09d      	sub	sp, #116	@ 0x74
 8008fb0:	da08      	bge.n	8008fc4 <sniprintf+0x20>
 8008fb2:	238b      	movs	r3, #139	@ 0x8b
 8008fb4:	602b      	str	r3, [r5, #0]
 8008fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8008fba:	b01d      	add	sp, #116	@ 0x74
 8008fbc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008fc0:	b002      	add	sp, #8
 8008fc2:	4770      	bx	lr
 8008fc4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008fc8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008fcc:	f04f 0300 	mov.w	r3, #0
 8008fd0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008fd2:	bf14      	ite	ne
 8008fd4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008fd8:	4623      	moveq	r3, r4
 8008fda:	9304      	str	r3, [sp, #16]
 8008fdc:	9307      	str	r3, [sp, #28]
 8008fde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008fe2:	9002      	str	r0, [sp, #8]
 8008fe4:	9006      	str	r0, [sp, #24]
 8008fe6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008fea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008fec:	ab21      	add	r3, sp, #132	@ 0x84
 8008fee:	a902      	add	r1, sp, #8
 8008ff0:	4628      	mov	r0, r5
 8008ff2:	9301      	str	r3, [sp, #4]
 8008ff4:	f000 f994 	bl	8009320 <_svfiprintf_r>
 8008ff8:	1c43      	adds	r3, r0, #1
 8008ffa:	bfbc      	itt	lt
 8008ffc:	238b      	movlt	r3, #139	@ 0x8b
 8008ffe:	602b      	strlt	r3, [r5, #0]
 8009000:	2c00      	cmp	r4, #0
 8009002:	d0da      	beq.n	8008fba <sniprintf+0x16>
 8009004:	9b02      	ldr	r3, [sp, #8]
 8009006:	2200      	movs	r2, #0
 8009008:	701a      	strb	r2, [r3, #0]
 800900a:	e7d6      	b.n	8008fba <sniprintf+0x16>
 800900c:	2000000c 	.word	0x2000000c

08009010 <memset>:
 8009010:	4402      	add	r2, r0
 8009012:	4603      	mov	r3, r0
 8009014:	4293      	cmp	r3, r2
 8009016:	d100      	bne.n	800901a <memset+0xa>
 8009018:	4770      	bx	lr
 800901a:	f803 1b01 	strb.w	r1, [r3], #1
 800901e:	e7f9      	b.n	8009014 <memset+0x4>

08009020 <__errno>:
 8009020:	4b01      	ldr	r3, [pc, #4]	@ (8009028 <__errno+0x8>)
 8009022:	6818      	ldr	r0, [r3, #0]
 8009024:	4770      	bx	lr
 8009026:	bf00      	nop
 8009028:	2000000c 	.word	0x2000000c

0800902c <__libc_init_array>:
 800902c:	b570      	push	{r4, r5, r6, lr}
 800902e:	4d0d      	ldr	r5, [pc, #52]	@ (8009064 <__libc_init_array+0x38>)
 8009030:	4c0d      	ldr	r4, [pc, #52]	@ (8009068 <__libc_init_array+0x3c>)
 8009032:	1b64      	subs	r4, r4, r5
 8009034:	10a4      	asrs	r4, r4, #2
 8009036:	2600      	movs	r6, #0
 8009038:	42a6      	cmp	r6, r4
 800903a:	d109      	bne.n	8009050 <__libc_init_array+0x24>
 800903c:	4d0b      	ldr	r5, [pc, #44]	@ (800906c <__libc_init_array+0x40>)
 800903e:	4c0c      	ldr	r4, [pc, #48]	@ (8009070 <__libc_init_array+0x44>)
 8009040:	f000 fc64 	bl	800990c <_init>
 8009044:	1b64      	subs	r4, r4, r5
 8009046:	10a4      	asrs	r4, r4, #2
 8009048:	2600      	movs	r6, #0
 800904a:	42a6      	cmp	r6, r4
 800904c:	d105      	bne.n	800905a <__libc_init_array+0x2e>
 800904e:	bd70      	pop	{r4, r5, r6, pc}
 8009050:	f855 3b04 	ldr.w	r3, [r5], #4
 8009054:	4798      	blx	r3
 8009056:	3601      	adds	r6, #1
 8009058:	e7ee      	b.n	8009038 <__libc_init_array+0xc>
 800905a:	f855 3b04 	ldr.w	r3, [r5], #4
 800905e:	4798      	blx	r3
 8009060:	3601      	adds	r6, #1
 8009062:	e7f2      	b.n	800904a <__libc_init_array+0x1e>
 8009064:	08009c10 	.word	0x08009c10
 8009068:	08009c10 	.word	0x08009c10
 800906c:	08009c10 	.word	0x08009c10
 8009070:	08009c14 	.word	0x08009c14

08009074 <__retarget_lock_acquire_recursive>:
 8009074:	4770      	bx	lr

08009076 <__retarget_lock_release_recursive>:
 8009076:	4770      	bx	lr

08009078 <_free_r>:
 8009078:	b538      	push	{r3, r4, r5, lr}
 800907a:	4605      	mov	r5, r0
 800907c:	2900      	cmp	r1, #0
 800907e:	d041      	beq.n	8009104 <_free_r+0x8c>
 8009080:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009084:	1f0c      	subs	r4, r1, #4
 8009086:	2b00      	cmp	r3, #0
 8009088:	bfb8      	it	lt
 800908a:	18e4      	addlt	r4, r4, r3
 800908c:	f000 f8e0 	bl	8009250 <__malloc_lock>
 8009090:	4a1d      	ldr	r2, [pc, #116]	@ (8009108 <_free_r+0x90>)
 8009092:	6813      	ldr	r3, [r2, #0]
 8009094:	b933      	cbnz	r3, 80090a4 <_free_r+0x2c>
 8009096:	6063      	str	r3, [r4, #4]
 8009098:	6014      	str	r4, [r2, #0]
 800909a:	4628      	mov	r0, r5
 800909c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090a0:	f000 b8dc 	b.w	800925c <__malloc_unlock>
 80090a4:	42a3      	cmp	r3, r4
 80090a6:	d908      	bls.n	80090ba <_free_r+0x42>
 80090a8:	6820      	ldr	r0, [r4, #0]
 80090aa:	1821      	adds	r1, r4, r0
 80090ac:	428b      	cmp	r3, r1
 80090ae:	bf01      	itttt	eq
 80090b0:	6819      	ldreq	r1, [r3, #0]
 80090b2:	685b      	ldreq	r3, [r3, #4]
 80090b4:	1809      	addeq	r1, r1, r0
 80090b6:	6021      	streq	r1, [r4, #0]
 80090b8:	e7ed      	b.n	8009096 <_free_r+0x1e>
 80090ba:	461a      	mov	r2, r3
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	b10b      	cbz	r3, 80090c4 <_free_r+0x4c>
 80090c0:	42a3      	cmp	r3, r4
 80090c2:	d9fa      	bls.n	80090ba <_free_r+0x42>
 80090c4:	6811      	ldr	r1, [r2, #0]
 80090c6:	1850      	adds	r0, r2, r1
 80090c8:	42a0      	cmp	r0, r4
 80090ca:	d10b      	bne.n	80090e4 <_free_r+0x6c>
 80090cc:	6820      	ldr	r0, [r4, #0]
 80090ce:	4401      	add	r1, r0
 80090d0:	1850      	adds	r0, r2, r1
 80090d2:	4283      	cmp	r3, r0
 80090d4:	6011      	str	r1, [r2, #0]
 80090d6:	d1e0      	bne.n	800909a <_free_r+0x22>
 80090d8:	6818      	ldr	r0, [r3, #0]
 80090da:	685b      	ldr	r3, [r3, #4]
 80090dc:	6053      	str	r3, [r2, #4]
 80090de:	4408      	add	r0, r1
 80090e0:	6010      	str	r0, [r2, #0]
 80090e2:	e7da      	b.n	800909a <_free_r+0x22>
 80090e4:	d902      	bls.n	80090ec <_free_r+0x74>
 80090e6:	230c      	movs	r3, #12
 80090e8:	602b      	str	r3, [r5, #0]
 80090ea:	e7d6      	b.n	800909a <_free_r+0x22>
 80090ec:	6820      	ldr	r0, [r4, #0]
 80090ee:	1821      	adds	r1, r4, r0
 80090f0:	428b      	cmp	r3, r1
 80090f2:	bf04      	itt	eq
 80090f4:	6819      	ldreq	r1, [r3, #0]
 80090f6:	685b      	ldreq	r3, [r3, #4]
 80090f8:	6063      	str	r3, [r4, #4]
 80090fa:	bf04      	itt	eq
 80090fc:	1809      	addeq	r1, r1, r0
 80090fe:	6021      	streq	r1, [r4, #0]
 8009100:	6054      	str	r4, [r2, #4]
 8009102:	e7ca      	b.n	800909a <_free_r+0x22>
 8009104:	bd38      	pop	{r3, r4, r5, pc}
 8009106:	bf00      	nop
 8009108:	20000840 	.word	0x20000840

0800910c <sbrk_aligned>:
 800910c:	b570      	push	{r4, r5, r6, lr}
 800910e:	4e0f      	ldr	r6, [pc, #60]	@ (800914c <sbrk_aligned+0x40>)
 8009110:	460c      	mov	r4, r1
 8009112:	6831      	ldr	r1, [r6, #0]
 8009114:	4605      	mov	r5, r0
 8009116:	b911      	cbnz	r1, 800911e <sbrk_aligned+0x12>
 8009118:	f000 fba4 	bl	8009864 <_sbrk_r>
 800911c:	6030      	str	r0, [r6, #0]
 800911e:	4621      	mov	r1, r4
 8009120:	4628      	mov	r0, r5
 8009122:	f000 fb9f 	bl	8009864 <_sbrk_r>
 8009126:	1c43      	adds	r3, r0, #1
 8009128:	d103      	bne.n	8009132 <sbrk_aligned+0x26>
 800912a:	f04f 34ff 	mov.w	r4, #4294967295
 800912e:	4620      	mov	r0, r4
 8009130:	bd70      	pop	{r4, r5, r6, pc}
 8009132:	1cc4      	adds	r4, r0, #3
 8009134:	f024 0403 	bic.w	r4, r4, #3
 8009138:	42a0      	cmp	r0, r4
 800913a:	d0f8      	beq.n	800912e <sbrk_aligned+0x22>
 800913c:	1a21      	subs	r1, r4, r0
 800913e:	4628      	mov	r0, r5
 8009140:	f000 fb90 	bl	8009864 <_sbrk_r>
 8009144:	3001      	adds	r0, #1
 8009146:	d1f2      	bne.n	800912e <sbrk_aligned+0x22>
 8009148:	e7ef      	b.n	800912a <sbrk_aligned+0x1e>
 800914a:	bf00      	nop
 800914c:	2000083c 	.word	0x2000083c

08009150 <_malloc_r>:
 8009150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009154:	1ccd      	adds	r5, r1, #3
 8009156:	f025 0503 	bic.w	r5, r5, #3
 800915a:	3508      	adds	r5, #8
 800915c:	2d0c      	cmp	r5, #12
 800915e:	bf38      	it	cc
 8009160:	250c      	movcc	r5, #12
 8009162:	2d00      	cmp	r5, #0
 8009164:	4606      	mov	r6, r0
 8009166:	db01      	blt.n	800916c <_malloc_r+0x1c>
 8009168:	42a9      	cmp	r1, r5
 800916a:	d904      	bls.n	8009176 <_malloc_r+0x26>
 800916c:	230c      	movs	r3, #12
 800916e:	6033      	str	r3, [r6, #0]
 8009170:	2000      	movs	r0, #0
 8009172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009176:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800924c <_malloc_r+0xfc>
 800917a:	f000 f869 	bl	8009250 <__malloc_lock>
 800917e:	f8d8 3000 	ldr.w	r3, [r8]
 8009182:	461c      	mov	r4, r3
 8009184:	bb44      	cbnz	r4, 80091d8 <_malloc_r+0x88>
 8009186:	4629      	mov	r1, r5
 8009188:	4630      	mov	r0, r6
 800918a:	f7ff ffbf 	bl	800910c <sbrk_aligned>
 800918e:	1c43      	adds	r3, r0, #1
 8009190:	4604      	mov	r4, r0
 8009192:	d158      	bne.n	8009246 <_malloc_r+0xf6>
 8009194:	f8d8 4000 	ldr.w	r4, [r8]
 8009198:	4627      	mov	r7, r4
 800919a:	2f00      	cmp	r7, #0
 800919c:	d143      	bne.n	8009226 <_malloc_r+0xd6>
 800919e:	2c00      	cmp	r4, #0
 80091a0:	d04b      	beq.n	800923a <_malloc_r+0xea>
 80091a2:	6823      	ldr	r3, [r4, #0]
 80091a4:	4639      	mov	r1, r7
 80091a6:	4630      	mov	r0, r6
 80091a8:	eb04 0903 	add.w	r9, r4, r3
 80091ac:	f000 fb5a 	bl	8009864 <_sbrk_r>
 80091b0:	4581      	cmp	r9, r0
 80091b2:	d142      	bne.n	800923a <_malloc_r+0xea>
 80091b4:	6821      	ldr	r1, [r4, #0]
 80091b6:	1a6d      	subs	r5, r5, r1
 80091b8:	4629      	mov	r1, r5
 80091ba:	4630      	mov	r0, r6
 80091bc:	f7ff ffa6 	bl	800910c <sbrk_aligned>
 80091c0:	3001      	adds	r0, #1
 80091c2:	d03a      	beq.n	800923a <_malloc_r+0xea>
 80091c4:	6823      	ldr	r3, [r4, #0]
 80091c6:	442b      	add	r3, r5
 80091c8:	6023      	str	r3, [r4, #0]
 80091ca:	f8d8 3000 	ldr.w	r3, [r8]
 80091ce:	685a      	ldr	r2, [r3, #4]
 80091d0:	bb62      	cbnz	r2, 800922c <_malloc_r+0xdc>
 80091d2:	f8c8 7000 	str.w	r7, [r8]
 80091d6:	e00f      	b.n	80091f8 <_malloc_r+0xa8>
 80091d8:	6822      	ldr	r2, [r4, #0]
 80091da:	1b52      	subs	r2, r2, r5
 80091dc:	d420      	bmi.n	8009220 <_malloc_r+0xd0>
 80091de:	2a0b      	cmp	r2, #11
 80091e0:	d917      	bls.n	8009212 <_malloc_r+0xc2>
 80091e2:	1961      	adds	r1, r4, r5
 80091e4:	42a3      	cmp	r3, r4
 80091e6:	6025      	str	r5, [r4, #0]
 80091e8:	bf18      	it	ne
 80091ea:	6059      	strne	r1, [r3, #4]
 80091ec:	6863      	ldr	r3, [r4, #4]
 80091ee:	bf08      	it	eq
 80091f0:	f8c8 1000 	streq.w	r1, [r8]
 80091f4:	5162      	str	r2, [r4, r5]
 80091f6:	604b      	str	r3, [r1, #4]
 80091f8:	4630      	mov	r0, r6
 80091fa:	f000 f82f 	bl	800925c <__malloc_unlock>
 80091fe:	f104 000b 	add.w	r0, r4, #11
 8009202:	1d23      	adds	r3, r4, #4
 8009204:	f020 0007 	bic.w	r0, r0, #7
 8009208:	1ac2      	subs	r2, r0, r3
 800920a:	bf1c      	itt	ne
 800920c:	1a1b      	subne	r3, r3, r0
 800920e:	50a3      	strne	r3, [r4, r2]
 8009210:	e7af      	b.n	8009172 <_malloc_r+0x22>
 8009212:	6862      	ldr	r2, [r4, #4]
 8009214:	42a3      	cmp	r3, r4
 8009216:	bf0c      	ite	eq
 8009218:	f8c8 2000 	streq.w	r2, [r8]
 800921c:	605a      	strne	r2, [r3, #4]
 800921e:	e7eb      	b.n	80091f8 <_malloc_r+0xa8>
 8009220:	4623      	mov	r3, r4
 8009222:	6864      	ldr	r4, [r4, #4]
 8009224:	e7ae      	b.n	8009184 <_malloc_r+0x34>
 8009226:	463c      	mov	r4, r7
 8009228:	687f      	ldr	r7, [r7, #4]
 800922a:	e7b6      	b.n	800919a <_malloc_r+0x4a>
 800922c:	461a      	mov	r2, r3
 800922e:	685b      	ldr	r3, [r3, #4]
 8009230:	42a3      	cmp	r3, r4
 8009232:	d1fb      	bne.n	800922c <_malloc_r+0xdc>
 8009234:	2300      	movs	r3, #0
 8009236:	6053      	str	r3, [r2, #4]
 8009238:	e7de      	b.n	80091f8 <_malloc_r+0xa8>
 800923a:	230c      	movs	r3, #12
 800923c:	6033      	str	r3, [r6, #0]
 800923e:	4630      	mov	r0, r6
 8009240:	f000 f80c 	bl	800925c <__malloc_unlock>
 8009244:	e794      	b.n	8009170 <_malloc_r+0x20>
 8009246:	6005      	str	r5, [r0, #0]
 8009248:	e7d6      	b.n	80091f8 <_malloc_r+0xa8>
 800924a:	bf00      	nop
 800924c:	20000840 	.word	0x20000840

08009250 <__malloc_lock>:
 8009250:	4801      	ldr	r0, [pc, #4]	@ (8009258 <__malloc_lock+0x8>)
 8009252:	f7ff bf0f 	b.w	8009074 <__retarget_lock_acquire_recursive>
 8009256:	bf00      	nop
 8009258:	20000838 	.word	0x20000838

0800925c <__malloc_unlock>:
 800925c:	4801      	ldr	r0, [pc, #4]	@ (8009264 <__malloc_unlock+0x8>)
 800925e:	f7ff bf0a 	b.w	8009076 <__retarget_lock_release_recursive>
 8009262:	bf00      	nop
 8009264:	20000838 	.word	0x20000838

08009268 <__ssputs_r>:
 8009268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800926c:	688e      	ldr	r6, [r1, #8]
 800926e:	461f      	mov	r7, r3
 8009270:	42be      	cmp	r6, r7
 8009272:	680b      	ldr	r3, [r1, #0]
 8009274:	4682      	mov	sl, r0
 8009276:	460c      	mov	r4, r1
 8009278:	4690      	mov	r8, r2
 800927a:	d82d      	bhi.n	80092d8 <__ssputs_r+0x70>
 800927c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009280:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009284:	d026      	beq.n	80092d4 <__ssputs_r+0x6c>
 8009286:	6965      	ldr	r5, [r4, #20]
 8009288:	6909      	ldr	r1, [r1, #16]
 800928a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800928e:	eba3 0901 	sub.w	r9, r3, r1
 8009292:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009296:	1c7b      	adds	r3, r7, #1
 8009298:	444b      	add	r3, r9
 800929a:	106d      	asrs	r5, r5, #1
 800929c:	429d      	cmp	r5, r3
 800929e:	bf38      	it	cc
 80092a0:	461d      	movcc	r5, r3
 80092a2:	0553      	lsls	r3, r2, #21
 80092a4:	d527      	bpl.n	80092f6 <__ssputs_r+0x8e>
 80092a6:	4629      	mov	r1, r5
 80092a8:	f7ff ff52 	bl	8009150 <_malloc_r>
 80092ac:	4606      	mov	r6, r0
 80092ae:	b360      	cbz	r0, 800930a <__ssputs_r+0xa2>
 80092b0:	6921      	ldr	r1, [r4, #16]
 80092b2:	464a      	mov	r2, r9
 80092b4:	f000 fae6 	bl	8009884 <memcpy>
 80092b8:	89a3      	ldrh	r3, [r4, #12]
 80092ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80092be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092c2:	81a3      	strh	r3, [r4, #12]
 80092c4:	6126      	str	r6, [r4, #16]
 80092c6:	6165      	str	r5, [r4, #20]
 80092c8:	444e      	add	r6, r9
 80092ca:	eba5 0509 	sub.w	r5, r5, r9
 80092ce:	6026      	str	r6, [r4, #0]
 80092d0:	60a5      	str	r5, [r4, #8]
 80092d2:	463e      	mov	r6, r7
 80092d4:	42be      	cmp	r6, r7
 80092d6:	d900      	bls.n	80092da <__ssputs_r+0x72>
 80092d8:	463e      	mov	r6, r7
 80092da:	6820      	ldr	r0, [r4, #0]
 80092dc:	4632      	mov	r2, r6
 80092de:	4641      	mov	r1, r8
 80092e0:	f000 faa6 	bl	8009830 <memmove>
 80092e4:	68a3      	ldr	r3, [r4, #8]
 80092e6:	1b9b      	subs	r3, r3, r6
 80092e8:	60a3      	str	r3, [r4, #8]
 80092ea:	6823      	ldr	r3, [r4, #0]
 80092ec:	4433      	add	r3, r6
 80092ee:	6023      	str	r3, [r4, #0]
 80092f0:	2000      	movs	r0, #0
 80092f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092f6:	462a      	mov	r2, r5
 80092f8:	f000 fad2 	bl	80098a0 <_realloc_r>
 80092fc:	4606      	mov	r6, r0
 80092fe:	2800      	cmp	r0, #0
 8009300:	d1e0      	bne.n	80092c4 <__ssputs_r+0x5c>
 8009302:	6921      	ldr	r1, [r4, #16]
 8009304:	4650      	mov	r0, sl
 8009306:	f7ff feb7 	bl	8009078 <_free_r>
 800930a:	230c      	movs	r3, #12
 800930c:	f8ca 3000 	str.w	r3, [sl]
 8009310:	89a3      	ldrh	r3, [r4, #12]
 8009312:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009316:	81a3      	strh	r3, [r4, #12]
 8009318:	f04f 30ff 	mov.w	r0, #4294967295
 800931c:	e7e9      	b.n	80092f2 <__ssputs_r+0x8a>
	...

08009320 <_svfiprintf_r>:
 8009320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009324:	4698      	mov	r8, r3
 8009326:	898b      	ldrh	r3, [r1, #12]
 8009328:	061b      	lsls	r3, r3, #24
 800932a:	b09d      	sub	sp, #116	@ 0x74
 800932c:	4607      	mov	r7, r0
 800932e:	460d      	mov	r5, r1
 8009330:	4614      	mov	r4, r2
 8009332:	d510      	bpl.n	8009356 <_svfiprintf_r+0x36>
 8009334:	690b      	ldr	r3, [r1, #16]
 8009336:	b973      	cbnz	r3, 8009356 <_svfiprintf_r+0x36>
 8009338:	2140      	movs	r1, #64	@ 0x40
 800933a:	f7ff ff09 	bl	8009150 <_malloc_r>
 800933e:	6028      	str	r0, [r5, #0]
 8009340:	6128      	str	r0, [r5, #16]
 8009342:	b930      	cbnz	r0, 8009352 <_svfiprintf_r+0x32>
 8009344:	230c      	movs	r3, #12
 8009346:	603b      	str	r3, [r7, #0]
 8009348:	f04f 30ff 	mov.w	r0, #4294967295
 800934c:	b01d      	add	sp, #116	@ 0x74
 800934e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009352:	2340      	movs	r3, #64	@ 0x40
 8009354:	616b      	str	r3, [r5, #20]
 8009356:	2300      	movs	r3, #0
 8009358:	9309      	str	r3, [sp, #36]	@ 0x24
 800935a:	2320      	movs	r3, #32
 800935c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009360:	f8cd 800c 	str.w	r8, [sp, #12]
 8009364:	2330      	movs	r3, #48	@ 0x30
 8009366:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009504 <_svfiprintf_r+0x1e4>
 800936a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800936e:	f04f 0901 	mov.w	r9, #1
 8009372:	4623      	mov	r3, r4
 8009374:	469a      	mov	sl, r3
 8009376:	f813 2b01 	ldrb.w	r2, [r3], #1
 800937a:	b10a      	cbz	r2, 8009380 <_svfiprintf_r+0x60>
 800937c:	2a25      	cmp	r2, #37	@ 0x25
 800937e:	d1f9      	bne.n	8009374 <_svfiprintf_r+0x54>
 8009380:	ebba 0b04 	subs.w	fp, sl, r4
 8009384:	d00b      	beq.n	800939e <_svfiprintf_r+0x7e>
 8009386:	465b      	mov	r3, fp
 8009388:	4622      	mov	r2, r4
 800938a:	4629      	mov	r1, r5
 800938c:	4638      	mov	r0, r7
 800938e:	f7ff ff6b 	bl	8009268 <__ssputs_r>
 8009392:	3001      	adds	r0, #1
 8009394:	f000 80a7 	beq.w	80094e6 <_svfiprintf_r+0x1c6>
 8009398:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800939a:	445a      	add	r2, fp
 800939c:	9209      	str	r2, [sp, #36]	@ 0x24
 800939e:	f89a 3000 	ldrb.w	r3, [sl]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	f000 809f 	beq.w	80094e6 <_svfiprintf_r+0x1c6>
 80093a8:	2300      	movs	r3, #0
 80093aa:	f04f 32ff 	mov.w	r2, #4294967295
 80093ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093b2:	f10a 0a01 	add.w	sl, sl, #1
 80093b6:	9304      	str	r3, [sp, #16]
 80093b8:	9307      	str	r3, [sp, #28]
 80093ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093be:	931a      	str	r3, [sp, #104]	@ 0x68
 80093c0:	4654      	mov	r4, sl
 80093c2:	2205      	movs	r2, #5
 80093c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093c8:	484e      	ldr	r0, [pc, #312]	@ (8009504 <_svfiprintf_r+0x1e4>)
 80093ca:	f7f6 ff39 	bl	8000240 <memchr>
 80093ce:	9a04      	ldr	r2, [sp, #16]
 80093d0:	b9d8      	cbnz	r0, 800940a <_svfiprintf_r+0xea>
 80093d2:	06d0      	lsls	r0, r2, #27
 80093d4:	bf44      	itt	mi
 80093d6:	2320      	movmi	r3, #32
 80093d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093dc:	0711      	lsls	r1, r2, #28
 80093de:	bf44      	itt	mi
 80093e0:	232b      	movmi	r3, #43	@ 0x2b
 80093e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093e6:	f89a 3000 	ldrb.w	r3, [sl]
 80093ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80093ec:	d015      	beq.n	800941a <_svfiprintf_r+0xfa>
 80093ee:	9a07      	ldr	r2, [sp, #28]
 80093f0:	4654      	mov	r4, sl
 80093f2:	2000      	movs	r0, #0
 80093f4:	f04f 0c0a 	mov.w	ip, #10
 80093f8:	4621      	mov	r1, r4
 80093fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093fe:	3b30      	subs	r3, #48	@ 0x30
 8009400:	2b09      	cmp	r3, #9
 8009402:	d94b      	bls.n	800949c <_svfiprintf_r+0x17c>
 8009404:	b1b0      	cbz	r0, 8009434 <_svfiprintf_r+0x114>
 8009406:	9207      	str	r2, [sp, #28]
 8009408:	e014      	b.n	8009434 <_svfiprintf_r+0x114>
 800940a:	eba0 0308 	sub.w	r3, r0, r8
 800940e:	fa09 f303 	lsl.w	r3, r9, r3
 8009412:	4313      	orrs	r3, r2
 8009414:	9304      	str	r3, [sp, #16]
 8009416:	46a2      	mov	sl, r4
 8009418:	e7d2      	b.n	80093c0 <_svfiprintf_r+0xa0>
 800941a:	9b03      	ldr	r3, [sp, #12]
 800941c:	1d19      	adds	r1, r3, #4
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	9103      	str	r1, [sp, #12]
 8009422:	2b00      	cmp	r3, #0
 8009424:	bfbb      	ittet	lt
 8009426:	425b      	neglt	r3, r3
 8009428:	f042 0202 	orrlt.w	r2, r2, #2
 800942c:	9307      	strge	r3, [sp, #28]
 800942e:	9307      	strlt	r3, [sp, #28]
 8009430:	bfb8      	it	lt
 8009432:	9204      	strlt	r2, [sp, #16]
 8009434:	7823      	ldrb	r3, [r4, #0]
 8009436:	2b2e      	cmp	r3, #46	@ 0x2e
 8009438:	d10a      	bne.n	8009450 <_svfiprintf_r+0x130>
 800943a:	7863      	ldrb	r3, [r4, #1]
 800943c:	2b2a      	cmp	r3, #42	@ 0x2a
 800943e:	d132      	bne.n	80094a6 <_svfiprintf_r+0x186>
 8009440:	9b03      	ldr	r3, [sp, #12]
 8009442:	1d1a      	adds	r2, r3, #4
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	9203      	str	r2, [sp, #12]
 8009448:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800944c:	3402      	adds	r4, #2
 800944e:	9305      	str	r3, [sp, #20]
 8009450:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009514 <_svfiprintf_r+0x1f4>
 8009454:	7821      	ldrb	r1, [r4, #0]
 8009456:	2203      	movs	r2, #3
 8009458:	4650      	mov	r0, sl
 800945a:	f7f6 fef1 	bl	8000240 <memchr>
 800945e:	b138      	cbz	r0, 8009470 <_svfiprintf_r+0x150>
 8009460:	9b04      	ldr	r3, [sp, #16]
 8009462:	eba0 000a 	sub.w	r0, r0, sl
 8009466:	2240      	movs	r2, #64	@ 0x40
 8009468:	4082      	lsls	r2, r0
 800946a:	4313      	orrs	r3, r2
 800946c:	3401      	adds	r4, #1
 800946e:	9304      	str	r3, [sp, #16]
 8009470:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009474:	4824      	ldr	r0, [pc, #144]	@ (8009508 <_svfiprintf_r+0x1e8>)
 8009476:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800947a:	2206      	movs	r2, #6
 800947c:	f7f6 fee0 	bl	8000240 <memchr>
 8009480:	2800      	cmp	r0, #0
 8009482:	d036      	beq.n	80094f2 <_svfiprintf_r+0x1d2>
 8009484:	4b21      	ldr	r3, [pc, #132]	@ (800950c <_svfiprintf_r+0x1ec>)
 8009486:	bb1b      	cbnz	r3, 80094d0 <_svfiprintf_r+0x1b0>
 8009488:	9b03      	ldr	r3, [sp, #12]
 800948a:	3307      	adds	r3, #7
 800948c:	f023 0307 	bic.w	r3, r3, #7
 8009490:	3308      	adds	r3, #8
 8009492:	9303      	str	r3, [sp, #12]
 8009494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009496:	4433      	add	r3, r6
 8009498:	9309      	str	r3, [sp, #36]	@ 0x24
 800949a:	e76a      	b.n	8009372 <_svfiprintf_r+0x52>
 800949c:	fb0c 3202 	mla	r2, ip, r2, r3
 80094a0:	460c      	mov	r4, r1
 80094a2:	2001      	movs	r0, #1
 80094a4:	e7a8      	b.n	80093f8 <_svfiprintf_r+0xd8>
 80094a6:	2300      	movs	r3, #0
 80094a8:	3401      	adds	r4, #1
 80094aa:	9305      	str	r3, [sp, #20]
 80094ac:	4619      	mov	r1, r3
 80094ae:	f04f 0c0a 	mov.w	ip, #10
 80094b2:	4620      	mov	r0, r4
 80094b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094b8:	3a30      	subs	r2, #48	@ 0x30
 80094ba:	2a09      	cmp	r2, #9
 80094bc:	d903      	bls.n	80094c6 <_svfiprintf_r+0x1a6>
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d0c6      	beq.n	8009450 <_svfiprintf_r+0x130>
 80094c2:	9105      	str	r1, [sp, #20]
 80094c4:	e7c4      	b.n	8009450 <_svfiprintf_r+0x130>
 80094c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80094ca:	4604      	mov	r4, r0
 80094cc:	2301      	movs	r3, #1
 80094ce:	e7f0      	b.n	80094b2 <_svfiprintf_r+0x192>
 80094d0:	ab03      	add	r3, sp, #12
 80094d2:	9300      	str	r3, [sp, #0]
 80094d4:	462a      	mov	r2, r5
 80094d6:	4b0e      	ldr	r3, [pc, #56]	@ (8009510 <_svfiprintf_r+0x1f0>)
 80094d8:	a904      	add	r1, sp, #16
 80094da:	4638      	mov	r0, r7
 80094dc:	f3af 8000 	nop.w
 80094e0:	1c42      	adds	r2, r0, #1
 80094e2:	4606      	mov	r6, r0
 80094e4:	d1d6      	bne.n	8009494 <_svfiprintf_r+0x174>
 80094e6:	89ab      	ldrh	r3, [r5, #12]
 80094e8:	065b      	lsls	r3, r3, #25
 80094ea:	f53f af2d 	bmi.w	8009348 <_svfiprintf_r+0x28>
 80094ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80094f0:	e72c      	b.n	800934c <_svfiprintf_r+0x2c>
 80094f2:	ab03      	add	r3, sp, #12
 80094f4:	9300      	str	r3, [sp, #0]
 80094f6:	462a      	mov	r2, r5
 80094f8:	4b05      	ldr	r3, [pc, #20]	@ (8009510 <_svfiprintf_r+0x1f0>)
 80094fa:	a904      	add	r1, sp, #16
 80094fc:	4638      	mov	r0, r7
 80094fe:	f000 f879 	bl	80095f4 <_printf_i>
 8009502:	e7ed      	b.n	80094e0 <_svfiprintf_r+0x1c0>
 8009504:	08009bd5 	.word	0x08009bd5
 8009508:	08009bdf 	.word	0x08009bdf
 800950c:	00000000 	.word	0x00000000
 8009510:	08009269 	.word	0x08009269
 8009514:	08009bdb 	.word	0x08009bdb

08009518 <_printf_common>:
 8009518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800951c:	4616      	mov	r6, r2
 800951e:	4698      	mov	r8, r3
 8009520:	688a      	ldr	r2, [r1, #8]
 8009522:	690b      	ldr	r3, [r1, #16]
 8009524:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009528:	4293      	cmp	r3, r2
 800952a:	bfb8      	it	lt
 800952c:	4613      	movlt	r3, r2
 800952e:	6033      	str	r3, [r6, #0]
 8009530:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009534:	4607      	mov	r7, r0
 8009536:	460c      	mov	r4, r1
 8009538:	b10a      	cbz	r2, 800953e <_printf_common+0x26>
 800953a:	3301      	adds	r3, #1
 800953c:	6033      	str	r3, [r6, #0]
 800953e:	6823      	ldr	r3, [r4, #0]
 8009540:	0699      	lsls	r1, r3, #26
 8009542:	bf42      	ittt	mi
 8009544:	6833      	ldrmi	r3, [r6, #0]
 8009546:	3302      	addmi	r3, #2
 8009548:	6033      	strmi	r3, [r6, #0]
 800954a:	6825      	ldr	r5, [r4, #0]
 800954c:	f015 0506 	ands.w	r5, r5, #6
 8009550:	d106      	bne.n	8009560 <_printf_common+0x48>
 8009552:	f104 0a19 	add.w	sl, r4, #25
 8009556:	68e3      	ldr	r3, [r4, #12]
 8009558:	6832      	ldr	r2, [r6, #0]
 800955a:	1a9b      	subs	r3, r3, r2
 800955c:	42ab      	cmp	r3, r5
 800955e:	dc26      	bgt.n	80095ae <_printf_common+0x96>
 8009560:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009564:	6822      	ldr	r2, [r4, #0]
 8009566:	3b00      	subs	r3, #0
 8009568:	bf18      	it	ne
 800956a:	2301      	movne	r3, #1
 800956c:	0692      	lsls	r2, r2, #26
 800956e:	d42b      	bmi.n	80095c8 <_printf_common+0xb0>
 8009570:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009574:	4641      	mov	r1, r8
 8009576:	4638      	mov	r0, r7
 8009578:	47c8      	blx	r9
 800957a:	3001      	adds	r0, #1
 800957c:	d01e      	beq.n	80095bc <_printf_common+0xa4>
 800957e:	6823      	ldr	r3, [r4, #0]
 8009580:	6922      	ldr	r2, [r4, #16]
 8009582:	f003 0306 	and.w	r3, r3, #6
 8009586:	2b04      	cmp	r3, #4
 8009588:	bf02      	ittt	eq
 800958a:	68e5      	ldreq	r5, [r4, #12]
 800958c:	6833      	ldreq	r3, [r6, #0]
 800958e:	1aed      	subeq	r5, r5, r3
 8009590:	68a3      	ldr	r3, [r4, #8]
 8009592:	bf0c      	ite	eq
 8009594:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009598:	2500      	movne	r5, #0
 800959a:	4293      	cmp	r3, r2
 800959c:	bfc4      	itt	gt
 800959e:	1a9b      	subgt	r3, r3, r2
 80095a0:	18ed      	addgt	r5, r5, r3
 80095a2:	2600      	movs	r6, #0
 80095a4:	341a      	adds	r4, #26
 80095a6:	42b5      	cmp	r5, r6
 80095a8:	d11a      	bne.n	80095e0 <_printf_common+0xc8>
 80095aa:	2000      	movs	r0, #0
 80095ac:	e008      	b.n	80095c0 <_printf_common+0xa8>
 80095ae:	2301      	movs	r3, #1
 80095b0:	4652      	mov	r2, sl
 80095b2:	4641      	mov	r1, r8
 80095b4:	4638      	mov	r0, r7
 80095b6:	47c8      	blx	r9
 80095b8:	3001      	adds	r0, #1
 80095ba:	d103      	bne.n	80095c4 <_printf_common+0xac>
 80095bc:	f04f 30ff 	mov.w	r0, #4294967295
 80095c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095c4:	3501      	adds	r5, #1
 80095c6:	e7c6      	b.n	8009556 <_printf_common+0x3e>
 80095c8:	18e1      	adds	r1, r4, r3
 80095ca:	1c5a      	adds	r2, r3, #1
 80095cc:	2030      	movs	r0, #48	@ 0x30
 80095ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80095d2:	4422      	add	r2, r4
 80095d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80095d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80095dc:	3302      	adds	r3, #2
 80095de:	e7c7      	b.n	8009570 <_printf_common+0x58>
 80095e0:	2301      	movs	r3, #1
 80095e2:	4622      	mov	r2, r4
 80095e4:	4641      	mov	r1, r8
 80095e6:	4638      	mov	r0, r7
 80095e8:	47c8      	blx	r9
 80095ea:	3001      	adds	r0, #1
 80095ec:	d0e6      	beq.n	80095bc <_printf_common+0xa4>
 80095ee:	3601      	adds	r6, #1
 80095f0:	e7d9      	b.n	80095a6 <_printf_common+0x8e>
	...

080095f4 <_printf_i>:
 80095f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095f8:	7e0f      	ldrb	r7, [r1, #24]
 80095fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80095fc:	2f78      	cmp	r7, #120	@ 0x78
 80095fe:	4691      	mov	r9, r2
 8009600:	4680      	mov	r8, r0
 8009602:	460c      	mov	r4, r1
 8009604:	469a      	mov	sl, r3
 8009606:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800960a:	d807      	bhi.n	800961c <_printf_i+0x28>
 800960c:	2f62      	cmp	r7, #98	@ 0x62
 800960e:	d80a      	bhi.n	8009626 <_printf_i+0x32>
 8009610:	2f00      	cmp	r7, #0
 8009612:	f000 80d1 	beq.w	80097b8 <_printf_i+0x1c4>
 8009616:	2f58      	cmp	r7, #88	@ 0x58
 8009618:	f000 80b8 	beq.w	800978c <_printf_i+0x198>
 800961c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009620:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009624:	e03a      	b.n	800969c <_printf_i+0xa8>
 8009626:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800962a:	2b15      	cmp	r3, #21
 800962c:	d8f6      	bhi.n	800961c <_printf_i+0x28>
 800962e:	a101      	add	r1, pc, #4	@ (adr r1, 8009634 <_printf_i+0x40>)
 8009630:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009634:	0800968d 	.word	0x0800968d
 8009638:	080096a1 	.word	0x080096a1
 800963c:	0800961d 	.word	0x0800961d
 8009640:	0800961d 	.word	0x0800961d
 8009644:	0800961d 	.word	0x0800961d
 8009648:	0800961d 	.word	0x0800961d
 800964c:	080096a1 	.word	0x080096a1
 8009650:	0800961d 	.word	0x0800961d
 8009654:	0800961d 	.word	0x0800961d
 8009658:	0800961d 	.word	0x0800961d
 800965c:	0800961d 	.word	0x0800961d
 8009660:	0800979f 	.word	0x0800979f
 8009664:	080096cb 	.word	0x080096cb
 8009668:	08009759 	.word	0x08009759
 800966c:	0800961d 	.word	0x0800961d
 8009670:	0800961d 	.word	0x0800961d
 8009674:	080097c1 	.word	0x080097c1
 8009678:	0800961d 	.word	0x0800961d
 800967c:	080096cb 	.word	0x080096cb
 8009680:	0800961d 	.word	0x0800961d
 8009684:	0800961d 	.word	0x0800961d
 8009688:	08009761 	.word	0x08009761
 800968c:	6833      	ldr	r3, [r6, #0]
 800968e:	1d1a      	adds	r2, r3, #4
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	6032      	str	r2, [r6, #0]
 8009694:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009698:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800969c:	2301      	movs	r3, #1
 800969e:	e09c      	b.n	80097da <_printf_i+0x1e6>
 80096a0:	6833      	ldr	r3, [r6, #0]
 80096a2:	6820      	ldr	r0, [r4, #0]
 80096a4:	1d19      	adds	r1, r3, #4
 80096a6:	6031      	str	r1, [r6, #0]
 80096a8:	0606      	lsls	r6, r0, #24
 80096aa:	d501      	bpl.n	80096b0 <_printf_i+0xbc>
 80096ac:	681d      	ldr	r5, [r3, #0]
 80096ae:	e003      	b.n	80096b8 <_printf_i+0xc4>
 80096b0:	0645      	lsls	r5, r0, #25
 80096b2:	d5fb      	bpl.n	80096ac <_printf_i+0xb8>
 80096b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80096b8:	2d00      	cmp	r5, #0
 80096ba:	da03      	bge.n	80096c4 <_printf_i+0xd0>
 80096bc:	232d      	movs	r3, #45	@ 0x2d
 80096be:	426d      	negs	r5, r5
 80096c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096c4:	4858      	ldr	r0, [pc, #352]	@ (8009828 <_printf_i+0x234>)
 80096c6:	230a      	movs	r3, #10
 80096c8:	e011      	b.n	80096ee <_printf_i+0xfa>
 80096ca:	6821      	ldr	r1, [r4, #0]
 80096cc:	6833      	ldr	r3, [r6, #0]
 80096ce:	0608      	lsls	r0, r1, #24
 80096d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80096d4:	d402      	bmi.n	80096dc <_printf_i+0xe8>
 80096d6:	0649      	lsls	r1, r1, #25
 80096d8:	bf48      	it	mi
 80096da:	b2ad      	uxthmi	r5, r5
 80096dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80096de:	4852      	ldr	r0, [pc, #328]	@ (8009828 <_printf_i+0x234>)
 80096e0:	6033      	str	r3, [r6, #0]
 80096e2:	bf14      	ite	ne
 80096e4:	230a      	movne	r3, #10
 80096e6:	2308      	moveq	r3, #8
 80096e8:	2100      	movs	r1, #0
 80096ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80096ee:	6866      	ldr	r6, [r4, #4]
 80096f0:	60a6      	str	r6, [r4, #8]
 80096f2:	2e00      	cmp	r6, #0
 80096f4:	db05      	blt.n	8009702 <_printf_i+0x10e>
 80096f6:	6821      	ldr	r1, [r4, #0]
 80096f8:	432e      	orrs	r6, r5
 80096fa:	f021 0104 	bic.w	r1, r1, #4
 80096fe:	6021      	str	r1, [r4, #0]
 8009700:	d04b      	beq.n	800979a <_printf_i+0x1a6>
 8009702:	4616      	mov	r6, r2
 8009704:	fbb5 f1f3 	udiv	r1, r5, r3
 8009708:	fb03 5711 	mls	r7, r3, r1, r5
 800970c:	5dc7      	ldrb	r7, [r0, r7]
 800970e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009712:	462f      	mov	r7, r5
 8009714:	42bb      	cmp	r3, r7
 8009716:	460d      	mov	r5, r1
 8009718:	d9f4      	bls.n	8009704 <_printf_i+0x110>
 800971a:	2b08      	cmp	r3, #8
 800971c:	d10b      	bne.n	8009736 <_printf_i+0x142>
 800971e:	6823      	ldr	r3, [r4, #0]
 8009720:	07df      	lsls	r7, r3, #31
 8009722:	d508      	bpl.n	8009736 <_printf_i+0x142>
 8009724:	6923      	ldr	r3, [r4, #16]
 8009726:	6861      	ldr	r1, [r4, #4]
 8009728:	4299      	cmp	r1, r3
 800972a:	bfde      	ittt	le
 800972c:	2330      	movle	r3, #48	@ 0x30
 800972e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009732:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009736:	1b92      	subs	r2, r2, r6
 8009738:	6122      	str	r2, [r4, #16]
 800973a:	f8cd a000 	str.w	sl, [sp]
 800973e:	464b      	mov	r3, r9
 8009740:	aa03      	add	r2, sp, #12
 8009742:	4621      	mov	r1, r4
 8009744:	4640      	mov	r0, r8
 8009746:	f7ff fee7 	bl	8009518 <_printf_common>
 800974a:	3001      	adds	r0, #1
 800974c:	d14a      	bne.n	80097e4 <_printf_i+0x1f0>
 800974e:	f04f 30ff 	mov.w	r0, #4294967295
 8009752:	b004      	add	sp, #16
 8009754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009758:	6823      	ldr	r3, [r4, #0]
 800975a:	f043 0320 	orr.w	r3, r3, #32
 800975e:	6023      	str	r3, [r4, #0]
 8009760:	4832      	ldr	r0, [pc, #200]	@ (800982c <_printf_i+0x238>)
 8009762:	2778      	movs	r7, #120	@ 0x78
 8009764:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009768:	6823      	ldr	r3, [r4, #0]
 800976a:	6831      	ldr	r1, [r6, #0]
 800976c:	061f      	lsls	r7, r3, #24
 800976e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009772:	d402      	bmi.n	800977a <_printf_i+0x186>
 8009774:	065f      	lsls	r7, r3, #25
 8009776:	bf48      	it	mi
 8009778:	b2ad      	uxthmi	r5, r5
 800977a:	6031      	str	r1, [r6, #0]
 800977c:	07d9      	lsls	r1, r3, #31
 800977e:	bf44      	itt	mi
 8009780:	f043 0320 	orrmi.w	r3, r3, #32
 8009784:	6023      	strmi	r3, [r4, #0]
 8009786:	b11d      	cbz	r5, 8009790 <_printf_i+0x19c>
 8009788:	2310      	movs	r3, #16
 800978a:	e7ad      	b.n	80096e8 <_printf_i+0xf4>
 800978c:	4826      	ldr	r0, [pc, #152]	@ (8009828 <_printf_i+0x234>)
 800978e:	e7e9      	b.n	8009764 <_printf_i+0x170>
 8009790:	6823      	ldr	r3, [r4, #0]
 8009792:	f023 0320 	bic.w	r3, r3, #32
 8009796:	6023      	str	r3, [r4, #0]
 8009798:	e7f6      	b.n	8009788 <_printf_i+0x194>
 800979a:	4616      	mov	r6, r2
 800979c:	e7bd      	b.n	800971a <_printf_i+0x126>
 800979e:	6833      	ldr	r3, [r6, #0]
 80097a0:	6825      	ldr	r5, [r4, #0]
 80097a2:	6961      	ldr	r1, [r4, #20]
 80097a4:	1d18      	adds	r0, r3, #4
 80097a6:	6030      	str	r0, [r6, #0]
 80097a8:	062e      	lsls	r6, r5, #24
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	d501      	bpl.n	80097b2 <_printf_i+0x1be>
 80097ae:	6019      	str	r1, [r3, #0]
 80097b0:	e002      	b.n	80097b8 <_printf_i+0x1c4>
 80097b2:	0668      	lsls	r0, r5, #25
 80097b4:	d5fb      	bpl.n	80097ae <_printf_i+0x1ba>
 80097b6:	8019      	strh	r1, [r3, #0]
 80097b8:	2300      	movs	r3, #0
 80097ba:	6123      	str	r3, [r4, #16]
 80097bc:	4616      	mov	r6, r2
 80097be:	e7bc      	b.n	800973a <_printf_i+0x146>
 80097c0:	6833      	ldr	r3, [r6, #0]
 80097c2:	1d1a      	adds	r2, r3, #4
 80097c4:	6032      	str	r2, [r6, #0]
 80097c6:	681e      	ldr	r6, [r3, #0]
 80097c8:	6862      	ldr	r2, [r4, #4]
 80097ca:	2100      	movs	r1, #0
 80097cc:	4630      	mov	r0, r6
 80097ce:	f7f6 fd37 	bl	8000240 <memchr>
 80097d2:	b108      	cbz	r0, 80097d8 <_printf_i+0x1e4>
 80097d4:	1b80      	subs	r0, r0, r6
 80097d6:	6060      	str	r0, [r4, #4]
 80097d8:	6863      	ldr	r3, [r4, #4]
 80097da:	6123      	str	r3, [r4, #16]
 80097dc:	2300      	movs	r3, #0
 80097de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097e2:	e7aa      	b.n	800973a <_printf_i+0x146>
 80097e4:	6923      	ldr	r3, [r4, #16]
 80097e6:	4632      	mov	r2, r6
 80097e8:	4649      	mov	r1, r9
 80097ea:	4640      	mov	r0, r8
 80097ec:	47d0      	blx	sl
 80097ee:	3001      	adds	r0, #1
 80097f0:	d0ad      	beq.n	800974e <_printf_i+0x15a>
 80097f2:	6823      	ldr	r3, [r4, #0]
 80097f4:	079b      	lsls	r3, r3, #30
 80097f6:	d413      	bmi.n	8009820 <_printf_i+0x22c>
 80097f8:	68e0      	ldr	r0, [r4, #12]
 80097fa:	9b03      	ldr	r3, [sp, #12]
 80097fc:	4298      	cmp	r0, r3
 80097fe:	bfb8      	it	lt
 8009800:	4618      	movlt	r0, r3
 8009802:	e7a6      	b.n	8009752 <_printf_i+0x15e>
 8009804:	2301      	movs	r3, #1
 8009806:	4632      	mov	r2, r6
 8009808:	4649      	mov	r1, r9
 800980a:	4640      	mov	r0, r8
 800980c:	47d0      	blx	sl
 800980e:	3001      	adds	r0, #1
 8009810:	d09d      	beq.n	800974e <_printf_i+0x15a>
 8009812:	3501      	adds	r5, #1
 8009814:	68e3      	ldr	r3, [r4, #12]
 8009816:	9903      	ldr	r1, [sp, #12]
 8009818:	1a5b      	subs	r3, r3, r1
 800981a:	42ab      	cmp	r3, r5
 800981c:	dcf2      	bgt.n	8009804 <_printf_i+0x210>
 800981e:	e7eb      	b.n	80097f8 <_printf_i+0x204>
 8009820:	2500      	movs	r5, #0
 8009822:	f104 0619 	add.w	r6, r4, #25
 8009826:	e7f5      	b.n	8009814 <_printf_i+0x220>
 8009828:	08009be6 	.word	0x08009be6
 800982c:	08009bf7 	.word	0x08009bf7

08009830 <memmove>:
 8009830:	4288      	cmp	r0, r1
 8009832:	b510      	push	{r4, lr}
 8009834:	eb01 0402 	add.w	r4, r1, r2
 8009838:	d902      	bls.n	8009840 <memmove+0x10>
 800983a:	4284      	cmp	r4, r0
 800983c:	4623      	mov	r3, r4
 800983e:	d807      	bhi.n	8009850 <memmove+0x20>
 8009840:	1e43      	subs	r3, r0, #1
 8009842:	42a1      	cmp	r1, r4
 8009844:	d008      	beq.n	8009858 <memmove+0x28>
 8009846:	f811 2b01 	ldrb.w	r2, [r1], #1
 800984a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800984e:	e7f8      	b.n	8009842 <memmove+0x12>
 8009850:	4402      	add	r2, r0
 8009852:	4601      	mov	r1, r0
 8009854:	428a      	cmp	r2, r1
 8009856:	d100      	bne.n	800985a <memmove+0x2a>
 8009858:	bd10      	pop	{r4, pc}
 800985a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800985e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009862:	e7f7      	b.n	8009854 <memmove+0x24>

08009864 <_sbrk_r>:
 8009864:	b538      	push	{r3, r4, r5, lr}
 8009866:	4d06      	ldr	r5, [pc, #24]	@ (8009880 <_sbrk_r+0x1c>)
 8009868:	2300      	movs	r3, #0
 800986a:	4604      	mov	r4, r0
 800986c:	4608      	mov	r0, r1
 800986e:	602b      	str	r3, [r5, #0]
 8009870:	f7f7 ff1a 	bl	80016a8 <_sbrk>
 8009874:	1c43      	adds	r3, r0, #1
 8009876:	d102      	bne.n	800987e <_sbrk_r+0x1a>
 8009878:	682b      	ldr	r3, [r5, #0]
 800987a:	b103      	cbz	r3, 800987e <_sbrk_r+0x1a>
 800987c:	6023      	str	r3, [r4, #0]
 800987e:	bd38      	pop	{r3, r4, r5, pc}
 8009880:	20000834 	.word	0x20000834

08009884 <memcpy>:
 8009884:	440a      	add	r2, r1
 8009886:	4291      	cmp	r1, r2
 8009888:	f100 33ff 	add.w	r3, r0, #4294967295
 800988c:	d100      	bne.n	8009890 <memcpy+0xc>
 800988e:	4770      	bx	lr
 8009890:	b510      	push	{r4, lr}
 8009892:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009896:	f803 4f01 	strb.w	r4, [r3, #1]!
 800989a:	4291      	cmp	r1, r2
 800989c:	d1f9      	bne.n	8009892 <memcpy+0xe>
 800989e:	bd10      	pop	{r4, pc}

080098a0 <_realloc_r>:
 80098a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098a4:	4607      	mov	r7, r0
 80098a6:	4614      	mov	r4, r2
 80098a8:	460d      	mov	r5, r1
 80098aa:	b921      	cbnz	r1, 80098b6 <_realloc_r+0x16>
 80098ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098b0:	4611      	mov	r1, r2
 80098b2:	f7ff bc4d 	b.w	8009150 <_malloc_r>
 80098b6:	b92a      	cbnz	r2, 80098c4 <_realloc_r+0x24>
 80098b8:	f7ff fbde 	bl	8009078 <_free_r>
 80098bc:	4625      	mov	r5, r4
 80098be:	4628      	mov	r0, r5
 80098c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098c4:	f000 f81a 	bl	80098fc <_malloc_usable_size_r>
 80098c8:	4284      	cmp	r4, r0
 80098ca:	4606      	mov	r6, r0
 80098cc:	d802      	bhi.n	80098d4 <_realloc_r+0x34>
 80098ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80098d2:	d8f4      	bhi.n	80098be <_realloc_r+0x1e>
 80098d4:	4621      	mov	r1, r4
 80098d6:	4638      	mov	r0, r7
 80098d8:	f7ff fc3a 	bl	8009150 <_malloc_r>
 80098dc:	4680      	mov	r8, r0
 80098de:	b908      	cbnz	r0, 80098e4 <_realloc_r+0x44>
 80098e0:	4645      	mov	r5, r8
 80098e2:	e7ec      	b.n	80098be <_realloc_r+0x1e>
 80098e4:	42b4      	cmp	r4, r6
 80098e6:	4622      	mov	r2, r4
 80098e8:	4629      	mov	r1, r5
 80098ea:	bf28      	it	cs
 80098ec:	4632      	movcs	r2, r6
 80098ee:	f7ff ffc9 	bl	8009884 <memcpy>
 80098f2:	4629      	mov	r1, r5
 80098f4:	4638      	mov	r0, r7
 80098f6:	f7ff fbbf 	bl	8009078 <_free_r>
 80098fa:	e7f1      	b.n	80098e0 <_realloc_r+0x40>

080098fc <_malloc_usable_size_r>:
 80098fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009900:	1f18      	subs	r0, r3, #4
 8009902:	2b00      	cmp	r3, #0
 8009904:	bfbc      	itt	lt
 8009906:	580b      	ldrlt	r3, [r1, r0]
 8009908:	18c0      	addlt	r0, r0, r3
 800990a:	4770      	bx	lr

0800990c <_init>:
 800990c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800990e:	bf00      	nop
 8009910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009912:	bc08      	pop	{r3}
 8009914:	469e      	mov	lr, r3
 8009916:	4770      	bx	lr

08009918 <_fini>:
 8009918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800991a:	bf00      	nop
 800991c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800991e:	bc08      	pop	{r3}
 8009920:	469e      	mov	lr, r3
 8009922:	4770      	bx	lr
