Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Apr 25 20:45:03 2017
| Host         : Sujay running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file noise_cancel_fixpt_fil_control_sets_placed.rpt
| Design       : noise_cancel_fixpt_fil
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    51 |
| Unused register locations in slices containing registers |   173 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           15 |
| No           | No                    | Yes                    |             287 |           75 |
| No           | Yes                   | No                     |             298 |          106 |
| Yes          | No                    | No                     |             916 |          161 |
| Yes          | No                    | Yes                    |             164 |           36 |
| Yes          | Yes                   | No                     |              81 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal        |                                                       Enable Signal                                                      |                                                           Set/Reset Signal                                                           | Slice Load Count | Bel Load Count |
+----------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                          | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                   |                1 |              1 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                        |                1 |              1 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                   |                1 |              1 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                        |                1 |              1 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                   |                1 |              1 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                          | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                   |                1 |              1 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                          | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0  |                1 |              2 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                          | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                       |                1 |              2 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                          | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                          | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                          |                1 |              2 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0  |                1 |              2 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                          | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                          |                1 |              2 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              3 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                          | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0  |                1 |              3 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                          | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0  |                1 |              3 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/rd_addr_reg[3][0]                                                             | u_jtag_mac/u_post_chif_fifo/SR[0]                                                                                                    |                2 |              4 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/wr_addr_reg[0]_0[0]                                                        | u_jtag_mac/u_post_chif_fifo/SR[0]                                                                                                    |                1 |              4 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/E[0]                                                                       | u_jtag_mac/u_post_chif_fifo/SR[0]                                                                                                    |                1 |              4 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/sm_cnt[1]                                                                                                                 |                1 |              4 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/mem_reg_0[0]                                                               | u_jtag_mac/u_post_chif_fifo/SR[0]                                                                                                    |                1 |              4 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/ver_output_reg[16]_i_1_n_100                                                                                              |                1 |              7 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]  | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                          |                2 |              8 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/E[0]                                                                                                          | u_jtag_mac/SR[0]                                                                                                                     |                3 |             10 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                          |                                                                                                                                      |                7 |             12 |
|  TCK_BUFG                  | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]  | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                      |                2 |             12 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/sys_rst                                                                                                                   |                9 |             12 |
|  TCK_BUFG                  | u_jtag_mac/wr_len[12]_i_1_n_100                                                                                          | u_jtag_mac/u_post_chif_fifo/SR[0]                                                                                                    |                3 |             13 |
|  TCK_BUFG                  | u_jtag_mac/rd_len[12]_i_1_n_100                                                                                          | u_jtag_mac/u_post_chif_fifo/SR[0]                                                                                                    |                3 |             13 |
|  TCK_BUFG                  | u_jtag_mac/act_rd_len0                                                                                                   | u_jtag_mac/u_post_chif_fifo/SR[0]                                                                                                    |                5 |             13 |
|  TCK_BUFG                  |                                                                                                                          |                                                                                                                                      |                8 |             13 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                         |                4 |             13 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/act_rd_cnt[15]_i_1_n_100                                                                                                  |                4 |             15 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_100                                                                                              |                4 |             15 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/act_wr_cnt[15]_i_1_n_100                                                                                                  |                4 |             15 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                      |                3 |             16 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/simcycle_rd_en_d1                                                                                             | u_jtag_mac/u_post_chif_fifo/SR[0]                                                                                                    |                6 |             16 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                          | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                          |                3 |             16 |
|  TCK_BUFG                  | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                         |                5 |             24 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]  | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                          |                6 |             24 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                          | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[0][0]                     |               10 |             48 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                          | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                          |                9 |             48 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[0][0]                      |               11 |             48 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |               10 |             48 |
|  TCK_BUFG                  | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]  | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[0][1]                      |                9 |             48 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[0][1]                     |               12 |             48 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/p_0_in[0]                                                                     |                                                                                                                                      |               15 |             52 |
|  TCK_BUFG                  |                                                                                                                          | u_jtag_mac/u_post_chif_fifo/SR[0]                                                                                                    |               33 |            108 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                          | u_jtag_mac/u_post_chif_fifo/SR[0]                                                                                                    |               58 |            143 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/shiftreg                                                                                                      |                                                                                                                                      |              165 |            944 |
+----------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


