
EEPROM_TEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002a06  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000b2  00800060  00002a06  00002a7a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         0000192c  00000000  00000000  00002b2c  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000f76  00000000  00000000  00004458  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  000053ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  0000550e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  0000567e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  000072c7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  000081b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  00008f60  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  000090c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  0000934d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00009b1b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 30 00 	jmp	0x60	; 0x60 <__ctors_end>
       4:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
       8:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
       c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      10:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      14:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      18:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      1c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      20:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      24:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      28:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      2c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      30:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      34:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      38:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      3c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      40:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      44:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      48:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      4c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      50:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>

00000054 <__c.1988>:
      54:	63 64 69 6e 6f 70 73 75 78 58 5b 00                 cdinopsuxX[.

00000060 <__ctors_end>:
      60:	11 24       	eor	r1, r1
      62:	1f be       	out	0x3f, r1	; 63
      64:	cf e5       	ldi	r28, 0x5F	; 95
      66:	d4 e0       	ldi	r29, 0x04	; 4
      68:	de bf       	out	0x3e, r29	; 62
      6a:	cd bf       	out	0x3d, r28	; 61

0000006c <__do_copy_data>:
      6c:	11 e0       	ldi	r17, 0x01	; 1
      6e:	a0 e6       	ldi	r26, 0x60	; 96
      70:	b0 e0       	ldi	r27, 0x00	; 0
      72:	e6 e0       	ldi	r30, 0x06	; 6
      74:	fa e2       	ldi	r31, 0x2A	; 42
      76:	02 c0       	rjmp	.+4      	; 0x7c <.do_copy_data_start>

00000078 <.do_copy_data_loop>:
      78:	05 90       	lpm	r0, Z+
      7a:	0d 92       	st	X+, r0

0000007c <.do_copy_data_start>:
      7c:	a2 31       	cpi	r26, 0x12	; 18
      7e:	b1 07       	cpc	r27, r17
      80:	d9 f7       	brne	.-10     	; 0x78 <.do_copy_data_loop>
      82:	0e 94 35 0e 	call	0x1c6a	; 0x1c6a <main>
      86:	0c 94 01 15 	jmp	0x2a02	; 0x2a02 <_exit>

0000008a <__bad_interrupt>:
      8a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000008e <__fixunssfsi>:
      8e:	ef 92       	push	r14
      90:	ff 92       	push	r15
      92:	0f 93       	push	r16
      94:	1f 93       	push	r17
      96:	7b 01       	movw	r14, r22
      98:	8c 01       	movw	r16, r24
      9a:	20 e0       	ldi	r18, 0x00	; 0
      9c:	30 e0       	ldi	r19, 0x00	; 0
      9e:	40 e0       	ldi	r20, 0x00	; 0
      a0:	5f e4       	ldi	r21, 0x4F	; 79
      a2:	0e 94 47 03 	call	0x68e	; 0x68e <__gesf2>
      a6:	88 23       	and	r24, r24
      a8:	8c f0       	brlt	.+34     	; 0xcc <__fixunssfsi+0x3e>
      aa:	c8 01       	movw	r24, r16
      ac:	b7 01       	movw	r22, r14
      ae:	20 e0       	ldi	r18, 0x00	; 0
      b0:	30 e0       	ldi	r19, 0x00	; 0
      b2:	40 e0       	ldi	r20, 0x00	; 0
      b4:	5f e4       	ldi	r21, 0x4F	; 79
      b6:	0e 94 bf 01 	call	0x37e	; 0x37e <__subsf3>
      ba:	0e 94 a7 03 	call	0x74e	; 0x74e <__fixsfsi>
      be:	9b 01       	movw	r18, r22
      c0:	ac 01       	movw	r20, r24
      c2:	20 50       	subi	r18, 0x00	; 0
      c4:	30 40       	sbci	r19, 0x00	; 0
      c6:	40 40       	sbci	r20, 0x00	; 0
      c8:	50 48       	sbci	r21, 0x80	; 128
      ca:	06 c0       	rjmp	.+12     	; 0xd8 <__fixunssfsi+0x4a>
      cc:	c8 01       	movw	r24, r16
      ce:	b7 01       	movw	r22, r14
      d0:	0e 94 a7 03 	call	0x74e	; 0x74e <__fixsfsi>
      d4:	9b 01       	movw	r18, r22
      d6:	ac 01       	movw	r20, r24
      d8:	b9 01       	movw	r22, r18
      da:	ca 01       	movw	r24, r20
      dc:	1f 91       	pop	r17
      de:	0f 91       	pop	r16
      e0:	ff 90       	pop	r15
      e2:	ef 90       	pop	r14
      e4:	08 95       	ret

000000e6 <_fpadd_parts>:
      e6:	a0 e0       	ldi	r26, 0x00	; 0
      e8:	b0 e0       	ldi	r27, 0x00	; 0
      ea:	e9 e7       	ldi	r30, 0x79	; 121
      ec:	f0 e0       	ldi	r31, 0x00	; 0
      ee:	0c 94 ff 0e 	jmp	0x1dfe	; 0x1dfe <__prologue_saves__>
      f2:	dc 01       	movw	r26, r24
      f4:	2b 01       	movw	r4, r22
      f6:	fa 01       	movw	r30, r20
      f8:	9c 91       	ld	r25, X
      fa:	92 30       	cpi	r25, 0x02	; 2
      fc:	08 f4       	brcc	.+2      	; 0x100 <_fpadd_parts+0x1a>
      fe:	39 c1       	rjmp	.+626    	; 0x372 <_fpadd_parts+0x28c>
     100:	eb 01       	movw	r28, r22
     102:	88 81       	ld	r24, Y
     104:	82 30       	cpi	r24, 0x02	; 2
     106:	08 f4       	brcc	.+2      	; 0x10a <_fpadd_parts+0x24>
     108:	33 c1       	rjmp	.+614    	; 0x370 <_fpadd_parts+0x28a>
     10a:	94 30       	cpi	r25, 0x04	; 4
     10c:	69 f4       	brne	.+26     	; 0x128 <_fpadd_parts+0x42>
     10e:	84 30       	cpi	r24, 0x04	; 4
     110:	09 f0       	breq	.+2      	; 0x114 <_fpadd_parts+0x2e>
     112:	2f c1       	rjmp	.+606    	; 0x372 <_fpadd_parts+0x28c>
     114:	11 96       	adiw	r26, 0x01	; 1
     116:	9c 91       	ld	r25, X
     118:	11 97       	sbiw	r26, 0x01	; 1
     11a:	89 81       	ldd	r24, Y+1	; 0x01
     11c:	98 17       	cp	r25, r24
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x3c>
     120:	28 c1       	rjmp	.+592    	; 0x372 <_fpadd_parts+0x28c>
     122:	aa e0       	ldi	r26, 0x0A	; 10
     124:	b1 e0       	ldi	r27, 0x01	; 1
     126:	25 c1       	rjmp	.+586    	; 0x372 <_fpadd_parts+0x28c>
     128:	84 30       	cpi	r24, 0x04	; 4
     12a:	09 f4       	brne	.+2      	; 0x12e <_fpadd_parts+0x48>
     12c:	21 c1       	rjmp	.+578    	; 0x370 <_fpadd_parts+0x28a>
     12e:	82 30       	cpi	r24, 0x02	; 2
     130:	a9 f4       	brne	.+42     	; 0x15c <_fpadd_parts+0x76>
     132:	92 30       	cpi	r25, 0x02	; 2
     134:	09 f0       	breq	.+2      	; 0x138 <_fpadd_parts+0x52>
     136:	1d c1       	rjmp	.+570    	; 0x372 <_fpadd_parts+0x28c>
     138:	9a 01       	movw	r18, r20
     13a:	ad 01       	movw	r20, r26
     13c:	88 e0       	ldi	r24, 0x08	; 8
     13e:	ea 01       	movw	r28, r20
     140:	09 90       	ld	r0, Y+
     142:	ae 01       	movw	r20, r28
     144:	e9 01       	movw	r28, r18
     146:	09 92       	st	Y+, r0
     148:	9e 01       	movw	r18, r28
     14a:	81 50       	subi	r24, 0x01	; 1
     14c:	c1 f7       	brne	.-16     	; 0x13e <_fpadd_parts+0x58>
     14e:	e2 01       	movw	r28, r4
     150:	89 81       	ldd	r24, Y+1	; 0x01
     152:	11 96       	adiw	r26, 0x01	; 1
     154:	9c 91       	ld	r25, X
     156:	89 23       	and	r24, r25
     158:	81 83       	std	Z+1, r24	; 0x01
     15a:	08 c1       	rjmp	.+528    	; 0x36c <_fpadd_parts+0x286>
     15c:	92 30       	cpi	r25, 0x02	; 2
     15e:	09 f4       	brne	.+2      	; 0x162 <_fpadd_parts+0x7c>
     160:	07 c1       	rjmp	.+526    	; 0x370 <_fpadd_parts+0x28a>
     162:	12 96       	adiw	r26, 0x02	; 2
     164:	2d 90       	ld	r2, X+
     166:	3c 90       	ld	r3, X
     168:	13 97       	sbiw	r26, 0x03	; 3
     16a:	eb 01       	movw	r28, r22
     16c:	8a 81       	ldd	r24, Y+2	; 0x02
     16e:	9b 81       	ldd	r25, Y+3	; 0x03
     170:	14 96       	adiw	r26, 0x04	; 4
     172:	ad 90       	ld	r10, X+
     174:	bd 90       	ld	r11, X+
     176:	cd 90       	ld	r12, X+
     178:	dc 90       	ld	r13, X
     17a:	17 97       	sbiw	r26, 0x07	; 7
     17c:	ec 80       	ldd	r14, Y+4	; 0x04
     17e:	fd 80       	ldd	r15, Y+5	; 0x05
     180:	0e 81       	ldd	r16, Y+6	; 0x06
     182:	1f 81       	ldd	r17, Y+7	; 0x07
     184:	91 01       	movw	r18, r2
     186:	28 1b       	sub	r18, r24
     188:	39 0b       	sbc	r19, r25
     18a:	b9 01       	movw	r22, r18
     18c:	37 ff       	sbrs	r19, 7
     18e:	04 c0       	rjmp	.+8      	; 0x198 <_fpadd_parts+0xb2>
     190:	66 27       	eor	r22, r22
     192:	77 27       	eor	r23, r23
     194:	62 1b       	sub	r22, r18
     196:	73 0b       	sbc	r23, r19
     198:	60 32       	cpi	r22, 0x20	; 32
     19a:	71 05       	cpc	r23, r1
     19c:	0c f0       	brlt	.+2      	; 0x1a0 <_fpadd_parts+0xba>
     19e:	61 c0       	rjmp	.+194    	; 0x262 <_fpadd_parts+0x17c>
     1a0:	12 16       	cp	r1, r18
     1a2:	13 06       	cpc	r1, r19
     1a4:	6c f5       	brge	.+90     	; 0x200 <_fpadd_parts+0x11a>
     1a6:	37 01       	movw	r6, r14
     1a8:	48 01       	movw	r8, r16
     1aa:	06 2e       	mov	r0, r22
     1ac:	04 c0       	rjmp	.+8      	; 0x1b6 <_fpadd_parts+0xd0>
     1ae:	96 94       	lsr	r9
     1b0:	87 94       	ror	r8
     1b2:	77 94       	ror	r7
     1b4:	67 94       	ror	r6
     1b6:	0a 94       	dec	r0
     1b8:	d2 f7       	brpl	.-12     	; 0x1ae <_fpadd_parts+0xc8>
     1ba:	21 e0       	ldi	r18, 0x01	; 1
     1bc:	30 e0       	ldi	r19, 0x00	; 0
     1be:	40 e0       	ldi	r20, 0x00	; 0
     1c0:	50 e0       	ldi	r21, 0x00	; 0
     1c2:	04 c0       	rjmp	.+8      	; 0x1cc <_fpadd_parts+0xe6>
     1c4:	22 0f       	add	r18, r18
     1c6:	33 1f       	adc	r19, r19
     1c8:	44 1f       	adc	r20, r20
     1ca:	55 1f       	adc	r21, r21
     1cc:	6a 95       	dec	r22
     1ce:	d2 f7       	brpl	.-12     	; 0x1c4 <_fpadd_parts+0xde>
     1d0:	21 50       	subi	r18, 0x01	; 1
     1d2:	30 40       	sbci	r19, 0x00	; 0
     1d4:	40 40       	sbci	r20, 0x00	; 0
     1d6:	50 40       	sbci	r21, 0x00	; 0
     1d8:	2e 21       	and	r18, r14
     1da:	3f 21       	and	r19, r15
     1dc:	40 23       	and	r20, r16
     1de:	51 23       	and	r21, r17
     1e0:	21 15       	cp	r18, r1
     1e2:	31 05       	cpc	r19, r1
     1e4:	41 05       	cpc	r20, r1
     1e6:	51 05       	cpc	r21, r1
     1e8:	21 f0       	breq	.+8      	; 0x1f2 <_fpadd_parts+0x10c>
     1ea:	21 e0       	ldi	r18, 0x01	; 1
     1ec:	30 e0       	ldi	r19, 0x00	; 0
     1ee:	40 e0       	ldi	r20, 0x00	; 0
     1f0:	50 e0       	ldi	r21, 0x00	; 0
     1f2:	79 01       	movw	r14, r18
     1f4:	8a 01       	movw	r16, r20
     1f6:	e6 28       	or	r14, r6
     1f8:	f7 28       	or	r15, r7
     1fa:	08 29       	or	r16, r8
     1fc:	19 29       	or	r17, r9
     1fe:	3c c0       	rjmp	.+120    	; 0x278 <_fpadd_parts+0x192>
     200:	23 2b       	or	r18, r19
     202:	d1 f1       	breq	.+116    	; 0x278 <_fpadd_parts+0x192>
     204:	26 0e       	add	r2, r22
     206:	37 1e       	adc	r3, r23
     208:	35 01       	movw	r6, r10
     20a:	46 01       	movw	r8, r12
     20c:	06 2e       	mov	r0, r22
     20e:	04 c0       	rjmp	.+8      	; 0x218 <_fpadd_parts+0x132>
     210:	96 94       	lsr	r9
     212:	87 94       	ror	r8
     214:	77 94       	ror	r7
     216:	67 94       	ror	r6
     218:	0a 94       	dec	r0
     21a:	d2 f7       	brpl	.-12     	; 0x210 <_fpadd_parts+0x12a>
     21c:	21 e0       	ldi	r18, 0x01	; 1
     21e:	30 e0       	ldi	r19, 0x00	; 0
     220:	40 e0       	ldi	r20, 0x00	; 0
     222:	50 e0       	ldi	r21, 0x00	; 0
     224:	04 c0       	rjmp	.+8      	; 0x22e <_fpadd_parts+0x148>
     226:	22 0f       	add	r18, r18
     228:	33 1f       	adc	r19, r19
     22a:	44 1f       	adc	r20, r20
     22c:	55 1f       	adc	r21, r21
     22e:	6a 95       	dec	r22
     230:	d2 f7       	brpl	.-12     	; 0x226 <_fpadd_parts+0x140>
     232:	21 50       	subi	r18, 0x01	; 1
     234:	30 40       	sbci	r19, 0x00	; 0
     236:	40 40       	sbci	r20, 0x00	; 0
     238:	50 40       	sbci	r21, 0x00	; 0
     23a:	2a 21       	and	r18, r10
     23c:	3b 21       	and	r19, r11
     23e:	4c 21       	and	r20, r12
     240:	5d 21       	and	r21, r13
     242:	21 15       	cp	r18, r1
     244:	31 05       	cpc	r19, r1
     246:	41 05       	cpc	r20, r1
     248:	51 05       	cpc	r21, r1
     24a:	21 f0       	breq	.+8      	; 0x254 <_fpadd_parts+0x16e>
     24c:	21 e0       	ldi	r18, 0x01	; 1
     24e:	30 e0       	ldi	r19, 0x00	; 0
     250:	40 e0       	ldi	r20, 0x00	; 0
     252:	50 e0       	ldi	r21, 0x00	; 0
     254:	59 01       	movw	r10, r18
     256:	6a 01       	movw	r12, r20
     258:	a6 28       	or	r10, r6
     25a:	b7 28       	or	r11, r7
     25c:	c8 28       	or	r12, r8
     25e:	d9 28       	or	r13, r9
     260:	0b c0       	rjmp	.+22     	; 0x278 <_fpadd_parts+0x192>
     262:	82 15       	cp	r24, r2
     264:	93 05       	cpc	r25, r3
     266:	2c f0       	brlt	.+10     	; 0x272 <_fpadd_parts+0x18c>
     268:	1c 01       	movw	r2, r24
     26a:	aa 24       	eor	r10, r10
     26c:	bb 24       	eor	r11, r11
     26e:	65 01       	movw	r12, r10
     270:	03 c0       	rjmp	.+6      	; 0x278 <_fpadd_parts+0x192>
     272:	ee 24       	eor	r14, r14
     274:	ff 24       	eor	r15, r15
     276:	87 01       	movw	r16, r14
     278:	11 96       	adiw	r26, 0x01	; 1
     27a:	9c 91       	ld	r25, X
     27c:	d2 01       	movw	r26, r4
     27e:	11 96       	adiw	r26, 0x01	; 1
     280:	8c 91       	ld	r24, X
     282:	98 17       	cp	r25, r24
     284:	09 f4       	brne	.+2      	; 0x288 <_fpadd_parts+0x1a2>
     286:	45 c0       	rjmp	.+138    	; 0x312 <_fpadd_parts+0x22c>
     288:	99 23       	and	r25, r25
     28a:	39 f0       	breq	.+14     	; 0x29a <_fpadd_parts+0x1b4>
     28c:	a8 01       	movw	r20, r16
     28e:	97 01       	movw	r18, r14
     290:	2a 19       	sub	r18, r10
     292:	3b 09       	sbc	r19, r11
     294:	4c 09       	sbc	r20, r12
     296:	5d 09       	sbc	r21, r13
     298:	06 c0       	rjmp	.+12     	; 0x2a6 <_fpadd_parts+0x1c0>
     29a:	a6 01       	movw	r20, r12
     29c:	95 01       	movw	r18, r10
     29e:	2e 19       	sub	r18, r14
     2a0:	3f 09       	sbc	r19, r15
     2a2:	40 0b       	sbc	r20, r16
     2a4:	51 0b       	sbc	r21, r17
     2a6:	57 fd       	sbrc	r21, 7
     2a8:	08 c0       	rjmp	.+16     	; 0x2ba <_fpadd_parts+0x1d4>
     2aa:	11 82       	std	Z+1, r1	; 0x01
     2ac:	33 82       	std	Z+3, r3	; 0x03
     2ae:	22 82       	std	Z+2, r2	; 0x02
     2b0:	24 83       	std	Z+4, r18	; 0x04
     2b2:	35 83       	std	Z+5, r19	; 0x05
     2b4:	46 83       	std	Z+6, r20	; 0x06
     2b6:	57 83       	std	Z+7, r21	; 0x07
     2b8:	1d c0       	rjmp	.+58     	; 0x2f4 <_fpadd_parts+0x20e>
     2ba:	81 e0       	ldi	r24, 0x01	; 1
     2bc:	81 83       	std	Z+1, r24	; 0x01
     2be:	33 82       	std	Z+3, r3	; 0x03
     2c0:	22 82       	std	Z+2, r2	; 0x02
     2c2:	88 27       	eor	r24, r24
     2c4:	99 27       	eor	r25, r25
     2c6:	dc 01       	movw	r26, r24
     2c8:	82 1b       	sub	r24, r18
     2ca:	93 0b       	sbc	r25, r19
     2cc:	a4 0b       	sbc	r26, r20
     2ce:	b5 0b       	sbc	r27, r21
     2d0:	84 83       	std	Z+4, r24	; 0x04
     2d2:	95 83       	std	Z+5, r25	; 0x05
     2d4:	a6 83       	std	Z+6, r26	; 0x06
     2d6:	b7 83       	std	Z+7, r27	; 0x07
     2d8:	0d c0       	rjmp	.+26     	; 0x2f4 <_fpadd_parts+0x20e>
     2da:	22 0f       	add	r18, r18
     2dc:	33 1f       	adc	r19, r19
     2de:	44 1f       	adc	r20, r20
     2e0:	55 1f       	adc	r21, r21
     2e2:	24 83       	std	Z+4, r18	; 0x04
     2e4:	35 83       	std	Z+5, r19	; 0x05
     2e6:	46 83       	std	Z+6, r20	; 0x06
     2e8:	57 83       	std	Z+7, r21	; 0x07
     2ea:	82 81       	ldd	r24, Z+2	; 0x02
     2ec:	93 81       	ldd	r25, Z+3	; 0x03
     2ee:	01 97       	sbiw	r24, 0x01	; 1
     2f0:	93 83       	std	Z+3, r25	; 0x03
     2f2:	82 83       	std	Z+2, r24	; 0x02
     2f4:	24 81       	ldd	r18, Z+4	; 0x04
     2f6:	35 81       	ldd	r19, Z+5	; 0x05
     2f8:	46 81       	ldd	r20, Z+6	; 0x06
     2fa:	57 81       	ldd	r21, Z+7	; 0x07
     2fc:	da 01       	movw	r26, r20
     2fe:	c9 01       	movw	r24, r18
     300:	01 97       	sbiw	r24, 0x01	; 1
     302:	a1 09       	sbc	r26, r1
     304:	b1 09       	sbc	r27, r1
     306:	8f 5f       	subi	r24, 0xFF	; 255
     308:	9f 4f       	sbci	r25, 0xFF	; 255
     30a:	af 4f       	sbci	r26, 0xFF	; 255
     30c:	bf 43       	sbci	r27, 0x3F	; 63
     30e:	28 f3       	brcs	.-54     	; 0x2da <_fpadd_parts+0x1f4>
     310:	0b c0       	rjmp	.+22     	; 0x328 <_fpadd_parts+0x242>
     312:	91 83       	std	Z+1, r25	; 0x01
     314:	33 82       	std	Z+3, r3	; 0x03
     316:	22 82       	std	Z+2, r2	; 0x02
     318:	ea 0c       	add	r14, r10
     31a:	fb 1c       	adc	r15, r11
     31c:	0c 1d       	adc	r16, r12
     31e:	1d 1d       	adc	r17, r13
     320:	e4 82       	std	Z+4, r14	; 0x04
     322:	f5 82       	std	Z+5, r15	; 0x05
     324:	06 83       	std	Z+6, r16	; 0x06
     326:	17 83       	std	Z+7, r17	; 0x07
     328:	83 e0       	ldi	r24, 0x03	; 3
     32a:	80 83       	st	Z, r24
     32c:	24 81       	ldd	r18, Z+4	; 0x04
     32e:	35 81       	ldd	r19, Z+5	; 0x05
     330:	46 81       	ldd	r20, Z+6	; 0x06
     332:	57 81       	ldd	r21, Z+7	; 0x07
     334:	57 ff       	sbrs	r21, 7
     336:	1a c0       	rjmp	.+52     	; 0x36c <_fpadd_parts+0x286>
     338:	c9 01       	movw	r24, r18
     33a:	aa 27       	eor	r26, r26
     33c:	97 fd       	sbrc	r25, 7
     33e:	a0 95       	com	r26
     340:	ba 2f       	mov	r27, r26
     342:	81 70       	andi	r24, 0x01	; 1
     344:	90 70       	andi	r25, 0x00	; 0
     346:	a0 70       	andi	r26, 0x00	; 0
     348:	b0 70       	andi	r27, 0x00	; 0
     34a:	56 95       	lsr	r21
     34c:	47 95       	ror	r20
     34e:	37 95       	ror	r19
     350:	27 95       	ror	r18
     352:	82 2b       	or	r24, r18
     354:	93 2b       	or	r25, r19
     356:	a4 2b       	or	r26, r20
     358:	b5 2b       	or	r27, r21
     35a:	84 83       	std	Z+4, r24	; 0x04
     35c:	95 83       	std	Z+5, r25	; 0x05
     35e:	a6 83       	std	Z+6, r26	; 0x06
     360:	b7 83       	std	Z+7, r27	; 0x07
     362:	82 81       	ldd	r24, Z+2	; 0x02
     364:	93 81       	ldd	r25, Z+3	; 0x03
     366:	01 96       	adiw	r24, 0x01	; 1
     368:	93 83       	std	Z+3, r25	; 0x03
     36a:	82 83       	std	Z+2, r24	; 0x02
     36c:	df 01       	movw	r26, r30
     36e:	01 c0       	rjmp	.+2      	; 0x372 <_fpadd_parts+0x28c>
     370:	d2 01       	movw	r26, r4
     372:	cd 01       	movw	r24, r26
     374:	cd b7       	in	r28, 0x3d	; 61
     376:	de b7       	in	r29, 0x3e	; 62
     378:	e2 e1       	ldi	r30, 0x12	; 18
     37a:	0c 94 1b 0f 	jmp	0x1e36	; 0x1e36 <__epilogue_restores__>

0000037e <__subsf3>:
     37e:	a0 e2       	ldi	r26, 0x20	; 32
     380:	b0 e0       	ldi	r27, 0x00	; 0
     382:	e5 ec       	ldi	r30, 0xC5	; 197
     384:	f1 e0       	ldi	r31, 0x01	; 1
     386:	0c 94 0b 0f 	jmp	0x1e16	; 0x1e16 <__prologue_saves__+0x18>
     38a:	69 83       	std	Y+1, r22	; 0x01
     38c:	7a 83       	std	Y+2, r23	; 0x02
     38e:	8b 83       	std	Y+3, r24	; 0x03
     390:	9c 83       	std	Y+4, r25	; 0x04
     392:	2d 83       	std	Y+5, r18	; 0x05
     394:	3e 83       	std	Y+6, r19	; 0x06
     396:	4f 83       	std	Y+7, r20	; 0x07
     398:	58 87       	std	Y+8, r21	; 0x08
     39a:	e9 e0       	ldi	r30, 0x09	; 9
     39c:	ee 2e       	mov	r14, r30
     39e:	f1 2c       	mov	r15, r1
     3a0:	ec 0e       	add	r14, r28
     3a2:	fd 1e       	adc	r15, r29
     3a4:	ce 01       	movw	r24, r28
     3a6:	01 96       	adiw	r24, 0x01	; 1
     3a8:	b7 01       	movw	r22, r14
     3aa:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <__unpack_f>
     3ae:	8e 01       	movw	r16, r28
     3b0:	0f 5e       	subi	r16, 0xEF	; 239
     3b2:	1f 4f       	sbci	r17, 0xFF	; 255
     3b4:	ce 01       	movw	r24, r28
     3b6:	05 96       	adiw	r24, 0x05	; 5
     3b8:	b8 01       	movw	r22, r16
     3ba:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <__unpack_f>
     3be:	8a 89       	ldd	r24, Y+18	; 0x12
     3c0:	91 e0       	ldi	r25, 0x01	; 1
     3c2:	89 27       	eor	r24, r25
     3c4:	8a 8b       	std	Y+18, r24	; 0x12
     3c6:	c7 01       	movw	r24, r14
     3c8:	b8 01       	movw	r22, r16
     3ca:	ae 01       	movw	r20, r28
     3cc:	47 5e       	subi	r20, 0xE7	; 231
     3ce:	5f 4f       	sbci	r21, 0xFF	; 255
     3d0:	0e 94 73 00 	call	0xe6	; 0xe6 <_fpadd_parts>
     3d4:	0e 94 fb 03 	call	0x7f6	; 0x7f6 <__pack_f>
     3d8:	a0 96       	adiw	r28, 0x20	; 32
     3da:	e6 e0       	ldi	r30, 0x06	; 6
     3dc:	0c 94 27 0f 	jmp	0x1e4e	; 0x1e4e <__epilogue_restores__+0x18>

000003e0 <__addsf3>:
     3e0:	a0 e2       	ldi	r26, 0x20	; 32
     3e2:	b0 e0       	ldi	r27, 0x00	; 0
     3e4:	e6 ef       	ldi	r30, 0xF6	; 246
     3e6:	f1 e0       	ldi	r31, 0x01	; 1
     3e8:	0c 94 0b 0f 	jmp	0x1e16	; 0x1e16 <__prologue_saves__+0x18>
     3ec:	69 83       	std	Y+1, r22	; 0x01
     3ee:	7a 83       	std	Y+2, r23	; 0x02
     3f0:	8b 83       	std	Y+3, r24	; 0x03
     3f2:	9c 83       	std	Y+4, r25	; 0x04
     3f4:	2d 83       	std	Y+5, r18	; 0x05
     3f6:	3e 83       	std	Y+6, r19	; 0x06
     3f8:	4f 83       	std	Y+7, r20	; 0x07
     3fa:	58 87       	std	Y+8, r21	; 0x08
     3fc:	f9 e0       	ldi	r31, 0x09	; 9
     3fe:	ef 2e       	mov	r14, r31
     400:	f1 2c       	mov	r15, r1
     402:	ec 0e       	add	r14, r28
     404:	fd 1e       	adc	r15, r29
     406:	ce 01       	movw	r24, r28
     408:	01 96       	adiw	r24, 0x01	; 1
     40a:	b7 01       	movw	r22, r14
     40c:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <__unpack_f>
     410:	8e 01       	movw	r16, r28
     412:	0f 5e       	subi	r16, 0xEF	; 239
     414:	1f 4f       	sbci	r17, 0xFF	; 255
     416:	ce 01       	movw	r24, r28
     418:	05 96       	adiw	r24, 0x05	; 5
     41a:	b8 01       	movw	r22, r16
     41c:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <__unpack_f>
     420:	c7 01       	movw	r24, r14
     422:	b8 01       	movw	r22, r16
     424:	ae 01       	movw	r20, r28
     426:	47 5e       	subi	r20, 0xE7	; 231
     428:	5f 4f       	sbci	r21, 0xFF	; 255
     42a:	0e 94 73 00 	call	0xe6	; 0xe6 <_fpadd_parts>
     42e:	0e 94 fb 03 	call	0x7f6	; 0x7f6 <__pack_f>
     432:	a0 96       	adiw	r28, 0x20	; 32
     434:	e6 e0       	ldi	r30, 0x06	; 6
     436:	0c 94 27 0f 	jmp	0x1e4e	; 0x1e4e <__epilogue_restores__+0x18>

0000043a <__mulsf3>:
     43a:	a0 e2       	ldi	r26, 0x20	; 32
     43c:	b0 e0       	ldi	r27, 0x00	; 0
     43e:	e3 e2       	ldi	r30, 0x23	; 35
     440:	f2 e0       	ldi	r31, 0x02	; 2
     442:	0c 94 ff 0e 	jmp	0x1dfe	; 0x1dfe <__prologue_saves__>
     446:	69 83       	std	Y+1, r22	; 0x01
     448:	7a 83       	std	Y+2, r23	; 0x02
     44a:	8b 83       	std	Y+3, r24	; 0x03
     44c:	9c 83       	std	Y+4, r25	; 0x04
     44e:	2d 83       	std	Y+5, r18	; 0x05
     450:	3e 83       	std	Y+6, r19	; 0x06
     452:	4f 83       	std	Y+7, r20	; 0x07
     454:	58 87       	std	Y+8, r21	; 0x08
     456:	ce 01       	movw	r24, r28
     458:	01 96       	adiw	r24, 0x01	; 1
     45a:	be 01       	movw	r22, r28
     45c:	67 5f       	subi	r22, 0xF7	; 247
     45e:	7f 4f       	sbci	r23, 0xFF	; 255
     460:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <__unpack_f>
     464:	ce 01       	movw	r24, r28
     466:	05 96       	adiw	r24, 0x05	; 5
     468:	be 01       	movw	r22, r28
     46a:	6f 5e       	subi	r22, 0xEF	; 239
     46c:	7f 4f       	sbci	r23, 0xFF	; 255
     46e:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <__unpack_f>
     472:	99 85       	ldd	r25, Y+9	; 0x09
     474:	92 30       	cpi	r25, 0x02	; 2
     476:	88 f0       	brcs	.+34     	; 0x49a <__stack+0x3b>
     478:	89 89       	ldd	r24, Y+17	; 0x11
     47a:	82 30       	cpi	r24, 0x02	; 2
     47c:	c8 f0       	brcs	.+50     	; 0x4b0 <__stack+0x51>
     47e:	94 30       	cpi	r25, 0x04	; 4
     480:	19 f4       	brne	.+6      	; 0x488 <__stack+0x29>
     482:	82 30       	cpi	r24, 0x02	; 2
     484:	51 f4       	brne	.+20     	; 0x49a <__stack+0x3b>
     486:	04 c0       	rjmp	.+8      	; 0x490 <__stack+0x31>
     488:	84 30       	cpi	r24, 0x04	; 4
     48a:	29 f4       	brne	.+10     	; 0x496 <__stack+0x37>
     48c:	92 30       	cpi	r25, 0x02	; 2
     48e:	81 f4       	brne	.+32     	; 0x4b0 <__stack+0x51>
     490:	8a e0       	ldi	r24, 0x0A	; 10
     492:	91 e0       	ldi	r25, 0x01	; 1
     494:	c6 c0       	rjmp	.+396    	; 0x622 <__stack+0x1c3>
     496:	92 30       	cpi	r25, 0x02	; 2
     498:	49 f4       	brne	.+18     	; 0x4ac <__stack+0x4d>
     49a:	20 e0       	ldi	r18, 0x00	; 0
     49c:	9a 85       	ldd	r25, Y+10	; 0x0a
     49e:	8a 89       	ldd	r24, Y+18	; 0x12
     4a0:	98 13       	cpse	r25, r24
     4a2:	21 e0       	ldi	r18, 0x01	; 1
     4a4:	2a 87       	std	Y+10, r18	; 0x0a
     4a6:	ce 01       	movw	r24, r28
     4a8:	09 96       	adiw	r24, 0x09	; 9
     4aa:	bb c0       	rjmp	.+374    	; 0x622 <__stack+0x1c3>
     4ac:	82 30       	cpi	r24, 0x02	; 2
     4ae:	49 f4       	brne	.+18     	; 0x4c2 <__stack+0x63>
     4b0:	20 e0       	ldi	r18, 0x00	; 0
     4b2:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b4:	8a 89       	ldd	r24, Y+18	; 0x12
     4b6:	98 13       	cpse	r25, r24
     4b8:	21 e0       	ldi	r18, 0x01	; 1
     4ba:	2a 8b       	std	Y+18, r18	; 0x12
     4bc:	ce 01       	movw	r24, r28
     4be:	41 96       	adiw	r24, 0x11	; 17
     4c0:	b0 c0       	rjmp	.+352    	; 0x622 <__stack+0x1c3>
     4c2:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c4:	3e 84       	ldd	r3, Y+14	; 0x0e
     4c6:	4f 84       	ldd	r4, Y+15	; 0x0f
     4c8:	58 88       	ldd	r5, Y+16	; 0x10
     4ca:	6d 88       	ldd	r6, Y+21	; 0x15
     4cc:	7e 88       	ldd	r7, Y+22	; 0x16
     4ce:	8f 88       	ldd	r8, Y+23	; 0x17
     4d0:	98 8c       	ldd	r9, Y+24	; 0x18
     4d2:	ee 24       	eor	r14, r14
     4d4:	ff 24       	eor	r15, r15
     4d6:	87 01       	movw	r16, r14
     4d8:	aa 24       	eor	r10, r10
     4da:	bb 24       	eor	r11, r11
     4dc:	65 01       	movw	r12, r10
     4de:	40 e0       	ldi	r20, 0x00	; 0
     4e0:	50 e0       	ldi	r21, 0x00	; 0
     4e2:	60 e0       	ldi	r22, 0x00	; 0
     4e4:	70 e0       	ldi	r23, 0x00	; 0
     4e6:	e0 e0       	ldi	r30, 0x00	; 0
     4e8:	f0 e0       	ldi	r31, 0x00	; 0
     4ea:	c1 01       	movw	r24, r2
     4ec:	81 70       	andi	r24, 0x01	; 1
     4ee:	90 70       	andi	r25, 0x00	; 0
     4f0:	89 2b       	or	r24, r25
     4f2:	e9 f0       	breq	.+58     	; 0x52e <__stack+0xcf>
     4f4:	e6 0c       	add	r14, r6
     4f6:	f7 1c       	adc	r15, r7
     4f8:	08 1d       	adc	r16, r8
     4fa:	19 1d       	adc	r17, r9
     4fc:	9a 01       	movw	r18, r20
     4fe:	ab 01       	movw	r20, r22
     500:	2a 0d       	add	r18, r10
     502:	3b 1d       	adc	r19, r11
     504:	4c 1d       	adc	r20, r12
     506:	5d 1d       	adc	r21, r13
     508:	80 e0       	ldi	r24, 0x00	; 0
     50a:	90 e0       	ldi	r25, 0x00	; 0
     50c:	a0 e0       	ldi	r26, 0x00	; 0
     50e:	b0 e0       	ldi	r27, 0x00	; 0
     510:	e6 14       	cp	r14, r6
     512:	f7 04       	cpc	r15, r7
     514:	08 05       	cpc	r16, r8
     516:	19 05       	cpc	r17, r9
     518:	20 f4       	brcc	.+8      	; 0x522 <__stack+0xc3>
     51a:	81 e0       	ldi	r24, 0x01	; 1
     51c:	90 e0       	ldi	r25, 0x00	; 0
     51e:	a0 e0       	ldi	r26, 0x00	; 0
     520:	b0 e0       	ldi	r27, 0x00	; 0
     522:	ba 01       	movw	r22, r20
     524:	a9 01       	movw	r20, r18
     526:	48 0f       	add	r20, r24
     528:	59 1f       	adc	r21, r25
     52a:	6a 1f       	adc	r22, r26
     52c:	7b 1f       	adc	r23, r27
     52e:	aa 0c       	add	r10, r10
     530:	bb 1c       	adc	r11, r11
     532:	cc 1c       	adc	r12, r12
     534:	dd 1c       	adc	r13, r13
     536:	97 fe       	sbrs	r9, 7
     538:	08 c0       	rjmp	.+16     	; 0x54a <__stack+0xeb>
     53a:	81 e0       	ldi	r24, 0x01	; 1
     53c:	90 e0       	ldi	r25, 0x00	; 0
     53e:	a0 e0       	ldi	r26, 0x00	; 0
     540:	b0 e0       	ldi	r27, 0x00	; 0
     542:	a8 2a       	or	r10, r24
     544:	b9 2a       	or	r11, r25
     546:	ca 2a       	or	r12, r26
     548:	db 2a       	or	r13, r27
     54a:	31 96       	adiw	r30, 0x01	; 1
     54c:	e0 32       	cpi	r30, 0x20	; 32
     54e:	f1 05       	cpc	r31, r1
     550:	49 f0       	breq	.+18     	; 0x564 <__stack+0x105>
     552:	66 0c       	add	r6, r6
     554:	77 1c       	adc	r7, r7
     556:	88 1c       	adc	r8, r8
     558:	99 1c       	adc	r9, r9
     55a:	56 94       	lsr	r5
     55c:	47 94       	ror	r4
     55e:	37 94       	ror	r3
     560:	27 94       	ror	r2
     562:	c3 cf       	rjmp	.-122    	; 0x4ea <__stack+0x8b>
     564:	fa 85       	ldd	r31, Y+10	; 0x0a
     566:	ea 89       	ldd	r30, Y+18	; 0x12
     568:	2b 89       	ldd	r18, Y+19	; 0x13
     56a:	3c 89       	ldd	r19, Y+20	; 0x14
     56c:	8b 85       	ldd	r24, Y+11	; 0x0b
     56e:	9c 85       	ldd	r25, Y+12	; 0x0c
     570:	28 0f       	add	r18, r24
     572:	39 1f       	adc	r19, r25
     574:	2e 5f       	subi	r18, 0xFE	; 254
     576:	3f 4f       	sbci	r19, 0xFF	; 255
     578:	17 c0       	rjmp	.+46     	; 0x5a8 <__stack+0x149>
     57a:	ca 01       	movw	r24, r20
     57c:	81 70       	andi	r24, 0x01	; 1
     57e:	90 70       	andi	r25, 0x00	; 0
     580:	89 2b       	or	r24, r25
     582:	61 f0       	breq	.+24     	; 0x59c <__stack+0x13d>
     584:	16 95       	lsr	r17
     586:	07 95       	ror	r16
     588:	f7 94       	ror	r15
     58a:	e7 94       	ror	r14
     58c:	80 e0       	ldi	r24, 0x00	; 0
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	a0 e0       	ldi	r26, 0x00	; 0
     592:	b0 e8       	ldi	r27, 0x80	; 128
     594:	e8 2a       	or	r14, r24
     596:	f9 2a       	or	r15, r25
     598:	0a 2b       	or	r16, r26
     59a:	1b 2b       	or	r17, r27
     59c:	76 95       	lsr	r23
     59e:	67 95       	ror	r22
     5a0:	57 95       	ror	r21
     5a2:	47 95       	ror	r20
     5a4:	2f 5f       	subi	r18, 0xFF	; 255
     5a6:	3f 4f       	sbci	r19, 0xFF	; 255
     5a8:	77 fd       	sbrc	r23, 7
     5aa:	e7 cf       	rjmp	.-50     	; 0x57a <__stack+0x11b>
     5ac:	0c c0       	rjmp	.+24     	; 0x5c6 <__stack+0x167>
     5ae:	44 0f       	add	r20, r20
     5b0:	55 1f       	adc	r21, r21
     5b2:	66 1f       	adc	r22, r22
     5b4:	77 1f       	adc	r23, r23
     5b6:	17 fd       	sbrc	r17, 7
     5b8:	41 60       	ori	r20, 0x01	; 1
     5ba:	ee 0c       	add	r14, r14
     5bc:	ff 1c       	adc	r15, r15
     5be:	00 1f       	adc	r16, r16
     5c0:	11 1f       	adc	r17, r17
     5c2:	21 50       	subi	r18, 0x01	; 1
     5c4:	30 40       	sbci	r19, 0x00	; 0
     5c6:	40 30       	cpi	r20, 0x00	; 0
     5c8:	90 e0       	ldi	r25, 0x00	; 0
     5ca:	59 07       	cpc	r21, r25
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	69 07       	cpc	r22, r25
     5d0:	90 e4       	ldi	r25, 0x40	; 64
     5d2:	79 07       	cpc	r23, r25
     5d4:	60 f3       	brcs	.-40     	; 0x5ae <__stack+0x14f>
     5d6:	2b 8f       	std	Y+27, r18	; 0x1b
     5d8:	3c 8f       	std	Y+28, r19	; 0x1c
     5da:	db 01       	movw	r26, r22
     5dc:	ca 01       	movw	r24, r20
     5de:	8f 77       	andi	r24, 0x7F	; 127
     5e0:	90 70       	andi	r25, 0x00	; 0
     5e2:	a0 70       	andi	r26, 0x00	; 0
     5e4:	b0 70       	andi	r27, 0x00	; 0
     5e6:	80 34       	cpi	r24, 0x40	; 64
     5e8:	91 05       	cpc	r25, r1
     5ea:	a1 05       	cpc	r26, r1
     5ec:	b1 05       	cpc	r27, r1
     5ee:	61 f4       	brne	.+24     	; 0x608 <__stack+0x1a9>
     5f0:	47 fd       	sbrc	r20, 7
     5f2:	0a c0       	rjmp	.+20     	; 0x608 <__stack+0x1a9>
     5f4:	e1 14       	cp	r14, r1
     5f6:	f1 04       	cpc	r15, r1
     5f8:	01 05       	cpc	r16, r1
     5fa:	11 05       	cpc	r17, r1
     5fc:	29 f0       	breq	.+10     	; 0x608 <__stack+0x1a9>
     5fe:	40 5c       	subi	r20, 0xC0	; 192
     600:	5f 4f       	sbci	r21, 0xFF	; 255
     602:	6f 4f       	sbci	r22, 0xFF	; 255
     604:	7f 4f       	sbci	r23, 0xFF	; 255
     606:	40 78       	andi	r20, 0x80	; 128
     608:	1a 8e       	std	Y+26, r1	; 0x1a
     60a:	fe 17       	cp	r31, r30
     60c:	11 f0       	breq	.+4      	; 0x612 <__stack+0x1b3>
     60e:	81 e0       	ldi	r24, 0x01	; 1
     610:	8a 8f       	std	Y+26, r24	; 0x1a
     612:	4d 8f       	std	Y+29, r20	; 0x1d
     614:	5e 8f       	std	Y+30, r21	; 0x1e
     616:	6f 8f       	std	Y+31, r22	; 0x1f
     618:	78 a3       	std	Y+32, r23	; 0x20
     61a:	83 e0       	ldi	r24, 0x03	; 3
     61c:	89 8f       	std	Y+25, r24	; 0x19
     61e:	ce 01       	movw	r24, r28
     620:	49 96       	adiw	r24, 0x19	; 25
     622:	0e 94 fb 03 	call	0x7f6	; 0x7f6 <__pack_f>
     626:	a0 96       	adiw	r28, 0x20	; 32
     628:	e2 e1       	ldi	r30, 0x12	; 18
     62a:	0c 94 1b 0f 	jmp	0x1e36	; 0x1e36 <__epilogue_restores__>

0000062e <__gtsf2>:
     62e:	a8 e1       	ldi	r26, 0x18	; 24
     630:	b0 e0       	ldi	r27, 0x00	; 0
     632:	ed e1       	ldi	r30, 0x1D	; 29
     634:	f3 e0       	ldi	r31, 0x03	; 3
     636:	0c 94 0b 0f 	jmp	0x1e16	; 0x1e16 <__prologue_saves__+0x18>
     63a:	69 83       	std	Y+1, r22	; 0x01
     63c:	7a 83       	std	Y+2, r23	; 0x02
     63e:	8b 83       	std	Y+3, r24	; 0x03
     640:	9c 83       	std	Y+4, r25	; 0x04
     642:	2d 83       	std	Y+5, r18	; 0x05
     644:	3e 83       	std	Y+6, r19	; 0x06
     646:	4f 83       	std	Y+7, r20	; 0x07
     648:	58 87       	std	Y+8, r21	; 0x08
     64a:	89 e0       	ldi	r24, 0x09	; 9
     64c:	e8 2e       	mov	r14, r24
     64e:	f1 2c       	mov	r15, r1
     650:	ec 0e       	add	r14, r28
     652:	fd 1e       	adc	r15, r29
     654:	ce 01       	movw	r24, r28
     656:	01 96       	adiw	r24, 0x01	; 1
     658:	b7 01       	movw	r22, r14
     65a:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <__unpack_f>
     65e:	8e 01       	movw	r16, r28
     660:	0f 5e       	subi	r16, 0xEF	; 239
     662:	1f 4f       	sbci	r17, 0xFF	; 255
     664:	ce 01       	movw	r24, r28
     666:	05 96       	adiw	r24, 0x05	; 5
     668:	b8 01       	movw	r22, r16
     66a:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <__unpack_f>
     66e:	89 85       	ldd	r24, Y+9	; 0x09
     670:	82 30       	cpi	r24, 0x02	; 2
     672:	40 f0       	brcs	.+16     	; 0x684 <__gtsf2+0x56>
     674:	89 89       	ldd	r24, Y+17	; 0x11
     676:	82 30       	cpi	r24, 0x02	; 2
     678:	28 f0       	brcs	.+10     	; 0x684 <__gtsf2+0x56>
     67a:	c7 01       	movw	r24, r14
     67c:	b8 01       	movw	r22, r16
     67e:	0e 94 48 05 	call	0xa90	; 0xa90 <__fpcmp_parts_f>
     682:	01 c0       	rjmp	.+2      	; 0x686 <__gtsf2+0x58>
     684:	8f ef       	ldi	r24, 0xFF	; 255
     686:	68 96       	adiw	r28, 0x18	; 24
     688:	e6 e0       	ldi	r30, 0x06	; 6
     68a:	0c 94 27 0f 	jmp	0x1e4e	; 0x1e4e <__epilogue_restores__+0x18>

0000068e <__gesf2>:
     68e:	a8 e1       	ldi	r26, 0x18	; 24
     690:	b0 e0       	ldi	r27, 0x00	; 0
     692:	ed e4       	ldi	r30, 0x4D	; 77
     694:	f3 e0       	ldi	r31, 0x03	; 3
     696:	0c 94 0b 0f 	jmp	0x1e16	; 0x1e16 <__prologue_saves__+0x18>
     69a:	69 83       	std	Y+1, r22	; 0x01
     69c:	7a 83       	std	Y+2, r23	; 0x02
     69e:	8b 83       	std	Y+3, r24	; 0x03
     6a0:	9c 83       	std	Y+4, r25	; 0x04
     6a2:	2d 83       	std	Y+5, r18	; 0x05
     6a4:	3e 83       	std	Y+6, r19	; 0x06
     6a6:	4f 83       	std	Y+7, r20	; 0x07
     6a8:	58 87       	std	Y+8, r21	; 0x08
     6aa:	89 e0       	ldi	r24, 0x09	; 9
     6ac:	e8 2e       	mov	r14, r24
     6ae:	f1 2c       	mov	r15, r1
     6b0:	ec 0e       	add	r14, r28
     6b2:	fd 1e       	adc	r15, r29
     6b4:	ce 01       	movw	r24, r28
     6b6:	01 96       	adiw	r24, 0x01	; 1
     6b8:	b7 01       	movw	r22, r14
     6ba:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <__unpack_f>
     6be:	8e 01       	movw	r16, r28
     6c0:	0f 5e       	subi	r16, 0xEF	; 239
     6c2:	1f 4f       	sbci	r17, 0xFF	; 255
     6c4:	ce 01       	movw	r24, r28
     6c6:	05 96       	adiw	r24, 0x05	; 5
     6c8:	b8 01       	movw	r22, r16
     6ca:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <__unpack_f>
     6ce:	89 85       	ldd	r24, Y+9	; 0x09
     6d0:	82 30       	cpi	r24, 0x02	; 2
     6d2:	40 f0       	brcs	.+16     	; 0x6e4 <__gesf2+0x56>
     6d4:	89 89       	ldd	r24, Y+17	; 0x11
     6d6:	82 30       	cpi	r24, 0x02	; 2
     6d8:	28 f0       	brcs	.+10     	; 0x6e4 <__gesf2+0x56>
     6da:	c7 01       	movw	r24, r14
     6dc:	b8 01       	movw	r22, r16
     6de:	0e 94 48 05 	call	0xa90	; 0xa90 <__fpcmp_parts_f>
     6e2:	01 c0       	rjmp	.+2      	; 0x6e6 <__gesf2+0x58>
     6e4:	8f ef       	ldi	r24, 0xFF	; 255
     6e6:	68 96       	adiw	r28, 0x18	; 24
     6e8:	e6 e0       	ldi	r30, 0x06	; 6
     6ea:	0c 94 27 0f 	jmp	0x1e4e	; 0x1e4e <__epilogue_restores__+0x18>

000006ee <__ltsf2>:
     6ee:	a8 e1       	ldi	r26, 0x18	; 24
     6f0:	b0 e0       	ldi	r27, 0x00	; 0
     6f2:	ed e7       	ldi	r30, 0x7D	; 125
     6f4:	f3 e0       	ldi	r31, 0x03	; 3
     6f6:	0c 94 0b 0f 	jmp	0x1e16	; 0x1e16 <__prologue_saves__+0x18>
     6fa:	69 83       	std	Y+1, r22	; 0x01
     6fc:	7a 83       	std	Y+2, r23	; 0x02
     6fe:	8b 83       	std	Y+3, r24	; 0x03
     700:	9c 83       	std	Y+4, r25	; 0x04
     702:	2d 83       	std	Y+5, r18	; 0x05
     704:	3e 83       	std	Y+6, r19	; 0x06
     706:	4f 83       	std	Y+7, r20	; 0x07
     708:	58 87       	std	Y+8, r21	; 0x08
     70a:	89 e0       	ldi	r24, 0x09	; 9
     70c:	e8 2e       	mov	r14, r24
     70e:	f1 2c       	mov	r15, r1
     710:	ec 0e       	add	r14, r28
     712:	fd 1e       	adc	r15, r29
     714:	ce 01       	movw	r24, r28
     716:	01 96       	adiw	r24, 0x01	; 1
     718:	b7 01       	movw	r22, r14
     71a:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <__unpack_f>
     71e:	8e 01       	movw	r16, r28
     720:	0f 5e       	subi	r16, 0xEF	; 239
     722:	1f 4f       	sbci	r17, 0xFF	; 255
     724:	ce 01       	movw	r24, r28
     726:	05 96       	adiw	r24, 0x05	; 5
     728:	b8 01       	movw	r22, r16
     72a:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <__unpack_f>
     72e:	89 85       	ldd	r24, Y+9	; 0x09
     730:	82 30       	cpi	r24, 0x02	; 2
     732:	40 f0       	brcs	.+16     	; 0x744 <__ltsf2+0x56>
     734:	89 89       	ldd	r24, Y+17	; 0x11
     736:	82 30       	cpi	r24, 0x02	; 2
     738:	28 f0       	brcs	.+10     	; 0x744 <__ltsf2+0x56>
     73a:	c7 01       	movw	r24, r14
     73c:	b8 01       	movw	r22, r16
     73e:	0e 94 48 05 	call	0xa90	; 0xa90 <__fpcmp_parts_f>
     742:	01 c0       	rjmp	.+2      	; 0x746 <__ltsf2+0x58>
     744:	81 e0       	ldi	r24, 0x01	; 1
     746:	68 96       	adiw	r28, 0x18	; 24
     748:	e6 e0       	ldi	r30, 0x06	; 6
     74a:	0c 94 27 0f 	jmp	0x1e4e	; 0x1e4e <__epilogue_restores__+0x18>

0000074e <__fixsfsi>:
     74e:	ac e0       	ldi	r26, 0x0C	; 12
     750:	b0 e0       	ldi	r27, 0x00	; 0
     752:	ed ea       	ldi	r30, 0xAD	; 173
     754:	f3 e0       	ldi	r31, 0x03	; 3
     756:	0c 94 0f 0f 	jmp	0x1e1e	; 0x1e1e <__prologue_saves__+0x20>
     75a:	69 83       	std	Y+1, r22	; 0x01
     75c:	7a 83       	std	Y+2, r23	; 0x02
     75e:	8b 83       	std	Y+3, r24	; 0x03
     760:	9c 83       	std	Y+4, r25	; 0x04
     762:	ce 01       	movw	r24, r28
     764:	01 96       	adiw	r24, 0x01	; 1
     766:	be 01       	movw	r22, r28
     768:	6b 5f       	subi	r22, 0xFB	; 251
     76a:	7f 4f       	sbci	r23, 0xFF	; 255
     76c:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <__unpack_f>
     770:	8d 81       	ldd	r24, Y+5	; 0x05
     772:	82 30       	cpi	r24, 0x02	; 2
     774:	61 f1       	breq	.+88     	; 0x7ce <__fixsfsi+0x80>
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	50 f1       	brcs	.+84     	; 0x7ce <__fixsfsi+0x80>
     77a:	84 30       	cpi	r24, 0x04	; 4
     77c:	21 f4       	brne	.+8      	; 0x786 <__fixsfsi+0x38>
     77e:	8e 81       	ldd	r24, Y+6	; 0x06
     780:	88 23       	and	r24, r24
     782:	51 f1       	breq	.+84     	; 0x7d8 <__fixsfsi+0x8a>
     784:	2e c0       	rjmp	.+92     	; 0x7e2 <__fixsfsi+0x94>
     786:	2f 81       	ldd	r18, Y+7	; 0x07
     788:	38 85       	ldd	r19, Y+8	; 0x08
     78a:	37 fd       	sbrc	r19, 7
     78c:	20 c0       	rjmp	.+64     	; 0x7ce <__fixsfsi+0x80>
     78e:	6e 81       	ldd	r22, Y+6	; 0x06
     790:	2f 31       	cpi	r18, 0x1F	; 31
     792:	31 05       	cpc	r19, r1
     794:	1c f0       	brlt	.+6      	; 0x79c <__fixsfsi+0x4e>
     796:	66 23       	and	r22, r22
     798:	f9 f0       	breq	.+62     	; 0x7d8 <__fixsfsi+0x8a>
     79a:	23 c0       	rjmp	.+70     	; 0x7e2 <__fixsfsi+0x94>
     79c:	8e e1       	ldi	r24, 0x1E	; 30
     79e:	90 e0       	ldi	r25, 0x00	; 0
     7a0:	82 1b       	sub	r24, r18
     7a2:	93 0b       	sbc	r25, r19
     7a4:	29 85       	ldd	r18, Y+9	; 0x09
     7a6:	3a 85       	ldd	r19, Y+10	; 0x0a
     7a8:	4b 85       	ldd	r20, Y+11	; 0x0b
     7aa:	5c 85       	ldd	r21, Y+12	; 0x0c
     7ac:	04 c0       	rjmp	.+8      	; 0x7b6 <__fixsfsi+0x68>
     7ae:	56 95       	lsr	r21
     7b0:	47 95       	ror	r20
     7b2:	37 95       	ror	r19
     7b4:	27 95       	ror	r18
     7b6:	8a 95       	dec	r24
     7b8:	d2 f7       	brpl	.-12     	; 0x7ae <__fixsfsi+0x60>
     7ba:	66 23       	and	r22, r22
     7bc:	b1 f0       	breq	.+44     	; 0x7ea <__fixsfsi+0x9c>
     7be:	50 95       	com	r21
     7c0:	40 95       	com	r20
     7c2:	30 95       	com	r19
     7c4:	21 95       	neg	r18
     7c6:	3f 4f       	sbci	r19, 0xFF	; 255
     7c8:	4f 4f       	sbci	r20, 0xFF	; 255
     7ca:	5f 4f       	sbci	r21, 0xFF	; 255
     7cc:	0e c0       	rjmp	.+28     	; 0x7ea <__fixsfsi+0x9c>
     7ce:	20 e0       	ldi	r18, 0x00	; 0
     7d0:	30 e0       	ldi	r19, 0x00	; 0
     7d2:	40 e0       	ldi	r20, 0x00	; 0
     7d4:	50 e0       	ldi	r21, 0x00	; 0
     7d6:	09 c0       	rjmp	.+18     	; 0x7ea <__fixsfsi+0x9c>
     7d8:	2f ef       	ldi	r18, 0xFF	; 255
     7da:	3f ef       	ldi	r19, 0xFF	; 255
     7dc:	4f ef       	ldi	r20, 0xFF	; 255
     7de:	5f e7       	ldi	r21, 0x7F	; 127
     7e0:	04 c0       	rjmp	.+8      	; 0x7ea <__fixsfsi+0x9c>
     7e2:	20 e0       	ldi	r18, 0x00	; 0
     7e4:	30 e0       	ldi	r19, 0x00	; 0
     7e6:	40 e0       	ldi	r20, 0x00	; 0
     7e8:	50 e8       	ldi	r21, 0x80	; 128
     7ea:	b9 01       	movw	r22, r18
     7ec:	ca 01       	movw	r24, r20
     7ee:	2c 96       	adiw	r28, 0x0c	; 12
     7f0:	e2 e0       	ldi	r30, 0x02	; 2
     7f2:	0c 94 2b 0f 	jmp	0x1e56	; 0x1e56 <__epilogue_restores__+0x20>

000007f6 <__pack_f>:
     7f6:	df 92       	push	r13
     7f8:	ef 92       	push	r14
     7fa:	ff 92       	push	r15
     7fc:	0f 93       	push	r16
     7fe:	1f 93       	push	r17
     800:	fc 01       	movw	r30, r24
     802:	e4 80       	ldd	r14, Z+4	; 0x04
     804:	f5 80       	ldd	r15, Z+5	; 0x05
     806:	06 81       	ldd	r16, Z+6	; 0x06
     808:	17 81       	ldd	r17, Z+7	; 0x07
     80a:	d1 80       	ldd	r13, Z+1	; 0x01
     80c:	80 81       	ld	r24, Z
     80e:	82 30       	cpi	r24, 0x02	; 2
     810:	48 f4       	brcc	.+18     	; 0x824 <__pack_f+0x2e>
     812:	80 e0       	ldi	r24, 0x00	; 0
     814:	90 e0       	ldi	r25, 0x00	; 0
     816:	a0 e1       	ldi	r26, 0x10	; 16
     818:	b0 e0       	ldi	r27, 0x00	; 0
     81a:	e8 2a       	or	r14, r24
     81c:	f9 2a       	or	r15, r25
     81e:	0a 2b       	or	r16, r26
     820:	1b 2b       	or	r17, r27
     822:	a5 c0       	rjmp	.+330    	; 0x96e <__pack_f+0x178>
     824:	84 30       	cpi	r24, 0x04	; 4
     826:	09 f4       	brne	.+2      	; 0x82a <__pack_f+0x34>
     828:	9f c0       	rjmp	.+318    	; 0x968 <__pack_f+0x172>
     82a:	82 30       	cpi	r24, 0x02	; 2
     82c:	21 f4       	brne	.+8      	; 0x836 <__pack_f+0x40>
     82e:	ee 24       	eor	r14, r14
     830:	ff 24       	eor	r15, r15
     832:	87 01       	movw	r16, r14
     834:	05 c0       	rjmp	.+10     	; 0x840 <__pack_f+0x4a>
     836:	e1 14       	cp	r14, r1
     838:	f1 04       	cpc	r15, r1
     83a:	01 05       	cpc	r16, r1
     83c:	11 05       	cpc	r17, r1
     83e:	19 f4       	brne	.+6      	; 0x846 <__pack_f+0x50>
     840:	e0 e0       	ldi	r30, 0x00	; 0
     842:	f0 e0       	ldi	r31, 0x00	; 0
     844:	96 c0       	rjmp	.+300    	; 0x972 <__pack_f+0x17c>
     846:	62 81       	ldd	r22, Z+2	; 0x02
     848:	73 81       	ldd	r23, Z+3	; 0x03
     84a:	9f ef       	ldi	r25, 0xFF	; 255
     84c:	62 38       	cpi	r22, 0x82	; 130
     84e:	79 07       	cpc	r23, r25
     850:	0c f0       	brlt	.+2      	; 0x854 <__pack_f+0x5e>
     852:	5b c0       	rjmp	.+182    	; 0x90a <__pack_f+0x114>
     854:	22 e8       	ldi	r18, 0x82	; 130
     856:	3f ef       	ldi	r19, 0xFF	; 255
     858:	26 1b       	sub	r18, r22
     85a:	37 0b       	sbc	r19, r23
     85c:	2a 31       	cpi	r18, 0x1A	; 26
     85e:	31 05       	cpc	r19, r1
     860:	2c f0       	brlt	.+10     	; 0x86c <__pack_f+0x76>
     862:	20 e0       	ldi	r18, 0x00	; 0
     864:	30 e0       	ldi	r19, 0x00	; 0
     866:	40 e0       	ldi	r20, 0x00	; 0
     868:	50 e0       	ldi	r21, 0x00	; 0
     86a:	2a c0       	rjmp	.+84     	; 0x8c0 <__pack_f+0xca>
     86c:	b8 01       	movw	r22, r16
     86e:	a7 01       	movw	r20, r14
     870:	02 2e       	mov	r0, r18
     872:	04 c0       	rjmp	.+8      	; 0x87c <__pack_f+0x86>
     874:	76 95       	lsr	r23
     876:	67 95       	ror	r22
     878:	57 95       	ror	r21
     87a:	47 95       	ror	r20
     87c:	0a 94       	dec	r0
     87e:	d2 f7       	brpl	.-12     	; 0x874 <__pack_f+0x7e>
     880:	81 e0       	ldi	r24, 0x01	; 1
     882:	90 e0       	ldi	r25, 0x00	; 0
     884:	a0 e0       	ldi	r26, 0x00	; 0
     886:	b0 e0       	ldi	r27, 0x00	; 0
     888:	04 c0       	rjmp	.+8      	; 0x892 <__pack_f+0x9c>
     88a:	88 0f       	add	r24, r24
     88c:	99 1f       	adc	r25, r25
     88e:	aa 1f       	adc	r26, r26
     890:	bb 1f       	adc	r27, r27
     892:	2a 95       	dec	r18
     894:	d2 f7       	brpl	.-12     	; 0x88a <__pack_f+0x94>
     896:	01 97       	sbiw	r24, 0x01	; 1
     898:	a1 09       	sbc	r26, r1
     89a:	b1 09       	sbc	r27, r1
     89c:	8e 21       	and	r24, r14
     89e:	9f 21       	and	r25, r15
     8a0:	a0 23       	and	r26, r16
     8a2:	b1 23       	and	r27, r17
     8a4:	00 97       	sbiw	r24, 0x00	; 0
     8a6:	a1 05       	cpc	r26, r1
     8a8:	b1 05       	cpc	r27, r1
     8aa:	21 f0       	breq	.+8      	; 0x8b4 <__pack_f+0xbe>
     8ac:	81 e0       	ldi	r24, 0x01	; 1
     8ae:	90 e0       	ldi	r25, 0x00	; 0
     8b0:	a0 e0       	ldi	r26, 0x00	; 0
     8b2:	b0 e0       	ldi	r27, 0x00	; 0
     8b4:	9a 01       	movw	r18, r20
     8b6:	ab 01       	movw	r20, r22
     8b8:	28 2b       	or	r18, r24
     8ba:	39 2b       	or	r19, r25
     8bc:	4a 2b       	or	r20, r26
     8be:	5b 2b       	or	r21, r27
     8c0:	da 01       	movw	r26, r20
     8c2:	c9 01       	movw	r24, r18
     8c4:	8f 77       	andi	r24, 0x7F	; 127
     8c6:	90 70       	andi	r25, 0x00	; 0
     8c8:	a0 70       	andi	r26, 0x00	; 0
     8ca:	b0 70       	andi	r27, 0x00	; 0
     8cc:	80 34       	cpi	r24, 0x40	; 64
     8ce:	91 05       	cpc	r25, r1
     8d0:	a1 05       	cpc	r26, r1
     8d2:	b1 05       	cpc	r27, r1
     8d4:	39 f4       	brne	.+14     	; 0x8e4 <__pack_f+0xee>
     8d6:	27 ff       	sbrs	r18, 7
     8d8:	09 c0       	rjmp	.+18     	; 0x8ec <__pack_f+0xf6>
     8da:	20 5c       	subi	r18, 0xC0	; 192
     8dc:	3f 4f       	sbci	r19, 0xFF	; 255
     8de:	4f 4f       	sbci	r20, 0xFF	; 255
     8e0:	5f 4f       	sbci	r21, 0xFF	; 255
     8e2:	04 c0       	rjmp	.+8      	; 0x8ec <__pack_f+0xf6>
     8e4:	21 5c       	subi	r18, 0xC1	; 193
     8e6:	3f 4f       	sbci	r19, 0xFF	; 255
     8e8:	4f 4f       	sbci	r20, 0xFF	; 255
     8ea:	5f 4f       	sbci	r21, 0xFF	; 255
     8ec:	e0 e0       	ldi	r30, 0x00	; 0
     8ee:	f0 e0       	ldi	r31, 0x00	; 0
     8f0:	20 30       	cpi	r18, 0x00	; 0
     8f2:	a0 e0       	ldi	r26, 0x00	; 0
     8f4:	3a 07       	cpc	r19, r26
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	4a 07       	cpc	r20, r26
     8fa:	a0 e4       	ldi	r26, 0x40	; 64
     8fc:	5a 07       	cpc	r21, r26
     8fe:	10 f0       	brcs	.+4      	; 0x904 <__pack_f+0x10e>
     900:	e1 e0       	ldi	r30, 0x01	; 1
     902:	f0 e0       	ldi	r31, 0x00	; 0
     904:	79 01       	movw	r14, r18
     906:	8a 01       	movw	r16, r20
     908:	27 c0       	rjmp	.+78     	; 0x958 <__pack_f+0x162>
     90a:	60 38       	cpi	r22, 0x80	; 128
     90c:	71 05       	cpc	r23, r1
     90e:	64 f5       	brge	.+88     	; 0x968 <__pack_f+0x172>
     910:	fb 01       	movw	r30, r22
     912:	e1 58       	subi	r30, 0x81	; 129
     914:	ff 4f       	sbci	r31, 0xFF	; 255
     916:	d8 01       	movw	r26, r16
     918:	c7 01       	movw	r24, r14
     91a:	8f 77       	andi	r24, 0x7F	; 127
     91c:	90 70       	andi	r25, 0x00	; 0
     91e:	a0 70       	andi	r26, 0x00	; 0
     920:	b0 70       	andi	r27, 0x00	; 0
     922:	80 34       	cpi	r24, 0x40	; 64
     924:	91 05       	cpc	r25, r1
     926:	a1 05       	cpc	r26, r1
     928:	b1 05       	cpc	r27, r1
     92a:	39 f4       	brne	.+14     	; 0x93a <__pack_f+0x144>
     92c:	e7 fe       	sbrs	r14, 7
     92e:	0d c0       	rjmp	.+26     	; 0x94a <__pack_f+0x154>
     930:	80 e4       	ldi	r24, 0x40	; 64
     932:	90 e0       	ldi	r25, 0x00	; 0
     934:	a0 e0       	ldi	r26, 0x00	; 0
     936:	b0 e0       	ldi	r27, 0x00	; 0
     938:	04 c0       	rjmp	.+8      	; 0x942 <__pack_f+0x14c>
     93a:	8f e3       	ldi	r24, 0x3F	; 63
     93c:	90 e0       	ldi	r25, 0x00	; 0
     93e:	a0 e0       	ldi	r26, 0x00	; 0
     940:	b0 e0       	ldi	r27, 0x00	; 0
     942:	e8 0e       	add	r14, r24
     944:	f9 1e       	adc	r15, r25
     946:	0a 1f       	adc	r16, r26
     948:	1b 1f       	adc	r17, r27
     94a:	17 ff       	sbrs	r17, 7
     94c:	05 c0       	rjmp	.+10     	; 0x958 <__pack_f+0x162>
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	31 96       	adiw	r30, 0x01	; 1
     958:	87 e0       	ldi	r24, 0x07	; 7
     95a:	16 95       	lsr	r17
     95c:	07 95       	ror	r16
     95e:	f7 94       	ror	r15
     960:	e7 94       	ror	r14
     962:	8a 95       	dec	r24
     964:	d1 f7       	brne	.-12     	; 0x95a <__pack_f+0x164>
     966:	05 c0       	rjmp	.+10     	; 0x972 <__pack_f+0x17c>
     968:	ee 24       	eor	r14, r14
     96a:	ff 24       	eor	r15, r15
     96c:	87 01       	movw	r16, r14
     96e:	ef ef       	ldi	r30, 0xFF	; 255
     970:	f0 e0       	ldi	r31, 0x00	; 0
     972:	6e 2f       	mov	r22, r30
     974:	67 95       	ror	r22
     976:	66 27       	eor	r22, r22
     978:	67 95       	ror	r22
     97a:	90 2f       	mov	r25, r16
     97c:	9f 77       	andi	r25, 0x7F	; 127
     97e:	d7 94       	ror	r13
     980:	dd 24       	eor	r13, r13
     982:	d7 94       	ror	r13
     984:	8e 2f       	mov	r24, r30
     986:	86 95       	lsr	r24
     988:	49 2f       	mov	r20, r25
     98a:	46 2b       	or	r20, r22
     98c:	58 2f       	mov	r21, r24
     98e:	5d 29       	or	r21, r13
     990:	b7 01       	movw	r22, r14
     992:	ca 01       	movw	r24, r20
     994:	1f 91       	pop	r17
     996:	0f 91       	pop	r16
     998:	ff 90       	pop	r15
     99a:	ef 90       	pop	r14
     99c:	df 90       	pop	r13
     99e:	08 95       	ret

000009a0 <__unpack_f>:
     9a0:	fc 01       	movw	r30, r24
     9a2:	db 01       	movw	r26, r22
     9a4:	40 81       	ld	r20, Z
     9a6:	51 81       	ldd	r21, Z+1	; 0x01
     9a8:	22 81       	ldd	r18, Z+2	; 0x02
     9aa:	62 2f       	mov	r22, r18
     9ac:	6f 77       	andi	r22, 0x7F	; 127
     9ae:	70 e0       	ldi	r23, 0x00	; 0
     9b0:	22 1f       	adc	r18, r18
     9b2:	22 27       	eor	r18, r18
     9b4:	22 1f       	adc	r18, r18
     9b6:	93 81       	ldd	r25, Z+3	; 0x03
     9b8:	89 2f       	mov	r24, r25
     9ba:	88 0f       	add	r24, r24
     9bc:	82 2b       	or	r24, r18
     9be:	28 2f       	mov	r18, r24
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	99 1f       	adc	r25, r25
     9c4:	99 27       	eor	r25, r25
     9c6:	99 1f       	adc	r25, r25
     9c8:	11 96       	adiw	r26, 0x01	; 1
     9ca:	9c 93       	st	X, r25
     9cc:	11 97       	sbiw	r26, 0x01	; 1
     9ce:	21 15       	cp	r18, r1
     9d0:	31 05       	cpc	r19, r1
     9d2:	a9 f5       	brne	.+106    	; 0xa3e <__unpack_f+0x9e>
     9d4:	41 15       	cp	r20, r1
     9d6:	51 05       	cpc	r21, r1
     9d8:	61 05       	cpc	r22, r1
     9da:	71 05       	cpc	r23, r1
     9dc:	11 f4       	brne	.+4      	; 0x9e2 <__unpack_f+0x42>
     9de:	82 e0       	ldi	r24, 0x02	; 2
     9e0:	37 c0       	rjmp	.+110    	; 0xa50 <__unpack_f+0xb0>
     9e2:	82 e8       	ldi	r24, 0x82	; 130
     9e4:	9f ef       	ldi	r25, 0xFF	; 255
     9e6:	13 96       	adiw	r26, 0x03	; 3
     9e8:	9c 93       	st	X, r25
     9ea:	8e 93       	st	-X, r24
     9ec:	12 97       	sbiw	r26, 0x02	; 2
     9ee:	9a 01       	movw	r18, r20
     9f0:	ab 01       	movw	r20, r22
     9f2:	67 e0       	ldi	r22, 0x07	; 7
     9f4:	22 0f       	add	r18, r18
     9f6:	33 1f       	adc	r19, r19
     9f8:	44 1f       	adc	r20, r20
     9fa:	55 1f       	adc	r21, r21
     9fc:	6a 95       	dec	r22
     9fe:	d1 f7       	brne	.-12     	; 0x9f4 <__unpack_f+0x54>
     a00:	83 e0       	ldi	r24, 0x03	; 3
     a02:	8c 93       	st	X, r24
     a04:	0d c0       	rjmp	.+26     	; 0xa20 <__unpack_f+0x80>
     a06:	22 0f       	add	r18, r18
     a08:	33 1f       	adc	r19, r19
     a0a:	44 1f       	adc	r20, r20
     a0c:	55 1f       	adc	r21, r21
     a0e:	12 96       	adiw	r26, 0x02	; 2
     a10:	8d 91       	ld	r24, X+
     a12:	9c 91       	ld	r25, X
     a14:	13 97       	sbiw	r26, 0x03	; 3
     a16:	01 97       	sbiw	r24, 0x01	; 1
     a18:	13 96       	adiw	r26, 0x03	; 3
     a1a:	9c 93       	st	X, r25
     a1c:	8e 93       	st	-X, r24
     a1e:	12 97       	sbiw	r26, 0x02	; 2
     a20:	20 30       	cpi	r18, 0x00	; 0
     a22:	80 e0       	ldi	r24, 0x00	; 0
     a24:	38 07       	cpc	r19, r24
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	48 07       	cpc	r20, r24
     a2a:	80 e4       	ldi	r24, 0x40	; 64
     a2c:	58 07       	cpc	r21, r24
     a2e:	58 f3       	brcs	.-42     	; 0xa06 <__unpack_f+0x66>
     a30:	14 96       	adiw	r26, 0x04	; 4
     a32:	2d 93       	st	X+, r18
     a34:	3d 93       	st	X+, r19
     a36:	4d 93       	st	X+, r20
     a38:	5c 93       	st	X, r21
     a3a:	17 97       	sbiw	r26, 0x07	; 7
     a3c:	08 95       	ret
     a3e:	2f 3f       	cpi	r18, 0xFF	; 255
     a40:	31 05       	cpc	r19, r1
     a42:	79 f4       	brne	.+30     	; 0xa62 <__unpack_f+0xc2>
     a44:	41 15       	cp	r20, r1
     a46:	51 05       	cpc	r21, r1
     a48:	61 05       	cpc	r22, r1
     a4a:	71 05       	cpc	r23, r1
     a4c:	19 f4       	brne	.+6      	; 0xa54 <__unpack_f+0xb4>
     a4e:	84 e0       	ldi	r24, 0x04	; 4
     a50:	8c 93       	st	X, r24
     a52:	08 95       	ret
     a54:	64 ff       	sbrs	r22, 4
     a56:	03 c0       	rjmp	.+6      	; 0xa5e <__unpack_f+0xbe>
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	8c 93       	st	X, r24
     a5c:	12 c0       	rjmp	.+36     	; 0xa82 <__unpack_f+0xe2>
     a5e:	1c 92       	st	X, r1
     a60:	10 c0       	rjmp	.+32     	; 0xa82 <__unpack_f+0xe2>
     a62:	2f 57       	subi	r18, 0x7F	; 127
     a64:	30 40       	sbci	r19, 0x00	; 0
     a66:	13 96       	adiw	r26, 0x03	; 3
     a68:	3c 93       	st	X, r19
     a6a:	2e 93       	st	-X, r18
     a6c:	12 97       	sbiw	r26, 0x02	; 2
     a6e:	83 e0       	ldi	r24, 0x03	; 3
     a70:	8c 93       	st	X, r24
     a72:	87 e0       	ldi	r24, 0x07	; 7
     a74:	44 0f       	add	r20, r20
     a76:	55 1f       	adc	r21, r21
     a78:	66 1f       	adc	r22, r22
     a7a:	77 1f       	adc	r23, r23
     a7c:	8a 95       	dec	r24
     a7e:	d1 f7       	brne	.-12     	; 0xa74 <__unpack_f+0xd4>
     a80:	70 64       	ori	r23, 0x40	; 64
     a82:	14 96       	adiw	r26, 0x04	; 4
     a84:	4d 93       	st	X+, r20
     a86:	5d 93       	st	X+, r21
     a88:	6d 93       	st	X+, r22
     a8a:	7c 93       	st	X, r23
     a8c:	17 97       	sbiw	r26, 0x07	; 7
     a8e:	08 95       	ret

00000a90 <__fpcmp_parts_f>:
     a90:	1f 93       	push	r17
     a92:	dc 01       	movw	r26, r24
     a94:	fb 01       	movw	r30, r22
     a96:	9c 91       	ld	r25, X
     a98:	92 30       	cpi	r25, 0x02	; 2
     a9a:	08 f4       	brcc	.+2      	; 0xa9e <__fpcmp_parts_f+0xe>
     a9c:	47 c0       	rjmp	.+142    	; 0xb2c <__fpcmp_parts_f+0x9c>
     a9e:	80 81       	ld	r24, Z
     aa0:	82 30       	cpi	r24, 0x02	; 2
     aa2:	08 f4       	brcc	.+2      	; 0xaa6 <__fpcmp_parts_f+0x16>
     aa4:	43 c0       	rjmp	.+134    	; 0xb2c <__fpcmp_parts_f+0x9c>
     aa6:	94 30       	cpi	r25, 0x04	; 4
     aa8:	51 f4       	brne	.+20     	; 0xabe <__fpcmp_parts_f+0x2e>
     aaa:	11 96       	adiw	r26, 0x01	; 1
     aac:	1c 91       	ld	r17, X
     aae:	84 30       	cpi	r24, 0x04	; 4
     ab0:	99 f5       	brne	.+102    	; 0xb18 <__fpcmp_parts_f+0x88>
     ab2:	81 81       	ldd	r24, Z+1	; 0x01
     ab4:	68 2f       	mov	r22, r24
     ab6:	70 e0       	ldi	r23, 0x00	; 0
     ab8:	61 1b       	sub	r22, r17
     aba:	71 09       	sbc	r23, r1
     abc:	3f c0       	rjmp	.+126    	; 0xb3c <__fpcmp_parts_f+0xac>
     abe:	84 30       	cpi	r24, 0x04	; 4
     ac0:	21 f0       	breq	.+8      	; 0xaca <__fpcmp_parts_f+0x3a>
     ac2:	92 30       	cpi	r25, 0x02	; 2
     ac4:	31 f4       	brne	.+12     	; 0xad2 <__fpcmp_parts_f+0x42>
     ac6:	82 30       	cpi	r24, 0x02	; 2
     ac8:	b9 f1       	breq	.+110    	; 0xb38 <__fpcmp_parts_f+0xa8>
     aca:	81 81       	ldd	r24, Z+1	; 0x01
     acc:	88 23       	and	r24, r24
     ace:	89 f1       	breq	.+98     	; 0xb32 <__fpcmp_parts_f+0xa2>
     ad0:	2d c0       	rjmp	.+90     	; 0xb2c <__fpcmp_parts_f+0x9c>
     ad2:	11 96       	adiw	r26, 0x01	; 1
     ad4:	1c 91       	ld	r17, X
     ad6:	11 97       	sbiw	r26, 0x01	; 1
     ad8:	82 30       	cpi	r24, 0x02	; 2
     ada:	f1 f0       	breq	.+60     	; 0xb18 <__fpcmp_parts_f+0x88>
     adc:	81 81       	ldd	r24, Z+1	; 0x01
     ade:	18 17       	cp	r17, r24
     ae0:	d9 f4       	brne	.+54     	; 0xb18 <__fpcmp_parts_f+0x88>
     ae2:	12 96       	adiw	r26, 0x02	; 2
     ae4:	2d 91       	ld	r18, X+
     ae6:	3c 91       	ld	r19, X
     ae8:	13 97       	sbiw	r26, 0x03	; 3
     aea:	82 81       	ldd	r24, Z+2	; 0x02
     aec:	93 81       	ldd	r25, Z+3	; 0x03
     aee:	82 17       	cp	r24, r18
     af0:	93 07       	cpc	r25, r19
     af2:	94 f0       	brlt	.+36     	; 0xb18 <__fpcmp_parts_f+0x88>
     af4:	28 17       	cp	r18, r24
     af6:	39 07       	cpc	r19, r25
     af8:	bc f0       	brlt	.+46     	; 0xb28 <__fpcmp_parts_f+0x98>
     afa:	14 96       	adiw	r26, 0x04	; 4
     afc:	8d 91       	ld	r24, X+
     afe:	9d 91       	ld	r25, X+
     b00:	0d 90       	ld	r0, X+
     b02:	bc 91       	ld	r27, X
     b04:	a0 2d       	mov	r26, r0
     b06:	24 81       	ldd	r18, Z+4	; 0x04
     b08:	35 81       	ldd	r19, Z+5	; 0x05
     b0a:	46 81       	ldd	r20, Z+6	; 0x06
     b0c:	57 81       	ldd	r21, Z+7	; 0x07
     b0e:	28 17       	cp	r18, r24
     b10:	39 07       	cpc	r19, r25
     b12:	4a 07       	cpc	r20, r26
     b14:	5b 07       	cpc	r21, r27
     b16:	18 f4       	brcc	.+6      	; 0xb1e <__fpcmp_parts_f+0x8e>
     b18:	11 23       	and	r17, r17
     b1a:	41 f0       	breq	.+16     	; 0xb2c <__fpcmp_parts_f+0x9c>
     b1c:	0a c0       	rjmp	.+20     	; 0xb32 <__fpcmp_parts_f+0xa2>
     b1e:	82 17       	cp	r24, r18
     b20:	93 07       	cpc	r25, r19
     b22:	a4 07       	cpc	r26, r20
     b24:	b5 07       	cpc	r27, r21
     b26:	40 f4       	brcc	.+16     	; 0xb38 <__fpcmp_parts_f+0xa8>
     b28:	11 23       	and	r17, r17
     b2a:	19 f0       	breq	.+6      	; 0xb32 <__fpcmp_parts_f+0xa2>
     b2c:	61 e0       	ldi	r22, 0x01	; 1
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	05 c0       	rjmp	.+10     	; 0xb3c <__fpcmp_parts_f+0xac>
     b32:	6f ef       	ldi	r22, 0xFF	; 255
     b34:	7f ef       	ldi	r23, 0xFF	; 255
     b36:	02 c0       	rjmp	.+4      	; 0xb3c <__fpcmp_parts_f+0xac>
     b38:	60 e0       	ldi	r22, 0x00	; 0
     b3a:	70 e0       	ldi	r23, 0x00	; 0
     b3c:	cb 01       	movw	r24, r22
     b3e:	1f 91       	pop	r17
     b40:	08 95       	ret

00000b42 <UART_Tx>:
//		SET_BIT(UCSRC , UCSZ0) ;
//		break ;
//	}
//}
void UART_Tx   (u8 Data)
{
     b42:	df 93       	push	r29
     b44:	cf 93       	push	r28
     b46:	0f 92       	push	r0
     b48:	cd b7       	in	r28, 0x3d	; 61
     b4a:	de b7       	in	r29, 0x3e	; 62
     b4c:	89 83       	std	Y+1, r24	; 0x01
	while (READ_BIT(UCSRA , UDRE) == 0) ;
     b4e:	eb e2       	ldi	r30, 0x2B	; 43
     b50:	f0 e0       	ldi	r31, 0x00	; 0
     b52:	80 81       	ld	r24, Z
     b54:	88 2f       	mov	r24, r24
     b56:	90 e0       	ldi	r25, 0x00	; 0
     b58:	80 72       	andi	r24, 0x20	; 32
     b5a:	90 70       	andi	r25, 0x00	; 0
     b5c:	95 95       	asr	r25
     b5e:	87 95       	ror	r24
     b60:	95 95       	asr	r25
     b62:	87 95       	ror	r24
     b64:	95 95       	asr	r25
     b66:	87 95       	ror	r24
     b68:	95 95       	asr	r25
     b6a:	87 95       	ror	r24
     b6c:	95 95       	asr	r25
     b6e:	87 95       	ror	r24
     b70:	00 97       	sbiw	r24, 0x00	; 0
     b72:	69 f3       	breq	.-38     	; 0xb4e <UART_Tx+0xc>
	UDR = Data ;
     b74:	ec e2       	ldi	r30, 0x2C	; 44
     b76:	f0 e0       	ldi	r31, 0x00	; 0
     b78:	89 81       	ldd	r24, Y+1	; 0x01
     b7a:	80 83       	st	Z, r24
}
     b7c:	0f 90       	pop	r0
     b7e:	cf 91       	pop	r28
     b80:	df 91       	pop	r29
     b82:	08 95       	ret

00000b84 <UART_RX>:
//		i ++ ;
//	}
//	UART_Tx ('\0') ;
//}
u8 UART_RX   (void)
{
     b84:	df 93       	push	r29
     b86:	cf 93       	push	r28
     b88:	cd b7       	in	r28, 0x3d	; 61
     b8a:	de b7       	in	r29, 0x3e	; 62
	while (READ_BIT(UCSRA , RXC) == 0) ;
     b8c:	eb e2       	ldi	r30, 0x2B	; 43
     b8e:	f0 e0       	ldi	r31, 0x00	; 0
     b90:	80 81       	ld	r24, Z
     b92:	88 1f       	adc	r24, r24
     b94:	88 27       	eor	r24, r24
     b96:	88 1f       	adc	r24, r24
     b98:	88 2f       	mov	r24, r24
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	90 70       	andi	r25, 0x00	; 0
     b9e:	00 97       	sbiw	r24, 0x00	; 0
     ba0:	a9 f3       	breq	.-22     	; 0xb8c <UART_RX+0x8>
	return UDR ;
     ba2:	ec e2       	ldi	r30, 0x2C	; 44
     ba4:	f0 e0       	ldi	r31, 0x00	; 0
     ba6:	80 81       	ld	r24, Z
}
     ba8:	cf 91       	pop	r28
     baa:	df 91       	pop	r29
     bac:	08 95       	ret

00000bae <UART_SendByte>:

void UART_SendByte(u8 data) {
     bae:	df 93       	push	r29
     bb0:	cf 93       	push	r28
     bb2:	0f 92       	push	r0
     bb4:	cd b7       	in	r28, 0x3d	; 61
     bb6:	de b7       	in	r29, 0x3e	; 62
     bb8:	89 83       	std	Y+1, r24	; 0x01
	while (!(UCSRA & (1 << UDRE)));
     bba:	eb e2       	ldi	r30, 0x2B	; 43
     bbc:	f0 e0       	ldi	r31, 0x00	; 0
     bbe:	80 81       	ld	r24, Z
     bc0:	88 2f       	mov	r24, r24
     bc2:	90 e0       	ldi	r25, 0x00	; 0
     bc4:	80 72       	andi	r24, 0x20	; 32
     bc6:	90 70       	andi	r25, 0x00	; 0
     bc8:	00 97       	sbiw	r24, 0x00	; 0
     bca:	b9 f3       	breq	.-18     	; 0xbba <UART_SendByte+0xc>
	UDR = data;
     bcc:	ec e2       	ldi	r30, 0x2C	; 44
     bce:	f0 e0       	ldi	r31, 0x00	; 0
     bd0:	89 81       	ldd	r24, Y+1	; 0x01
     bd2:	80 83       	st	Z, r24
}
     bd4:	0f 90       	pop	r0
     bd6:	cf 91       	pop	r28
     bd8:	df 91       	pop	r29
     bda:	08 95       	ret

00000bdc <UART_SendFrame>:

void UART_SendFrame(u8 cmd_id, u32 param1, u8 param2) {
     bdc:	df 93       	push	r29
     bde:	cf 93       	push	r28
     be0:	00 d0       	rcall	.+0      	; 0xbe2 <UART_SendFrame+0x6>
     be2:	00 d0       	rcall	.+0      	; 0xbe4 <UART_SendFrame+0x8>
     be4:	00 d0       	rcall	.+0      	; 0xbe6 <UART_SendFrame+0xa>
     be6:	cd b7       	in	r28, 0x3d	; 61
     be8:	de b7       	in	r29, 0x3e	; 62
     bea:	89 83       	std	Y+1, r24	; 0x01
     bec:	4a 83       	std	Y+2, r20	; 0x02
     bee:	5b 83       	std	Y+3, r21	; 0x03
     bf0:	6c 83       	std	Y+4, r22	; 0x04
     bf2:	7d 83       	std	Y+5, r23	; 0x05
     bf4:	2e 83       	std	Y+6, r18	; 0x06
	// Response Frame = Header | Length | Cmd_ID | Param1 | Param2 | Tail
	UART_SendByte(CMD_HEADER);
     bf6:	8a ea       	ldi	r24, 0xAA	; 170
     bf8:	0e 94 d7 05 	call	0xbae	; 0xbae <UART_SendByte>
	UART_SendByte(6); UART_SendByte(0); UART_SendByte(0); UART_SendByte(0); // length = 6 bytes
     bfc:	86 e0       	ldi	r24, 0x06	; 6
     bfe:	0e 94 d7 05 	call	0xbae	; 0xbae <UART_SendByte>
     c02:	80 e0       	ldi	r24, 0x00	; 0
     c04:	0e 94 d7 05 	call	0xbae	; 0xbae <UART_SendByte>
     c08:	80 e0       	ldi	r24, 0x00	; 0
     c0a:	0e 94 d7 05 	call	0xbae	; 0xbae <UART_SendByte>
     c0e:	80 e0       	ldi	r24, 0x00	; 0
     c10:	0e 94 d7 05 	call	0xbae	; 0xbae <UART_SendByte>
	UART_SendByte(cmd_id);
     c14:	89 81       	ldd	r24, Y+1	; 0x01
     c16:	0e 94 d7 05 	call	0xbae	; 0xbae <UART_SendByte>
	UART_SendByte((u8)(param1 & 0xFF));
     c1a:	8a 81       	ldd	r24, Y+2	; 0x02
     c1c:	0e 94 d7 05 	call	0xbae	; 0xbae <UART_SendByte>
	UART_SendByte(param2);
     c20:	8e 81       	ldd	r24, Y+6	; 0x06
     c22:	0e 94 d7 05 	call	0xbae	; 0xbae <UART_SendByte>
	UART_SendByte(RES_TAIL);
     c26:	87 e7       	ldi	r24, 0x77	; 119
     c28:	0e 94 d7 05 	call	0xbae	; 0xbae <UART_SendByte>
}
     c2c:	26 96       	adiw	r28, 0x06	; 6
     c2e:	0f b6       	in	r0, 0x3f	; 63
     c30:	f8 94       	cli
     c32:	de bf       	out	0x3e, r29	; 62
     c34:	0f be       	out	0x3f, r0	; 63
     c36:	cd bf       	out	0x3d, r28	; 61
     c38:	cf 91       	pop	r28
     c3a:	df 91       	pop	r29
     c3c:	08 95       	ret

00000c3e <UART_ReceiveChar>:

char UART_ReceiveChar(void) {
     c3e:	df 93       	push	r29
     c40:	cf 93       	push	r28
     c42:	cd b7       	in	r28, 0x3d	; 61
     c44:	de b7       	in	r29, 0x3e	; 62
	while (!(UCSRA & (1 << RXC))); // wait until data received
     c46:	eb e2       	ldi	r30, 0x2B	; 43
     c48:	f0 e0       	ldi	r31, 0x00	; 0
     c4a:	80 81       	ld	r24, Z
     c4c:	88 23       	and	r24, r24
     c4e:	dc f7       	brge	.-10     	; 0xc46 <UART_ReceiveChar+0x8>
	return UDR;
     c50:	ec e2       	ldi	r30, 0x2C	; 44
     c52:	f0 e0       	ldi	r31, 0x00	; 0
     c54:	80 81       	ld	r24, Z
}
     c56:	cf 91       	pop	r28
     c58:	df 91       	pop	r29
     c5a:	08 95       	ret

00000c5c <ProcessCommand>:
void ProcessCommand(char *cmd) {
     c5c:	df 93       	push	r29
     c5e:	cf 93       	push	r28
     c60:	cd b7       	in	r28, 0x3d	; 61
     c62:	de b7       	in	r29, 0x3e	; 62
     c64:	cf 54       	subi	r28, 0x4F	; 79
     c66:	d0 40       	sbci	r29, 0x00	; 0
     c68:	0f b6       	in	r0, 0x3f	; 63
     c6a:	f8 94       	cli
     c6c:	de bf       	out	0x3e, r29	; 62
     c6e:	0f be       	out	0x3f, r0	; 63
     c70:	cd bf       	out	0x3d, r28	; 61
     c72:	fe 01       	movw	r30, r28
     c74:	e2 5b       	subi	r30, 0xB2	; 178
     c76:	ff 4f       	sbci	r31, 0xFF	; 255
     c78:	91 83       	std	Z+1, r25	; 0x01
     c7a:	80 83       	st	Z, r24
	u16 addr;
	char out[32];

	if (cmd[0] == 'W') {
     c7c:	fe 01       	movw	r30, r28
     c7e:	e2 5b       	subi	r30, 0xB2	; 178
     c80:	ff 4f       	sbci	r31, 0xFF	; 255
     c82:	01 90       	ld	r0, Z+
     c84:	f0 81       	ld	r31, Z
     c86:	e0 2d       	mov	r30, r0
     c88:	80 81       	ld	r24, Z
     c8a:	87 35       	cpi	r24, 0x57	; 87
     c8c:	09 f0       	breq	.+2      	; 0xc90 <ProcessCommand+0x34>
     c8e:	35 c1       	rjmp	.+618    	; 0xefa <ProcessCommand+0x29e>
		// Format: W-0x10-123
		unsigned int a;
		unsigned int v;
		if (sscanf(cmd, "W-%x-%u", &a, &v) == 2) {   // parse hex address + decimal value
     c90:	2d b7       	in	r18, 0x3d	; 61
     c92:	3e b7       	in	r19, 0x3e	; 62
     c94:	28 50       	subi	r18, 0x08	; 8
     c96:	30 40       	sbci	r19, 0x00	; 0
     c98:	0f b6       	in	r0, 0x3f	; 63
     c9a:	f8 94       	cli
     c9c:	3e bf       	out	0x3e, r19	; 62
     c9e:	0f be       	out	0x3f, r0	; 63
     ca0:	2d bf       	out	0x3d, r18	; 61
     ca2:	ad b7       	in	r26, 0x3d	; 61
     ca4:	be b7       	in	r27, 0x3e	; 62
     ca6:	11 96       	adiw	r26, 0x01	; 1
     ca8:	fe 01       	movw	r30, r28
     caa:	e2 5b       	subi	r30, 0xB2	; 178
     cac:	ff 4f       	sbci	r31, 0xFF	; 255
     cae:	80 81       	ld	r24, Z
     cb0:	91 81       	ldd	r25, Z+1	; 0x01
     cb2:	11 96       	adiw	r26, 0x01	; 1
     cb4:	9c 93       	st	X, r25
     cb6:	8e 93       	st	-X, r24
     cb8:	80 e6       	ldi	r24, 0x60	; 96
     cba:	90 e0       	ldi	r25, 0x00	; 0
     cbc:	13 96       	adiw	r26, 0x03	; 3
     cbe:	9c 93       	st	X, r25
     cc0:	8e 93       	st	-X, r24
     cc2:	12 97       	sbiw	r26, 0x02	; 2
     cc4:	ce 01       	movw	r24, r28
     cc6:	c4 96       	adiw	r24, 0x34	; 52
     cc8:	15 96       	adiw	r26, 0x05	; 5
     cca:	9c 93       	st	X, r25
     ccc:	8e 93       	st	-X, r24
     cce:	14 97       	sbiw	r26, 0x04	; 4
     cd0:	ce 01       	movw	r24, r28
     cd2:	c6 96       	adiw	r24, 0x36	; 54
     cd4:	17 96       	adiw	r26, 0x07	; 7
     cd6:	9c 93       	st	X, r25
     cd8:	8e 93       	st	-X, r24
     cda:	16 97       	sbiw	r26, 0x06	; 6
     cdc:	0e 94 63 0f 	call	0x1ec6	; 0x1ec6 <sscanf>
     ce0:	2d b7       	in	r18, 0x3d	; 61
     ce2:	3e b7       	in	r19, 0x3e	; 62
     ce4:	28 5f       	subi	r18, 0xF8	; 248
     ce6:	3f 4f       	sbci	r19, 0xFF	; 255
     ce8:	0f b6       	in	r0, 0x3f	; 63
     cea:	f8 94       	cli
     cec:	3e bf       	out	0x3e, r19	; 62
     cee:	0f be       	out	0x3f, r0	; 63
     cf0:	2d bf       	out	0x3d, r18	; 61
     cf2:	82 30       	cpi	r24, 0x02	; 2
     cf4:	91 05       	cpc	r25, r1
     cf6:	09 f0       	breq	.+2      	; 0xcfa <ProcessCommand+0x9e>
     cf8:	fb c0       	rjmp	.+502    	; 0xef0 <ProcessCommand+0x294>
			addr = (u16)a;
     cfa:	8c a9       	ldd	r24, Y+52	; 0x34
     cfc:	9d a9       	ldd	r25, Y+53	; 0x35
     cfe:	9b 8b       	std	Y+19, r25	; 0x13
     d00:	8a 8b       	std	Y+18, r24	; 0x12

			// convert number to string before storing
			char strVal[10];
			sprintf(strVal, "%u", v);
     d02:	2e a9       	ldd	r18, Y+54	; 0x36
     d04:	3f a9       	ldd	r19, Y+55	; 0x37
     d06:	00 d0       	rcall	.+0      	; 0xd08 <ProcessCommand+0xac>
     d08:	00 d0       	rcall	.+0      	; 0xd0a <ProcessCommand+0xae>
     d0a:	00 d0       	rcall	.+0      	; 0xd0c <ProcessCommand+0xb0>
     d0c:	ed b7       	in	r30, 0x3d	; 61
     d0e:	fe b7       	in	r31, 0x3e	; 62
     d10:	31 96       	adiw	r30, 0x01	; 1
     d12:	ce 01       	movw	r24, r28
     d14:	c8 96       	adiw	r24, 0x38	; 56
     d16:	91 83       	std	Z+1, r25	; 0x01
     d18:	80 83       	st	Z, r24
     d1a:	88 e6       	ldi	r24, 0x68	; 104
     d1c:	90 e0       	ldi	r25, 0x00	; 0
     d1e:	93 83       	std	Z+3, r25	; 0x03
     d20:	82 83       	std	Z+2, r24	; 0x02
     d22:	35 83       	std	Z+5, r19	; 0x05
     d24:	24 83       	std	Z+4, r18	; 0x04
     d26:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <sprintf>
     d2a:	8d b7       	in	r24, 0x3d	; 61
     d2c:	9e b7       	in	r25, 0x3e	; 62
     d2e:	06 96       	adiw	r24, 0x06	; 6
     d30:	0f b6       	in	r0, 0x3f	; 63
     d32:	f8 94       	cli
     d34:	9e bf       	out	0x3e, r25	; 62
     d36:	0f be       	out	0x3f, r0	; 63
     d38:	8d bf       	out	0x3d, r24	; 61

			// write each character to EEPROM
			for (u8 i = 0; strVal[i] != '\0'; i++) {
     d3a:	19 8a       	std	Y+17, r1	; 0x11
     d3c:	1a c0       	rjmp	.+52     	; 0xd72 <ProcessCommand+0x116>
				EEPROM_WRITE(addr + i, strVal[i]);
     d3e:	89 89       	ldd	r24, Y+17	; 0x11
     d40:	28 2f       	mov	r18, r24
     d42:	30 e0       	ldi	r19, 0x00	; 0
     d44:	8a 89       	ldd	r24, Y+18	; 0x12
     d46:	9b 89       	ldd	r25, Y+19	; 0x13
     d48:	a9 01       	movw	r20, r18
     d4a:	48 0f       	add	r20, r24
     d4c:	59 1f       	adc	r21, r25
     d4e:	89 89       	ldd	r24, Y+17	; 0x11
     d50:	28 2f       	mov	r18, r24
     d52:	30 e0       	ldi	r19, 0x00	; 0
     d54:	ce 01       	movw	r24, r28
     d56:	c8 96       	adiw	r24, 0x38	; 56
     d58:	fc 01       	movw	r30, r24
     d5a:	e2 0f       	add	r30, r18
     d5c:	f3 1f       	adc	r31, r19
     d5e:	80 81       	ld	r24, Z
     d60:	28 2f       	mov	r18, r24
     d62:	30 e0       	ldi	r19, 0x00	; 0
     d64:	ca 01       	movw	r24, r20
     d66:	b9 01       	movw	r22, r18
     d68:	0e 94 66 08 	call	0x10cc	; 0x10cc <EEPROM_WRITE>
			// convert number to string before storing
			char strVal[10];
			sprintf(strVal, "%u", v);

			// write each character to EEPROM
			for (u8 i = 0; strVal[i] != '\0'; i++) {
     d6c:	89 89       	ldd	r24, Y+17	; 0x11
     d6e:	8f 5f       	subi	r24, 0xFF	; 255
     d70:	89 8b       	std	Y+17, r24	; 0x11
     d72:	89 89       	ldd	r24, Y+17	; 0x11
     d74:	28 2f       	mov	r18, r24
     d76:	30 e0       	ldi	r19, 0x00	; 0
     d78:	ce 01       	movw	r24, r28
     d7a:	c8 96       	adiw	r24, 0x38	; 56
     d7c:	fc 01       	movw	r30, r24
     d7e:	e2 0f       	add	r30, r18
     d80:	f3 1f       	adc	r31, r19
     d82:	80 81       	ld	r24, Z
     d84:	88 23       	and	r24, r24
     d86:	d9 f6       	brne	.-74     	; 0xd3e <ProcessCommand+0xe2>
				EEPROM_WRITE(addr + i, strVal[i]);
			}
			EEPROM_WRITE(addr + strlen(strVal), '\0');  // null terminator
     d88:	ce 01       	movw	r24, r28
     d8a:	c8 96       	adiw	r24, 0x38	; 56
     d8c:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <strlen>
     d90:	9c 01       	movw	r18, r24
     d92:	8a 89       	ldd	r24, Y+18	; 0x12
     d94:	9b 89       	ldd	r25, Y+19	; 0x13
     d96:	82 0f       	add	r24, r18
     d98:	93 1f       	adc	r25, r19
     d9a:	60 e0       	ldi	r22, 0x00	; 0
     d9c:	70 e0       	ldi	r23, 0x00	; 0
     d9e:	0e 94 66 08 	call	0x10cc	; 0x10cc <EEPROM_WRITE>
			DIO_SET_PIN_DIR(DIO_PORTB,DIO_PIN3, DIO_HIGH);
     da2:	82 e0       	ldi	r24, 0x02	; 2
     da4:	63 e0       	ldi	r22, 0x03	; 3
     da6:	41 e0       	ldi	r20, 0x01	; 1
     da8:	0e 94 aa 09 	call	0x1354	; 0x1354 <DIO_SET_PIN_DIR>
     dac:	80 e0       	ldi	r24, 0x00	; 0
     dae:	90 e0       	ldi	r25, 0x00	; 0
     db0:	a8 e4       	ldi	r26, 0x48	; 72
     db2:	b3 e4       	ldi	r27, 0x43	; 67
     db4:	8b 87       	std	Y+11, r24	; 0x0b
     db6:	9c 87       	std	Y+12, r25	; 0x0c
     db8:	ad 87       	std	Y+13, r26	; 0x0d
     dba:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     dbc:	6b 85       	ldd	r22, Y+11	; 0x0b
     dbe:	7c 85       	ldd	r23, Y+12	; 0x0c
     dc0:	8d 85       	ldd	r24, Y+13	; 0x0d
     dc2:	9e 85       	ldd	r25, Y+14	; 0x0e
     dc4:	20 e0       	ldi	r18, 0x00	; 0
     dc6:	30 e0       	ldi	r19, 0x00	; 0
     dc8:	4a e7       	ldi	r20, 0x7A	; 122
     dca:	53 e4       	ldi	r21, 0x43	; 67
     dcc:	0e 94 1d 02 	call	0x43a	; 0x43a <__mulsf3>
     dd0:	dc 01       	movw	r26, r24
     dd2:	cb 01       	movw	r24, r22
     dd4:	8f 83       	std	Y+7, r24	; 0x07
     dd6:	98 87       	std	Y+8, r25	; 0x08
     dd8:	a9 87       	std	Y+9, r26	; 0x09
     dda:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     ddc:	6f 81       	ldd	r22, Y+7	; 0x07
     dde:	78 85       	ldd	r23, Y+8	; 0x08
     de0:	89 85       	ldd	r24, Y+9	; 0x09
     de2:	9a 85       	ldd	r25, Y+10	; 0x0a
     de4:	20 e0       	ldi	r18, 0x00	; 0
     de6:	30 e0       	ldi	r19, 0x00	; 0
     de8:	40 e8       	ldi	r20, 0x80	; 128
     dea:	5f e3       	ldi	r21, 0x3F	; 63
     dec:	0e 94 77 03 	call	0x6ee	; 0x6ee <__ltsf2>
     df0:	88 23       	and	r24, r24
     df2:	2c f4       	brge	.+10     	; 0xdfe <ProcessCommand+0x1a2>
		__ticks = 1;
     df4:	81 e0       	ldi	r24, 0x01	; 1
     df6:	90 e0       	ldi	r25, 0x00	; 0
     df8:	9e 83       	std	Y+6, r25	; 0x06
     dfa:	8d 83       	std	Y+5, r24	; 0x05
     dfc:	3f c0       	rjmp	.+126    	; 0xe7c <ProcessCommand+0x220>
	else if (__tmp > 65535)
     dfe:	6f 81       	ldd	r22, Y+7	; 0x07
     e00:	78 85       	ldd	r23, Y+8	; 0x08
     e02:	89 85       	ldd	r24, Y+9	; 0x09
     e04:	9a 85       	ldd	r25, Y+10	; 0x0a
     e06:	20 e0       	ldi	r18, 0x00	; 0
     e08:	3f ef       	ldi	r19, 0xFF	; 255
     e0a:	4f e7       	ldi	r20, 0x7F	; 127
     e0c:	57 e4       	ldi	r21, 0x47	; 71
     e0e:	0e 94 17 03 	call	0x62e	; 0x62e <__gtsf2>
     e12:	18 16       	cp	r1, r24
     e14:	4c f5       	brge	.+82     	; 0xe68 <ProcessCommand+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e16:	6b 85       	ldd	r22, Y+11	; 0x0b
     e18:	7c 85       	ldd	r23, Y+12	; 0x0c
     e1a:	8d 85       	ldd	r24, Y+13	; 0x0d
     e1c:	9e 85       	ldd	r25, Y+14	; 0x0e
     e1e:	20 e0       	ldi	r18, 0x00	; 0
     e20:	30 e0       	ldi	r19, 0x00	; 0
     e22:	40 e2       	ldi	r20, 0x20	; 32
     e24:	51 e4       	ldi	r21, 0x41	; 65
     e26:	0e 94 1d 02 	call	0x43a	; 0x43a <__mulsf3>
     e2a:	dc 01       	movw	r26, r24
     e2c:	cb 01       	movw	r24, r22
     e2e:	bc 01       	movw	r22, r24
     e30:	cd 01       	movw	r24, r26
     e32:	0e 94 47 00 	call	0x8e	; 0x8e <__fixunssfsi>
     e36:	dc 01       	movw	r26, r24
     e38:	cb 01       	movw	r24, r22
     e3a:	9e 83       	std	Y+6, r25	; 0x06
     e3c:	8d 83       	std	Y+5, r24	; 0x05
     e3e:	0f c0       	rjmp	.+30     	; 0xe5e <ProcessCommand+0x202>
     e40:	89 e1       	ldi	r24, 0x19	; 25
     e42:	90 e0       	ldi	r25, 0x00	; 0
     e44:	9c 83       	std	Y+4, r25	; 0x04
     e46:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     e48:	8b 81       	ldd	r24, Y+3	; 0x03
     e4a:	9c 81       	ldd	r25, Y+4	; 0x04
     e4c:	01 97       	sbiw	r24, 0x01	; 1
     e4e:	f1 f7       	brne	.-4      	; 0xe4c <ProcessCommand+0x1f0>
     e50:	9c 83       	std	Y+4, r25	; 0x04
     e52:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e54:	8d 81       	ldd	r24, Y+5	; 0x05
     e56:	9e 81       	ldd	r25, Y+6	; 0x06
     e58:	01 97       	sbiw	r24, 0x01	; 1
     e5a:	9e 83       	std	Y+6, r25	; 0x06
     e5c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e5e:	8d 81       	ldd	r24, Y+5	; 0x05
     e60:	9e 81       	ldd	r25, Y+6	; 0x06
     e62:	00 97       	sbiw	r24, 0x00	; 0
     e64:	69 f7       	brne	.-38     	; 0xe40 <ProcessCommand+0x1e4>
     e66:	14 c0       	rjmp	.+40     	; 0xe90 <ProcessCommand+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e68:	6f 81       	ldd	r22, Y+7	; 0x07
     e6a:	78 85       	ldd	r23, Y+8	; 0x08
     e6c:	89 85       	ldd	r24, Y+9	; 0x09
     e6e:	9a 85       	ldd	r25, Y+10	; 0x0a
     e70:	0e 94 47 00 	call	0x8e	; 0x8e <__fixunssfsi>
     e74:	dc 01       	movw	r26, r24
     e76:	cb 01       	movw	r24, r22
     e78:	9e 83       	std	Y+6, r25	; 0x06
     e7a:	8d 83       	std	Y+5, r24	; 0x05
     e7c:	8d 81       	ldd	r24, Y+5	; 0x05
     e7e:	9e 81       	ldd	r25, Y+6	; 0x06
     e80:	9a 83       	std	Y+2, r25	; 0x02
     e82:	89 83       	std	Y+1, r24	; 0x01
     e84:	89 81       	ldd	r24, Y+1	; 0x01
     e86:	9a 81       	ldd	r25, Y+2	; 0x02
     e88:	01 97       	sbiw	r24, 0x01	; 1
     e8a:	f1 f7       	brne	.-4      	; 0xe88 <ProcessCommand+0x22c>
     e8c:	9a 83       	std	Y+2, r25	; 0x02
     e8e:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(200);
			DIO_SET_PIN_DIR(DIO_PORTB,DIO_PIN3, DIO_LOW);
     e90:	82 e0       	ldi	r24, 0x02	; 2
     e92:	63 e0       	ldi	r22, 0x03	; 3
     e94:	40 e0       	ldi	r20, 0x00	; 0
     e96:	0e 94 aa 09 	call	0x1354	; 0x1354 <DIO_SET_PIN_DIR>

			sprintf(out, "WRITE[0x%X]=\"%s\" OK\r\n", addr, strVal);
     e9a:	2d b7       	in	r18, 0x3d	; 61
     e9c:	3e b7       	in	r19, 0x3e	; 62
     e9e:	28 50       	subi	r18, 0x08	; 8
     ea0:	30 40       	sbci	r19, 0x00	; 0
     ea2:	0f b6       	in	r0, 0x3f	; 63
     ea4:	f8 94       	cli
     ea6:	3e bf       	out	0x3e, r19	; 62
     ea8:	0f be       	out	0x3f, r0	; 63
     eaa:	2d bf       	out	0x3d, r18	; 61
     eac:	ed b7       	in	r30, 0x3d	; 61
     eae:	fe b7       	in	r31, 0x3e	; 62
     eb0:	31 96       	adiw	r30, 0x01	; 1
     eb2:	ce 01       	movw	r24, r28
     eb4:	44 96       	adiw	r24, 0x14	; 20
     eb6:	91 83       	std	Z+1, r25	; 0x01
     eb8:	80 83       	st	Z, r24
     eba:	8b e6       	ldi	r24, 0x6B	; 107
     ebc:	90 e0       	ldi	r25, 0x00	; 0
     ebe:	93 83       	std	Z+3, r25	; 0x03
     ec0:	82 83       	std	Z+2, r24	; 0x02
     ec2:	8a 89       	ldd	r24, Y+18	; 0x12
     ec4:	9b 89       	ldd	r25, Y+19	; 0x13
     ec6:	95 83       	std	Z+5, r25	; 0x05
     ec8:	84 83       	std	Z+4, r24	; 0x04
     eca:	ce 01       	movw	r24, r28
     ecc:	c8 96       	adiw	r24, 0x38	; 56
     ece:	97 83       	std	Z+7, r25	; 0x07
     ed0:	86 83       	std	Z+6, r24	; 0x06
     ed2:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <sprintf>
     ed6:	8d b7       	in	r24, 0x3d	; 61
     ed8:	9e b7       	in	r25, 0x3e	; 62
     eda:	08 96       	adiw	r24, 0x08	; 8
     edc:	0f b6       	in	r0, 0x3f	; 63
     ede:	f8 94       	cli
     ee0:	9e bf       	out	0x3e, r25	; 62
     ee2:	0f be       	out	0x3f, r0	; 63
     ee4:	8d bf       	out	0x3d, r24	; 61
			UART_TxStr(out);
     ee6:	ce 01       	movw	r24, r28
     ee8:	44 96       	adiw	r24, 0x14	; 20
     eea:	0e 94 28 0c 	call	0x1850	; 0x1850 <UART_TxStr>
     eee:	9e c0       	rjmp	.+316    	; 0x102c <ProcessCommand+0x3d0>
		} else {
			UART_TxStr("INVALID WRITE\r\n");
     ef0:	81 e8       	ldi	r24, 0x81	; 129
     ef2:	90 e0       	ldi	r25, 0x00	; 0
     ef4:	0e 94 28 0c 	call	0x1850	; 0x1850 <UART_TxStr>
     ef8:	99 c0       	rjmp	.+306    	; 0x102c <ProcessCommand+0x3d0>
		}

	}
	else if (cmd[0] == 'R') {
     efa:	fe 01       	movw	r30, r28
     efc:	e2 5b       	subi	r30, 0xB2	; 178
     efe:	ff 4f       	sbci	r31, 0xFF	; 255
     f00:	01 90       	ld	r0, Z+
     f02:	f0 81       	ld	r31, Z
     f04:	e0 2d       	mov	r30, r0
     f06:	80 81       	ld	r24, Z
     f08:	82 35       	cpi	r24, 0x52	; 82
     f0a:	09 f0       	breq	.+2      	; 0xf0e <ProcessCommand+0x2b2>
     f0c:	8b c0       	rjmp	.+278    	; 0x1024 <ProcessCommand+0x3c8>
		// Format: R-0x10
		unsigned int a;
		if (sscanf(cmd, "R-%x", &a) == 1) {
     f0e:	00 d0       	rcall	.+0      	; 0xf10 <ProcessCommand+0x2b4>
     f10:	00 d0       	rcall	.+0      	; 0xf12 <ProcessCommand+0x2b6>
     f12:	00 d0       	rcall	.+0      	; 0xf14 <ProcessCommand+0x2b8>
     f14:	ad b7       	in	r26, 0x3d	; 61
     f16:	be b7       	in	r27, 0x3e	; 62
     f18:	11 96       	adiw	r26, 0x01	; 1
     f1a:	fe 01       	movw	r30, r28
     f1c:	e2 5b       	subi	r30, 0xB2	; 178
     f1e:	ff 4f       	sbci	r31, 0xFF	; 255
     f20:	80 81       	ld	r24, Z
     f22:	91 81       	ldd	r25, Z+1	; 0x01
     f24:	11 96       	adiw	r26, 0x01	; 1
     f26:	9c 93       	st	X, r25
     f28:	8e 93       	st	-X, r24
     f2a:	81 e9       	ldi	r24, 0x91	; 145
     f2c:	90 e0       	ldi	r25, 0x00	; 0
     f2e:	13 96       	adiw	r26, 0x03	; 3
     f30:	9c 93       	st	X, r25
     f32:	8e 93       	st	-X, r24
     f34:	12 97       	sbiw	r26, 0x02	; 2
     f36:	ce 01       	movw	r24, r28
     f38:	8e 5b       	subi	r24, 0xBE	; 190
     f3a:	9f 4f       	sbci	r25, 0xFF	; 255
     f3c:	15 96       	adiw	r26, 0x05	; 5
     f3e:	9c 93       	st	X, r25
     f40:	8e 93       	st	-X, r24
     f42:	14 97       	sbiw	r26, 0x04	; 4
     f44:	0e 94 63 0f 	call	0x1ec6	; 0x1ec6 <sscanf>
     f48:	2d b7       	in	r18, 0x3d	; 61
     f4a:	3e b7       	in	r19, 0x3e	; 62
     f4c:	2a 5f       	subi	r18, 0xFA	; 250
     f4e:	3f 4f       	sbci	r19, 0xFF	; 255
     f50:	0f b6       	in	r0, 0x3f	; 63
     f52:	f8 94       	cli
     f54:	3e bf       	out	0x3e, r19	; 62
     f56:	0f be       	out	0x3f, r0	; 63
     f58:	2d bf       	out	0x3d, r18	; 61
     f5a:	81 30       	cpi	r24, 0x01	; 1
     f5c:	91 05       	cpc	r25, r1
     f5e:	09 f0       	breq	.+2      	; 0xf62 <ProcessCommand+0x306>
     f60:	5c c0       	rjmp	.+184    	; 0x101a <ProcessCommand+0x3be>
			addr = (u16)a;
     f62:	fe 01       	movw	r30, r28
     f64:	ee 5b       	subi	r30, 0xBE	; 190
     f66:	ff 4f       	sbci	r31, 0xFF	; 255
     f68:	80 81       	ld	r24, Z
     f6a:	91 81       	ldd	r25, Z+1	; 0x01
     f6c:	9b 8b       	std	Y+19, r25	; 0x13
     f6e:	8a 8b       	std	Y+18, r24	; 0x12

			// read back string
			char strVal[10];
			u8 i = 0;
     f70:	18 8a       	std	Y+16, r1	; 0x10
			char c;
			do {
				c = EEPROM_READ(addr + i);
     f72:	88 89       	ldd	r24, Y+16	; 0x10
     f74:	28 2f       	mov	r18, r24
     f76:	30 e0       	ldi	r19, 0x00	; 0
     f78:	8a 89       	ldd	r24, Y+18	; 0x12
     f7a:	9b 89       	ldd	r25, Y+19	; 0x13
     f7c:	82 0f       	add	r24, r18
     f7e:	93 1f       	adc	r25, r19
     f80:	0e 94 9b 08 	call	0x1136	; 0x1136 <EEPROM_READ>
     f84:	8f 87       	std	Y+15, r24	; 0x0f
				strVal[i] = c;
     f86:	88 89       	ldd	r24, Y+16	; 0x10
     f88:	28 2f       	mov	r18, r24
     f8a:	30 e0       	ldi	r19, 0x00	; 0
     f8c:	ce 01       	movw	r24, r28
     f8e:	8c 5b       	subi	r24, 0xBC	; 188
     f90:	9f 4f       	sbci	r25, 0xFF	; 255
     f92:	fc 01       	movw	r30, r24
     f94:	e2 0f       	add	r30, r18
     f96:	f3 1f       	adc	r31, r19
     f98:	8f 85       	ldd	r24, Y+15	; 0x0f
     f9a:	80 83       	st	Z, r24
			} while (c != '\0' && ++i < sizeof(strVal)-1);
     f9c:	8f 85       	ldd	r24, Y+15	; 0x0f
     f9e:	88 23       	and	r24, r24
     fa0:	31 f0       	breq	.+12     	; 0xfae <ProcessCommand+0x352>
     fa2:	88 89       	ldd	r24, Y+16	; 0x10
     fa4:	8f 5f       	subi	r24, 0xFF	; 255
     fa6:	88 8b       	std	Y+16, r24	; 0x10
     fa8:	88 89       	ldd	r24, Y+16	; 0x10
     faa:	89 30       	cpi	r24, 0x09	; 9
     fac:	10 f3       	brcs	.-60     	; 0xf72 <ProcessCommand+0x316>
			strVal[i] = '\0';
     fae:	88 89       	ldd	r24, Y+16	; 0x10
     fb0:	28 2f       	mov	r18, r24
     fb2:	30 e0       	ldi	r19, 0x00	; 0
     fb4:	ce 01       	movw	r24, r28
     fb6:	8c 5b       	subi	r24, 0xBC	; 188
     fb8:	9f 4f       	sbci	r25, 0xFF	; 255
     fba:	fc 01       	movw	r30, r24
     fbc:	e2 0f       	add	r30, r18
     fbe:	f3 1f       	adc	r31, r19
     fc0:	10 82       	st	Z, r1

			sprintf(out, "READ[0x%X]=\"%s\"\r\n", addr, strVal);
     fc2:	8d b7       	in	r24, 0x3d	; 61
     fc4:	9e b7       	in	r25, 0x3e	; 62
     fc6:	08 97       	sbiw	r24, 0x08	; 8
     fc8:	0f b6       	in	r0, 0x3f	; 63
     fca:	f8 94       	cli
     fcc:	9e bf       	out	0x3e, r25	; 62
     fce:	0f be       	out	0x3f, r0	; 63
     fd0:	8d bf       	out	0x3d, r24	; 61
     fd2:	ed b7       	in	r30, 0x3d	; 61
     fd4:	fe b7       	in	r31, 0x3e	; 62
     fd6:	31 96       	adiw	r30, 0x01	; 1
     fd8:	ce 01       	movw	r24, r28
     fda:	44 96       	adiw	r24, 0x14	; 20
     fdc:	91 83       	std	Z+1, r25	; 0x01
     fde:	80 83       	st	Z, r24
     fe0:	86 e9       	ldi	r24, 0x96	; 150
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	93 83       	std	Z+3, r25	; 0x03
     fe6:	82 83       	std	Z+2, r24	; 0x02
     fe8:	8a 89       	ldd	r24, Y+18	; 0x12
     fea:	9b 89       	ldd	r25, Y+19	; 0x13
     fec:	95 83       	std	Z+5, r25	; 0x05
     fee:	84 83       	std	Z+4, r24	; 0x04
     ff0:	ce 01       	movw	r24, r28
     ff2:	8c 5b       	subi	r24, 0xBC	; 188
     ff4:	9f 4f       	sbci	r25, 0xFF	; 255
     ff6:	97 83       	std	Z+7, r25	; 0x07
     ff8:	86 83       	std	Z+6, r24	; 0x06
     ffa:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <sprintf>
     ffe:	2d b7       	in	r18, 0x3d	; 61
    1000:	3e b7       	in	r19, 0x3e	; 62
    1002:	28 5f       	subi	r18, 0xF8	; 248
    1004:	3f 4f       	sbci	r19, 0xFF	; 255
    1006:	0f b6       	in	r0, 0x3f	; 63
    1008:	f8 94       	cli
    100a:	3e bf       	out	0x3e, r19	; 62
    100c:	0f be       	out	0x3f, r0	; 63
    100e:	2d bf       	out	0x3d, r18	; 61
			UART_TxStr(out);
    1010:	ce 01       	movw	r24, r28
    1012:	44 96       	adiw	r24, 0x14	; 20
    1014:	0e 94 28 0c 	call	0x1850	; 0x1850 <UART_TxStr>
    1018:	09 c0       	rjmp	.+18     	; 0x102c <ProcessCommand+0x3d0>
		} else {
			UART_TxStr("INVALID READ\r\n");
    101a:	88 ea       	ldi	r24, 0xA8	; 168
    101c:	90 e0       	ldi	r25, 0x00	; 0
    101e:	0e 94 28 0c 	call	0x1850	; 0x1850 <UART_TxStr>
    1022:	04 c0       	rjmp	.+8      	; 0x102c <ProcessCommand+0x3d0>
		}
	}
	else {
		UART_TxStr("UNKNOWN CMD\r\n");
    1024:	87 eb       	ldi	r24, 0xB7	; 183
    1026:	90 e0       	ldi	r25, 0x00	; 0
    1028:	0e 94 28 0c 	call	0x1850	; 0x1850 <UART_TxStr>
	}
}
    102c:	c1 5b       	subi	r28, 0xB1	; 177
    102e:	df 4f       	sbci	r29, 0xFF	; 255
    1030:	0f b6       	in	r0, 0x3f	; 63
    1032:	f8 94       	cli
    1034:	de bf       	out	0x3e, r29	; 62
    1036:	0f be       	out	0x3f, r0	; 63
    1038:	cd bf       	out	0x3d, r28	; 61
    103a:	cf 91       	pop	r28
    103c:	df 91       	pop	r29
    103e:	08 95       	ret

00001040 <SPI_SlaveInit1>:
//		break ;
//	}
//	SET_BIT(SPCR , SPE) ;
//}
void SPI_SlaveInit1 (void)
{
    1040:	df 93       	push	r29
    1042:	cf 93       	push	r28
    1044:	cd b7       	in	r28, 0x3d	; 61
    1046:	de b7       	in	r29, 0x3e	; 62
	DIO_INIT(DIO_PORTB, DIO_PIN6, DIO_OUTPUT) ; //MISO
    1048:	82 e0       	ldi	r24, 0x02	; 2
    104a:	66 e0       	ldi	r22, 0x06	; 6
    104c:	41 e0       	ldi	r20, 0x01	; 1
    104e:	0e 94 b7 08 	call	0x116e	; 0x116e <DIO_INIT>
	SET_BIT(SPCR , SPE) ;
    1052:	ad e2       	ldi	r26, 0x2D	; 45
    1054:	b0 e0       	ldi	r27, 0x00	; 0
    1056:	ed e2       	ldi	r30, 0x2D	; 45
    1058:	f0 e0       	ldi	r31, 0x00	; 0
    105a:	80 81       	ld	r24, Z
    105c:	80 64       	ori	r24, 0x40	; 64
    105e:	8c 93       	st	X, r24
}
    1060:	cf 91       	pop	r28
    1062:	df 91       	pop	r29
    1064:	08 95       	ret

00001066 <SPI_Send>:
void SPI_Send  (u8 Data)
{
    1066:	df 93       	push	r29
    1068:	cf 93       	push	r28
    106a:	0f 92       	push	r0
    106c:	cd b7       	in	r28, 0x3d	; 61
    106e:	de b7       	in	r29, 0x3e	; 62
    1070:	89 83       	std	Y+1, r24	; 0x01
	DIO_SET_PIN_DIR(DIO_PORTB, DIO_PIN4, DIO_LOW) ;
    1072:	82 e0       	ldi	r24, 0x02	; 2
    1074:	64 e0       	ldi	r22, 0x04	; 4
    1076:	40 e0       	ldi	r20, 0x00	; 0
    1078:	0e 94 aa 09 	call	0x1354	; 0x1354 <DIO_SET_PIN_DIR>
	SPDR = Data ;
    107c:	ef e2       	ldi	r30, 0x2F	; 47
    107e:	f0 e0       	ldi	r31, 0x00	; 0
    1080:	89 81       	ldd	r24, Y+1	; 0x01
    1082:	80 83       	st	Z, r24
	while (READ_BIT(SPSR , SPIF) == 0) ;
    1084:	ee e2       	ldi	r30, 0x2E	; 46
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	80 81       	ld	r24, Z
    108a:	88 1f       	adc	r24, r24
    108c:	88 27       	eor	r24, r24
    108e:	88 1f       	adc	r24, r24
    1090:	88 2f       	mov	r24, r24
    1092:	90 e0       	ldi	r25, 0x00	; 0
    1094:	90 70       	andi	r25, 0x00	; 0
    1096:	00 97       	sbiw	r24, 0x00	; 0
    1098:	a9 f3       	breq	.-22     	; 0x1084 <SPI_Send+0x1e>
}
    109a:	0f 90       	pop	r0
    109c:	cf 91       	pop	r28
    109e:	df 91       	pop	r29
    10a0:	08 95       	ret

000010a2 <SPI_Recive>:
u8 SPI_Recive (void)
{
    10a2:	df 93       	push	r29
    10a4:	cf 93       	push	r28
    10a6:	cd b7       	in	r28, 0x3d	; 61
    10a8:	de b7       	in	r29, 0x3e	; 62
	while (READ_BIT(SPSR , SPIF) == 0) ;
    10aa:	ee e2       	ldi	r30, 0x2E	; 46
    10ac:	f0 e0       	ldi	r31, 0x00	; 0
    10ae:	80 81       	ld	r24, Z
    10b0:	88 1f       	adc	r24, r24
    10b2:	88 27       	eor	r24, r24
    10b4:	88 1f       	adc	r24, r24
    10b6:	88 2f       	mov	r24, r24
    10b8:	90 e0       	ldi	r25, 0x00	; 0
    10ba:	90 70       	andi	r25, 0x00	; 0
    10bc:	00 97       	sbiw	r24, 0x00	; 0
    10be:	a9 f3       	breq	.-22     	; 0x10aa <SPI_Recive+0x8>
	return SPDR ;
    10c0:	ef e2       	ldi	r30, 0x2F	; 47
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	80 81       	ld	r24, Z
}
    10c6:	cf 91       	pop	r28
    10c8:	df 91       	pop	r29
    10ca:	08 95       	ret

000010cc <EEPROM_WRITE>:


#include "EEPROM.h"

void EEPROM_WRITE(u16 Address, u16 Data)
{
    10cc:	df 93       	push	r29
    10ce:	cf 93       	push	r28
    10d0:	00 d0       	rcall	.+0      	; 0x10d2 <EEPROM_WRITE+0x6>
    10d2:	00 d0       	rcall	.+0      	; 0x10d4 <EEPROM_WRITE+0x8>
    10d4:	cd b7       	in	r28, 0x3d	; 61
    10d6:	de b7       	in	r29, 0x3e	; 62
    10d8:	9a 83       	std	Y+2, r25	; 0x02
    10da:	89 83       	std	Y+1, r24	; 0x01
    10dc:	7c 83       	std	Y+4, r23	; 0x04
    10de:	6b 83       	std	Y+3, r22	; 0x03
	EEAR = Address;
    10e0:	ee e3       	ldi	r30, 0x3E	; 62
    10e2:	f0 e0       	ldi	r31, 0x00	; 0
    10e4:	89 81       	ldd	r24, Y+1	; 0x01
    10e6:	9a 81       	ldd	r25, Y+2	; 0x02
    10e8:	91 83       	std	Z+1, r25	; 0x01
    10ea:	80 83       	st	Z, r24
	EEDR = Data;
    10ec:	ed e3       	ldi	r30, 0x3D	; 61
    10ee:	f0 e0       	ldi	r31, 0x00	; 0
    10f0:	8b 81       	ldd	r24, Y+3	; 0x03
    10f2:	80 83       	st	Z, r24
	SET_BIT(EECR, EEMWE);
    10f4:	ac e3       	ldi	r26, 0x3C	; 60
    10f6:	b0 e0       	ldi	r27, 0x00	; 0
    10f8:	ec e3       	ldi	r30, 0x3C	; 60
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	80 81       	ld	r24, Z
    10fe:	84 60       	ori	r24, 0x04	; 4
    1100:	8c 93       	st	X, r24
	SET_BIT(EECR, EEWE);
    1102:	ac e3       	ldi	r26, 0x3C	; 60
    1104:	b0 e0       	ldi	r27, 0x00	; 0
    1106:	ec e3       	ldi	r30, 0x3C	; 60
    1108:	f0 e0       	ldi	r31, 0x00	; 0
    110a:	80 81       	ld	r24, Z
    110c:	82 60       	ori	r24, 0x02	; 2
    110e:	8c 93       	st	X, r24


	while (READ_BIT(EECR , EEWE) == 1) ;
    1110:	ec e3       	ldi	r30, 0x3C	; 60
    1112:	f0 e0       	ldi	r31, 0x00	; 0
    1114:	80 81       	ld	r24, Z
    1116:	88 2f       	mov	r24, r24
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	82 70       	andi	r24, 0x02	; 2
    111c:	90 70       	andi	r25, 0x00	; 0
    111e:	95 95       	asr	r25
    1120:	87 95       	ror	r24
    1122:	81 30       	cpi	r24, 0x01	; 1
    1124:	91 05       	cpc	r25, r1
    1126:	a1 f3       	breq	.-24     	; 0x1110 <EEPROM_WRITE+0x44>
}
    1128:	0f 90       	pop	r0
    112a:	0f 90       	pop	r0
    112c:	0f 90       	pop	r0
    112e:	0f 90       	pop	r0
    1130:	cf 91       	pop	r28
    1132:	df 91       	pop	r29
    1134:	08 95       	ret

00001136 <EEPROM_READ>:
u8 EEPROM_READ(u16 Address)
{
    1136:	df 93       	push	r29
    1138:	cf 93       	push	r28
    113a:	00 d0       	rcall	.+0      	; 0x113c <EEPROM_READ+0x6>
    113c:	cd b7       	in	r28, 0x3d	; 61
    113e:	de b7       	in	r29, 0x3e	; 62
    1140:	9a 83       	std	Y+2, r25	; 0x02
    1142:	89 83       	std	Y+1, r24	; 0x01
	EEAR = Address;
    1144:	ee e3       	ldi	r30, 0x3E	; 62
    1146:	f0 e0       	ldi	r31, 0x00	; 0
    1148:	89 81       	ldd	r24, Y+1	; 0x01
    114a:	9a 81       	ldd	r25, Y+2	; 0x02
    114c:	91 83       	std	Z+1, r25	; 0x01
    114e:	80 83       	st	Z, r24
	SET_BIT(EECR, EERE);
    1150:	ac e3       	ldi	r26, 0x3C	; 60
    1152:	b0 e0       	ldi	r27, 0x00	; 0
    1154:	ec e3       	ldi	r30, 0x3C	; 60
    1156:	f0 e0       	ldi	r31, 0x00	; 0
    1158:	80 81       	ld	r24, Z
    115a:	81 60       	ori	r24, 0x01	; 1
    115c:	8c 93       	st	X, r24
	return EEDR;
    115e:	ed e3       	ldi	r30, 0x3D	; 61
    1160:	f0 e0       	ldi	r31, 0x00	; 0
    1162:	80 81       	ld	r24, Z
}
    1164:	0f 90       	pop	r0
    1166:	0f 90       	pop	r0
    1168:	cf 91       	pop	r28
    116a:	df 91       	pop	r29
    116c:	08 95       	ret

0000116e <DIO_INIT>:




void DIO_INIT(u8 PORT_NAME, u8 PIN_NUM, u8 Mode)
{
    116e:	df 93       	push	r29
    1170:	cf 93       	push	r28
    1172:	00 d0       	rcall	.+0      	; 0x1174 <DIO_INIT+0x6>
    1174:	00 d0       	rcall	.+0      	; 0x1176 <DIO_INIT+0x8>
    1176:	0f 92       	push	r0
    1178:	cd b7       	in	r28, 0x3d	; 61
    117a:	de b7       	in	r29, 0x3e	; 62
    117c:	89 83       	std	Y+1, r24	; 0x01
    117e:	6a 83       	std	Y+2, r22	; 0x02
    1180:	4b 83       	std	Y+3, r20	; 0x03
	switch(PORT_NAME)
    1182:	89 81       	ldd	r24, Y+1	; 0x01
    1184:	28 2f       	mov	r18, r24
    1186:	30 e0       	ldi	r19, 0x00	; 0
    1188:	3d 83       	std	Y+5, r19	; 0x05
    118a:	2c 83       	std	Y+4, r18	; 0x04
    118c:	8c 81       	ldd	r24, Y+4	; 0x04
    118e:	9d 81       	ldd	r25, Y+5	; 0x05
    1190:	82 30       	cpi	r24, 0x02	; 2
    1192:	91 05       	cpc	r25, r1
    1194:	09 f4       	brne	.+2      	; 0x1198 <DIO_INIT+0x2a>
    1196:	48 c0       	rjmp	.+144    	; 0x1228 <DIO_INIT+0xba>
    1198:	2c 81       	ldd	r18, Y+4	; 0x04
    119a:	3d 81       	ldd	r19, Y+5	; 0x05
    119c:	23 30       	cpi	r18, 0x03	; 3
    119e:	31 05       	cpc	r19, r1
    11a0:	34 f4       	brge	.+12     	; 0x11ae <DIO_INIT+0x40>
    11a2:	8c 81       	ldd	r24, Y+4	; 0x04
    11a4:	9d 81       	ldd	r25, Y+5	; 0x05
    11a6:	81 30       	cpi	r24, 0x01	; 1
    11a8:	91 05       	cpc	r25, r1
    11aa:	71 f0       	breq	.+28     	; 0x11c8 <DIO_INIT+0x5a>
    11ac:	cb c0       	rjmp	.+406    	; 0x1344 <DIO_INIT+0x1d6>
    11ae:	2c 81       	ldd	r18, Y+4	; 0x04
    11b0:	3d 81       	ldd	r19, Y+5	; 0x05
    11b2:	23 30       	cpi	r18, 0x03	; 3
    11b4:	31 05       	cpc	r19, r1
    11b6:	09 f4       	brne	.+2      	; 0x11ba <DIO_INIT+0x4c>
    11b8:	67 c0       	rjmp	.+206    	; 0x1288 <DIO_INIT+0x11a>
    11ba:	8c 81       	ldd	r24, Y+4	; 0x04
    11bc:	9d 81       	ldd	r25, Y+5	; 0x05
    11be:	84 30       	cpi	r24, 0x04	; 4
    11c0:	91 05       	cpc	r25, r1
    11c2:	09 f4       	brne	.+2      	; 0x11c6 <DIO_INIT+0x58>
    11c4:	91 c0       	rjmp	.+290    	; 0x12e8 <DIO_INIT+0x17a>
    11c6:	be c0       	rjmp	.+380    	; 0x1344 <DIO_INIT+0x1d6>
	{
	case DIO_PORTA:
		if(Mode == DIO_INPUT)
    11c8:	8b 81       	ldd	r24, Y+3	; 0x03
    11ca:	88 23       	and	r24, r24
    11cc:	a9 f4       	brne	.+42     	; 0x11f8 <DIO_INIT+0x8a>
		{
			CLR_BIT(DDRA, PIN_NUM);
    11ce:	aa e3       	ldi	r26, 0x3A	; 58
    11d0:	b0 e0       	ldi	r27, 0x00	; 0
    11d2:	ea e3       	ldi	r30, 0x3A	; 58
    11d4:	f0 e0       	ldi	r31, 0x00	; 0
    11d6:	80 81       	ld	r24, Z
    11d8:	48 2f       	mov	r20, r24
    11da:	8a 81       	ldd	r24, Y+2	; 0x02
    11dc:	28 2f       	mov	r18, r24
    11de:	30 e0       	ldi	r19, 0x00	; 0
    11e0:	81 e0       	ldi	r24, 0x01	; 1
    11e2:	90 e0       	ldi	r25, 0x00	; 0
    11e4:	02 2e       	mov	r0, r18
    11e6:	02 c0       	rjmp	.+4      	; 0x11ec <DIO_INIT+0x7e>
    11e8:	88 0f       	add	r24, r24
    11ea:	99 1f       	adc	r25, r25
    11ec:	0a 94       	dec	r0
    11ee:	e2 f7       	brpl	.-8      	; 0x11e8 <DIO_INIT+0x7a>
    11f0:	80 95       	com	r24
    11f2:	84 23       	and	r24, r20
    11f4:	8c 93       	st	X, r24
    11f6:	a6 c0       	rjmp	.+332    	; 0x1344 <DIO_INIT+0x1d6>
		}
		else if(Mode == DIO_OUTPUT)
    11f8:	8b 81       	ldd	r24, Y+3	; 0x03
    11fa:	81 30       	cpi	r24, 0x01	; 1
    11fc:	09 f0       	breq	.+2      	; 0x1200 <DIO_INIT+0x92>
    11fe:	a2 c0       	rjmp	.+324    	; 0x1344 <DIO_INIT+0x1d6>
		{
			SET_BIT(DDRA, PIN_NUM);
    1200:	aa e3       	ldi	r26, 0x3A	; 58
    1202:	b0 e0       	ldi	r27, 0x00	; 0
    1204:	ea e3       	ldi	r30, 0x3A	; 58
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	80 81       	ld	r24, Z
    120a:	48 2f       	mov	r20, r24
    120c:	8a 81       	ldd	r24, Y+2	; 0x02
    120e:	28 2f       	mov	r18, r24
    1210:	30 e0       	ldi	r19, 0x00	; 0
    1212:	81 e0       	ldi	r24, 0x01	; 1
    1214:	90 e0       	ldi	r25, 0x00	; 0
    1216:	02 2e       	mov	r0, r18
    1218:	02 c0       	rjmp	.+4      	; 0x121e <DIO_INIT+0xb0>
    121a:	88 0f       	add	r24, r24
    121c:	99 1f       	adc	r25, r25
    121e:	0a 94       	dec	r0
    1220:	e2 f7       	brpl	.-8      	; 0x121a <DIO_INIT+0xac>
    1222:	84 2b       	or	r24, r20
    1224:	8c 93       	st	X, r24
    1226:	8e c0       	rjmp	.+284    	; 0x1344 <DIO_INIT+0x1d6>
		}
		break;
	case DIO_PORTB:
		if( Mode == DIO_INPUT)
    1228:	8b 81       	ldd	r24, Y+3	; 0x03
    122a:	88 23       	and	r24, r24
    122c:	a9 f4       	brne	.+42     	; 0x1258 <DIO_INIT+0xea>
		{
			CLR_BIT(DDRA, PIN_NUM);
    122e:	aa e3       	ldi	r26, 0x3A	; 58
    1230:	b0 e0       	ldi	r27, 0x00	; 0
    1232:	ea e3       	ldi	r30, 0x3A	; 58
    1234:	f0 e0       	ldi	r31, 0x00	; 0
    1236:	80 81       	ld	r24, Z
    1238:	48 2f       	mov	r20, r24
    123a:	8a 81       	ldd	r24, Y+2	; 0x02
    123c:	28 2f       	mov	r18, r24
    123e:	30 e0       	ldi	r19, 0x00	; 0
    1240:	81 e0       	ldi	r24, 0x01	; 1
    1242:	90 e0       	ldi	r25, 0x00	; 0
    1244:	02 2e       	mov	r0, r18
    1246:	02 c0       	rjmp	.+4      	; 0x124c <DIO_INIT+0xde>
    1248:	88 0f       	add	r24, r24
    124a:	99 1f       	adc	r25, r25
    124c:	0a 94       	dec	r0
    124e:	e2 f7       	brpl	.-8      	; 0x1248 <DIO_INIT+0xda>
    1250:	80 95       	com	r24
    1252:	84 23       	and	r24, r20
    1254:	8c 93       	st	X, r24
    1256:	76 c0       	rjmp	.+236    	; 0x1344 <DIO_INIT+0x1d6>
		}
		else if(Mode == DIO_OUTPUT)
    1258:	8b 81       	ldd	r24, Y+3	; 0x03
    125a:	81 30       	cpi	r24, 0x01	; 1
    125c:	09 f0       	breq	.+2      	; 0x1260 <DIO_INIT+0xf2>
    125e:	72 c0       	rjmp	.+228    	; 0x1344 <DIO_INIT+0x1d6>
		{
			SET_BIT(DDRA, PIN_NUM);
    1260:	aa e3       	ldi	r26, 0x3A	; 58
    1262:	b0 e0       	ldi	r27, 0x00	; 0
    1264:	ea e3       	ldi	r30, 0x3A	; 58
    1266:	f0 e0       	ldi	r31, 0x00	; 0
    1268:	80 81       	ld	r24, Z
    126a:	48 2f       	mov	r20, r24
    126c:	8a 81       	ldd	r24, Y+2	; 0x02
    126e:	28 2f       	mov	r18, r24
    1270:	30 e0       	ldi	r19, 0x00	; 0
    1272:	81 e0       	ldi	r24, 0x01	; 1
    1274:	90 e0       	ldi	r25, 0x00	; 0
    1276:	02 2e       	mov	r0, r18
    1278:	02 c0       	rjmp	.+4      	; 0x127e <DIO_INIT+0x110>
    127a:	88 0f       	add	r24, r24
    127c:	99 1f       	adc	r25, r25
    127e:	0a 94       	dec	r0
    1280:	e2 f7       	brpl	.-8      	; 0x127a <DIO_INIT+0x10c>
    1282:	84 2b       	or	r24, r20
    1284:	8c 93       	st	X, r24
    1286:	5e c0       	rjmp	.+188    	; 0x1344 <DIO_INIT+0x1d6>
		}
		break;
	case DIO_PORTC:
		if( Mode == DIO_INPUT)
    1288:	8b 81       	ldd	r24, Y+3	; 0x03
    128a:	88 23       	and	r24, r24
    128c:	a9 f4       	brne	.+42     	; 0x12b8 <DIO_INIT+0x14a>
		{
			CLR_BIT(DDRA, PIN_NUM);
    128e:	aa e3       	ldi	r26, 0x3A	; 58
    1290:	b0 e0       	ldi	r27, 0x00	; 0
    1292:	ea e3       	ldi	r30, 0x3A	; 58
    1294:	f0 e0       	ldi	r31, 0x00	; 0
    1296:	80 81       	ld	r24, Z
    1298:	48 2f       	mov	r20, r24
    129a:	8a 81       	ldd	r24, Y+2	; 0x02
    129c:	28 2f       	mov	r18, r24
    129e:	30 e0       	ldi	r19, 0x00	; 0
    12a0:	81 e0       	ldi	r24, 0x01	; 1
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	02 2e       	mov	r0, r18
    12a6:	02 c0       	rjmp	.+4      	; 0x12ac <DIO_INIT+0x13e>
    12a8:	88 0f       	add	r24, r24
    12aa:	99 1f       	adc	r25, r25
    12ac:	0a 94       	dec	r0
    12ae:	e2 f7       	brpl	.-8      	; 0x12a8 <DIO_INIT+0x13a>
    12b0:	80 95       	com	r24
    12b2:	84 23       	and	r24, r20
    12b4:	8c 93       	st	X, r24
    12b6:	46 c0       	rjmp	.+140    	; 0x1344 <DIO_INIT+0x1d6>
		}
		else if(Mode == DIO_OUTPUT)
    12b8:	8b 81       	ldd	r24, Y+3	; 0x03
    12ba:	81 30       	cpi	r24, 0x01	; 1
    12bc:	09 f0       	breq	.+2      	; 0x12c0 <DIO_INIT+0x152>
    12be:	42 c0       	rjmp	.+132    	; 0x1344 <DIO_INIT+0x1d6>
		{
			SET_BIT(DDRA, PIN_NUM);
    12c0:	aa e3       	ldi	r26, 0x3A	; 58
    12c2:	b0 e0       	ldi	r27, 0x00	; 0
    12c4:	ea e3       	ldi	r30, 0x3A	; 58
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	80 81       	ld	r24, Z
    12ca:	48 2f       	mov	r20, r24
    12cc:	8a 81       	ldd	r24, Y+2	; 0x02
    12ce:	28 2f       	mov	r18, r24
    12d0:	30 e0       	ldi	r19, 0x00	; 0
    12d2:	81 e0       	ldi	r24, 0x01	; 1
    12d4:	90 e0       	ldi	r25, 0x00	; 0
    12d6:	02 2e       	mov	r0, r18
    12d8:	02 c0       	rjmp	.+4      	; 0x12de <DIO_INIT+0x170>
    12da:	88 0f       	add	r24, r24
    12dc:	99 1f       	adc	r25, r25
    12de:	0a 94       	dec	r0
    12e0:	e2 f7       	brpl	.-8      	; 0x12da <DIO_INIT+0x16c>
    12e2:	84 2b       	or	r24, r20
    12e4:	8c 93       	st	X, r24
    12e6:	2e c0       	rjmp	.+92     	; 0x1344 <DIO_INIT+0x1d6>
		}
		break;
	case DIO_PORTD:
		if( Mode == DIO_INPUT)
    12e8:	8b 81       	ldd	r24, Y+3	; 0x03
    12ea:	88 23       	and	r24, r24
    12ec:	a9 f4       	brne	.+42     	; 0x1318 <DIO_INIT+0x1aa>
		{
			CLR_BIT(DDRA, PIN_NUM);
    12ee:	aa e3       	ldi	r26, 0x3A	; 58
    12f0:	b0 e0       	ldi	r27, 0x00	; 0
    12f2:	ea e3       	ldi	r30, 0x3A	; 58
    12f4:	f0 e0       	ldi	r31, 0x00	; 0
    12f6:	80 81       	ld	r24, Z
    12f8:	48 2f       	mov	r20, r24
    12fa:	8a 81       	ldd	r24, Y+2	; 0x02
    12fc:	28 2f       	mov	r18, r24
    12fe:	30 e0       	ldi	r19, 0x00	; 0
    1300:	81 e0       	ldi	r24, 0x01	; 1
    1302:	90 e0       	ldi	r25, 0x00	; 0
    1304:	02 2e       	mov	r0, r18
    1306:	02 c0       	rjmp	.+4      	; 0x130c <DIO_INIT+0x19e>
    1308:	88 0f       	add	r24, r24
    130a:	99 1f       	adc	r25, r25
    130c:	0a 94       	dec	r0
    130e:	e2 f7       	brpl	.-8      	; 0x1308 <DIO_INIT+0x19a>
    1310:	80 95       	com	r24
    1312:	84 23       	and	r24, r20
    1314:	8c 93       	st	X, r24
    1316:	16 c0       	rjmp	.+44     	; 0x1344 <DIO_INIT+0x1d6>
		}
		else if(Mode == DIO_OUTPUT)
    1318:	8b 81       	ldd	r24, Y+3	; 0x03
    131a:	81 30       	cpi	r24, 0x01	; 1
    131c:	99 f4       	brne	.+38     	; 0x1344 <DIO_INIT+0x1d6>
		{
			SET_BIT(DDRA, PIN_NUM);
    131e:	aa e3       	ldi	r26, 0x3A	; 58
    1320:	b0 e0       	ldi	r27, 0x00	; 0
    1322:	ea e3       	ldi	r30, 0x3A	; 58
    1324:	f0 e0       	ldi	r31, 0x00	; 0
    1326:	80 81       	ld	r24, Z
    1328:	48 2f       	mov	r20, r24
    132a:	8a 81       	ldd	r24, Y+2	; 0x02
    132c:	28 2f       	mov	r18, r24
    132e:	30 e0       	ldi	r19, 0x00	; 0
    1330:	81 e0       	ldi	r24, 0x01	; 1
    1332:	90 e0       	ldi	r25, 0x00	; 0
    1334:	02 2e       	mov	r0, r18
    1336:	02 c0       	rjmp	.+4      	; 0x133c <DIO_INIT+0x1ce>
    1338:	88 0f       	add	r24, r24
    133a:	99 1f       	adc	r25, r25
    133c:	0a 94       	dec	r0
    133e:	e2 f7       	brpl	.-8      	; 0x1338 <DIO_INIT+0x1ca>
    1340:	84 2b       	or	r24, r20
    1342:	8c 93       	st	X, r24
		}
		break;
	}
}
    1344:	0f 90       	pop	r0
    1346:	0f 90       	pop	r0
    1348:	0f 90       	pop	r0
    134a:	0f 90       	pop	r0
    134c:	0f 90       	pop	r0
    134e:	cf 91       	pop	r28
    1350:	df 91       	pop	r29
    1352:	08 95       	ret

00001354 <DIO_SET_PIN_DIR>:
void DIO_SET_PIN_DIR(u8 PORT_NAME, u8 PIN_NUM, u8 Value)
{
    1354:	df 93       	push	r29
    1356:	cf 93       	push	r28
    1358:	00 d0       	rcall	.+0      	; 0x135a <DIO_SET_PIN_DIR+0x6>
    135a:	00 d0       	rcall	.+0      	; 0x135c <DIO_SET_PIN_DIR+0x8>
    135c:	0f 92       	push	r0
    135e:	cd b7       	in	r28, 0x3d	; 61
    1360:	de b7       	in	r29, 0x3e	; 62
    1362:	89 83       	std	Y+1, r24	; 0x01
    1364:	6a 83       	std	Y+2, r22	; 0x02
    1366:	4b 83       	std	Y+3, r20	; 0x03
	switch(PORT_NAME)
    1368:	89 81       	ldd	r24, Y+1	; 0x01
    136a:	28 2f       	mov	r18, r24
    136c:	30 e0       	ldi	r19, 0x00	; 0
    136e:	3d 83       	std	Y+5, r19	; 0x05
    1370:	2c 83       	std	Y+4, r18	; 0x04
    1372:	8c 81       	ldd	r24, Y+4	; 0x04
    1374:	9d 81       	ldd	r25, Y+5	; 0x05
    1376:	82 30       	cpi	r24, 0x02	; 2
    1378:	91 05       	cpc	r25, r1
    137a:	09 f4       	brne	.+2      	; 0x137e <DIO_SET_PIN_DIR+0x2a>
    137c:	48 c0       	rjmp	.+144    	; 0x140e <DIO_SET_PIN_DIR+0xba>
    137e:	2c 81       	ldd	r18, Y+4	; 0x04
    1380:	3d 81       	ldd	r19, Y+5	; 0x05
    1382:	23 30       	cpi	r18, 0x03	; 3
    1384:	31 05       	cpc	r19, r1
    1386:	34 f4       	brge	.+12     	; 0x1394 <DIO_SET_PIN_DIR+0x40>
    1388:	8c 81       	ldd	r24, Y+4	; 0x04
    138a:	9d 81       	ldd	r25, Y+5	; 0x05
    138c:	81 30       	cpi	r24, 0x01	; 1
    138e:	91 05       	cpc	r25, r1
    1390:	71 f0       	breq	.+28     	; 0x13ae <DIO_SET_PIN_DIR+0x5a>
    1392:	cb c0       	rjmp	.+406    	; 0x152a <DIO_SET_PIN_DIR+0x1d6>
    1394:	2c 81       	ldd	r18, Y+4	; 0x04
    1396:	3d 81       	ldd	r19, Y+5	; 0x05
    1398:	23 30       	cpi	r18, 0x03	; 3
    139a:	31 05       	cpc	r19, r1
    139c:	09 f4       	brne	.+2      	; 0x13a0 <DIO_SET_PIN_DIR+0x4c>
    139e:	67 c0       	rjmp	.+206    	; 0x146e <DIO_SET_PIN_DIR+0x11a>
    13a0:	8c 81       	ldd	r24, Y+4	; 0x04
    13a2:	9d 81       	ldd	r25, Y+5	; 0x05
    13a4:	84 30       	cpi	r24, 0x04	; 4
    13a6:	91 05       	cpc	r25, r1
    13a8:	09 f4       	brne	.+2      	; 0x13ac <DIO_SET_PIN_DIR+0x58>
    13aa:	91 c0       	rjmp	.+290    	; 0x14ce <DIO_SET_PIN_DIR+0x17a>
    13ac:	be c0       	rjmp	.+380    	; 0x152a <DIO_SET_PIN_DIR+0x1d6>
	{
	case DIO_PORTA:
		if(Value == DIO_LOW)
    13ae:	8b 81       	ldd	r24, Y+3	; 0x03
    13b0:	88 23       	and	r24, r24
    13b2:	a9 f4       	brne	.+42     	; 0x13de <DIO_SET_PIN_DIR+0x8a>
		{
			CLR_BIT(PORTA, PIN_NUM);
    13b4:	ab e3       	ldi	r26, 0x3B	; 59
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	eb e3       	ldi	r30, 0x3B	; 59
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	80 81       	ld	r24, Z
    13be:	48 2f       	mov	r20, r24
    13c0:	8a 81       	ldd	r24, Y+2	; 0x02
    13c2:	28 2f       	mov	r18, r24
    13c4:	30 e0       	ldi	r19, 0x00	; 0
    13c6:	81 e0       	ldi	r24, 0x01	; 1
    13c8:	90 e0       	ldi	r25, 0x00	; 0
    13ca:	02 2e       	mov	r0, r18
    13cc:	02 c0       	rjmp	.+4      	; 0x13d2 <DIO_SET_PIN_DIR+0x7e>
    13ce:	88 0f       	add	r24, r24
    13d0:	99 1f       	adc	r25, r25
    13d2:	0a 94       	dec	r0
    13d4:	e2 f7       	brpl	.-8      	; 0x13ce <DIO_SET_PIN_DIR+0x7a>
    13d6:	80 95       	com	r24
    13d8:	84 23       	and	r24, r20
    13da:	8c 93       	st	X, r24
    13dc:	a6 c0       	rjmp	.+332    	; 0x152a <DIO_SET_PIN_DIR+0x1d6>
		}
		else if(Value == DIO_HIGH)
    13de:	8b 81       	ldd	r24, Y+3	; 0x03
    13e0:	81 30       	cpi	r24, 0x01	; 1
    13e2:	09 f0       	breq	.+2      	; 0x13e6 <DIO_SET_PIN_DIR+0x92>
    13e4:	a2 c0       	rjmp	.+324    	; 0x152a <DIO_SET_PIN_DIR+0x1d6>
		{
			SET_BIT(PORTA, PIN_NUM);
    13e6:	ab e3       	ldi	r26, 0x3B	; 59
    13e8:	b0 e0       	ldi	r27, 0x00	; 0
    13ea:	eb e3       	ldi	r30, 0x3B	; 59
    13ec:	f0 e0       	ldi	r31, 0x00	; 0
    13ee:	80 81       	ld	r24, Z
    13f0:	48 2f       	mov	r20, r24
    13f2:	8a 81       	ldd	r24, Y+2	; 0x02
    13f4:	28 2f       	mov	r18, r24
    13f6:	30 e0       	ldi	r19, 0x00	; 0
    13f8:	81 e0       	ldi	r24, 0x01	; 1
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	02 2e       	mov	r0, r18
    13fe:	02 c0       	rjmp	.+4      	; 0x1404 <DIO_SET_PIN_DIR+0xb0>
    1400:	88 0f       	add	r24, r24
    1402:	99 1f       	adc	r25, r25
    1404:	0a 94       	dec	r0
    1406:	e2 f7       	brpl	.-8      	; 0x1400 <DIO_SET_PIN_DIR+0xac>
    1408:	84 2b       	or	r24, r20
    140a:	8c 93       	st	X, r24
    140c:	8e c0       	rjmp	.+284    	; 0x152a <DIO_SET_PIN_DIR+0x1d6>
		}
		break;
	case DIO_PORTB:
		if(Value == DIO_LOW)
    140e:	8b 81       	ldd	r24, Y+3	; 0x03
    1410:	88 23       	and	r24, r24
    1412:	a9 f4       	brne	.+42     	; 0x143e <DIO_SET_PIN_DIR+0xea>
		{
			CLR_BIT(PORTB, PIN_NUM);
    1414:	a8 e3       	ldi	r26, 0x38	; 56
    1416:	b0 e0       	ldi	r27, 0x00	; 0
    1418:	e8 e3       	ldi	r30, 0x38	; 56
    141a:	f0 e0       	ldi	r31, 0x00	; 0
    141c:	80 81       	ld	r24, Z
    141e:	48 2f       	mov	r20, r24
    1420:	8a 81       	ldd	r24, Y+2	; 0x02
    1422:	28 2f       	mov	r18, r24
    1424:	30 e0       	ldi	r19, 0x00	; 0
    1426:	81 e0       	ldi	r24, 0x01	; 1
    1428:	90 e0       	ldi	r25, 0x00	; 0
    142a:	02 2e       	mov	r0, r18
    142c:	02 c0       	rjmp	.+4      	; 0x1432 <DIO_SET_PIN_DIR+0xde>
    142e:	88 0f       	add	r24, r24
    1430:	99 1f       	adc	r25, r25
    1432:	0a 94       	dec	r0
    1434:	e2 f7       	brpl	.-8      	; 0x142e <DIO_SET_PIN_DIR+0xda>
    1436:	80 95       	com	r24
    1438:	84 23       	and	r24, r20
    143a:	8c 93       	st	X, r24
    143c:	76 c0       	rjmp	.+236    	; 0x152a <DIO_SET_PIN_DIR+0x1d6>
		}
		else if(Value == DIO_HIGH)
    143e:	8b 81       	ldd	r24, Y+3	; 0x03
    1440:	81 30       	cpi	r24, 0x01	; 1
    1442:	09 f0       	breq	.+2      	; 0x1446 <DIO_SET_PIN_DIR+0xf2>
    1444:	72 c0       	rjmp	.+228    	; 0x152a <DIO_SET_PIN_DIR+0x1d6>
		{
			SET_BIT(PORTB, PIN_NUM);
    1446:	a8 e3       	ldi	r26, 0x38	; 56
    1448:	b0 e0       	ldi	r27, 0x00	; 0
    144a:	e8 e3       	ldi	r30, 0x38	; 56
    144c:	f0 e0       	ldi	r31, 0x00	; 0
    144e:	80 81       	ld	r24, Z
    1450:	48 2f       	mov	r20, r24
    1452:	8a 81       	ldd	r24, Y+2	; 0x02
    1454:	28 2f       	mov	r18, r24
    1456:	30 e0       	ldi	r19, 0x00	; 0
    1458:	81 e0       	ldi	r24, 0x01	; 1
    145a:	90 e0       	ldi	r25, 0x00	; 0
    145c:	02 2e       	mov	r0, r18
    145e:	02 c0       	rjmp	.+4      	; 0x1464 <DIO_SET_PIN_DIR+0x110>
    1460:	88 0f       	add	r24, r24
    1462:	99 1f       	adc	r25, r25
    1464:	0a 94       	dec	r0
    1466:	e2 f7       	brpl	.-8      	; 0x1460 <DIO_SET_PIN_DIR+0x10c>
    1468:	84 2b       	or	r24, r20
    146a:	8c 93       	st	X, r24
    146c:	5e c0       	rjmp	.+188    	; 0x152a <DIO_SET_PIN_DIR+0x1d6>
		}
		break;
	case DIO_PORTC:
		if(Value == DIO_LOW)
    146e:	8b 81       	ldd	r24, Y+3	; 0x03
    1470:	88 23       	and	r24, r24
    1472:	a9 f4       	brne	.+42     	; 0x149e <DIO_SET_PIN_DIR+0x14a>
		{
			CLR_BIT(PORTC, PIN_NUM);
    1474:	a5 e3       	ldi	r26, 0x35	; 53
    1476:	b0 e0       	ldi	r27, 0x00	; 0
    1478:	e5 e3       	ldi	r30, 0x35	; 53
    147a:	f0 e0       	ldi	r31, 0x00	; 0
    147c:	80 81       	ld	r24, Z
    147e:	48 2f       	mov	r20, r24
    1480:	8a 81       	ldd	r24, Y+2	; 0x02
    1482:	28 2f       	mov	r18, r24
    1484:	30 e0       	ldi	r19, 0x00	; 0
    1486:	81 e0       	ldi	r24, 0x01	; 1
    1488:	90 e0       	ldi	r25, 0x00	; 0
    148a:	02 2e       	mov	r0, r18
    148c:	02 c0       	rjmp	.+4      	; 0x1492 <DIO_SET_PIN_DIR+0x13e>
    148e:	88 0f       	add	r24, r24
    1490:	99 1f       	adc	r25, r25
    1492:	0a 94       	dec	r0
    1494:	e2 f7       	brpl	.-8      	; 0x148e <DIO_SET_PIN_DIR+0x13a>
    1496:	80 95       	com	r24
    1498:	84 23       	and	r24, r20
    149a:	8c 93       	st	X, r24
    149c:	46 c0       	rjmp	.+140    	; 0x152a <DIO_SET_PIN_DIR+0x1d6>
		}
		else if(Value == DIO_HIGH)
    149e:	8b 81       	ldd	r24, Y+3	; 0x03
    14a0:	81 30       	cpi	r24, 0x01	; 1
    14a2:	09 f0       	breq	.+2      	; 0x14a6 <DIO_SET_PIN_DIR+0x152>
    14a4:	42 c0       	rjmp	.+132    	; 0x152a <DIO_SET_PIN_DIR+0x1d6>
		{
			SET_BIT(PORTC, PIN_NUM);
    14a6:	a5 e3       	ldi	r26, 0x35	; 53
    14a8:	b0 e0       	ldi	r27, 0x00	; 0
    14aa:	e5 e3       	ldi	r30, 0x35	; 53
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	80 81       	ld	r24, Z
    14b0:	48 2f       	mov	r20, r24
    14b2:	8a 81       	ldd	r24, Y+2	; 0x02
    14b4:	28 2f       	mov	r18, r24
    14b6:	30 e0       	ldi	r19, 0x00	; 0
    14b8:	81 e0       	ldi	r24, 0x01	; 1
    14ba:	90 e0       	ldi	r25, 0x00	; 0
    14bc:	02 2e       	mov	r0, r18
    14be:	02 c0       	rjmp	.+4      	; 0x14c4 <DIO_SET_PIN_DIR+0x170>
    14c0:	88 0f       	add	r24, r24
    14c2:	99 1f       	adc	r25, r25
    14c4:	0a 94       	dec	r0
    14c6:	e2 f7       	brpl	.-8      	; 0x14c0 <DIO_SET_PIN_DIR+0x16c>
    14c8:	84 2b       	or	r24, r20
    14ca:	8c 93       	st	X, r24
    14cc:	2e c0       	rjmp	.+92     	; 0x152a <DIO_SET_PIN_DIR+0x1d6>
		}
		break;
	case DIO_PORTD:
		if(Value == DIO_LOW)
    14ce:	8b 81       	ldd	r24, Y+3	; 0x03
    14d0:	88 23       	and	r24, r24
    14d2:	a9 f4       	brne	.+42     	; 0x14fe <DIO_SET_PIN_DIR+0x1aa>
		{
			CLR_BIT(PORTD, PIN_NUM);
    14d4:	a2 e3       	ldi	r26, 0x32	; 50
    14d6:	b0 e0       	ldi	r27, 0x00	; 0
    14d8:	e2 e3       	ldi	r30, 0x32	; 50
    14da:	f0 e0       	ldi	r31, 0x00	; 0
    14dc:	80 81       	ld	r24, Z
    14de:	48 2f       	mov	r20, r24
    14e0:	8a 81       	ldd	r24, Y+2	; 0x02
    14e2:	28 2f       	mov	r18, r24
    14e4:	30 e0       	ldi	r19, 0x00	; 0
    14e6:	81 e0       	ldi	r24, 0x01	; 1
    14e8:	90 e0       	ldi	r25, 0x00	; 0
    14ea:	02 2e       	mov	r0, r18
    14ec:	02 c0       	rjmp	.+4      	; 0x14f2 <DIO_SET_PIN_DIR+0x19e>
    14ee:	88 0f       	add	r24, r24
    14f0:	99 1f       	adc	r25, r25
    14f2:	0a 94       	dec	r0
    14f4:	e2 f7       	brpl	.-8      	; 0x14ee <DIO_SET_PIN_DIR+0x19a>
    14f6:	80 95       	com	r24
    14f8:	84 23       	and	r24, r20
    14fa:	8c 93       	st	X, r24
    14fc:	16 c0       	rjmp	.+44     	; 0x152a <DIO_SET_PIN_DIR+0x1d6>
		}
		else if(Value == DIO_HIGH)
    14fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1500:	81 30       	cpi	r24, 0x01	; 1
    1502:	99 f4       	brne	.+38     	; 0x152a <DIO_SET_PIN_DIR+0x1d6>
		{
			SET_BIT(PORTD, PIN_NUM);
    1504:	a2 e3       	ldi	r26, 0x32	; 50
    1506:	b0 e0       	ldi	r27, 0x00	; 0
    1508:	e2 e3       	ldi	r30, 0x32	; 50
    150a:	f0 e0       	ldi	r31, 0x00	; 0
    150c:	80 81       	ld	r24, Z
    150e:	48 2f       	mov	r20, r24
    1510:	8a 81       	ldd	r24, Y+2	; 0x02
    1512:	28 2f       	mov	r18, r24
    1514:	30 e0       	ldi	r19, 0x00	; 0
    1516:	81 e0       	ldi	r24, 0x01	; 1
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	02 2e       	mov	r0, r18
    151c:	02 c0       	rjmp	.+4      	; 0x1522 <DIO_SET_PIN_DIR+0x1ce>
    151e:	88 0f       	add	r24, r24
    1520:	99 1f       	adc	r25, r25
    1522:	0a 94       	dec	r0
    1524:	e2 f7       	brpl	.-8      	; 0x151e <DIO_SET_PIN_DIR+0x1ca>
    1526:	84 2b       	or	r24, r20
    1528:	8c 93       	st	X, r24
		}
		break;
	}
}
    152a:	0f 90       	pop	r0
    152c:	0f 90       	pop	r0
    152e:	0f 90       	pop	r0
    1530:	0f 90       	pop	r0
    1532:	0f 90       	pop	r0
    1534:	cf 91       	pop	r28
    1536:	df 91       	pop	r29
    1538:	08 95       	ret

0000153a <DIO_TOG_PIN>:
void DIO_TOG_PIN(u8 PORT_NAME, u8 PIN_NUM)
{
    153a:	df 93       	push	r29
    153c:	cf 93       	push	r28
    153e:	00 d0       	rcall	.+0      	; 0x1540 <DIO_TOG_PIN+0x6>
    1540:	00 d0       	rcall	.+0      	; 0x1542 <DIO_TOG_PIN+0x8>
    1542:	cd b7       	in	r28, 0x3d	; 61
    1544:	de b7       	in	r29, 0x3e	; 62
    1546:	89 83       	std	Y+1, r24	; 0x01
    1548:	6a 83       	std	Y+2, r22	; 0x02
	switch(PORT_NAME)
    154a:	89 81       	ldd	r24, Y+1	; 0x01
    154c:	28 2f       	mov	r18, r24
    154e:	30 e0       	ldi	r19, 0x00	; 0
    1550:	3c 83       	std	Y+4, r19	; 0x04
    1552:	2b 83       	std	Y+3, r18	; 0x03
    1554:	8b 81       	ldd	r24, Y+3	; 0x03
    1556:	9c 81       	ldd	r25, Y+4	; 0x04
    1558:	82 30       	cpi	r24, 0x02	; 2
    155a:	91 05       	cpc	r25, r1
    155c:	51 f1       	breq	.+84     	; 0x15b2 <DIO_TOG_PIN+0x78>
    155e:	2b 81       	ldd	r18, Y+3	; 0x03
    1560:	3c 81       	ldd	r19, Y+4	; 0x04
    1562:	23 30       	cpi	r18, 0x03	; 3
    1564:	31 05       	cpc	r19, r1
    1566:	34 f4       	brge	.+12     	; 0x1574 <DIO_TOG_PIN+0x3a>
    1568:	8b 81       	ldd	r24, Y+3	; 0x03
    156a:	9c 81       	ldd	r25, Y+4	; 0x04
    156c:	81 30       	cpi	r24, 0x01	; 1
    156e:	91 05       	cpc	r25, r1
    1570:	61 f0       	breq	.+24     	; 0x158a <DIO_TOG_PIN+0x50>
    1572:	5a c0       	rjmp	.+180    	; 0x1628 <DIO_TOG_PIN+0xee>
    1574:	2b 81       	ldd	r18, Y+3	; 0x03
    1576:	3c 81       	ldd	r19, Y+4	; 0x04
    1578:	23 30       	cpi	r18, 0x03	; 3
    157a:	31 05       	cpc	r19, r1
    157c:	71 f1       	breq	.+92     	; 0x15da <DIO_TOG_PIN+0xa0>
    157e:	8b 81       	ldd	r24, Y+3	; 0x03
    1580:	9c 81       	ldd	r25, Y+4	; 0x04
    1582:	84 30       	cpi	r24, 0x04	; 4
    1584:	91 05       	cpc	r25, r1
    1586:	e9 f1       	breq	.+122    	; 0x1602 <DIO_TOG_PIN+0xc8>
    1588:	4f c0       	rjmp	.+158    	; 0x1628 <DIO_TOG_PIN+0xee>
	{
	case DIO_PORTA:
		TOG_BIT(PORTA, PIN_NUM);
    158a:	ab e3       	ldi	r26, 0x3B	; 59
    158c:	b0 e0       	ldi	r27, 0x00	; 0
    158e:	eb e3       	ldi	r30, 0x3B	; 59
    1590:	f0 e0       	ldi	r31, 0x00	; 0
    1592:	80 81       	ld	r24, Z
    1594:	48 2f       	mov	r20, r24
    1596:	8a 81       	ldd	r24, Y+2	; 0x02
    1598:	28 2f       	mov	r18, r24
    159a:	30 e0       	ldi	r19, 0x00	; 0
    159c:	81 e0       	ldi	r24, 0x01	; 1
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	02 2e       	mov	r0, r18
    15a2:	02 c0       	rjmp	.+4      	; 0x15a8 <DIO_TOG_PIN+0x6e>
    15a4:	88 0f       	add	r24, r24
    15a6:	99 1f       	adc	r25, r25
    15a8:	0a 94       	dec	r0
    15aa:	e2 f7       	brpl	.-8      	; 0x15a4 <DIO_TOG_PIN+0x6a>
    15ac:	84 27       	eor	r24, r20
    15ae:	8c 93       	st	X, r24
    15b0:	3b c0       	rjmp	.+118    	; 0x1628 <DIO_TOG_PIN+0xee>
		break;
	case DIO_PORTB:
		TOG_BIT(PORTB, PIN_NUM);
    15b2:	a8 e3       	ldi	r26, 0x38	; 56
    15b4:	b0 e0       	ldi	r27, 0x00	; 0
    15b6:	e8 e3       	ldi	r30, 0x38	; 56
    15b8:	f0 e0       	ldi	r31, 0x00	; 0
    15ba:	80 81       	ld	r24, Z
    15bc:	48 2f       	mov	r20, r24
    15be:	8a 81       	ldd	r24, Y+2	; 0x02
    15c0:	28 2f       	mov	r18, r24
    15c2:	30 e0       	ldi	r19, 0x00	; 0
    15c4:	81 e0       	ldi	r24, 0x01	; 1
    15c6:	90 e0       	ldi	r25, 0x00	; 0
    15c8:	02 2e       	mov	r0, r18
    15ca:	02 c0       	rjmp	.+4      	; 0x15d0 <DIO_TOG_PIN+0x96>
    15cc:	88 0f       	add	r24, r24
    15ce:	99 1f       	adc	r25, r25
    15d0:	0a 94       	dec	r0
    15d2:	e2 f7       	brpl	.-8      	; 0x15cc <DIO_TOG_PIN+0x92>
    15d4:	84 27       	eor	r24, r20
    15d6:	8c 93       	st	X, r24
    15d8:	27 c0       	rjmp	.+78     	; 0x1628 <DIO_TOG_PIN+0xee>
		break;
	case DIO_PORTC:
		TOG_BIT(PORTC, PIN_NUM);
    15da:	a5 e3       	ldi	r26, 0x35	; 53
    15dc:	b0 e0       	ldi	r27, 0x00	; 0
    15de:	e5 e3       	ldi	r30, 0x35	; 53
    15e0:	f0 e0       	ldi	r31, 0x00	; 0
    15e2:	80 81       	ld	r24, Z
    15e4:	48 2f       	mov	r20, r24
    15e6:	8a 81       	ldd	r24, Y+2	; 0x02
    15e8:	28 2f       	mov	r18, r24
    15ea:	30 e0       	ldi	r19, 0x00	; 0
    15ec:	81 e0       	ldi	r24, 0x01	; 1
    15ee:	90 e0       	ldi	r25, 0x00	; 0
    15f0:	02 2e       	mov	r0, r18
    15f2:	02 c0       	rjmp	.+4      	; 0x15f8 <DIO_TOG_PIN+0xbe>
    15f4:	88 0f       	add	r24, r24
    15f6:	99 1f       	adc	r25, r25
    15f8:	0a 94       	dec	r0
    15fa:	e2 f7       	brpl	.-8      	; 0x15f4 <DIO_TOG_PIN+0xba>
    15fc:	84 27       	eor	r24, r20
    15fe:	8c 93       	st	X, r24
    1600:	13 c0       	rjmp	.+38     	; 0x1628 <DIO_TOG_PIN+0xee>
		break;
	case DIO_PORTD:
		TOG_BIT(PORTD, PIN_NUM);
    1602:	a2 e3       	ldi	r26, 0x32	; 50
    1604:	b0 e0       	ldi	r27, 0x00	; 0
    1606:	e2 e3       	ldi	r30, 0x32	; 50
    1608:	f0 e0       	ldi	r31, 0x00	; 0
    160a:	80 81       	ld	r24, Z
    160c:	48 2f       	mov	r20, r24
    160e:	8a 81       	ldd	r24, Y+2	; 0x02
    1610:	28 2f       	mov	r18, r24
    1612:	30 e0       	ldi	r19, 0x00	; 0
    1614:	81 e0       	ldi	r24, 0x01	; 1
    1616:	90 e0       	ldi	r25, 0x00	; 0
    1618:	02 2e       	mov	r0, r18
    161a:	02 c0       	rjmp	.+4      	; 0x1620 <DIO_TOG_PIN+0xe6>
    161c:	88 0f       	add	r24, r24
    161e:	99 1f       	adc	r25, r25
    1620:	0a 94       	dec	r0
    1622:	e2 f7       	brpl	.-8      	; 0x161c <DIO_TOG_PIN+0xe2>
    1624:	84 27       	eor	r24, r20
    1626:	8c 93       	st	X, r24
		break;
	}
}
    1628:	0f 90       	pop	r0
    162a:	0f 90       	pop	r0
    162c:	0f 90       	pop	r0
    162e:	0f 90       	pop	r0
    1630:	cf 91       	pop	r28
    1632:	df 91       	pop	r29
    1634:	08 95       	ret

00001636 <DIO_READ_PIN>:
u8 DIO_READ_PIN(u8 PORT_NAME, u8 PIN_NUM)
{
    1636:	df 93       	push	r29
    1638:	cf 93       	push	r28
    163a:	00 d0       	rcall	.+0      	; 0x163c <DIO_READ_PIN+0x6>
    163c:	00 d0       	rcall	.+0      	; 0x163e <DIO_READ_PIN+0x8>
    163e:	0f 92       	push	r0
    1640:	cd b7       	in	r28, 0x3d	; 61
    1642:	de b7       	in	r29, 0x3e	; 62
    1644:	8a 83       	std	Y+2, r24	; 0x02
    1646:	6b 83       	std	Y+3, r22	; 0x03
	u8 RET_VAL = 0;
    1648:	19 82       	std	Y+1, r1	; 0x01
	switch(PORT_NAME)
    164a:	8a 81       	ldd	r24, Y+2	; 0x02
    164c:	28 2f       	mov	r18, r24
    164e:	30 e0       	ldi	r19, 0x00	; 0
    1650:	3d 83       	std	Y+5, r19	; 0x05
    1652:	2c 83       	std	Y+4, r18	; 0x04
    1654:	4c 81       	ldd	r20, Y+4	; 0x04
    1656:	5d 81       	ldd	r21, Y+5	; 0x05
    1658:	42 30       	cpi	r20, 0x02	; 2
    165a:	51 05       	cpc	r21, r1
    165c:	b1 f1       	breq	.+108    	; 0x16ca <DIO_READ_PIN+0x94>
    165e:	8c 81       	ldd	r24, Y+4	; 0x04
    1660:	9d 81       	ldd	r25, Y+5	; 0x05
    1662:	83 30       	cpi	r24, 0x03	; 3
    1664:	91 05       	cpc	r25, r1
    1666:	34 f4       	brge	.+12     	; 0x1674 <DIO_READ_PIN+0x3e>
    1668:	2c 81       	ldd	r18, Y+4	; 0x04
    166a:	3d 81       	ldd	r19, Y+5	; 0x05
    166c:	21 30       	cpi	r18, 0x01	; 1
    166e:	31 05       	cpc	r19, r1
    1670:	71 f0       	breq	.+28     	; 0x168e <DIO_READ_PIN+0x58>
    1672:	84 c0       	rjmp	.+264    	; 0x177c <DIO_READ_PIN+0x146>
    1674:	4c 81       	ldd	r20, Y+4	; 0x04
    1676:	5d 81       	ldd	r21, Y+5	; 0x05
    1678:	43 30       	cpi	r20, 0x03	; 3
    167a:	51 05       	cpc	r21, r1
    167c:	09 f4       	brne	.+2      	; 0x1680 <DIO_READ_PIN+0x4a>
    167e:	43 c0       	rjmp	.+134    	; 0x1706 <DIO_READ_PIN+0xd0>
    1680:	8c 81       	ldd	r24, Y+4	; 0x04
    1682:	9d 81       	ldd	r25, Y+5	; 0x05
    1684:	84 30       	cpi	r24, 0x04	; 4
    1686:	91 05       	cpc	r25, r1
    1688:	09 f4       	brne	.+2      	; 0x168c <DIO_READ_PIN+0x56>
    168a:	5b c0       	rjmp	.+182    	; 0x1742 <DIO_READ_PIN+0x10c>
    168c:	77 c0       	rjmp	.+238    	; 0x177c <DIO_READ_PIN+0x146>
	{
	case DIO_PORTA:
		RET_VAL = READ_BIT(PINA, PIN_NUM);
    168e:	e9 e3       	ldi	r30, 0x39	; 57
    1690:	f0 e0       	ldi	r31, 0x00	; 0
    1692:	80 81       	ld	r24, Z
    1694:	48 2f       	mov	r20, r24
    1696:	50 e0       	ldi	r21, 0x00	; 0
    1698:	8b 81       	ldd	r24, Y+3	; 0x03
    169a:	28 2f       	mov	r18, r24
    169c:	30 e0       	ldi	r19, 0x00	; 0
    169e:	81 e0       	ldi	r24, 0x01	; 1
    16a0:	90 e0       	ldi	r25, 0x00	; 0
    16a2:	02 c0       	rjmp	.+4      	; 0x16a8 <DIO_READ_PIN+0x72>
    16a4:	88 0f       	add	r24, r24
    16a6:	99 1f       	adc	r25, r25
    16a8:	2a 95       	dec	r18
    16aa:	e2 f7       	brpl	.-8      	; 0x16a4 <DIO_READ_PIN+0x6e>
    16ac:	9a 01       	movw	r18, r20
    16ae:	28 23       	and	r18, r24
    16b0:	39 23       	and	r19, r25
    16b2:	8b 81       	ldd	r24, Y+3	; 0x03
    16b4:	88 2f       	mov	r24, r24
    16b6:	90 e0       	ldi	r25, 0x00	; 0
    16b8:	a9 01       	movw	r20, r18
    16ba:	02 c0       	rjmp	.+4      	; 0x16c0 <DIO_READ_PIN+0x8a>
    16bc:	55 95       	asr	r21
    16be:	47 95       	ror	r20
    16c0:	8a 95       	dec	r24
    16c2:	e2 f7       	brpl	.-8      	; 0x16bc <DIO_READ_PIN+0x86>
    16c4:	ca 01       	movw	r24, r20
    16c6:	89 83       	std	Y+1, r24	; 0x01
    16c8:	59 c0       	rjmp	.+178    	; 0x177c <DIO_READ_PIN+0x146>
		break;
	case DIO_PORTB:
		RET_VAL = READ_BIT(PINB, PIN_NUM);
    16ca:	e6 e3       	ldi	r30, 0x36	; 54
    16cc:	f0 e0       	ldi	r31, 0x00	; 0
    16ce:	80 81       	ld	r24, Z
    16d0:	48 2f       	mov	r20, r24
    16d2:	50 e0       	ldi	r21, 0x00	; 0
    16d4:	8b 81       	ldd	r24, Y+3	; 0x03
    16d6:	28 2f       	mov	r18, r24
    16d8:	30 e0       	ldi	r19, 0x00	; 0
    16da:	81 e0       	ldi	r24, 0x01	; 1
    16dc:	90 e0       	ldi	r25, 0x00	; 0
    16de:	02 c0       	rjmp	.+4      	; 0x16e4 <DIO_READ_PIN+0xae>
    16e0:	88 0f       	add	r24, r24
    16e2:	99 1f       	adc	r25, r25
    16e4:	2a 95       	dec	r18
    16e6:	e2 f7       	brpl	.-8      	; 0x16e0 <DIO_READ_PIN+0xaa>
    16e8:	9a 01       	movw	r18, r20
    16ea:	28 23       	and	r18, r24
    16ec:	39 23       	and	r19, r25
    16ee:	8b 81       	ldd	r24, Y+3	; 0x03
    16f0:	88 2f       	mov	r24, r24
    16f2:	90 e0       	ldi	r25, 0x00	; 0
    16f4:	a9 01       	movw	r20, r18
    16f6:	02 c0       	rjmp	.+4      	; 0x16fc <DIO_READ_PIN+0xc6>
    16f8:	55 95       	asr	r21
    16fa:	47 95       	ror	r20
    16fc:	8a 95       	dec	r24
    16fe:	e2 f7       	brpl	.-8      	; 0x16f8 <DIO_READ_PIN+0xc2>
    1700:	ca 01       	movw	r24, r20
    1702:	89 83       	std	Y+1, r24	; 0x01
    1704:	3b c0       	rjmp	.+118    	; 0x177c <DIO_READ_PIN+0x146>
		break;
	case DIO_PORTC:
		RET_VAL = READ_BIT(PINC, PIN_NUM);
    1706:	e3 e3       	ldi	r30, 0x33	; 51
    1708:	f0 e0       	ldi	r31, 0x00	; 0
    170a:	80 81       	ld	r24, Z
    170c:	48 2f       	mov	r20, r24
    170e:	50 e0       	ldi	r21, 0x00	; 0
    1710:	8b 81       	ldd	r24, Y+3	; 0x03
    1712:	28 2f       	mov	r18, r24
    1714:	30 e0       	ldi	r19, 0x00	; 0
    1716:	81 e0       	ldi	r24, 0x01	; 1
    1718:	90 e0       	ldi	r25, 0x00	; 0
    171a:	02 c0       	rjmp	.+4      	; 0x1720 <DIO_READ_PIN+0xea>
    171c:	88 0f       	add	r24, r24
    171e:	99 1f       	adc	r25, r25
    1720:	2a 95       	dec	r18
    1722:	e2 f7       	brpl	.-8      	; 0x171c <DIO_READ_PIN+0xe6>
    1724:	9a 01       	movw	r18, r20
    1726:	28 23       	and	r18, r24
    1728:	39 23       	and	r19, r25
    172a:	8b 81       	ldd	r24, Y+3	; 0x03
    172c:	88 2f       	mov	r24, r24
    172e:	90 e0       	ldi	r25, 0x00	; 0
    1730:	a9 01       	movw	r20, r18
    1732:	02 c0       	rjmp	.+4      	; 0x1738 <DIO_READ_PIN+0x102>
    1734:	55 95       	asr	r21
    1736:	47 95       	ror	r20
    1738:	8a 95       	dec	r24
    173a:	e2 f7       	brpl	.-8      	; 0x1734 <DIO_READ_PIN+0xfe>
    173c:	ca 01       	movw	r24, r20
    173e:	89 83       	std	Y+1, r24	; 0x01
    1740:	1d c0       	rjmp	.+58     	; 0x177c <DIO_READ_PIN+0x146>
		break;
	case DIO_PORTD:
		RET_VAL = READ_BIT(PIND, PIN_NUM);
    1742:	e0 e3       	ldi	r30, 0x30	; 48
    1744:	f0 e0       	ldi	r31, 0x00	; 0
    1746:	80 81       	ld	r24, Z
    1748:	48 2f       	mov	r20, r24
    174a:	50 e0       	ldi	r21, 0x00	; 0
    174c:	8b 81       	ldd	r24, Y+3	; 0x03
    174e:	28 2f       	mov	r18, r24
    1750:	30 e0       	ldi	r19, 0x00	; 0
    1752:	81 e0       	ldi	r24, 0x01	; 1
    1754:	90 e0       	ldi	r25, 0x00	; 0
    1756:	02 c0       	rjmp	.+4      	; 0x175c <DIO_READ_PIN+0x126>
    1758:	88 0f       	add	r24, r24
    175a:	99 1f       	adc	r25, r25
    175c:	2a 95       	dec	r18
    175e:	e2 f7       	brpl	.-8      	; 0x1758 <DIO_READ_PIN+0x122>
    1760:	9a 01       	movw	r18, r20
    1762:	28 23       	and	r18, r24
    1764:	39 23       	and	r19, r25
    1766:	8b 81       	ldd	r24, Y+3	; 0x03
    1768:	88 2f       	mov	r24, r24
    176a:	90 e0       	ldi	r25, 0x00	; 0
    176c:	a9 01       	movw	r20, r18
    176e:	02 c0       	rjmp	.+4      	; 0x1774 <DIO_READ_PIN+0x13e>
    1770:	55 95       	asr	r21
    1772:	47 95       	ror	r20
    1774:	8a 95       	dec	r24
    1776:	e2 f7       	brpl	.-8      	; 0x1770 <DIO_READ_PIN+0x13a>
    1778:	ca 01       	movw	r24, r20
    177a:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return RET_VAL;
    177c:	89 81       	ldd	r24, Y+1	; 0x01
}
    177e:	0f 90       	pop	r0
    1780:	0f 90       	pop	r0
    1782:	0f 90       	pop	r0
    1784:	0f 90       	pop	r0
    1786:	0f 90       	pop	r0
    1788:	cf 91       	pop	r28
    178a:	df 91       	pop	r29
    178c:	08 95       	ret

0000178e <UART_Init>:


#define CMD_BUFFER_SIZE 40

/* -------------------- UART -------------------- */
void UART_Init(uint32_t baud) {
    178e:	df 93       	push	r29
    1790:	cf 93       	push	r28
    1792:	00 d0       	rcall	.+0      	; 0x1794 <UART_Init+0x6>
    1794:	00 d0       	rcall	.+0      	; 0x1796 <UART_Init+0x8>
    1796:	00 d0       	rcall	.+0      	; 0x1798 <UART_Init+0xa>
    1798:	cd b7       	in	r28, 0x3d	; 61
    179a:	de b7       	in	r29, 0x3e	; 62
    179c:	6b 83       	std	Y+3, r22	; 0x03
    179e:	7c 83       	std	Y+4, r23	; 0x04
    17a0:	8d 83       	std	Y+5, r24	; 0x05
    17a2:	9e 83       	std	Y+6, r25	; 0x06
    uint16_t ubrr = (8000000 / (16 * baud)) - 1;
    17a4:	8b 81       	ldd	r24, Y+3	; 0x03
    17a6:	9c 81       	ldd	r25, Y+4	; 0x04
    17a8:	ad 81       	ldd	r26, Y+5	; 0x05
    17aa:	be 81       	ldd	r27, Y+6	; 0x06
    17ac:	88 0f       	add	r24, r24
    17ae:	99 1f       	adc	r25, r25
    17b0:	aa 1f       	adc	r26, r26
    17b2:	bb 1f       	adc	r27, r27
    17b4:	88 0f       	add	r24, r24
    17b6:	99 1f       	adc	r25, r25
    17b8:	aa 1f       	adc	r26, r26
    17ba:	bb 1f       	adc	r27, r27
    17bc:	88 0f       	add	r24, r24
    17be:	99 1f       	adc	r25, r25
    17c0:	aa 1f       	adc	r26, r26
    17c2:	bb 1f       	adc	r27, r27
    17c4:	88 0f       	add	r24, r24
    17c6:	99 1f       	adc	r25, r25
    17c8:	aa 1f       	adc	r26, r26
    17ca:	bb 1f       	adc	r27, r27
    17cc:	9c 01       	movw	r18, r24
    17ce:	ad 01       	movw	r20, r26
    17d0:	80 e0       	ldi	r24, 0x00	; 0
    17d2:	92 e1       	ldi	r25, 0x12	; 18
    17d4:	aa e7       	ldi	r26, 0x7A	; 122
    17d6:	b0 e0       	ldi	r27, 0x00	; 0
    17d8:	bc 01       	movw	r22, r24
    17da:	cd 01       	movw	r24, r26
    17dc:	0e 94 dd 0e 	call	0x1dba	; 0x1dba <__udivmodsi4>
    17e0:	da 01       	movw	r26, r20
    17e2:	c9 01       	movw	r24, r18
    17e4:	01 97       	sbiw	r24, 0x01	; 1
    17e6:	9a 83       	std	Y+2, r25	; 0x02
    17e8:	89 83       	std	Y+1, r24	; 0x01
    UBRRH = (uint8_t)(ubrr >> 8);
    17ea:	e0 e4       	ldi	r30, 0x40	; 64
    17ec:	f0 e0       	ldi	r31, 0x00	; 0
    17ee:	89 81       	ldd	r24, Y+1	; 0x01
    17f0:	9a 81       	ldd	r25, Y+2	; 0x02
    17f2:	89 2f       	mov	r24, r25
    17f4:	99 27       	eor	r25, r25
    17f6:	80 83       	st	Z, r24
    UBRRL = (uint8_t)ubrr;
    17f8:	e9 e2       	ldi	r30, 0x29	; 41
    17fa:	f0 e0       	ldi	r31, 0x00	; 0
    17fc:	89 81       	ldd	r24, Y+1	; 0x01
    17fe:	80 83       	st	Z, r24
    UCSRB = (1 << RXEN) | (1 << TXEN);
    1800:	ea e2       	ldi	r30, 0x2A	; 42
    1802:	f0 e0       	ldi	r31, 0x00	; 0
    1804:	88 e1       	ldi	r24, 0x18	; 24
    1806:	80 83       	st	Z, r24
    UCSRC = (1 << URSEL) | (3 << UCSZ0); // 8-bit data
    1808:	e0 e4       	ldi	r30, 0x40	; 64
    180a:	f0 e0       	ldi	r31, 0x00	; 0
    180c:	86 e8       	ldi	r24, 0x86	; 134
    180e:	80 83       	st	Z, r24
}
    1810:	26 96       	adiw	r28, 0x06	; 6
    1812:	0f b6       	in	r0, 0x3f	; 63
    1814:	f8 94       	cli
    1816:	de bf       	out	0x3e, r29	; 62
    1818:	0f be       	out	0x3f, r0	; 63
    181a:	cd bf       	out	0x3d, r28	; 61
    181c:	cf 91       	pop	r28
    181e:	df 91       	pop	r29
    1820:	08 95       	ret

00001822 <UART_TxChar>:

void UART_TxChar(char c) {
    1822:	df 93       	push	r29
    1824:	cf 93       	push	r28
    1826:	0f 92       	push	r0
    1828:	cd b7       	in	r28, 0x3d	; 61
    182a:	de b7       	in	r29, 0x3e	; 62
    182c:	89 83       	std	Y+1, r24	; 0x01
    while (!(UCSRA & (1 << UDRE)));
    182e:	eb e2       	ldi	r30, 0x2B	; 43
    1830:	f0 e0       	ldi	r31, 0x00	; 0
    1832:	80 81       	ld	r24, Z
    1834:	88 2f       	mov	r24, r24
    1836:	90 e0       	ldi	r25, 0x00	; 0
    1838:	80 72       	andi	r24, 0x20	; 32
    183a:	90 70       	andi	r25, 0x00	; 0
    183c:	00 97       	sbiw	r24, 0x00	; 0
    183e:	b9 f3       	breq	.-18     	; 0x182e <UART_TxChar+0xc>
    UDR = c;
    1840:	ec e2       	ldi	r30, 0x2C	; 44
    1842:	f0 e0       	ldi	r31, 0x00	; 0
    1844:	89 81       	ldd	r24, Y+1	; 0x01
    1846:	80 83       	st	Z, r24
}
    1848:	0f 90       	pop	r0
    184a:	cf 91       	pop	r28
    184c:	df 91       	pop	r29
    184e:	08 95       	ret

00001850 <UART_TxStr>:

void UART_TxStr(const char *s) {
    1850:	df 93       	push	r29
    1852:	cf 93       	push	r28
    1854:	00 d0       	rcall	.+0      	; 0x1856 <UART_TxStr+0x6>
    1856:	cd b7       	in	r28, 0x3d	; 61
    1858:	de b7       	in	r29, 0x3e	; 62
    185a:	9a 83       	std	Y+2, r25	; 0x02
    185c:	89 83       	std	Y+1, r24	; 0x01
    185e:	0b c0       	rjmp	.+22     	; 0x1876 <UART_TxStr+0x26>
    while (*s) UART_TxChar(*s++);
    1860:	e9 81       	ldd	r30, Y+1	; 0x01
    1862:	fa 81       	ldd	r31, Y+2	; 0x02
    1864:	20 81       	ld	r18, Z
    1866:	89 81       	ldd	r24, Y+1	; 0x01
    1868:	9a 81       	ldd	r25, Y+2	; 0x02
    186a:	01 96       	adiw	r24, 0x01	; 1
    186c:	9a 83       	std	Y+2, r25	; 0x02
    186e:	89 83       	std	Y+1, r24	; 0x01
    1870:	82 2f       	mov	r24, r18
    1872:	0e 94 11 0c 	call	0x1822	; 0x1822 <UART_TxChar>
    1876:	e9 81       	ldd	r30, Y+1	; 0x01
    1878:	fa 81       	ldd	r31, Y+2	; 0x02
    187a:	80 81       	ld	r24, Z
    187c:	88 23       	and	r24, r24
    187e:	81 f7       	brne	.-32     	; 0x1860 <UART_TxStr+0x10>
}
    1880:	0f 90       	pop	r0
    1882:	0f 90       	pop	r0
    1884:	cf 91       	pop	r28
    1886:	df 91       	pop	r29
    1888:	08 95       	ret

0000188a <UART_RxChar>:

char UART_RxChar(void) {
    188a:	df 93       	push	r29
    188c:	cf 93       	push	r28
    188e:	cd b7       	in	r28, 0x3d	; 61
    1890:	de b7       	in	r29, 0x3e	; 62
    while (!(UCSRA & (1 << RXC)));
    1892:	eb e2       	ldi	r30, 0x2B	; 43
    1894:	f0 e0       	ldi	r31, 0x00	; 0
    1896:	80 81       	ld	r24, Z
    1898:	88 23       	and	r24, r24
    189a:	dc f7       	brge	.-10     	; 0x1892 <UART_RxChar+0x8>
    return UDR;
    189c:	ec e2       	ldi	r30, 0x2C	; 44
    189e:	f0 e0       	ldi	r31, 0x00	; 0
    18a0:	80 81       	ld	r24, Z
}
    18a2:	cf 91       	pop	r28
    18a4:	df 91       	pop	r29
    18a6:	08 95       	ret

000018a8 <UART_RxString>:

void UART_RxString(char *buf, uint8_t maxLen) {
    18a8:	df 93       	push	r29
    18aa:	cf 93       	push	r28
    18ac:	00 d0       	rcall	.+0      	; 0x18ae <UART_RxString+0x6>
    18ae:	00 d0       	rcall	.+0      	; 0x18b0 <UART_RxString+0x8>
    18b0:	0f 92       	push	r0
    18b2:	cd b7       	in	r28, 0x3d	; 61
    18b4:	de b7       	in	r29, 0x3e	; 62
    18b6:	9c 83       	std	Y+4, r25	; 0x04
    18b8:	8b 83       	std	Y+3, r24	; 0x03
    18ba:	6d 83       	std	Y+5, r22	; 0x05
    uint8_t i = 0;
    18bc:	1a 82       	std	Y+2, r1	; 0x02
    char c;
    while (1) {
        c = UART_RxChar();
    18be:	0e 94 45 0c 	call	0x188a	; 0x188a <UART_RxChar>
    18c2:	89 83       	std	Y+1, r24	; 0x01
        if (c == '\r' || c == '\n') {
    18c4:	89 81       	ldd	r24, Y+1	; 0x01
    18c6:	8d 30       	cpi	r24, 0x0D	; 13
    18c8:	19 f0       	breq	.+6      	; 0x18d0 <UART_RxString+0x28>
    18ca:	89 81       	ldd	r24, Y+1	; 0x01
    18cc:	8a 30       	cpi	r24, 0x0A	; 10
    18ce:	89 f4       	brne	.+34     	; 0x18f2 <UART_RxString+0x4a>
            buf[i] = '\0';
    18d0:	8a 81       	ldd	r24, Y+2	; 0x02
    18d2:	28 2f       	mov	r18, r24
    18d4:	30 e0       	ldi	r19, 0x00	; 0
    18d6:	8b 81       	ldd	r24, Y+3	; 0x03
    18d8:	9c 81       	ldd	r25, Y+4	; 0x04
    18da:	fc 01       	movw	r30, r24
    18dc:	e2 0f       	add	r30, r18
    18de:	f3 1f       	adc	r31, r19
    18e0:	10 82       	st	Z, r1
            break;
        } else {
            if (i < maxLen - 1) buf[i++] = c;
        }
    }
}
    18e2:	0f 90       	pop	r0
    18e4:	0f 90       	pop	r0
    18e6:	0f 90       	pop	r0
    18e8:	0f 90       	pop	r0
    18ea:	0f 90       	pop	r0
    18ec:	cf 91       	pop	r28
    18ee:	df 91       	pop	r29
    18f0:	08 95       	ret
        c = UART_RxChar();
        if (c == '\r' || c == '\n') {
            buf[i] = '\0';
            break;
        } else {
            if (i < maxLen - 1) buf[i++] = c;
    18f2:	8a 81       	ldd	r24, Y+2	; 0x02
    18f4:	28 2f       	mov	r18, r24
    18f6:	30 e0       	ldi	r19, 0x00	; 0
    18f8:	8d 81       	ldd	r24, Y+5	; 0x05
    18fa:	88 2f       	mov	r24, r24
    18fc:	90 e0       	ldi	r25, 0x00	; 0
    18fe:	01 97       	sbiw	r24, 0x01	; 1
    1900:	28 17       	cp	r18, r24
    1902:	39 07       	cpc	r19, r25
    1904:	e4 f6       	brge	.-72     	; 0x18be <UART_RxString+0x16>
    1906:	8a 81       	ldd	r24, Y+2	; 0x02
    1908:	28 2f       	mov	r18, r24
    190a:	30 e0       	ldi	r19, 0x00	; 0
    190c:	8b 81       	ldd	r24, Y+3	; 0x03
    190e:	9c 81       	ldd	r25, Y+4	; 0x04
    1910:	fc 01       	movw	r30, r24
    1912:	e2 0f       	add	r30, r18
    1914:	f3 1f       	adc	r31, r19
    1916:	89 81       	ldd	r24, Y+1	; 0x01
    1918:	80 83       	st	Z, r24
    191a:	8a 81       	ldd	r24, Y+2	; 0x02
    191c:	8f 5f       	subi	r24, 0xFF	; 255
    191e:	8a 83       	std	Y+2, r24	; 0x02
    1920:	ce cf       	rjmp	.-100    	; 0x18be <UART_RxString+0x16>

00001922 <SPI_MasterInit>:
        }
    }
}

/* -------------------- SPI Master -------------------- */
void SPI_MasterInit(void) {
    1922:	df 93       	push	r29
    1924:	cf 93       	push	r28
    1926:	cd b7       	in	r28, 0x3d	; 61
    1928:	de b7       	in	r29, 0x3e	; 62
    DDRB |= (1 << PB5) | (1 << PB7) | (1 << PB4); // MOSI, SCK, SS
    192a:	a7 e3       	ldi	r26, 0x37	; 55
    192c:	b0 e0       	ldi	r27, 0x00	; 0
    192e:	e7 e3       	ldi	r30, 0x37	; 55
    1930:	f0 e0       	ldi	r31, 0x00	; 0
    1932:	80 81       	ld	r24, Z
    1934:	80 6b       	ori	r24, 0xB0	; 176
    1936:	8c 93       	st	X, r24
    DDRB &= ~(1 << PB6); // MISO input
    1938:	a7 e3       	ldi	r26, 0x37	; 55
    193a:	b0 e0       	ldi	r27, 0x00	; 0
    193c:	e7 e3       	ldi	r30, 0x37	; 55
    193e:	f0 e0       	ldi	r31, 0x00	; 0
    1940:	80 81       	ld	r24, Z
    1942:	8f 7b       	andi	r24, 0xBF	; 191
    1944:	8c 93       	st	X, r24

    SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0); // Enable, Master, fosc/16
    1946:	ed e2       	ldi	r30, 0x2D	; 45
    1948:	f0 e0       	ldi	r31, 0x00	; 0
    194a:	81 e5       	ldi	r24, 0x51	; 81
    194c:	80 83       	st	Z, r24
    PORTB |= (1 << PB4); // SS high
    194e:	a8 e3       	ldi	r26, 0x38	; 56
    1950:	b0 e0       	ldi	r27, 0x00	; 0
    1952:	e8 e3       	ldi	r30, 0x38	; 56
    1954:	f0 e0       	ldi	r31, 0x00	; 0
    1956:	80 81       	ld	r24, Z
    1958:	80 61       	ori	r24, 0x10	; 16
    195a:	8c 93       	st	X, r24
}
    195c:	cf 91       	pop	r28
    195e:	df 91       	pop	r29
    1960:	08 95       	ret

00001962 <SPI_MasterTransmit>:

uint8_t SPI_MasterTransmit(uint8_t data) {
    1962:	df 93       	push	r29
    1964:	cf 93       	push	r28
    1966:	0f 92       	push	r0
    1968:	cd b7       	in	r28, 0x3d	; 61
    196a:	de b7       	in	r29, 0x3e	; 62
    196c:	89 83       	std	Y+1, r24	; 0x01
    SPDR = data;
    196e:	ef e2       	ldi	r30, 0x2F	; 47
    1970:	f0 e0       	ldi	r31, 0x00	; 0
    1972:	89 81       	ldd	r24, Y+1	; 0x01
    1974:	80 83       	st	Z, r24
    while (!(SPSR & (1 << SPIF)));
    1976:	ee e2       	ldi	r30, 0x2E	; 46
    1978:	f0 e0       	ldi	r31, 0x00	; 0
    197a:	80 81       	ld	r24, Z
    197c:	88 23       	and	r24, r24
    197e:	dc f7       	brge	.-10     	; 0x1976 <SPI_MasterTransmit+0x14>
    return SPDR;
    1980:	ef e2       	ldi	r30, 0x2F	; 47
    1982:	f0 e0       	ldi	r31, 0x00	; 0
    1984:	80 81       	ld	r24, Z
}
    1986:	0f 90       	pop	r0
    1988:	cf 91       	pop	r28
    198a:	df 91       	pop	r29
    198c:	08 95       	ret

0000198e <SPI_SendString>:

void SPI_SendString(const char *str) {
    198e:	df 93       	push	r29
    1990:	cf 93       	push	r28
    1992:	cd b7       	in	r28, 0x3d	; 61
    1994:	de b7       	in	r29, 0x3e	; 62
    1996:	6e 97       	sbiw	r28, 0x1e	; 30
    1998:	0f b6       	in	r0, 0x3f	; 63
    199a:	f8 94       	cli
    199c:	de bf       	out	0x3e, r29	; 62
    199e:	0f be       	out	0x3f, r0	; 63
    19a0:	cd bf       	out	0x3d, r28	; 61
    19a2:	9e 8f       	std	Y+30, r25	; 0x1e
    19a4:	8d 8f       	std	Y+29, r24	; 0x1d
    PORTB &= ~(1 << PB4); // SS low
    19a6:	a8 e3       	ldi	r26, 0x38	; 56
    19a8:	b0 e0       	ldi	r27, 0x00	; 0
    19aa:	e8 e3       	ldi	r30, 0x38	; 56
    19ac:	f0 e0       	ldi	r31, 0x00	; 0
    19ae:	80 81       	ld	r24, Z
    19b0:	8f 7e       	andi	r24, 0xEF	; 239
    19b2:	8c 93       	st	X, r24
    19b4:	7d c0       	rjmp	.+250    	; 0x1ab0 <SPI_SendString+0x122>
    while (*str) {
        SPI_MasterTransmit(*str++);
    19b6:	ed 8d       	ldd	r30, Y+29	; 0x1d
    19b8:	fe 8d       	ldd	r31, Y+30	; 0x1e
    19ba:	20 81       	ld	r18, Z
    19bc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    19be:	9e 8d       	ldd	r25, Y+30	; 0x1e
    19c0:	01 96       	adiw	r24, 0x01	; 1
    19c2:	9e 8f       	std	Y+30, r25	; 0x1e
    19c4:	8d 8f       	std	Y+29, r24	; 0x1d
    19c6:	82 2f       	mov	r24, r18
    19c8:	0e 94 b1 0c 	call	0x1962	; 0x1962 <SPI_MasterTransmit>
    19cc:	80 e0       	ldi	r24, 0x00	; 0
    19ce:	90 e0       	ldi	r25, 0x00	; 0
    19d0:	a0 e8       	ldi	r26, 0x80	; 128
    19d2:	bf e3       	ldi	r27, 0x3F	; 63
    19d4:	89 8f       	std	Y+25, r24	; 0x19
    19d6:	9a 8f       	std	Y+26, r25	; 0x1a
    19d8:	ab 8f       	std	Y+27, r26	; 0x1b
    19da:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19dc:	69 8d       	ldd	r22, Y+25	; 0x19
    19de:	7a 8d       	ldd	r23, Y+26	; 0x1a
    19e0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    19e2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    19e4:	20 e0       	ldi	r18, 0x00	; 0
    19e6:	30 e0       	ldi	r19, 0x00	; 0
    19e8:	4a e7       	ldi	r20, 0x7A	; 122
    19ea:	53 e4       	ldi	r21, 0x43	; 67
    19ec:	0e 94 1d 02 	call	0x43a	; 0x43a <__mulsf3>
    19f0:	dc 01       	movw	r26, r24
    19f2:	cb 01       	movw	r24, r22
    19f4:	8d 8b       	std	Y+21, r24	; 0x15
    19f6:	9e 8b       	std	Y+22, r25	; 0x16
    19f8:	af 8b       	std	Y+23, r26	; 0x17
    19fa:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    19fc:	6d 89       	ldd	r22, Y+21	; 0x15
    19fe:	7e 89       	ldd	r23, Y+22	; 0x16
    1a00:	8f 89       	ldd	r24, Y+23	; 0x17
    1a02:	98 8d       	ldd	r25, Y+24	; 0x18
    1a04:	20 e0       	ldi	r18, 0x00	; 0
    1a06:	30 e0       	ldi	r19, 0x00	; 0
    1a08:	40 e8       	ldi	r20, 0x80	; 128
    1a0a:	5f e3       	ldi	r21, 0x3F	; 63
    1a0c:	0e 94 77 03 	call	0x6ee	; 0x6ee <__ltsf2>
    1a10:	88 23       	and	r24, r24
    1a12:	2c f4       	brge	.+10     	; 0x1a1e <SPI_SendString+0x90>
		__ticks = 1;
    1a14:	81 e0       	ldi	r24, 0x01	; 1
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	9c 8b       	std	Y+20, r25	; 0x14
    1a1a:	8b 8b       	std	Y+19, r24	; 0x13
    1a1c:	3f c0       	rjmp	.+126    	; 0x1a9c <SPI_SendString+0x10e>
	else if (__tmp > 65535)
    1a1e:	6d 89       	ldd	r22, Y+21	; 0x15
    1a20:	7e 89       	ldd	r23, Y+22	; 0x16
    1a22:	8f 89       	ldd	r24, Y+23	; 0x17
    1a24:	98 8d       	ldd	r25, Y+24	; 0x18
    1a26:	20 e0       	ldi	r18, 0x00	; 0
    1a28:	3f ef       	ldi	r19, 0xFF	; 255
    1a2a:	4f e7       	ldi	r20, 0x7F	; 127
    1a2c:	57 e4       	ldi	r21, 0x47	; 71
    1a2e:	0e 94 17 03 	call	0x62e	; 0x62e <__gtsf2>
    1a32:	18 16       	cp	r1, r24
    1a34:	4c f5       	brge	.+82     	; 0x1a88 <SPI_SendString+0xfa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a36:	69 8d       	ldd	r22, Y+25	; 0x19
    1a38:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1a3a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1a3c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1a3e:	20 e0       	ldi	r18, 0x00	; 0
    1a40:	30 e0       	ldi	r19, 0x00	; 0
    1a42:	40 e2       	ldi	r20, 0x20	; 32
    1a44:	51 e4       	ldi	r21, 0x41	; 65
    1a46:	0e 94 1d 02 	call	0x43a	; 0x43a <__mulsf3>
    1a4a:	dc 01       	movw	r26, r24
    1a4c:	cb 01       	movw	r24, r22
    1a4e:	bc 01       	movw	r22, r24
    1a50:	cd 01       	movw	r24, r26
    1a52:	0e 94 47 00 	call	0x8e	; 0x8e <__fixunssfsi>
    1a56:	dc 01       	movw	r26, r24
    1a58:	cb 01       	movw	r24, r22
    1a5a:	9c 8b       	std	Y+20, r25	; 0x14
    1a5c:	8b 8b       	std	Y+19, r24	; 0x13
    1a5e:	0f c0       	rjmp	.+30     	; 0x1a7e <SPI_SendString+0xf0>
    1a60:	89 e1       	ldi	r24, 0x19	; 25
    1a62:	90 e0       	ldi	r25, 0x00	; 0
    1a64:	9a 8b       	std	Y+18, r25	; 0x12
    1a66:	89 8b       	std	Y+17, r24	; 0x11
    1a68:	89 89       	ldd	r24, Y+17	; 0x11
    1a6a:	9a 89       	ldd	r25, Y+18	; 0x12
    1a6c:	01 97       	sbiw	r24, 0x01	; 1
    1a6e:	f1 f7       	brne	.-4      	; 0x1a6c <SPI_SendString+0xde>
    1a70:	9a 8b       	std	Y+18, r25	; 0x12
    1a72:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a74:	8b 89       	ldd	r24, Y+19	; 0x13
    1a76:	9c 89       	ldd	r25, Y+20	; 0x14
    1a78:	01 97       	sbiw	r24, 0x01	; 1
    1a7a:	9c 8b       	std	Y+20, r25	; 0x14
    1a7c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a7e:	8b 89       	ldd	r24, Y+19	; 0x13
    1a80:	9c 89       	ldd	r25, Y+20	; 0x14
    1a82:	00 97       	sbiw	r24, 0x00	; 0
    1a84:	69 f7       	brne	.-38     	; 0x1a60 <SPI_SendString+0xd2>
    1a86:	14 c0       	rjmp	.+40     	; 0x1ab0 <SPI_SendString+0x122>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a88:	6d 89       	ldd	r22, Y+21	; 0x15
    1a8a:	7e 89       	ldd	r23, Y+22	; 0x16
    1a8c:	8f 89       	ldd	r24, Y+23	; 0x17
    1a8e:	98 8d       	ldd	r25, Y+24	; 0x18
    1a90:	0e 94 47 00 	call	0x8e	; 0x8e <__fixunssfsi>
    1a94:	dc 01       	movw	r26, r24
    1a96:	cb 01       	movw	r24, r22
    1a98:	9c 8b       	std	Y+20, r25	; 0x14
    1a9a:	8b 8b       	std	Y+19, r24	; 0x13
    1a9c:	8b 89       	ldd	r24, Y+19	; 0x13
    1a9e:	9c 89       	ldd	r25, Y+20	; 0x14
    1aa0:	98 8b       	std	Y+16, r25	; 0x10
    1aa2:	8f 87       	std	Y+15, r24	; 0x0f
    1aa4:	8f 85       	ldd	r24, Y+15	; 0x0f
    1aa6:	98 89       	ldd	r25, Y+16	; 0x10
    1aa8:	01 97       	sbiw	r24, 0x01	; 1
    1aaa:	f1 f7       	brne	.-4      	; 0x1aa8 <SPI_SendString+0x11a>
    1aac:	98 8b       	std	Y+16, r25	; 0x10
    1aae:	8f 87       	std	Y+15, r24	; 0x0f
    return SPDR;
}

void SPI_SendString(const char *str) {
    PORTB &= ~(1 << PB4); // SS low
    while (*str) {
    1ab0:	ed 8d       	ldd	r30, Y+29	; 0x1d
    1ab2:	fe 8d       	ldd	r31, Y+30	; 0x1e
    1ab4:	80 81       	ld	r24, Z
    1ab6:	88 23       	and	r24, r24
    1ab8:	09 f0       	breq	.+2      	; 0x1abc <SPI_SendString+0x12e>
    1aba:	7d cf       	rjmp	.-262    	; 0x19b6 <SPI_SendString+0x28>
        SPI_MasterTransmit(*str++);
        _delay_ms(1);
    }
    SPI_MasterTransmit('\n'); // terminate
    1abc:	8a e0       	ldi	r24, 0x0A	; 10
    1abe:	0e 94 b1 0c 	call	0x1962	; 0x1962 <SPI_MasterTransmit>
    PORTB |= (1 << PB4); // SS high
    1ac2:	a8 e3       	ldi	r26, 0x38	; 56
    1ac4:	b0 e0       	ldi	r27, 0x00	; 0
    1ac6:	e8 e3       	ldi	r30, 0x38	; 56
    1ac8:	f0 e0       	ldi	r31, 0x00	; 0
    1aca:	80 81       	ld	r24, Z
    1acc:	80 61       	ori	r24, 0x10	; 16
    1ace:	8c 93       	st	X, r24
    1ad0:	80 e0       	ldi	r24, 0x00	; 0
    1ad2:	90 e0       	ldi	r25, 0x00	; 0
    1ad4:	a0 ea       	ldi	r26, 0xA0	; 160
    1ad6:	b0 e4       	ldi	r27, 0x40	; 64
    1ad8:	8b 87       	std	Y+11, r24	; 0x0b
    1ada:	9c 87       	std	Y+12, r25	; 0x0c
    1adc:	ad 87       	std	Y+13, r26	; 0x0d
    1ade:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ae0:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ae2:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ae4:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ae6:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ae8:	20 e0       	ldi	r18, 0x00	; 0
    1aea:	30 e0       	ldi	r19, 0x00	; 0
    1aec:	4a e7       	ldi	r20, 0x7A	; 122
    1aee:	53 e4       	ldi	r21, 0x43	; 67
    1af0:	0e 94 1d 02 	call	0x43a	; 0x43a <__mulsf3>
    1af4:	dc 01       	movw	r26, r24
    1af6:	cb 01       	movw	r24, r22
    1af8:	8f 83       	std	Y+7, r24	; 0x07
    1afa:	98 87       	std	Y+8, r25	; 0x08
    1afc:	a9 87       	std	Y+9, r26	; 0x09
    1afe:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1b00:	6f 81       	ldd	r22, Y+7	; 0x07
    1b02:	78 85       	ldd	r23, Y+8	; 0x08
    1b04:	89 85       	ldd	r24, Y+9	; 0x09
    1b06:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b08:	20 e0       	ldi	r18, 0x00	; 0
    1b0a:	30 e0       	ldi	r19, 0x00	; 0
    1b0c:	40 e8       	ldi	r20, 0x80	; 128
    1b0e:	5f e3       	ldi	r21, 0x3F	; 63
    1b10:	0e 94 77 03 	call	0x6ee	; 0x6ee <__ltsf2>
    1b14:	88 23       	and	r24, r24
    1b16:	2c f4       	brge	.+10     	; 0x1b22 <SPI_SendString+0x194>
		__ticks = 1;
    1b18:	81 e0       	ldi	r24, 0x01	; 1
    1b1a:	90 e0       	ldi	r25, 0x00	; 0
    1b1c:	9e 83       	std	Y+6, r25	; 0x06
    1b1e:	8d 83       	std	Y+5, r24	; 0x05
    1b20:	3f c0       	rjmp	.+126    	; 0x1ba0 <SPI_SendString+0x212>
	else if (__tmp > 65535)
    1b22:	6f 81       	ldd	r22, Y+7	; 0x07
    1b24:	78 85       	ldd	r23, Y+8	; 0x08
    1b26:	89 85       	ldd	r24, Y+9	; 0x09
    1b28:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b2a:	20 e0       	ldi	r18, 0x00	; 0
    1b2c:	3f ef       	ldi	r19, 0xFF	; 255
    1b2e:	4f e7       	ldi	r20, 0x7F	; 127
    1b30:	57 e4       	ldi	r21, 0x47	; 71
    1b32:	0e 94 17 03 	call	0x62e	; 0x62e <__gtsf2>
    1b36:	18 16       	cp	r1, r24
    1b38:	4c f5       	brge	.+82     	; 0x1b8c <SPI_SendString+0x1fe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b3a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b3c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b3e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b40:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b42:	20 e0       	ldi	r18, 0x00	; 0
    1b44:	30 e0       	ldi	r19, 0x00	; 0
    1b46:	40 e2       	ldi	r20, 0x20	; 32
    1b48:	51 e4       	ldi	r21, 0x41	; 65
    1b4a:	0e 94 1d 02 	call	0x43a	; 0x43a <__mulsf3>
    1b4e:	dc 01       	movw	r26, r24
    1b50:	cb 01       	movw	r24, r22
    1b52:	bc 01       	movw	r22, r24
    1b54:	cd 01       	movw	r24, r26
    1b56:	0e 94 47 00 	call	0x8e	; 0x8e <__fixunssfsi>
    1b5a:	dc 01       	movw	r26, r24
    1b5c:	cb 01       	movw	r24, r22
    1b5e:	9e 83       	std	Y+6, r25	; 0x06
    1b60:	8d 83       	std	Y+5, r24	; 0x05
    1b62:	0f c0       	rjmp	.+30     	; 0x1b82 <SPI_SendString+0x1f4>
    1b64:	89 e1       	ldi	r24, 0x19	; 25
    1b66:	90 e0       	ldi	r25, 0x00	; 0
    1b68:	9c 83       	std	Y+4, r25	; 0x04
    1b6a:	8b 83       	std	Y+3, r24	; 0x03
    1b6c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b6e:	9c 81       	ldd	r25, Y+4	; 0x04
    1b70:	01 97       	sbiw	r24, 0x01	; 1
    1b72:	f1 f7       	brne	.-4      	; 0x1b70 <SPI_SendString+0x1e2>
    1b74:	9c 83       	std	Y+4, r25	; 0x04
    1b76:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b78:	8d 81       	ldd	r24, Y+5	; 0x05
    1b7a:	9e 81       	ldd	r25, Y+6	; 0x06
    1b7c:	01 97       	sbiw	r24, 0x01	; 1
    1b7e:	9e 83       	std	Y+6, r25	; 0x06
    1b80:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b82:	8d 81       	ldd	r24, Y+5	; 0x05
    1b84:	9e 81       	ldd	r25, Y+6	; 0x06
    1b86:	00 97       	sbiw	r24, 0x00	; 0
    1b88:	69 f7       	brne	.-38     	; 0x1b64 <SPI_SendString+0x1d6>
    1b8a:	14 c0       	rjmp	.+40     	; 0x1bb4 <SPI_SendString+0x226>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b8c:	6f 81       	ldd	r22, Y+7	; 0x07
    1b8e:	78 85       	ldd	r23, Y+8	; 0x08
    1b90:	89 85       	ldd	r24, Y+9	; 0x09
    1b92:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b94:	0e 94 47 00 	call	0x8e	; 0x8e <__fixunssfsi>
    1b98:	dc 01       	movw	r26, r24
    1b9a:	cb 01       	movw	r24, r22
    1b9c:	9e 83       	std	Y+6, r25	; 0x06
    1b9e:	8d 83       	std	Y+5, r24	; 0x05
    1ba0:	8d 81       	ldd	r24, Y+5	; 0x05
    1ba2:	9e 81       	ldd	r25, Y+6	; 0x06
    1ba4:	9a 83       	std	Y+2, r25	; 0x02
    1ba6:	89 83       	std	Y+1, r24	; 0x01
    1ba8:	89 81       	ldd	r24, Y+1	; 0x01
    1baa:	9a 81       	ldd	r25, Y+2	; 0x02
    1bac:	01 97       	sbiw	r24, 0x01	; 1
    1bae:	f1 f7       	brne	.-4      	; 0x1bac <SPI_SendString+0x21e>
    1bb0:	9a 83       	std	Y+2, r25	; 0x02
    1bb2:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(5);
}
    1bb4:	6e 96       	adiw	r28, 0x1e	; 30
    1bb6:	0f b6       	in	r0, 0x3f	; 63
    1bb8:	f8 94       	cli
    1bba:	de bf       	out	0x3e, r29	; 62
    1bbc:	0f be       	out	0x3f, r0	; 63
    1bbe:	cd bf       	out	0x3d, r28	; 61
    1bc0:	cf 91       	pop	r28
    1bc2:	df 91       	pop	r29
    1bc4:	08 95       	ret

00001bc6 <SPI_ReceiveResponse>:

void SPI_ReceiveResponse(char *buf, uint8_t maxLen) {
    1bc6:	df 93       	push	r29
    1bc8:	cf 93       	push	r28
    1bca:	00 d0       	rcall	.+0      	; 0x1bcc <SPI_ReceiveResponse+0x6>
    1bcc:	00 d0       	rcall	.+0      	; 0x1bce <SPI_ReceiveResponse+0x8>
    1bce:	0f 92       	push	r0
    1bd0:	cd b7       	in	r28, 0x3d	; 61
    1bd2:	de b7       	in	r29, 0x3e	; 62
    1bd4:	9c 83       	std	Y+4, r25	; 0x04
    1bd6:	8b 83       	std	Y+3, r24	; 0x03
    1bd8:	6d 83       	std	Y+5, r22	; 0x05
    PORTB &= ~(1 << PB4); // SS low
    1bda:	a8 e3       	ldi	r26, 0x38	; 56
    1bdc:	b0 e0       	ldi	r27, 0x00	; 0
    1bde:	e8 e3       	ldi	r30, 0x38	; 56
    1be0:	f0 e0       	ldi	r31, 0x00	; 0
    1be2:	80 81       	ld	r24, Z
    1be4:	8f 7e       	andi	r24, 0xEF	; 239
    1be6:	8c 93       	st	X, r24
    uint8_t i = 0;
    1be8:	1a 82       	std	Y+2, r1	; 0x02
    char c;
    do {
        c = SPI_MasterTransmit(0xFF);
    1bea:	8f ef       	ldi	r24, 0xFF	; 255
    1bec:	0e 94 b1 0c 	call	0x1962	; 0x1962 <SPI_MasterTransmit>
    1bf0:	89 83       	std	Y+1, r24	; 0x01
        if (i < maxLen - 1) buf[i++] = c;
    1bf2:	8a 81       	ldd	r24, Y+2	; 0x02
    1bf4:	28 2f       	mov	r18, r24
    1bf6:	30 e0       	ldi	r19, 0x00	; 0
    1bf8:	8d 81       	ldd	r24, Y+5	; 0x05
    1bfa:	88 2f       	mov	r24, r24
    1bfc:	90 e0       	ldi	r25, 0x00	; 0
    1bfe:	01 97       	sbiw	r24, 0x01	; 1
    1c00:	28 17       	cp	r18, r24
    1c02:	39 07       	cpc	r19, r25
    1c04:	6c f4       	brge	.+26     	; 0x1c20 <SPI_ReceiveResponse+0x5a>
    1c06:	8a 81       	ldd	r24, Y+2	; 0x02
    1c08:	28 2f       	mov	r18, r24
    1c0a:	30 e0       	ldi	r19, 0x00	; 0
    1c0c:	8b 81       	ldd	r24, Y+3	; 0x03
    1c0e:	9c 81       	ldd	r25, Y+4	; 0x04
    1c10:	fc 01       	movw	r30, r24
    1c12:	e2 0f       	add	r30, r18
    1c14:	f3 1f       	adc	r31, r19
    1c16:	89 81       	ldd	r24, Y+1	; 0x01
    1c18:	80 83       	st	Z, r24
    1c1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c1c:	8f 5f       	subi	r24, 0xFF	; 255
    1c1e:	8a 83       	std	Y+2, r24	; 0x02
    } while (c != '\n' && i < maxLen - 1);
    1c20:	89 81       	ldd	r24, Y+1	; 0x01
    1c22:	8a 30       	cpi	r24, 0x0A	; 10
    1c24:	51 f0       	breq	.+20     	; 0x1c3a <SPI_ReceiveResponse+0x74>
    1c26:	8a 81       	ldd	r24, Y+2	; 0x02
    1c28:	28 2f       	mov	r18, r24
    1c2a:	30 e0       	ldi	r19, 0x00	; 0
    1c2c:	8d 81       	ldd	r24, Y+5	; 0x05
    1c2e:	88 2f       	mov	r24, r24
    1c30:	90 e0       	ldi	r25, 0x00	; 0
    1c32:	01 97       	sbiw	r24, 0x01	; 1
    1c34:	28 17       	cp	r18, r24
    1c36:	39 07       	cpc	r19, r25
    1c38:	c4 f2       	brlt	.-80     	; 0x1bea <SPI_ReceiveResponse+0x24>
    buf[i] = '\0';
    1c3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c3c:	28 2f       	mov	r18, r24
    1c3e:	30 e0       	ldi	r19, 0x00	; 0
    1c40:	8b 81       	ldd	r24, Y+3	; 0x03
    1c42:	9c 81       	ldd	r25, Y+4	; 0x04
    1c44:	fc 01       	movw	r30, r24
    1c46:	e2 0f       	add	r30, r18
    1c48:	f3 1f       	adc	r31, r19
    1c4a:	10 82       	st	Z, r1
    PORTB |= (1 << PB4); // SS high
    1c4c:	a8 e3       	ldi	r26, 0x38	; 56
    1c4e:	b0 e0       	ldi	r27, 0x00	; 0
    1c50:	e8 e3       	ldi	r30, 0x38	; 56
    1c52:	f0 e0       	ldi	r31, 0x00	; 0
    1c54:	80 81       	ld	r24, Z
    1c56:	80 61       	ori	r24, 0x10	; 16
    1c58:	8c 93       	st	X, r24
}
    1c5a:	0f 90       	pop	r0
    1c5c:	0f 90       	pop	r0
    1c5e:	0f 90       	pop	r0
    1c60:	0f 90       	pop	r0
    1c62:	0f 90       	pop	r0
    1c64:	cf 91       	pop	r28
    1c66:	df 91       	pop	r29
    1c68:	08 95       	ret

00001c6a <main>:

/* -------------------- Main -------------------- */
int main(void) {
    1c6a:	df 93       	push	r29
    1c6c:	cf 93       	push	r28
    1c6e:	cd b7       	in	r28, 0x3d	; 61
    1c70:	de b7       	in	r29, 0x3e	; 62
    1c72:	ce 55       	subi	r28, 0x5E	; 94
    1c74:	d0 40       	sbci	r29, 0x00	; 0
    1c76:	0f b6       	in	r0, 0x3f	; 63
    1c78:	f8 94       	cli
    1c7a:	de bf       	out	0x3e, r29	; 62
    1c7c:	0f be       	out	0x3f, r0	; 63
    1c7e:	cd bf       	out	0x3d, r28	; 61
    char command[CMD_BUFFER_SIZE];
    char response[CMD_BUFFER_SIZE];

    UART_Init(9600);
    1c80:	60 e8       	ldi	r22, 0x80	; 128
    1c82:	75 e2       	ldi	r23, 0x25	; 37
    1c84:	80 e0       	ldi	r24, 0x00	; 0
    1c86:	90 e0       	ldi	r25, 0x00	; 0
    1c88:	0e 94 c7 0b 	call	0x178e	; 0x178e <UART_Init>
    SPI_MasterInit();
    1c8c:	0e 94 91 0c 	call	0x1922	; 0x1922 <SPI_MasterInit>

    UART_TxStr("Master UART-SPI Bridge Ready\r\n");
    1c90:	85 ec       	ldi	r24, 0xC5	; 197
    1c92:	90 e0       	ldi	r25, 0x00	; 0
    1c94:	0e 94 28 0c 	call	0x1850	; 0x1850 <UART_TxStr>

    while (1) {
        UART_TxStr("\r\nEnter Command: ");
    1c98:	84 ee       	ldi	r24, 0xE4	; 228
    1c9a:	90 e0       	ldi	r25, 0x00	; 0
    1c9c:	0e 94 28 0c 	call	0x1850	; 0x1850 <UART_TxStr>
        UART_RxString(command, sizeof(command));   // e.g. W-0x10-123 or R-0x10
    1ca0:	ce 01       	movw	r24, r28
    1ca2:	0f 96       	adiw	r24, 0x0f	; 15
    1ca4:	68 e2       	ldi	r22, 0x28	; 40
    1ca6:	0e 94 54 0c 	call	0x18a8	; 0x18a8 <UART_RxString>

        SPI_SendString(command);                   // send to SPI slave
    1caa:	ce 01       	movw	r24, r28
    1cac:	0f 96       	adiw	r24, 0x0f	; 15
    1cae:	0e 94 c7 0c 	call	0x198e	; 0x198e <SPI_SendString>
    1cb2:	80 e0       	ldi	r24, 0x00	; 0
    1cb4:	90 e0       	ldi	r25, 0x00	; 0
    1cb6:	a8 e4       	ldi	r26, 0x48	; 72
    1cb8:	b2 e4       	ldi	r27, 0x42	; 66
    1cba:	8b 87       	std	Y+11, r24	; 0x0b
    1cbc:	9c 87       	std	Y+12, r25	; 0x0c
    1cbe:	ad 87       	std	Y+13, r26	; 0x0d
    1cc0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cc2:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cc4:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cc6:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cc8:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cca:	20 e0       	ldi	r18, 0x00	; 0
    1ccc:	30 e0       	ldi	r19, 0x00	; 0
    1cce:	4a e7       	ldi	r20, 0x7A	; 122
    1cd0:	53 e4       	ldi	r21, 0x43	; 67
    1cd2:	0e 94 1d 02 	call	0x43a	; 0x43a <__mulsf3>
    1cd6:	dc 01       	movw	r26, r24
    1cd8:	cb 01       	movw	r24, r22
    1cda:	8f 83       	std	Y+7, r24	; 0x07
    1cdc:	98 87       	std	Y+8, r25	; 0x08
    1cde:	a9 87       	std	Y+9, r26	; 0x09
    1ce0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1ce2:	6f 81       	ldd	r22, Y+7	; 0x07
    1ce4:	78 85       	ldd	r23, Y+8	; 0x08
    1ce6:	89 85       	ldd	r24, Y+9	; 0x09
    1ce8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cea:	20 e0       	ldi	r18, 0x00	; 0
    1cec:	30 e0       	ldi	r19, 0x00	; 0
    1cee:	40 e8       	ldi	r20, 0x80	; 128
    1cf0:	5f e3       	ldi	r21, 0x3F	; 63
    1cf2:	0e 94 77 03 	call	0x6ee	; 0x6ee <__ltsf2>
    1cf6:	88 23       	and	r24, r24
    1cf8:	2c f4       	brge	.+10     	; 0x1d04 <main+0x9a>
		__ticks = 1;
    1cfa:	81 e0       	ldi	r24, 0x01	; 1
    1cfc:	90 e0       	ldi	r25, 0x00	; 0
    1cfe:	9e 83       	std	Y+6, r25	; 0x06
    1d00:	8d 83       	std	Y+5, r24	; 0x05
    1d02:	3f c0       	rjmp	.+126    	; 0x1d82 <main+0x118>
	else if (__tmp > 65535)
    1d04:	6f 81       	ldd	r22, Y+7	; 0x07
    1d06:	78 85       	ldd	r23, Y+8	; 0x08
    1d08:	89 85       	ldd	r24, Y+9	; 0x09
    1d0a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d0c:	20 e0       	ldi	r18, 0x00	; 0
    1d0e:	3f ef       	ldi	r19, 0xFF	; 255
    1d10:	4f e7       	ldi	r20, 0x7F	; 127
    1d12:	57 e4       	ldi	r21, 0x47	; 71
    1d14:	0e 94 17 03 	call	0x62e	; 0x62e <__gtsf2>
    1d18:	18 16       	cp	r1, r24
    1d1a:	4c f5       	brge	.+82     	; 0x1d6e <main+0x104>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d1c:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d1e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d20:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d22:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d24:	20 e0       	ldi	r18, 0x00	; 0
    1d26:	30 e0       	ldi	r19, 0x00	; 0
    1d28:	40 e2       	ldi	r20, 0x20	; 32
    1d2a:	51 e4       	ldi	r21, 0x41	; 65
    1d2c:	0e 94 1d 02 	call	0x43a	; 0x43a <__mulsf3>
    1d30:	dc 01       	movw	r26, r24
    1d32:	cb 01       	movw	r24, r22
    1d34:	bc 01       	movw	r22, r24
    1d36:	cd 01       	movw	r24, r26
    1d38:	0e 94 47 00 	call	0x8e	; 0x8e <__fixunssfsi>
    1d3c:	dc 01       	movw	r26, r24
    1d3e:	cb 01       	movw	r24, r22
    1d40:	9e 83       	std	Y+6, r25	; 0x06
    1d42:	8d 83       	std	Y+5, r24	; 0x05
    1d44:	0f c0       	rjmp	.+30     	; 0x1d64 <main+0xfa>
    1d46:	89 e1       	ldi	r24, 0x19	; 25
    1d48:	90 e0       	ldi	r25, 0x00	; 0
    1d4a:	9c 83       	std	Y+4, r25	; 0x04
    1d4c:	8b 83       	std	Y+3, r24	; 0x03
    1d4e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d50:	9c 81       	ldd	r25, Y+4	; 0x04
    1d52:	01 97       	sbiw	r24, 0x01	; 1
    1d54:	f1 f7       	brne	.-4      	; 0x1d52 <main+0xe8>
    1d56:	9c 83       	std	Y+4, r25	; 0x04
    1d58:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d5a:	8d 81       	ldd	r24, Y+5	; 0x05
    1d5c:	9e 81       	ldd	r25, Y+6	; 0x06
    1d5e:	01 97       	sbiw	r24, 0x01	; 1
    1d60:	9e 83       	std	Y+6, r25	; 0x06
    1d62:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d64:	8d 81       	ldd	r24, Y+5	; 0x05
    1d66:	9e 81       	ldd	r25, Y+6	; 0x06
    1d68:	00 97       	sbiw	r24, 0x00	; 0
    1d6a:	69 f7       	brne	.-38     	; 0x1d46 <main+0xdc>
    1d6c:	14 c0       	rjmp	.+40     	; 0x1d96 <main+0x12c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d6e:	6f 81       	ldd	r22, Y+7	; 0x07
    1d70:	78 85       	ldd	r23, Y+8	; 0x08
    1d72:	89 85       	ldd	r24, Y+9	; 0x09
    1d74:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d76:	0e 94 47 00 	call	0x8e	; 0x8e <__fixunssfsi>
    1d7a:	dc 01       	movw	r26, r24
    1d7c:	cb 01       	movw	r24, r22
    1d7e:	9e 83       	std	Y+6, r25	; 0x06
    1d80:	8d 83       	std	Y+5, r24	; 0x05
    1d82:	8d 81       	ldd	r24, Y+5	; 0x05
    1d84:	9e 81       	ldd	r25, Y+6	; 0x06
    1d86:	9a 83       	std	Y+2, r25	; 0x02
    1d88:	89 83       	std	Y+1, r24	; 0x01
    1d8a:	89 81       	ldd	r24, Y+1	; 0x01
    1d8c:	9a 81       	ldd	r25, Y+2	; 0x02
    1d8e:	01 97       	sbiw	r24, 0x01	; 1
    1d90:	f1 f7       	brne	.-4      	; 0x1d8e <main+0x124>
    1d92:	9a 83       	std	Y+2, r25	; 0x02
    1d94:	89 83       	std	Y+1, r24	; 0x01
        _delay_ms(50);

        SPI_ReceiveResponse(response, sizeof(response));  // get response from slave
    1d96:	ce 01       	movw	r24, r28
    1d98:	c7 96       	adiw	r24, 0x37	; 55
    1d9a:	68 e2       	ldi	r22, 0x28	; 40
    1d9c:	0e 94 e3 0d 	call	0x1bc6	; 0x1bc6 <SPI_ReceiveResponse>

        UART_TxStr("Slave Response: ");
    1da0:	86 ef       	ldi	r24, 0xF6	; 246
    1da2:	90 e0       	ldi	r25, 0x00	; 0
    1da4:	0e 94 28 0c 	call	0x1850	; 0x1850 <UART_TxStr>
        UART_TxStr(response);
    1da8:	ce 01       	movw	r24, r28
    1daa:	c7 96       	adiw	r24, 0x37	; 55
    1dac:	0e 94 28 0c 	call	0x1850	; 0x1850 <UART_TxStr>
        UART_TxStr("\r\n");
    1db0:	87 e0       	ldi	r24, 0x07	; 7
    1db2:	91 e0       	ldi	r25, 0x01	; 1
    1db4:	0e 94 28 0c 	call	0x1850	; 0x1850 <UART_TxStr>
    1db8:	6f cf       	rjmp	.-290    	; 0x1c98 <main+0x2e>

00001dba <__udivmodsi4>:
    1dba:	a1 e2       	ldi	r26, 0x21	; 33
    1dbc:	1a 2e       	mov	r1, r26
    1dbe:	aa 1b       	sub	r26, r26
    1dc0:	bb 1b       	sub	r27, r27
    1dc2:	fd 01       	movw	r30, r26
    1dc4:	0d c0       	rjmp	.+26     	; 0x1de0 <__udivmodsi4_ep>

00001dc6 <__udivmodsi4_loop>:
    1dc6:	aa 1f       	adc	r26, r26
    1dc8:	bb 1f       	adc	r27, r27
    1dca:	ee 1f       	adc	r30, r30
    1dcc:	ff 1f       	adc	r31, r31
    1dce:	a2 17       	cp	r26, r18
    1dd0:	b3 07       	cpc	r27, r19
    1dd2:	e4 07       	cpc	r30, r20
    1dd4:	f5 07       	cpc	r31, r21
    1dd6:	20 f0       	brcs	.+8      	; 0x1de0 <__udivmodsi4_ep>
    1dd8:	a2 1b       	sub	r26, r18
    1dda:	b3 0b       	sbc	r27, r19
    1ddc:	e4 0b       	sbc	r30, r20
    1dde:	f5 0b       	sbc	r31, r21

00001de0 <__udivmodsi4_ep>:
    1de0:	66 1f       	adc	r22, r22
    1de2:	77 1f       	adc	r23, r23
    1de4:	88 1f       	adc	r24, r24
    1de6:	99 1f       	adc	r25, r25
    1de8:	1a 94       	dec	r1
    1dea:	69 f7       	brne	.-38     	; 0x1dc6 <__udivmodsi4_loop>
    1dec:	60 95       	com	r22
    1dee:	70 95       	com	r23
    1df0:	80 95       	com	r24
    1df2:	90 95       	com	r25
    1df4:	9b 01       	movw	r18, r22
    1df6:	ac 01       	movw	r20, r24
    1df8:	bd 01       	movw	r22, r26
    1dfa:	cf 01       	movw	r24, r30
    1dfc:	08 95       	ret

00001dfe <__prologue_saves__>:
    1dfe:	2f 92       	push	r2
    1e00:	3f 92       	push	r3
    1e02:	4f 92       	push	r4
    1e04:	5f 92       	push	r5
    1e06:	6f 92       	push	r6
    1e08:	7f 92       	push	r7
    1e0a:	8f 92       	push	r8
    1e0c:	9f 92       	push	r9
    1e0e:	af 92       	push	r10
    1e10:	bf 92       	push	r11
    1e12:	cf 92       	push	r12
    1e14:	df 92       	push	r13
    1e16:	ef 92       	push	r14
    1e18:	ff 92       	push	r15
    1e1a:	0f 93       	push	r16
    1e1c:	1f 93       	push	r17
    1e1e:	cf 93       	push	r28
    1e20:	df 93       	push	r29
    1e22:	cd b7       	in	r28, 0x3d	; 61
    1e24:	de b7       	in	r29, 0x3e	; 62
    1e26:	ca 1b       	sub	r28, r26
    1e28:	db 0b       	sbc	r29, r27
    1e2a:	0f b6       	in	r0, 0x3f	; 63
    1e2c:	f8 94       	cli
    1e2e:	de bf       	out	0x3e, r29	; 62
    1e30:	0f be       	out	0x3f, r0	; 63
    1e32:	cd bf       	out	0x3d, r28	; 61
    1e34:	09 94       	ijmp

00001e36 <__epilogue_restores__>:
    1e36:	2a 88       	ldd	r2, Y+18	; 0x12
    1e38:	39 88       	ldd	r3, Y+17	; 0x11
    1e3a:	48 88       	ldd	r4, Y+16	; 0x10
    1e3c:	5f 84       	ldd	r5, Y+15	; 0x0f
    1e3e:	6e 84       	ldd	r6, Y+14	; 0x0e
    1e40:	7d 84       	ldd	r7, Y+13	; 0x0d
    1e42:	8c 84       	ldd	r8, Y+12	; 0x0c
    1e44:	9b 84       	ldd	r9, Y+11	; 0x0b
    1e46:	aa 84       	ldd	r10, Y+10	; 0x0a
    1e48:	b9 84       	ldd	r11, Y+9	; 0x09
    1e4a:	c8 84       	ldd	r12, Y+8	; 0x08
    1e4c:	df 80       	ldd	r13, Y+7	; 0x07
    1e4e:	ee 80       	ldd	r14, Y+6	; 0x06
    1e50:	fd 80       	ldd	r15, Y+5	; 0x05
    1e52:	0c 81       	ldd	r16, Y+4	; 0x04
    1e54:	1b 81       	ldd	r17, Y+3	; 0x03
    1e56:	aa 81       	ldd	r26, Y+2	; 0x02
    1e58:	b9 81       	ldd	r27, Y+1	; 0x01
    1e5a:	ce 0f       	add	r28, r30
    1e5c:	d1 1d       	adc	r29, r1
    1e5e:	0f b6       	in	r0, 0x3f	; 63
    1e60:	f8 94       	cli
    1e62:	de bf       	out	0x3e, r29	; 62
    1e64:	0f be       	out	0x3f, r0	; 63
    1e66:	cd bf       	out	0x3d, r28	; 61
    1e68:	ed 01       	movw	r28, r26
    1e6a:	08 95       	ret

00001e6c <strlen>:
    1e6c:	fc 01       	movw	r30, r24
    1e6e:	01 90       	ld	r0, Z+
    1e70:	00 20       	and	r0, r0
    1e72:	e9 f7       	brne	.-6      	; 0x1e6e <strlen+0x2>
    1e74:	80 95       	com	r24
    1e76:	90 95       	com	r25
    1e78:	8e 0f       	add	r24, r30
    1e7a:	9f 1f       	adc	r25, r31
    1e7c:	08 95       	ret

00001e7e <sprintf>:
    1e7e:	ae e0       	ldi	r26, 0x0E	; 14
    1e80:	b0 e0       	ldi	r27, 0x00	; 0
    1e82:	e5 e4       	ldi	r30, 0x45	; 69
    1e84:	ff e0       	ldi	r31, 0x0F	; 15
    1e86:	0c 94 0d 0f 	jmp	0x1e1a	; 0x1e1a <__prologue_saves__+0x1c>
    1e8a:	0d 89       	ldd	r16, Y+21	; 0x15
    1e8c:	1e 89       	ldd	r17, Y+22	; 0x16
    1e8e:	86 e0       	ldi	r24, 0x06	; 6
    1e90:	8c 83       	std	Y+4, r24	; 0x04
    1e92:	1a 83       	std	Y+2, r17	; 0x02
    1e94:	09 83       	std	Y+1, r16	; 0x01
    1e96:	8f ef       	ldi	r24, 0xFF	; 255
    1e98:	9f e7       	ldi	r25, 0x7F	; 127
    1e9a:	9e 83       	std	Y+6, r25	; 0x06
    1e9c:	8d 83       	std	Y+5, r24	; 0x05
    1e9e:	9e 01       	movw	r18, r28
    1ea0:	27 5e       	subi	r18, 0xE7	; 231
    1ea2:	3f 4f       	sbci	r19, 0xFF	; 255
    1ea4:	ce 01       	movw	r24, r28
    1ea6:	01 96       	adiw	r24, 0x01	; 1
    1ea8:	6f 89       	ldd	r22, Y+23	; 0x17
    1eaa:	78 8d       	ldd	r23, Y+24	; 0x18
    1eac:	a9 01       	movw	r20, r18
    1eae:	0e 94 7d 0f 	call	0x1efa	; 0x1efa <vfprintf>
    1eb2:	2f 81       	ldd	r18, Y+7	; 0x07
    1eb4:	38 85       	ldd	r19, Y+8	; 0x08
    1eb6:	02 0f       	add	r16, r18
    1eb8:	13 1f       	adc	r17, r19
    1eba:	f8 01       	movw	r30, r16
    1ebc:	10 82       	st	Z, r1
    1ebe:	2e 96       	adiw	r28, 0x0e	; 14
    1ec0:	e4 e0       	ldi	r30, 0x04	; 4
    1ec2:	0c 94 29 0f 	jmp	0x1e52	; 0x1e52 <__epilogue_restores__+0x1c>

00001ec6 <sscanf>:
    1ec6:	ae e0       	ldi	r26, 0x0E	; 14
    1ec8:	b0 e0       	ldi	r27, 0x00	; 0
    1eca:	e9 e6       	ldi	r30, 0x69	; 105
    1ecc:	ff e0       	ldi	r31, 0x0F	; 15
    1ece:	0c 94 0f 0f 	jmp	0x1e1e	; 0x1e1e <__prologue_saves__+0x20>
    1ed2:	85 e0       	ldi	r24, 0x05	; 5
    1ed4:	8c 83       	std	Y+4, r24	; 0x04
    1ed6:	8b 89       	ldd	r24, Y+19	; 0x13
    1ed8:	9c 89       	ldd	r25, Y+20	; 0x14
    1eda:	9a 83       	std	Y+2, r25	; 0x02
    1edc:	89 83       	std	Y+1, r24	; 0x01
    1ede:	9e 01       	movw	r18, r28
    1ee0:	29 5e       	subi	r18, 0xE9	; 233
    1ee2:	3f 4f       	sbci	r19, 0xFF	; 255
    1ee4:	ce 01       	movw	r24, r28
    1ee6:	01 96       	adiw	r24, 0x01	; 1
    1ee8:	6d 89       	ldd	r22, Y+21	; 0x15
    1eea:	7e 89       	ldd	r23, Y+22	; 0x16
    1eec:	a9 01       	movw	r20, r18
    1eee:	0e 94 de 12 	call	0x25bc	; 0x25bc <vfscanf>
    1ef2:	2e 96       	adiw	r28, 0x0e	; 14
    1ef4:	e2 e0       	ldi	r30, 0x02	; 2
    1ef6:	0c 94 2b 0f 	jmp	0x1e56	; 0x1e56 <__epilogue_restores__+0x20>

00001efa <vfprintf>:
    1efa:	ab e0       	ldi	r26, 0x0B	; 11
    1efc:	b0 e0       	ldi	r27, 0x00	; 0
    1efe:	e3 e8       	ldi	r30, 0x83	; 131
    1f00:	ff e0       	ldi	r31, 0x0F	; 15
    1f02:	0c 94 ff 0e 	jmp	0x1dfe	; 0x1dfe <__prologue_saves__>
    1f06:	3c 01       	movw	r6, r24
    1f08:	2b 01       	movw	r4, r22
    1f0a:	5a 01       	movw	r10, r20
    1f0c:	fc 01       	movw	r30, r24
    1f0e:	17 82       	std	Z+7, r1	; 0x07
    1f10:	16 82       	std	Z+6, r1	; 0x06
    1f12:	83 81       	ldd	r24, Z+3	; 0x03
    1f14:	81 fd       	sbrc	r24, 1
    1f16:	03 c0       	rjmp	.+6      	; 0x1f1e <vfprintf+0x24>
    1f18:	6f ef       	ldi	r22, 0xFF	; 255
    1f1a:	7f ef       	ldi	r23, 0xFF	; 255
    1f1c:	c6 c1       	rjmp	.+908    	; 0x22aa <vfprintf+0x3b0>
    1f1e:	9a e0       	ldi	r25, 0x0A	; 10
    1f20:	89 2e       	mov	r8, r25
    1f22:	1e 01       	movw	r2, r28
    1f24:	08 94       	sec
    1f26:	21 1c       	adc	r2, r1
    1f28:	31 1c       	adc	r3, r1
    1f2a:	f3 01       	movw	r30, r6
    1f2c:	23 81       	ldd	r18, Z+3	; 0x03
    1f2e:	f2 01       	movw	r30, r4
    1f30:	23 fd       	sbrc	r18, 3
    1f32:	85 91       	lpm	r24, Z+
    1f34:	23 ff       	sbrs	r18, 3
    1f36:	81 91       	ld	r24, Z+
    1f38:	2f 01       	movw	r4, r30
    1f3a:	88 23       	and	r24, r24
    1f3c:	09 f4       	brne	.+2      	; 0x1f40 <vfprintf+0x46>
    1f3e:	b2 c1       	rjmp	.+868    	; 0x22a4 <vfprintf+0x3aa>
    1f40:	85 32       	cpi	r24, 0x25	; 37
    1f42:	39 f4       	brne	.+14     	; 0x1f52 <vfprintf+0x58>
    1f44:	23 fd       	sbrc	r18, 3
    1f46:	85 91       	lpm	r24, Z+
    1f48:	23 ff       	sbrs	r18, 3
    1f4a:	81 91       	ld	r24, Z+
    1f4c:	2f 01       	movw	r4, r30
    1f4e:	85 32       	cpi	r24, 0x25	; 37
    1f50:	29 f4       	brne	.+10     	; 0x1f5c <vfprintf+0x62>
    1f52:	90 e0       	ldi	r25, 0x00	; 0
    1f54:	b3 01       	movw	r22, r6
    1f56:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <fputc>
    1f5a:	e7 cf       	rjmp	.-50     	; 0x1f2a <vfprintf+0x30>
    1f5c:	98 2f       	mov	r25, r24
    1f5e:	ff 24       	eor	r15, r15
    1f60:	ee 24       	eor	r14, r14
    1f62:	99 24       	eor	r9, r9
    1f64:	ff e1       	ldi	r31, 0x1F	; 31
    1f66:	ff 15       	cp	r31, r15
    1f68:	d0 f0       	brcs	.+52     	; 0x1f9e <vfprintf+0xa4>
    1f6a:	9b 32       	cpi	r25, 0x2B	; 43
    1f6c:	69 f0       	breq	.+26     	; 0x1f88 <vfprintf+0x8e>
    1f6e:	9c 32       	cpi	r25, 0x2C	; 44
    1f70:	28 f4       	brcc	.+10     	; 0x1f7c <vfprintf+0x82>
    1f72:	90 32       	cpi	r25, 0x20	; 32
    1f74:	59 f0       	breq	.+22     	; 0x1f8c <vfprintf+0x92>
    1f76:	93 32       	cpi	r25, 0x23	; 35
    1f78:	91 f4       	brne	.+36     	; 0x1f9e <vfprintf+0xa4>
    1f7a:	0e c0       	rjmp	.+28     	; 0x1f98 <vfprintf+0x9e>
    1f7c:	9d 32       	cpi	r25, 0x2D	; 45
    1f7e:	49 f0       	breq	.+18     	; 0x1f92 <vfprintf+0x98>
    1f80:	90 33       	cpi	r25, 0x30	; 48
    1f82:	69 f4       	brne	.+26     	; 0x1f9e <vfprintf+0xa4>
    1f84:	41 e0       	ldi	r20, 0x01	; 1
    1f86:	24 c0       	rjmp	.+72     	; 0x1fd0 <vfprintf+0xd6>
    1f88:	52 e0       	ldi	r21, 0x02	; 2
    1f8a:	f5 2a       	or	r15, r21
    1f8c:	84 e0       	ldi	r24, 0x04	; 4
    1f8e:	f8 2a       	or	r15, r24
    1f90:	28 c0       	rjmp	.+80     	; 0x1fe2 <vfprintf+0xe8>
    1f92:	98 e0       	ldi	r25, 0x08	; 8
    1f94:	f9 2a       	or	r15, r25
    1f96:	25 c0       	rjmp	.+74     	; 0x1fe2 <vfprintf+0xe8>
    1f98:	e0 e1       	ldi	r30, 0x10	; 16
    1f9a:	fe 2a       	or	r15, r30
    1f9c:	22 c0       	rjmp	.+68     	; 0x1fe2 <vfprintf+0xe8>
    1f9e:	f7 fc       	sbrc	r15, 7
    1fa0:	29 c0       	rjmp	.+82     	; 0x1ff4 <vfprintf+0xfa>
    1fa2:	89 2f       	mov	r24, r25
    1fa4:	80 53       	subi	r24, 0x30	; 48
    1fa6:	8a 30       	cpi	r24, 0x0A	; 10
    1fa8:	70 f4       	brcc	.+28     	; 0x1fc6 <vfprintf+0xcc>
    1faa:	f6 fe       	sbrs	r15, 6
    1fac:	05 c0       	rjmp	.+10     	; 0x1fb8 <vfprintf+0xbe>
    1fae:	98 9c       	mul	r9, r8
    1fb0:	90 2c       	mov	r9, r0
    1fb2:	11 24       	eor	r1, r1
    1fb4:	98 0e       	add	r9, r24
    1fb6:	15 c0       	rjmp	.+42     	; 0x1fe2 <vfprintf+0xe8>
    1fb8:	e8 9c       	mul	r14, r8
    1fba:	e0 2c       	mov	r14, r0
    1fbc:	11 24       	eor	r1, r1
    1fbe:	e8 0e       	add	r14, r24
    1fc0:	f0 e2       	ldi	r31, 0x20	; 32
    1fc2:	ff 2a       	or	r15, r31
    1fc4:	0e c0       	rjmp	.+28     	; 0x1fe2 <vfprintf+0xe8>
    1fc6:	9e 32       	cpi	r25, 0x2E	; 46
    1fc8:	29 f4       	brne	.+10     	; 0x1fd4 <vfprintf+0xda>
    1fca:	f6 fc       	sbrc	r15, 6
    1fcc:	6b c1       	rjmp	.+726    	; 0x22a4 <vfprintf+0x3aa>
    1fce:	40 e4       	ldi	r20, 0x40	; 64
    1fd0:	f4 2a       	or	r15, r20
    1fd2:	07 c0       	rjmp	.+14     	; 0x1fe2 <vfprintf+0xe8>
    1fd4:	9c 36       	cpi	r25, 0x6C	; 108
    1fd6:	19 f4       	brne	.+6      	; 0x1fde <vfprintf+0xe4>
    1fd8:	50 e8       	ldi	r21, 0x80	; 128
    1fda:	f5 2a       	or	r15, r21
    1fdc:	02 c0       	rjmp	.+4      	; 0x1fe2 <vfprintf+0xe8>
    1fde:	98 36       	cpi	r25, 0x68	; 104
    1fe0:	49 f4       	brne	.+18     	; 0x1ff4 <vfprintf+0xfa>
    1fe2:	f2 01       	movw	r30, r4
    1fe4:	23 fd       	sbrc	r18, 3
    1fe6:	95 91       	lpm	r25, Z+
    1fe8:	23 ff       	sbrs	r18, 3
    1fea:	91 91       	ld	r25, Z+
    1fec:	2f 01       	movw	r4, r30
    1fee:	99 23       	and	r25, r25
    1ff0:	09 f0       	breq	.+2      	; 0x1ff4 <vfprintf+0xfa>
    1ff2:	b8 cf       	rjmp	.-144    	; 0x1f64 <vfprintf+0x6a>
    1ff4:	89 2f       	mov	r24, r25
    1ff6:	85 54       	subi	r24, 0x45	; 69
    1ff8:	83 30       	cpi	r24, 0x03	; 3
    1ffa:	18 f0       	brcs	.+6      	; 0x2002 <vfprintf+0x108>
    1ffc:	80 52       	subi	r24, 0x20	; 32
    1ffe:	83 30       	cpi	r24, 0x03	; 3
    2000:	38 f4       	brcc	.+14     	; 0x2010 <vfprintf+0x116>
    2002:	44 e0       	ldi	r20, 0x04	; 4
    2004:	50 e0       	ldi	r21, 0x00	; 0
    2006:	a4 0e       	add	r10, r20
    2008:	b5 1e       	adc	r11, r21
    200a:	5f e3       	ldi	r21, 0x3F	; 63
    200c:	59 83       	std	Y+1, r21	; 0x01
    200e:	0f c0       	rjmp	.+30     	; 0x202e <vfprintf+0x134>
    2010:	93 36       	cpi	r25, 0x63	; 99
    2012:	31 f0       	breq	.+12     	; 0x2020 <vfprintf+0x126>
    2014:	93 37       	cpi	r25, 0x73	; 115
    2016:	79 f0       	breq	.+30     	; 0x2036 <vfprintf+0x13c>
    2018:	93 35       	cpi	r25, 0x53	; 83
    201a:	09 f0       	breq	.+2      	; 0x201e <vfprintf+0x124>
    201c:	56 c0       	rjmp	.+172    	; 0x20ca <vfprintf+0x1d0>
    201e:	20 c0       	rjmp	.+64     	; 0x2060 <vfprintf+0x166>
    2020:	f5 01       	movw	r30, r10
    2022:	80 81       	ld	r24, Z
    2024:	89 83       	std	Y+1, r24	; 0x01
    2026:	42 e0       	ldi	r20, 0x02	; 2
    2028:	50 e0       	ldi	r21, 0x00	; 0
    202a:	a4 0e       	add	r10, r20
    202c:	b5 1e       	adc	r11, r21
    202e:	61 01       	movw	r12, r2
    2030:	01 e0       	ldi	r16, 0x01	; 1
    2032:	10 e0       	ldi	r17, 0x00	; 0
    2034:	12 c0       	rjmp	.+36     	; 0x205a <vfprintf+0x160>
    2036:	f5 01       	movw	r30, r10
    2038:	c0 80       	ld	r12, Z
    203a:	d1 80       	ldd	r13, Z+1	; 0x01
    203c:	f6 fc       	sbrc	r15, 6
    203e:	03 c0       	rjmp	.+6      	; 0x2046 <vfprintf+0x14c>
    2040:	6f ef       	ldi	r22, 0xFF	; 255
    2042:	7f ef       	ldi	r23, 0xFF	; 255
    2044:	02 c0       	rjmp	.+4      	; 0x204a <vfprintf+0x150>
    2046:	69 2d       	mov	r22, r9
    2048:	70 e0       	ldi	r23, 0x00	; 0
    204a:	42 e0       	ldi	r20, 0x02	; 2
    204c:	50 e0       	ldi	r21, 0x00	; 0
    204e:	a4 0e       	add	r10, r20
    2050:	b5 1e       	adc	r11, r21
    2052:	c6 01       	movw	r24, r12
    2054:	0e 94 0d 14 	call	0x281a	; 0x281a <strnlen>
    2058:	8c 01       	movw	r16, r24
    205a:	5f e7       	ldi	r21, 0x7F	; 127
    205c:	f5 22       	and	r15, r21
    205e:	14 c0       	rjmp	.+40     	; 0x2088 <vfprintf+0x18e>
    2060:	f5 01       	movw	r30, r10
    2062:	c0 80       	ld	r12, Z
    2064:	d1 80       	ldd	r13, Z+1	; 0x01
    2066:	f6 fc       	sbrc	r15, 6
    2068:	03 c0       	rjmp	.+6      	; 0x2070 <vfprintf+0x176>
    206a:	6f ef       	ldi	r22, 0xFF	; 255
    206c:	7f ef       	ldi	r23, 0xFF	; 255
    206e:	02 c0       	rjmp	.+4      	; 0x2074 <vfprintf+0x17a>
    2070:	69 2d       	mov	r22, r9
    2072:	70 e0       	ldi	r23, 0x00	; 0
    2074:	42 e0       	ldi	r20, 0x02	; 2
    2076:	50 e0       	ldi	r21, 0x00	; 0
    2078:	a4 0e       	add	r10, r20
    207a:	b5 1e       	adc	r11, r21
    207c:	c6 01       	movw	r24, r12
    207e:	0e 94 02 14 	call	0x2804	; 0x2804 <strnlen_P>
    2082:	8c 01       	movw	r16, r24
    2084:	50 e8       	ldi	r21, 0x80	; 128
    2086:	f5 2a       	or	r15, r21
    2088:	f3 fe       	sbrs	r15, 3
    208a:	07 c0       	rjmp	.+14     	; 0x209a <vfprintf+0x1a0>
    208c:	1a c0       	rjmp	.+52     	; 0x20c2 <vfprintf+0x1c8>
    208e:	80 e2       	ldi	r24, 0x20	; 32
    2090:	90 e0       	ldi	r25, 0x00	; 0
    2092:	b3 01       	movw	r22, r6
    2094:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <fputc>
    2098:	ea 94       	dec	r14
    209a:	8e 2d       	mov	r24, r14
    209c:	90 e0       	ldi	r25, 0x00	; 0
    209e:	08 17       	cp	r16, r24
    20a0:	19 07       	cpc	r17, r25
    20a2:	a8 f3       	brcs	.-22     	; 0x208e <vfprintf+0x194>
    20a4:	0e c0       	rjmp	.+28     	; 0x20c2 <vfprintf+0x1c8>
    20a6:	f6 01       	movw	r30, r12
    20a8:	f7 fc       	sbrc	r15, 7
    20aa:	85 91       	lpm	r24, Z+
    20ac:	f7 fe       	sbrs	r15, 7
    20ae:	81 91       	ld	r24, Z+
    20b0:	6f 01       	movw	r12, r30
    20b2:	90 e0       	ldi	r25, 0x00	; 0
    20b4:	b3 01       	movw	r22, r6
    20b6:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <fputc>
    20ba:	e1 10       	cpse	r14, r1
    20bc:	ea 94       	dec	r14
    20be:	01 50       	subi	r16, 0x01	; 1
    20c0:	10 40       	sbci	r17, 0x00	; 0
    20c2:	01 15       	cp	r16, r1
    20c4:	11 05       	cpc	r17, r1
    20c6:	79 f7       	brne	.-34     	; 0x20a6 <vfprintf+0x1ac>
    20c8:	ea c0       	rjmp	.+468    	; 0x229e <vfprintf+0x3a4>
    20ca:	94 36       	cpi	r25, 0x64	; 100
    20cc:	11 f0       	breq	.+4      	; 0x20d2 <vfprintf+0x1d8>
    20ce:	99 36       	cpi	r25, 0x69	; 105
    20d0:	69 f5       	brne	.+90     	; 0x212c <vfprintf+0x232>
    20d2:	f7 fe       	sbrs	r15, 7
    20d4:	08 c0       	rjmp	.+16     	; 0x20e6 <vfprintf+0x1ec>
    20d6:	f5 01       	movw	r30, r10
    20d8:	20 81       	ld	r18, Z
    20da:	31 81       	ldd	r19, Z+1	; 0x01
    20dc:	42 81       	ldd	r20, Z+2	; 0x02
    20de:	53 81       	ldd	r21, Z+3	; 0x03
    20e0:	84 e0       	ldi	r24, 0x04	; 4
    20e2:	90 e0       	ldi	r25, 0x00	; 0
    20e4:	0a c0       	rjmp	.+20     	; 0x20fa <vfprintf+0x200>
    20e6:	f5 01       	movw	r30, r10
    20e8:	80 81       	ld	r24, Z
    20ea:	91 81       	ldd	r25, Z+1	; 0x01
    20ec:	9c 01       	movw	r18, r24
    20ee:	44 27       	eor	r20, r20
    20f0:	37 fd       	sbrc	r19, 7
    20f2:	40 95       	com	r20
    20f4:	54 2f       	mov	r21, r20
    20f6:	82 e0       	ldi	r24, 0x02	; 2
    20f8:	90 e0       	ldi	r25, 0x00	; 0
    20fa:	a8 0e       	add	r10, r24
    20fc:	b9 1e       	adc	r11, r25
    20fe:	9f e6       	ldi	r25, 0x6F	; 111
    2100:	f9 22       	and	r15, r25
    2102:	57 ff       	sbrs	r21, 7
    2104:	09 c0       	rjmp	.+18     	; 0x2118 <vfprintf+0x21e>
    2106:	50 95       	com	r21
    2108:	40 95       	com	r20
    210a:	30 95       	com	r19
    210c:	21 95       	neg	r18
    210e:	3f 4f       	sbci	r19, 0xFF	; 255
    2110:	4f 4f       	sbci	r20, 0xFF	; 255
    2112:	5f 4f       	sbci	r21, 0xFF	; 255
    2114:	e0 e8       	ldi	r30, 0x80	; 128
    2116:	fe 2a       	or	r15, r30
    2118:	ca 01       	movw	r24, r20
    211a:	b9 01       	movw	r22, r18
    211c:	a1 01       	movw	r20, r2
    211e:	2a e0       	ldi	r18, 0x0A	; 10
    2120:	30 e0       	ldi	r19, 0x00	; 0
    2122:	0e 94 a0 14 	call	0x2940	; 0x2940 <__ultoa_invert>
    2126:	d8 2e       	mov	r13, r24
    2128:	d2 18       	sub	r13, r2
    212a:	40 c0       	rjmp	.+128    	; 0x21ac <vfprintf+0x2b2>
    212c:	95 37       	cpi	r25, 0x75	; 117
    212e:	29 f4       	brne	.+10     	; 0x213a <vfprintf+0x240>
    2130:	1f 2d       	mov	r17, r15
    2132:	1f 7e       	andi	r17, 0xEF	; 239
    2134:	2a e0       	ldi	r18, 0x0A	; 10
    2136:	30 e0       	ldi	r19, 0x00	; 0
    2138:	1d c0       	rjmp	.+58     	; 0x2174 <vfprintf+0x27a>
    213a:	1f 2d       	mov	r17, r15
    213c:	19 7f       	andi	r17, 0xF9	; 249
    213e:	9f 36       	cpi	r25, 0x6F	; 111
    2140:	61 f0       	breq	.+24     	; 0x215a <vfprintf+0x260>
    2142:	90 37       	cpi	r25, 0x70	; 112
    2144:	20 f4       	brcc	.+8      	; 0x214e <vfprintf+0x254>
    2146:	98 35       	cpi	r25, 0x58	; 88
    2148:	09 f0       	breq	.+2      	; 0x214c <vfprintf+0x252>
    214a:	ac c0       	rjmp	.+344    	; 0x22a4 <vfprintf+0x3aa>
    214c:	0f c0       	rjmp	.+30     	; 0x216c <vfprintf+0x272>
    214e:	90 37       	cpi	r25, 0x70	; 112
    2150:	39 f0       	breq	.+14     	; 0x2160 <vfprintf+0x266>
    2152:	98 37       	cpi	r25, 0x78	; 120
    2154:	09 f0       	breq	.+2      	; 0x2158 <vfprintf+0x25e>
    2156:	a6 c0       	rjmp	.+332    	; 0x22a4 <vfprintf+0x3aa>
    2158:	04 c0       	rjmp	.+8      	; 0x2162 <vfprintf+0x268>
    215a:	28 e0       	ldi	r18, 0x08	; 8
    215c:	30 e0       	ldi	r19, 0x00	; 0
    215e:	0a c0       	rjmp	.+20     	; 0x2174 <vfprintf+0x27a>
    2160:	10 61       	ori	r17, 0x10	; 16
    2162:	14 fd       	sbrc	r17, 4
    2164:	14 60       	ori	r17, 0x04	; 4
    2166:	20 e1       	ldi	r18, 0x10	; 16
    2168:	30 e0       	ldi	r19, 0x00	; 0
    216a:	04 c0       	rjmp	.+8      	; 0x2174 <vfprintf+0x27a>
    216c:	14 fd       	sbrc	r17, 4
    216e:	16 60       	ori	r17, 0x06	; 6
    2170:	20 e1       	ldi	r18, 0x10	; 16
    2172:	32 e0       	ldi	r19, 0x02	; 2
    2174:	17 ff       	sbrs	r17, 7
    2176:	08 c0       	rjmp	.+16     	; 0x2188 <vfprintf+0x28e>
    2178:	f5 01       	movw	r30, r10
    217a:	60 81       	ld	r22, Z
    217c:	71 81       	ldd	r23, Z+1	; 0x01
    217e:	82 81       	ldd	r24, Z+2	; 0x02
    2180:	93 81       	ldd	r25, Z+3	; 0x03
    2182:	44 e0       	ldi	r20, 0x04	; 4
    2184:	50 e0       	ldi	r21, 0x00	; 0
    2186:	08 c0       	rjmp	.+16     	; 0x2198 <vfprintf+0x29e>
    2188:	f5 01       	movw	r30, r10
    218a:	80 81       	ld	r24, Z
    218c:	91 81       	ldd	r25, Z+1	; 0x01
    218e:	bc 01       	movw	r22, r24
    2190:	80 e0       	ldi	r24, 0x00	; 0
    2192:	90 e0       	ldi	r25, 0x00	; 0
    2194:	42 e0       	ldi	r20, 0x02	; 2
    2196:	50 e0       	ldi	r21, 0x00	; 0
    2198:	a4 0e       	add	r10, r20
    219a:	b5 1e       	adc	r11, r21
    219c:	a1 01       	movw	r20, r2
    219e:	0e 94 a0 14 	call	0x2940	; 0x2940 <__ultoa_invert>
    21a2:	d8 2e       	mov	r13, r24
    21a4:	d2 18       	sub	r13, r2
    21a6:	8f e7       	ldi	r24, 0x7F	; 127
    21a8:	f8 2e       	mov	r15, r24
    21aa:	f1 22       	and	r15, r17
    21ac:	f6 fe       	sbrs	r15, 6
    21ae:	0b c0       	rjmp	.+22     	; 0x21c6 <vfprintf+0x2cc>
    21b0:	5e ef       	ldi	r21, 0xFE	; 254
    21b2:	f5 22       	and	r15, r21
    21b4:	d9 14       	cp	r13, r9
    21b6:	38 f4       	brcc	.+14     	; 0x21c6 <vfprintf+0x2cc>
    21b8:	f4 fe       	sbrs	r15, 4
    21ba:	07 c0       	rjmp	.+14     	; 0x21ca <vfprintf+0x2d0>
    21bc:	f2 fc       	sbrc	r15, 2
    21be:	05 c0       	rjmp	.+10     	; 0x21ca <vfprintf+0x2d0>
    21c0:	8f ee       	ldi	r24, 0xEF	; 239
    21c2:	f8 22       	and	r15, r24
    21c4:	02 c0       	rjmp	.+4      	; 0x21ca <vfprintf+0x2d0>
    21c6:	1d 2d       	mov	r17, r13
    21c8:	01 c0       	rjmp	.+2      	; 0x21cc <vfprintf+0x2d2>
    21ca:	19 2d       	mov	r17, r9
    21cc:	f4 fe       	sbrs	r15, 4
    21ce:	0d c0       	rjmp	.+26     	; 0x21ea <vfprintf+0x2f0>
    21d0:	fe 01       	movw	r30, r28
    21d2:	ed 0d       	add	r30, r13
    21d4:	f1 1d       	adc	r31, r1
    21d6:	80 81       	ld	r24, Z
    21d8:	80 33       	cpi	r24, 0x30	; 48
    21da:	19 f4       	brne	.+6      	; 0x21e2 <vfprintf+0x2e8>
    21dc:	99 ee       	ldi	r25, 0xE9	; 233
    21de:	f9 22       	and	r15, r25
    21e0:	08 c0       	rjmp	.+16     	; 0x21f2 <vfprintf+0x2f8>
    21e2:	1f 5f       	subi	r17, 0xFF	; 255
    21e4:	f2 fe       	sbrs	r15, 2
    21e6:	05 c0       	rjmp	.+10     	; 0x21f2 <vfprintf+0x2f8>
    21e8:	03 c0       	rjmp	.+6      	; 0x21f0 <vfprintf+0x2f6>
    21ea:	8f 2d       	mov	r24, r15
    21ec:	86 78       	andi	r24, 0x86	; 134
    21ee:	09 f0       	breq	.+2      	; 0x21f2 <vfprintf+0x2f8>
    21f0:	1f 5f       	subi	r17, 0xFF	; 255
    21f2:	0f 2d       	mov	r16, r15
    21f4:	f3 fc       	sbrc	r15, 3
    21f6:	14 c0       	rjmp	.+40     	; 0x2220 <vfprintf+0x326>
    21f8:	f0 fe       	sbrs	r15, 0
    21fa:	0f c0       	rjmp	.+30     	; 0x221a <vfprintf+0x320>
    21fc:	1e 15       	cp	r17, r14
    21fe:	10 f0       	brcs	.+4      	; 0x2204 <vfprintf+0x30a>
    2200:	9d 2c       	mov	r9, r13
    2202:	0b c0       	rjmp	.+22     	; 0x221a <vfprintf+0x320>
    2204:	9d 2c       	mov	r9, r13
    2206:	9e 0c       	add	r9, r14
    2208:	91 1a       	sub	r9, r17
    220a:	1e 2d       	mov	r17, r14
    220c:	06 c0       	rjmp	.+12     	; 0x221a <vfprintf+0x320>
    220e:	80 e2       	ldi	r24, 0x20	; 32
    2210:	90 e0       	ldi	r25, 0x00	; 0
    2212:	b3 01       	movw	r22, r6
    2214:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <fputc>
    2218:	1f 5f       	subi	r17, 0xFF	; 255
    221a:	1e 15       	cp	r17, r14
    221c:	c0 f3       	brcs	.-16     	; 0x220e <vfprintf+0x314>
    221e:	04 c0       	rjmp	.+8      	; 0x2228 <vfprintf+0x32e>
    2220:	1e 15       	cp	r17, r14
    2222:	10 f4       	brcc	.+4      	; 0x2228 <vfprintf+0x32e>
    2224:	e1 1a       	sub	r14, r17
    2226:	01 c0       	rjmp	.+2      	; 0x222a <vfprintf+0x330>
    2228:	ee 24       	eor	r14, r14
    222a:	04 ff       	sbrs	r16, 4
    222c:	0f c0       	rjmp	.+30     	; 0x224c <vfprintf+0x352>
    222e:	80 e3       	ldi	r24, 0x30	; 48
    2230:	90 e0       	ldi	r25, 0x00	; 0
    2232:	b3 01       	movw	r22, r6
    2234:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <fputc>
    2238:	02 ff       	sbrs	r16, 2
    223a:	1d c0       	rjmp	.+58     	; 0x2276 <vfprintf+0x37c>
    223c:	01 fd       	sbrc	r16, 1
    223e:	03 c0       	rjmp	.+6      	; 0x2246 <vfprintf+0x34c>
    2240:	88 e7       	ldi	r24, 0x78	; 120
    2242:	90 e0       	ldi	r25, 0x00	; 0
    2244:	0e c0       	rjmp	.+28     	; 0x2262 <vfprintf+0x368>
    2246:	88 e5       	ldi	r24, 0x58	; 88
    2248:	90 e0       	ldi	r25, 0x00	; 0
    224a:	0b c0       	rjmp	.+22     	; 0x2262 <vfprintf+0x368>
    224c:	80 2f       	mov	r24, r16
    224e:	86 78       	andi	r24, 0x86	; 134
    2250:	91 f0       	breq	.+36     	; 0x2276 <vfprintf+0x37c>
    2252:	01 ff       	sbrs	r16, 1
    2254:	02 c0       	rjmp	.+4      	; 0x225a <vfprintf+0x360>
    2256:	8b e2       	ldi	r24, 0x2B	; 43
    2258:	01 c0       	rjmp	.+2      	; 0x225c <vfprintf+0x362>
    225a:	80 e2       	ldi	r24, 0x20	; 32
    225c:	f7 fc       	sbrc	r15, 7
    225e:	8d e2       	ldi	r24, 0x2D	; 45
    2260:	90 e0       	ldi	r25, 0x00	; 0
    2262:	b3 01       	movw	r22, r6
    2264:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <fputc>
    2268:	06 c0       	rjmp	.+12     	; 0x2276 <vfprintf+0x37c>
    226a:	80 e3       	ldi	r24, 0x30	; 48
    226c:	90 e0       	ldi	r25, 0x00	; 0
    226e:	b3 01       	movw	r22, r6
    2270:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <fputc>
    2274:	9a 94       	dec	r9
    2276:	d9 14       	cp	r13, r9
    2278:	c0 f3       	brcs	.-16     	; 0x226a <vfprintf+0x370>
    227a:	da 94       	dec	r13
    227c:	f1 01       	movw	r30, r2
    227e:	ed 0d       	add	r30, r13
    2280:	f1 1d       	adc	r31, r1
    2282:	80 81       	ld	r24, Z
    2284:	90 e0       	ldi	r25, 0x00	; 0
    2286:	b3 01       	movw	r22, r6
    2288:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <fputc>
    228c:	dd 20       	and	r13, r13
    228e:	a9 f7       	brne	.-22     	; 0x227a <vfprintf+0x380>
    2290:	06 c0       	rjmp	.+12     	; 0x229e <vfprintf+0x3a4>
    2292:	80 e2       	ldi	r24, 0x20	; 32
    2294:	90 e0       	ldi	r25, 0x00	; 0
    2296:	b3 01       	movw	r22, r6
    2298:	0e 94 5a 14 	call	0x28b4	; 0x28b4 <fputc>
    229c:	ea 94       	dec	r14
    229e:	ee 20       	and	r14, r14
    22a0:	c1 f7       	brne	.-16     	; 0x2292 <vfprintf+0x398>
    22a2:	43 ce       	rjmp	.-890    	; 0x1f2a <vfprintf+0x30>
    22a4:	f3 01       	movw	r30, r6
    22a6:	66 81       	ldd	r22, Z+6	; 0x06
    22a8:	77 81       	ldd	r23, Z+7	; 0x07
    22aa:	cb 01       	movw	r24, r22
    22ac:	2b 96       	adiw	r28, 0x0b	; 11
    22ae:	e2 e1       	ldi	r30, 0x12	; 18
    22b0:	0c 94 1b 0f 	jmp	0x1e36	; 0x1e36 <__epilogue_restores__>

000022b4 <putval>:
    22b4:	fc 01       	movw	r30, r24
    22b6:	20 fd       	sbrc	r18, 0
    22b8:	08 c0       	rjmp	.+16     	; 0x22ca <putval+0x16>
    22ba:	23 fd       	sbrc	r18, 3
    22bc:	05 c0       	rjmp	.+10     	; 0x22c8 <putval+0x14>
    22be:	22 ff       	sbrs	r18, 2
    22c0:	02 c0       	rjmp	.+4      	; 0x22c6 <putval+0x12>
    22c2:	73 83       	std	Z+3, r23	; 0x03
    22c4:	62 83       	std	Z+2, r22	; 0x02
    22c6:	51 83       	std	Z+1, r21	; 0x01
    22c8:	40 83       	st	Z, r20
    22ca:	08 95       	ret

000022cc <mulacc>:
    22cc:	ef 92       	push	r14
    22ce:	ff 92       	push	r15
    22d0:	0f 93       	push	r16
    22d2:	1f 93       	push	r17
    22d4:	44 ff       	sbrs	r20, 4
    22d6:	02 c0       	rjmp	.+4      	; 0x22dc <mulacc+0x10>
    22d8:	33 e0       	ldi	r19, 0x03	; 3
    22da:	11 c0       	rjmp	.+34     	; 0x22fe <mulacc+0x32>
    22dc:	46 ff       	sbrs	r20, 6
    22de:	02 c0       	rjmp	.+4      	; 0x22e4 <mulacc+0x18>
    22e0:	34 e0       	ldi	r19, 0x04	; 4
    22e2:	0d c0       	rjmp	.+26     	; 0x22fe <mulacc+0x32>
    22e4:	db 01       	movw	r26, r22
    22e6:	fc 01       	movw	r30, r24
    22e8:	aa 0f       	add	r26, r26
    22ea:	bb 1f       	adc	r27, r27
    22ec:	ee 1f       	adc	r30, r30
    22ee:	ff 1f       	adc	r31, r31
    22f0:	10 94       	com	r1
    22f2:	d1 f7       	brne	.-12     	; 0x22e8 <mulacc+0x1c>
    22f4:	6a 0f       	add	r22, r26
    22f6:	7b 1f       	adc	r23, r27
    22f8:	8e 1f       	adc	r24, r30
    22fa:	9f 1f       	adc	r25, r31
    22fc:	31 e0       	ldi	r19, 0x01	; 1
    22fe:	66 0f       	add	r22, r22
    2300:	77 1f       	adc	r23, r23
    2302:	88 1f       	adc	r24, r24
    2304:	99 1f       	adc	r25, r25
    2306:	31 50       	subi	r19, 0x01	; 1
    2308:	d1 f7       	brne	.-12     	; 0x22fe <mulacc+0x32>
    230a:	7b 01       	movw	r14, r22
    230c:	8c 01       	movw	r16, r24
    230e:	e2 0e       	add	r14, r18
    2310:	f1 1c       	adc	r15, r1
    2312:	01 1d       	adc	r16, r1
    2314:	11 1d       	adc	r17, r1
    2316:	a8 01       	movw	r20, r16
    2318:	97 01       	movw	r18, r14
    231a:	b7 01       	movw	r22, r14
    231c:	ca 01       	movw	r24, r20
    231e:	1f 91       	pop	r17
    2320:	0f 91       	pop	r16
    2322:	ff 90       	pop	r15
    2324:	ef 90       	pop	r14
    2326:	08 95       	ret

00002328 <skip_spaces>:
    2328:	0f 93       	push	r16
    232a:	1f 93       	push	r17
    232c:	cf 93       	push	r28
    232e:	df 93       	push	r29
    2330:	8c 01       	movw	r16, r24
    2332:	c8 01       	movw	r24, r16
    2334:	0e 94 18 14 	call	0x2830	; 0x2830 <fgetc>
    2338:	ec 01       	movw	r28, r24
    233a:	97 fd       	sbrc	r25, 7
    233c:	08 c0       	rjmp	.+16     	; 0x234e <skip_spaces+0x26>
    233e:	0e 94 ef 13 	call	0x27de	; 0x27de <isspace>
    2342:	89 2b       	or	r24, r25
    2344:	b1 f7       	brne	.-20     	; 0x2332 <skip_spaces+0xa>
    2346:	ce 01       	movw	r24, r28
    2348:	b8 01       	movw	r22, r16
    234a:	0e 94 86 14 	call	0x290c	; 0x290c <ungetc>
    234e:	ce 01       	movw	r24, r28
    2350:	df 91       	pop	r29
    2352:	cf 91       	pop	r28
    2354:	1f 91       	pop	r17
    2356:	0f 91       	pop	r16
    2358:	08 95       	ret

0000235a <conv_int>:
    235a:	a0 e0       	ldi	r26, 0x00	; 0
    235c:	b0 e0       	ldi	r27, 0x00	; 0
    235e:	e3 eb       	ldi	r30, 0xB3	; 179
    2360:	f1 e1       	ldi	r31, 0x11	; 17
    2362:	0c 94 07 0f 	jmp	0x1e0e	; 0x1e0e <__prologue_saves__+0x10>
    2366:	ec 01       	movw	r28, r24
    2368:	c6 2e       	mov	r12, r22
    236a:	5a 01       	movw	r10, r20
    236c:	12 2f       	mov	r17, r18
    236e:	0e 94 18 14 	call	0x2830	; 0x2830 <fgetc>
    2372:	ac 01       	movw	r20, r24
    2374:	8b 32       	cpi	r24, 0x2B	; 43
    2376:	19 f0       	breq	.+6      	; 0x237e <conv_int+0x24>
    2378:	8d 32       	cpi	r24, 0x2D	; 45
    237a:	51 f4       	brne	.+20     	; 0x2390 <conv_int+0x36>
    237c:	10 68       	ori	r17, 0x80	; 128
    237e:	ca 94       	dec	r12
    2380:	09 f4       	brne	.+2      	; 0x2384 <conv_int+0x2a>
    2382:	6d c0       	rjmp	.+218    	; 0x245e <conv_int+0x104>
    2384:	ce 01       	movw	r24, r28
    2386:	0e 94 18 14 	call	0x2830	; 0x2830 <fgetc>
    238a:	ac 01       	movw	r20, r24
    238c:	97 fd       	sbrc	r25, 7
    238e:	67 c0       	rjmp	.+206    	; 0x245e <conv_int+0x104>
    2390:	6d ef       	ldi	r22, 0xFD	; 253
    2392:	d6 2e       	mov	r13, r22
    2394:	d1 22       	and	r13, r17
    2396:	8d 2d       	mov	r24, r13
    2398:	80 73       	andi	r24, 0x30	; 48
    239a:	01 f5       	brne	.+64     	; 0x23dc <conv_int+0x82>
    239c:	40 33       	cpi	r20, 0x30	; 48
    239e:	f1 f4       	brne	.+60     	; 0x23dc <conv_int+0x82>
    23a0:	ca 94       	dec	r12
    23a2:	09 f4       	brne	.+2      	; 0x23a6 <conv_int+0x4c>
    23a4:	47 c0       	rjmp	.+142    	; 0x2434 <conv_int+0xda>
    23a6:	ce 01       	movw	r24, r28
    23a8:	0e 94 18 14 	call	0x2830	; 0x2830 <fgetc>
    23ac:	ac 01       	movw	r20, r24
    23ae:	97 fd       	sbrc	r25, 7
    23b0:	41 c0       	rjmp	.+130    	; 0x2434 <conv_int+0xda>
    23b2:	82 e0       	ldi	r24, 0x02	; 2
    23b4:	d8 2a       	or	r13, r24
    23b6:	48 37       	cpi	r20, 0x78	; 120
    23b8:	11 f0       	breq	.+4      	; 0x23be <conv_int+0x64>
    23ba:	48 35       	cpi	r20, 0x58	; 88
    23bc:	59 f4       	brne	.+22     	; 0x23d4 <conv_int+0x7a>
    23be:	80 e4       	ldi	r24, 0x40	; 64
    23c0:	d8 2a       	or	r13, r24
    23c2:	ca 94       	dec	r12
    23c4:	b9 f1       	breq	.+110    	; 0x2434 <conv_int+0xda>
    23c6:	ce 01       	movw	r24, r28
    23c8:	0e 94 18 14 	call	0x2830	; 0x2830 <fgetc>
    23cc:	ac 01       	movw	r20, r24
    23ce:	99 23       	and	r25, r25
    23d0:	2c f4       	brge	.+10     	; 0x23dc <conv_int+0x82>
    23d2:	30 c0       	rjmp	.+96     	; 0x2434 <conv_int+0xda>
    23d4:	d6 fc       	sbrc	r13, 6
    23d6:	02 c0       	rjmp	.+4      	; 0x23dc <conv_int+0x82>
    23d8:	80 e1       	ldi	r24, 0x10	; 16
    23da:	d8 2a       	or	r13, r24
    23dc:	ee 24       	eor	r14, r14
    23de:	ff 24       	eor	r15, r15
    23e0:	87 01       	movw	r16, r14
    23e2:	24 2f       	mov	r18, r20
    23e4:	20 53       	subi	r18, 0x30	; 48
    23e6:	28 30       	cpi	r18, 0x08	; 8
    23e8:	88 f0       	brcs	.+34     	; 0x240c <conv_int+0xb2>
    23ea:	d4 fc       	sbrc	r13, 4
    23ec:	09 c0       	rjmp	.+18     	; 0x2400 <conv_int+0xa6>
    23ee:	2a 30       	cpi	r18, 0x0A	; 10
    23f0:	68 f0       	brcs	.+26     	; 0x240c <conv_int+0xb2>
    23f2:	d6 fe       	sbrs	r13, 6
    23f4:	05 c0       	rjmp	.+10     	; 0x2400 <conv_int+0xa6>
    23f6:	2f 7d       	andi	r18, 0xDF	; 223
    23f8:	82 2f       	mov	r24, r18
    23fa:	81 51       	subi	r24, 0x11	; 17
    23fc:	86 30       	cpi	r24, 0x06	; 6
    23fe:	28 f0       	brcs	.+10     	; 0x240a <conv_int+0xb0>
    2400:	ca 01       	movw	r24, r20
    2402:	be 01       	movw	r22, r28
    2404:	0e 94 86 14 	call	0x290c	; 0x290c <ungetc>
    2408:	12 c0       	rjmp	.+36     	; 0x242e <conv_int+0xd4>
    240a:	27 50       	subi	r18, 0x07	; 7
    240c:	c8 01       	movw	r24, r16
    240e:	b7 01       	movw	r22, r14
    2410:	4d 2d       	mov	r20, r13
    2412:	0e 94 66 11 	call	0x22cc	; 0x22cc <mulacc>
    2416:	7b 01       	movw	r14, r22
    2418:	8c 01       	movw	r16, r24
    241a:	82 e0       	ldi	r24, 0x02	; 2
    241c:	d8 2a       	or	r13, r24
    241e:	ca 94       	dec	r12
    2420:	61 f0       	breq	.+24     	; 0x243a <conv_int+0xe0>
    2422:	ce 01       	movw	r24, r28
    2424:	0e 94 18 14 	call	0x2830	; 0x2830 <fgetc>
    2428:	ac 01       	movw	r20, r24
    242a:	97 ff       	sbrs	r25, 7
    242c:	da cf       	rjmp	.-76     	; 0x23e2 <conv_int+0x88>
    242e:	d1 fc       	sbrc	r13, 1
    2430:	04 c0       	rjmp	.+8      	; 0x243a <conv_int+0xe0>
    2432:	15 c0       	rjmp	.+42     	; 0x245e <conv_int+0x104>
    2434:	ee 24       	eor	r14, r14
    2436:	ff 24       	eor	r15, r15
    2438:	87 01       	movw	r16, r14
    243a:	d7 fe       	sbrs	r13, 7
    243c:	08 c0       	rjmp	.+16     	; 0x244e <conv_int+0xf4>
    243e:	10 95       	com	r17
    2440:	00 95       	com	r16
    2442:	f0 94       	com	r15
    2444:	e0 94       	com	r14
    2446:	e1 1c       	adc	r14, r1
    2448:	f1 1c       	adc	r15, r1
    244a:	01 1d       	adc	r16, r1
    244c:	11 1d       	adc	r17, r1
    244e:	c5 01       	movw	r24, r10
    2450:	b8 01       	movw	r22, r16
    2452:	a7 01       	movw	r20, r14
    2454:	2d 2d       	mov	r18, r13
    2456:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <putval>
    245a:	81 e0       	ldi	r24, 0x01	; 1
    245c:	01 c0       	rjmp	.+2      	; 0x2460 <conv_int+0x106>
    245e:	80 e0       	ldi	r24, 0x00	; 0
    2460:	cd b7       	in	r28, 0x3d	; 61
    2462:	de b7       	in	r29, 0x3e	; 62
    2464:	ea e0       	ldi	r30, 0x0A	; 10
    2466:	0c 94 23 0f 	jmp	0x1e46	; 0x1e46 <__epilogue_restores__+0x10>

0000246a <conv_brk>:
    246a:	a0 e2       	ldi	r26, 0x20	; 32
    246c:	b0 e0       	ldi	r27, 0x00	; 0
    246e:	eb e3       	ldi	r30, 0x3B	; 59
    2470:	f2 e1       	ldi	r31, 0x12	; 18
    2472:	0c 94 03 0f 	jmp	0x1e06	; 0x1e06 <__prologue_saves__+0x8>
    2476:	6c 01       	movw	r12, r24
    2478:	a6 2e       	mov	r10, r22
    247a:	8a 01       	movw	r16, r20
    247c:	79 01       	movw	r14, r18
    247e:	fe 01       	movw	r30, r28
    2480:	31 96       	adiw	r30, 0x01	; 1
    2482:	80 e2       	ldi	r24, 0x20	; 32
    2484:	df 01       	movw	r26, r30
    2486:	1d 92       	st	X+, r1
    2488:	8a 95       	dec	r24
    248a:	e9 f7       	brne	.-6      	; 0x2486 <conv_brk+0x1c>
    248c:	70 e0       	ldi	r23, 0x00	; 0
    248e:	30 e0       	ldi	r19, 0x00	; 0
    2490:	60 e0       	ldi	r22, 0x00	; 0
    2492:	40 e0       	ldi	r20, 0x00	; 0
    2494:	50 e0       	ldi	r21, 0x00	; 0
    2496:	4f 01       	movw	r8, r30
    2498:	a1 e0       	ldi	r26, 0x01	; 1
    249a:	b0 e0       	ldi	r27, 0x00	; 0
    249c:	f6 01       	movw	r30, r12
    249e:	83 81       	ldd	r24, Z+3	; 0x03
    24a0:	f7 01       	movw	r30, r14
    24a2:	83 fd       	sbrc	r24, 3
    24a4:	25 91       	lpm	r18, Z+
    24a6:	83 ff       	sbrs	r24, 3
    24a8:	21 91       	ld	r18, Z+
    24aa:	7f 01       	movw	r14, r30
    24ac:	22 23       	and	r18, r18
    24ae:	09 f4       	brne	.+2      	; 0x24b2 <conv_brk+0x48>
    24b0:	7e c0       	rjmp	.+252    	; 0x25ae <conv_brk+0x144>
    24b2:	2e 35       	cpi	r18, 0x5E	; 94
    24b4:	19 f4       	brne	.+6      	; 0x24bc <conv_brk+0x52>
    24b6:	41 15       	cp	r20, r1
    24b8:	51 05       	cpc	r21, r1
    24ba:	69 f1       	breq	.+90     	; 0x2516 <conv_brk+0xac>
    24bc:	87 2f       	mov	r24, r23
    24be:	90 e0       	ldi	r25, 0x00	; 0
    24c0:	84 17       	cp	r24, r20
    24c2:	95 07       	cpc	r25, r21
    24c4:	44 f4       	brge	.+16     	; 0x24d6 <conv_brk+0x6c>
    24c6:	2d 35       	cpi	r18, 0x5D	; 93
    24c8:	51 f1       	breq	.+84     	; 0x251e <conv_brk+0xb4>
    24ca:	2d 32       	cpi	r18, 0x2D	; 45
    24cc:	21 f4       	brne	.+8      	; 0x24d6 <conv_brk+0x6c>
    24ce:	33 23       	and	r19, r19
    24d0:	29 f4       	brne	.+10     	; 0x24dc <conv_brk+0x72>
    24d2:	31 e0       	ldi	r19, 0x01	; 1
    24d4:	21 c0       	rjmp	.+66     	; 0x2518 <conv_brk+0xae>
    24d6:	33 23       	and	r19, r19
    24d8:	09 f4       	brne	.+2      	; 0x24dc <conv_brk+0x72>
    24da:	62 2f       	mov	r22, r18
    24dc:	32 2f       	mov	r19, r18
    24de:	83 2f       	mov	r24, r19
    24e0:	86 95       	lsr	r24
    24e2:	86 95       	lsr	r24
    24e4:	86 95       	lsr	r24
    24e6:	f4 01       	movw	r30, r8
    24e8:	e8 0f       	add	r30, r24
    24ea:	f1 1d       	adc	r31, r1
    24ec:	83 2f       	mov	r24, r19
    24ee:	87 70       	andi	r24, 0x07	; 7
    24f0:	3d 01       	movw	r6, r26
    24f2:	02 c0       	rjmp	.+4      	; 0x24f8 <conv_brk+0x8e>
    24f4:	66 0c       	add	r6, r6
    24f6:	77 1c       	adc	r7, r7
    24f8:	8a 95       	dec	r24
    24fa:	e2 f7       	brpl	.-8      	; 0x24f4 <conv_brk+0x8a>
    24fc:	20 81       	ld	r18, Z
    24fe:	26 29       	or	r18, r6
    2500:	20 83       	st	Z, r18
    2502:	36 17       	cp	r19, r22
    2504:	11 f4       	brne	.+4      	; 0x250a <conv_brk+0xa0>
    2506:	30 e0       	ldi	r19, 0x00	; 0
    2508:	07 c0       	rjmp	.+14     	; 0x2518 <conv_brk+0xae>
    250a:	36 17       	cp	r19, r22
    250c:	10 f4       	brcc	.+4      	; 0x2512 <conv_brk+0xa8>
    250e:	3f 5f       	subi	r19, 0xFF	; 255
    2510:	e6 cf       	rjmp	.-52     	; 0x24de <conv_brk+0x74>
    2512:	31 50       	subi	r19, 0x01	; 1
    2514:	e4 cf       	rjmp	.-56     	; 0x24de <conv_brk+0x74>
    2516:	71 e0       	ldi	r23, 0x01	; 1
    2518:	4f 5f       	subi	r20, 0xFF	; 255
    251a:	5f 4f       	sbci	r21, 0xFF	; 255
    251c:	bf cf       	rjmp	.-130    	; 0x249c <conv_brk+0x32>
    251e:	33 23       	and	r19, r19
    2520:	19 f0       	breq	.+6      	; 0x2528 <conv_brk+0xbe>
    2522:	8e 81       	ldd	r24, Y+6	; 0x06
    2524:	80 62       	ori	r24, 0x20	; 32
    2526:	8e 83       	std	Y+6, r24	; 0x06
    2528:	77 23       	and	r23, r23
    252a:	59 f0       	breq	.+22     	; 0x2542 <conv_brk+0xd8>
    252c:	fe 01       	movw	r30, r28
    252e:	31 96       	adiw	r30, 0x01	; 1
    2530:	9e 01       	movw	r18, r28
    2532:	2f 5d       	subi	r18, 0xDF	; 223
    2534:	3f 4f       	sbci	r19, 0xFF	; 255
    2536:	80 81       	ld	r24, Z
    2538:	80 95       	com	r24
    253a:	81 93       	st	Z+, r24
    253c:	e2 17       	cp	r30, r18
    253e:	f3 07       	cpc	r31, r19
    2540:	d1 f7       	brne	.-12     	; 0x2536 <conv_brk+0xcc>
    2542:	bb 24       	eor	r11, r11
    2544:	b3 94       	inc	r11
    2546:	4e 01       	movw	r8, r28
    2548:	08 94       	sec
    254a:	81 1c       	adc	r8, r1
    254c:	91 1c       	adc	r9, r1
    254e:	c6 01       	movw	r24, r12
    2550:	0e 94 18 14 	call	0x2830	; 0x2830 <fgetc>
    2554:	ac 01       	movw	r20, r24
    2556:	97 fd       	sbrc	r25, 7
    2558:	22 c0       	rjmp	.+68     	; 0x259e <conv_brk+0x134>
    255a:	86 95       	lsr	r24
    255c:	86 95       	lsr	r24
    255e:	86 95       	lsr	r24
    2560:	f4 01       	movw	r30, r8
    2562:	e8 0f       	add	r30, r24
    2564:	f1 1d       	adc	r31, r1
    2566:	80 81       	ld	r24, Z
    2568:	90 e0       	ldi	r25, 0x00	; 0
    256a:	9a 01       	movw	r18, r20
    256c:	27 70       	andi	r18, 0x07	; 7
    256e:	30 70       	andi	r19, 0x00	; 0
    2570:	02 c0       	rjmp	.+4      	; 0x2576 <conv_brk+0x10c>
    2572:	95 95       	asr	r25
    2574:	87 95       	ror	r24
    2576:	2a 95       	dec	r18
    2578:	e2 f7       	brpl	.-8      	; 0x2572 <conv_brk+0x108>
    257a:	80 fd       	sbrc	r24, 0
    257c:	05 c0       	rjmp	.+10     	; 0x2588 <conv_brk+0x11e>
    257e:	ca 01       	movw	r24, r20
    2580:	b6 01       	movw	r22, r12
    2582:	0e 94 86 14 	call	0x290c	; 0x290c <ungetc>
    2586:	0b c0       	rjmp	.+22     	; 0x259e <conv_brk+0x134>
    2588:	01 15       	cp	r16, r1
    258a:	11 05       	cpc	r17, r1
    258c:	19 f0       	breq	.+6      	; 0x2594 <conv_brk+0x12a>
    258e:	d8 01       	movw	r26, r16
    2590:	4d 93       	st	X+, r20
    2592:	8d 01       	movw	r16, r26
    2594:	aa 94       	dec	r10
    2596:	bb 24       	eor	r11, r11
    2598:	aa 20       	and	r10, r10
    259a:	c9 f6       	brne	.-78     	; 0x254e <conv_brk+0xe4>
    259c:	02 c0       	rjmp	.+4      	; 0x25a2 <conv_brk+0x138>
    259e:	bb 20       	and	r11, r11
    25a0:	31 f4       	brne	.+12     	; 0x25ae <conv_brk+0x144>
    25a2:	01 15       	cp	r16, r1
    25a4:	11 05       	cpc	r17, r1
    25a6:	29 f0       	breq	.+10     	; 0x25b2 <conv_brk+0x148>
    25a8:	f8 01       	movw	r30, r16
    25aa:	10 82       	st	Z, r1
    25ac:	02 c0       	rjmp	.+4      	; 0x25b2 <conv_brk+0x148>
    25ae:	ee 24       	eor	r14, r14
    25b0:	ff 24       	eor	r15, r15
    25b2:	c7 01       	movw	r24, r14
    25b4:	a0 96       	adiw	r28, 0x20	; 32
    25b6:	ee e0       	ldi	r30, 0x0E	; 14
    25b8:	0c 94 1f 0f 	jmp	0x1e3e	; 0x1e3e <__epilogue_restores__+0x8>

000025bc <vfscanf>:
    25bc:	a0 e0       	ldi	r26, 0x00	; 0
    25be:	b0 e0       	ldi	r27, 0x00	; 0
    25c0:	e4 ee       	ldi	r30, 0xE4	; 228
    25c2:	f2 e1       	ldi	r31, 0x12	; 18
    25c4:	0c 94 03 0f 	jmp	0x1e06	; 0x1e06 <__prologue_saves__+0x8>
    25c8:	5c 01       	movw	r10, r24
    25ca:	6b 01       	movw	r12, r22
    25cc:	3a 01       	movw	r6, r20
    25ce:	fc 01       	movw	r30, r24
    25d0:	17 82       	std	Z+7, r1	; 0x07
    25d2:	16 82       	std	Z+6, r1	; 0x06
    25d4:	88 24       	eor	r8, r8
    25d6:	ea c0       	rjmp	.+468    	; 0x27ac <vfscanf+0x1f0>
    25d8:	81 2f       	mov	r24, r17
    25da:	90 e0       	ldi	r25, 0x00	; 0
    25dc:	0e 94 ef 13 	call	0x27de	; 0x27de <isspace>
    25e0:	89 2b       	or	r24, r25
    25e2:	21 f0       	breq	.+8      	; 0x25ec <vfscanf+0x30>
    25e4:	c5 01       	movw	r24, r10
    25e6:	0e 94 94 11 	call	0x2328	; 0x2328 <skip_spaces>
    25ea:	e0 c0       	rjmp	.+448    	; 0x27ac <vfscanf+0x1f0>
    25ec:	15 32       	cpi	r17, 0x25	; 37
    25ee:	49 f4       	brne	.+18     	; 0x2602 <vfscanf+0x46>
    25f0:	f6 01       	movw	r30, r12
    25f2:	f3 fc       	sbrc	r15, 3
    25f4:	65 91       	lpm	r22, Z+
    25f6:	f3 fe       	sbrs	r15, 3
    25f8:	61 91       	ld	r22, Z+
    25fa:	6f 01       	movw	r12, r30
    25fc:	65 32       	cpi	r22, 0x25	; 37
    25fe:	69 f4       	brne	.+26     	; 0x261a <vfscanf+0x5e>
    2600:	15 e2       	ldi	r17, 0x25	; 37
    2602:	c5 01       	movw	r24, r10
    2604:	0e 94 18 14 	call	0x2830	; 0x2830 <fgetc>
    2608:	97 fd       	sbrc	r25, 7
    260a:	dc c0       	rjmp	.+440    	; 0x27c4 <vfscanf+0x208>
    260c:	18 17       	cp	r17, r24
    260e:	09 f4       	brne	.+2      	; 0x2612 <vfscanf+0x56>
    2610:	cd c0       	rjmp	.+410    	; 0x27ac <vfscanf+0x1f0>
    2612:	b5 01       	movw	r22, r10
    2614:	0e 94 86 14 	call	0x290c	; 0x290c <ungetc>
    2618:	da c0       	rjmp	.+436    	; 0x27ce <vfscanf+0x212>
    261a:	6a 32       	cpi	r22, 0x2A	; 42
    261c:	19 f0       	breq	.+6      	; 0x2624 <vfscanf+0x68>
    261e:	16 2f       	mov	r17, r22
    2620:	00 e0       	ldi	r16, 0x00	; 0
    2622:	06 c0       	rjmp	.+12     	; 0x2630 <vfscanf+0x74>
    2624:	f3 fc       	sbrc	r15, 3
    2626:	15 91       	lpm	r17, Z+
    2628:	f3 fe       	sbrs	r15, 3
    262a:	11 91       	ld	r17, Z+
    262c:	6f 01       	movw	r12, r30
    262e:	01 e0       	ldi	r16, 0x01	; 1
    2630:	99 24       	eor	r9, r9
    2632:	0f c0       	rjmp	.+30     	; 0x2652 <vfscanf+0x96>
    2634:	02 60       	ori	r16, 0x02	; 2
    2636:	69 2d       	mov	r22, r9
    2638:	70 e0       	ldi	r23, 0x00	; 0
    263a:	80 e0       	ldi	r24, 0x00	; 0
    263c:	90 e0       	ldi	r25, 0x00	; 0
    263e:	40 e2       	ldi	r20, 0x20	; 32
    2640:	0e 94 66 11 	call	0x22cc	; 0x22cc <mulacc>
    2644:	96 2e       	mov	r9, r22
    2646:	f6 01       	movw	r30, r12
    2648:	f3 fc       	sbrc	r15, 3
    264a:	15 91       	lpm	r17, Z+
    264c:	f3 fe       	sbrs	r15, 3
    264e:	11 91       	ld	r17, Z+
    2650:	6f 01       	movw	r12, r30
    2652:	21 2f       	mov	r18, r17
    2654:	20 53       	subi	r18, 0x30	; 48
    2656:	2a 30       	cpi	r18, 0x0A	; 10
    2658:	68 f3       	brcs	.-38     	; 0x2634 <vfscanf+0x78>
    265a:	01 fd       	sbrc	r16, 1
    265c:	03 c0       	rjmp	.+6      	; 0x2664 <vfscanf+0xa8>
    265e:	99 24       	eor	r9, r9
    2660:	9a 94       	dec	r9
    2662:	03 c0       	rjmp	.+6      	; 0x266a <vfscanf+0xae>
    2664:	99 20       	and	r9, r9
    2666:	09 f4       	brne	.+2      	; 0x266a <vfscanf+0xae>
    2668:	b2 c0       	rjmp	.+356    	; 0x27ce <vfscanf+0x212>
    266a:	18 36       	cpi	r17, 0x68	; 104
    266c:	21 f0       	breq	.+8      	; 0x2676 <vfscanf+0xba>
    266e:	1c 36       	cpi	r17, 0x6C	; 108
    2670:	99 f4       	brne	.+38     	; 0x2698 <vfscanf+0xdc>
    2672:	f6 01       	movw	r30, r12
    2674:	0b c0       	rjmp	.+22     	; 0x268c <vfscanf+0xd0>
    2676:	f6 01       	movw	r30, r12
    2678:	f3 fc       	sbrc	r15, 3
    267a:	65 91       	lpm	r22, Z+
    267c:	f3 fe       	sbrs	r15, 3
    267e:	61 91       	ld	r22, Z+
    2680:	68 36       	cpi	r22, 0x68	; 104
    2682:	19 f0       	breq	.+6      	; 0x268a <vfscanf+0xce>
    2684:	6f 01       	movw	r12, r30
    2686:	16 2f       	mov	r17, r22
    2688:	07 c0       	rjmp	.+14     	; 0x2698 <vfscanf+0xdc>
    268a:	08 60       	ori	r16, 0x08	; 8
    268c:	04 60       	ori	r16, 0x04	; 4
    268e:	f3 fc       	sbrc	r15, 3
    2690:	15 91       	lpm	r17, Z+
    2692:	f3 fe       	sbrs	r15, 3
    2694:	11 91       	ld	r17, Z+
    2696:	6f 01       	movw	r12, r30
    2698:	11 23       	and	r17, r17
    269a:	09 f4       	brne	.+2      	; 0x269e <vfscanf+0xe2>
    269c:	98 c0       	rjmp	.+304    	; 0x27ce <vfscanf+0x212>
    269e:	84 e5       	ldi	r24, 0x54	; 84
    26a0:	90 e0       	ldi	r25, 0x00	; 0
    26a2:	61 2f       	mov	r22, r17
    26a4:	70 e0       	ldi	r23, 0x00	; 0
    26a6:	0e 94 f7 13 	call	0x27ee	; 0x27ee <strchr_P>
    26aa:	89 2b       	or	r24, r25
    26ac:	09 f4       	brne	.+2      	; 0x26b0 <vfscanf+0xf4>
    26ae:	8f c0       	rjmp	.+286    	; 0x27ce <vfscanf+0x212>
    26b0:	80 2f       	mov	r24, r16
    26b2:	00 ff       	sbrs	r16, 0
    26b4:	03 c0       	rjmp	.+6      	; 0x26bc <vfscanf+0x100>
    26b6:	ee 24       	eor	r14, r14
    26b8:	ff 24       	eor	r15, r15
    26ba:	07 c0       	rjmp	.+14     	; 0x26ca <vfscanf+0x10e>
    26bc:	f3 01       	movw	r30, r6
    26be:	e0 80       	ld	r14, Z
    26c0:	f1 80       	ldd	r15, Z+1	; 0x01
    26c2:	22 e0       	ldi	r18, 0x02	; 2
    26c4:	30 e0       	ldi	r19, 0x00	; 0
    26c6:	62 0e       	add	r6, r18
    26c8:	73 1e       	adc	r7, r19
    26ca:	1e 36       	cpi	r17, 0x6E	; 110
    26cc:	51 f4       	brne	.+20     	; 0x26e2 <vfscanf+0x126>
    26ce:	f5 01       	movw	r30, r10
    26d0:	46 81       	ldd	r20, Z+6	; 0x06
    26d2:	57 81       	ldd	r21, Z+7	; 0x07
    26d4:	60 e0       	ldi	r22, 0x00	; 0
    26d6:	70 e0       	ldi	r23, 0x00	; 0
    26d8:	c7 01       	movw	r24, r14
    26da:	20 2f       	mov	r18, r16
    26dc:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <putval>
    26e0:	65 c0       	rjmp	.+202    	; 0x27ac <vfscanf+0x1f0>
    26e2:	13 36       	cpi	r17, 0x63	; 99
    26e4:	91 f4       	brne	.+36     	; 0x270a <vfscanf+0x14e>
    26e6:	81 fd       	sbrc	r24, 1
    26e8:	02 c0       	rjmp	.+4      	; 0x26ee <vfscanf+0x132>
    26ea:	99 24       	eor	r9, r9
    26ec:	93 94       	inc	r9
    26ee:	c5 01       	movw	r24, r10
    26f0:	0e 94 18 14 	call	0x2830	; 0x2830 <fgetc>
    26f4:	97 fd       	sbrc	r25, 7
    26f6:	66 c0       	rjmp	.+204    	; 0x27c4 <vfscanf+0x208>
    26f8:	e1 14       	cp	r14, r1
    26fa:	f1 04       	cpc	r15, r1
    26fc:	19 f0       	breq	.+6      	; 0x2704 <vfscanf+0x148>
    26fe:	f7 01       	movw	r30, r14
    2700:	81 93       	st	Z+, r24
    2702:	7f 01       	movw	r14, r30
    2704:	9a 94       	dec	r9
    2706:	99 f7       	brne	.-26     	; 0x26ee <vfscanf+0x132>
    2708:	4f c0       	rjmp	.+158    	; 0x27a8 <vfscanf+0x1ec>
    270a:	1b 35       	cpi	r17, 0x5B	; 91
    270c:	59 f4       	brne	.+22     	; 0x2724 <vfscanf+0x168>
    270e:	c5 01       	movw	r24, r10
    2710:	69 2d       	mov	r22, r9
    2712:	a7 01       	movw	r20, r14
    2714:	96 01       	movw	r18, r12
    2716:	0e 94 35 12 	call	0x246a	; 0x246a <conv_brk>
    271a:	6c 01       	movw	r12, r24
    271c:	00 97       	sbiw	r24, 0x00	; 0
    271e:	09 f0       	breq	.+2      	; 0x2722 <vfscanf+0x166>
    2720:	43 c0       	rjmp	.+134    	; 0x27a8 <vfscanf+0x1ec>
    2722:	3d c0       	rjmp	.+122    	; 0x279e <vfscanf+0x1e2>
    2724:	c5 01       	movw	r24, r10
    2726:	0e 94 94 11 	call	0x2328	; 0x2328 <skip_spaces>
    272a:	97 fd       	sbrc	r25, 7
    272c:	4b c0       	rjmp	.+150    	; 0x27c4 <vfscanf+0x208>
    272e:	1f 36       	cpi	r17, 0x6F	; 111
    2730:	59 f1       	breq	.+86     	; 0x2788 <vfscanf+0x1cc>
    2732:	10 37       	cpi	r17, 0x70	; 112
    2734:	28 f4       	brcc	.+10     	; 0x2740 <vfscanf+0x184>
    2736:	14 36       	cpi	r17, 0x64	; 100
    2738:	29 f1       	breq	.+74     	; 0x2784 <vfscanf+0x1c8>
    273a:	19 36       	cpi	r17, 0x69	; 105
    273c:	39 f5       	brne	.+78     	; 0x278c <vfscanf+0x1d0>
    273e:	27 c0       	rjmp	.+78     	; 0x278e <vfscanf+0x1d2>
    2740:	13 37       	cpi	r17, 0x73	; 115
    2742:	19 f0       	breq	.+6      	; 0x274a <vfscanf+0x18e>
    2744:	15 37       	cpi	r17, 0x75	; 117
    2746:	11 f5       	brne	.+68     	; 0x278c <vfscanf+0x1d0>
    2748:	1d c0       	rjmp	.+58     	; 0x2784 <vfscanf+0x1c8>
    274a:	c5 01       	movw	r24, r10
    274c:	0e 94 18 14 	call	0x2830	; 0x2830 <fgetc>
    2750:	ec 01       	movw	r28, r24
    2752:	97 fd       	sbrc	r25, 7
    2754:	11 c0       	rjmp	.+34     	; 0x2778 <vfscanf+0x1bc>
    2756:	0e 94 ef 13 	call	0x27de	; 0x27de <isspace>
    275a:	89 2b       	or	r24, r25
    275c:	29 f0       	breq	.+10     	; 0x2768 <vfscanf+0x1ac>
    275e:	ce 01       	movw	r24, r28
    2760:	b5 01       	movw	r22, r10
    2762:	0e 94 86 14 	call	0x290c	; 0x290c <ungetc>
    2766:	08 c0       	rjmp	.+16     	; 0x2778 <vfscanf+0x1bc>
    2768:	e1 14       	cp	r14, r1
    276a:	f1 04       	cpc	r15, r1
    276c:	19 f0       	breq	.+6      	; 0x2774 <vfscanf+0x1b8>
    276e:	f7 01       	movw	r30, r14
    2770:	c1 93       	st	Z+, r28
    2772:	7f 01       	movw	r14, r30
    2774:	9a 94       	dec	r9
    2776:	49 f7       	brne	.-46     	; 0x274a <vfscanf+0x18e>
    2778:	e1 14       	cp	r14, r1
    277a:	f1 04       	cpc	r15, r1
    277c:	a9 f0       	breq	.+42     	; 0x27a8 <vfscanf+0x1ec>
    277e:	f7 01       	movw	r30, r14
    2780:	10 82       	st	Z, r1
    2782:	12 c0       	rjmp	.+36     	; 0x27a8 <vfscanf+0x1ec>
    2784:	00 62       	ori	r16, 0x20	; 32
    2786:	03 c0       	rjmp	.+6      	; 0x278e <vfscanf+0x1d2>
    2788:	00 61       	ori	r16, 0x10	; 16
    278a:	01 c0       	rjmp	.+2      	; 0x278e <vfscanf+0x1d2>
    278c:	00 64       	ori	r16, 0x40	; 64
    278e:	c5 01       	movw	r24, r10
    2790:	69 2d       	mov	r22, r9
    2792:	a7 01       	movw	r20, r14
    2794:	20 2f       	mov	r18, r16
    2796:	0e 94 ad 11 	call	0x235a	; 0x235a <conv_int>
    279a:	88 23       	and	r24, r24
    279c:	29 f4       	brne	.+10     	; 0x27a8 <vfscanf+0x1ec>
    279e:	f5 01       	movw	r30, r10
    27a0:	83 81       	ldd	r24, Z+3	; 0x03
    27a2:	80 73       	andi	r24, 0x30	; 48
    27a4:	79 f4       	brne	.+30     	; 0x27c4 <vfscanf+0x208>
    27a6:	13 c0       	rjmp	.+38     	; 0x27ce <vfscanf+0x212>
    27a8:	00 ff       	sbrs	r16, 0
    27aa:	83 94       	inc	r8
    27ac:	f5 01       	movw	r30, r10
    27ae:	f3 80       	ldd	r15, Z+3	; 0x03
    27b0:	f6 01       	movw	r30, r12
    27b2:	f3 fc       	sbrc	r15, 3
    27b4:	15 91       	lpm	r17, Z+
    27b6:	f3 fe       	sbrs	r15, 3
    27b8:	11 91       	ld	r17, Z+
    27ba:	6f 01       	movw	r12, r30
    27bc:	11 23       	and	r17, r17
    27be:	09 f0       	breq	.+2      	; 0x27c2 <vfscanf+0x206>
    27c0:	0b cf       	rjmp	.-490    	; 0x25d8 <vfscanf+0x1c>
    27c2:	05 c0       	rjmp	.+10     	; 0x27ce <vfscanf+0x212>
    27c4:	88 20       	and	r8, r8
    27c6:	19 f4       	brne	.+6      	; 0x27ce <vfscanf+0x212>
    27c8:	2f ef       	ldi	r18, 0xFF	; 255
    27ca:	3f ef       	ldi	r19, 0xFF	; 255
    27cc:	02 c0       	rjmp	.+4      	; 0x27d2 <vfscanf+0x216>
    27ce:	28 2d       	mov	r18, r8
    27d0:	30 e0       	ldi	r19, 0x00	; 0
    27d2:	c9 01       	movw	r24, r18
    27d4:	cd b7       	in	r28, 0x3d	; 61
    27d6:	de b7       	in	r29, 0x3e	; 62
    27d8:	ee e0       	ldi	r30, 0x0E	; 14
    27da:	0c 94 1f 0f 	jmp	0x1e3e	; 0x1e3e <__epilogue_restores__+0x8>

000027de <isspace>:
    27de:	91 11       	cpse	r25, r1
    27e0:	0d c1       	rjmp	.+538    	; 0x29fc <__ctype_isfalse>
    27e2:	80 32       	cpi	r24, 0x20	; 32
    27e4:	19 f0       	breq	.+6      	; 0x27ec <isspace+0xe>
    27e6:	89 50       	subi	r24, 0x09	; 9
    27e8:	85 50       	subi	r24, 0x05	; 5
    27ea:	d0 f7       	brcc	.-12     	; 0x27e0 <isspace+0x2>
    27ec:	08 95       	ret

000027ee <strchr_P>:
    27ee:	fc 01       	movw	r30, r24
    27f0:	05 90       	lpm	r0, Z+
    27f2:	06 16       	cp	r0, r22
    27f4:	21 f0       	breq	.+8      	; 0x27fe <strchr_P+0x10>
    27f6:	00 20       	and	r0, r0
    27f8:	d9 f7       	brne	.-10     	; 0x27f0 <strchr_P+0x2>
    27fa:	c0 01       	movw	r24, r0
    27fc:	08 95       	ret
    27fe:	31 97       	sbiw	r30, 0x01	; 1
    2800:	cf 01       	movw	r24, r30
    2802:	08 95       	ret

00002804 <strnlen_P>:
    2804:	fc 01       	movw	r30, r24
    2806:	05 90       	lpm	r0, Z+
    2808:	61 50       	subi	r22, 0x01	; 1
    280a:	70 40       	sbci	r23, 0x00	; 0
    280c:	01 10       	cpse	r0, r1
    280e:	d8 f7       	brcc	.-10     	; 0x2806 <strnlen_P+0x2>
    2810:	80 95       	com	r24
    2812:	90 95       	com	r25
    2814:	8e 0f       	add	r24, r30
    2816:	9f 1f       	adc	r25, r31
    2818:	08 95       	ret

0000281a <strnlen>:
    281a:	fc 01       	movw	r30, r24
    281c:	61 50       	subi	r22, 0x01	; 1
    281e:	70 40       	sbci	r23, 0x00	; 0
    2820:	01 90       	ld	r0, Z+
    2822:	01 10       	cpse	r0, r1
    2824:	d8 f7       	brcc	.-10     	; 0x281c <strnlen+0x2>
    2826:	80 95       	com	r24
    2828:	90 95       	com	r25
    282a:	8e 0f       	add	r24, r30
    282c:	9f 1f       	adc	r25, r31
    282e:	08 95       	ret

00002830 <fgetc>:
    2830:	cf 93       	push	r28
    2832:	df 93       	push	r29
    2834:	ec 01       	movw	r28, r24
    2836:	4b 81       	ldd	r20, Y+3	; 0x03
    2838:	40 ff       	sbrs	r20, 0
    283a:	1a c0       	rjmp	.+52     	; 0x2870 <fgetc+0x40>
    283c:	46 ff       	sbrs	r20, 6
    283e:	0a c0       	rjmp	.+20     	; 0x2854 <fgetc+0x24>
    2840:	4f 7b       	andi	r20, 0xBF	; 191
    2842:	4b 83       	std	Y+3, r20	; 0x03
    2844:	8e 81       	ldd	r24, Y+6	; 0x06
    2846:	9f 81       	ldd	r25, Y+7	; 0x07
    2848:	01 96       	adiw	r24, 0x01	; 1
    284a:	9f 83       	std	Y+7, r25	; 0x07
    284c:	8e 83       	std	Y+6, r24	; 0x06
    284e:	8a 81       	ldd	r24, Y+2	; 0x02
    2850:	28 2f       	mov	r18, r24
    2852:	2b c0       	rjmp	.+86     	; 0x28aa <fgetc+0x7a>
    2854:	42 ff       	sbrs	r20, 2
    2856:	13 c0       	rjmp	.+38     	; 0x287e <fgetc+0x4e>
    2858:	e8 81       	ld	r30, Y
    285a:	f9 81       	ldd	r31, Y+1	; 0x01
    285c:	80 81       	ld	r24, Z
    285e:	28 2f       	mov	r18, r24
    2860:	33 27       	eor	r19, r19
    2862:	27 fd       	sbrc	r18, 7
    2864:	30 95       	com	r19
    2866:	21 15       	cp	r18, r1
    2868:	31 05       	cpc	r19, r1
    286a:	29 f4       	brne	.+10     	; 0x2876 <fgetc+0x46>
    286c:	40 62       	ori	r20, 0x20	; 32
    286e:	4b 83       	std	Y+3, r20	; 0x03
    2870:	2f ef       	ldi	r18, 0xFF	; 255
    2872:	3f ef       	ldi	r19, 0xFF	; 255
    2874:	1b c0       	rjmp	.+54     	; 0x28ac <fgetc+0x7c>
    2876:	31 96       	adiw	r30, 0x01	; 1
    2878:	f9 83       	std	Y+1, r31	; 0x01
    287a:	e8 83       	st	Y, r30
    287c:	11 c0       	rjmp	.+34     	; 0x28a0 <fgetc+0x70>
    287e:	ea 85       	ldd	r30, Y+10	; 0x0a
    2880:	fb 85       	ldd	r31, Y+11	; 0x0b
    2882:	ce 01       	movw	r24, r28
    2884:	09 95       	icall
    2886:	9c 01       	movw	r18, r24
    2888:	97 ff       	sbrs	r25, 7
    288a:	0a c0       	rjmp	.+20     	; 0x28a0 <fgetc+0x70>
    288c:	9b 81       	ldd	r25, Y+3	; 0x03
    288e:	2f 5f       	subi	r18, 0xFF	; 255
    2890:	3f 4f       	sbci	r19, 0xFF	; 255
    2892:	11 f0       	breq	.+4      	; 0x2898 <fgetc+0x68>
    2894:	80 e2       	ldi	r24, 0x20	; 32
    2896:	01 c0       	rjmp	.+2      	; 0x289a <fgetc+0x6a>
    2898:	80 e1       	ldi	r24, 0x10	; 16
    289a:	89 2b       	or	r24, r25
    289c:	8b 83       	std	Y+3, r24	; 0x03
    289e:	e8 cf       	rjmp	.-48     	; 0x2870 <fgetc+0x40>
    28a0:	8e 81       	ldd	r24, Y+6	; 0x06
    28a2:	9f 81       	ldd	r25, Y+7	; 0x07
    28a4:	01 96       	adiw	r24, 0x01	; 1
    28a6:	9f 83       	std	Y+7, r25	; 0x07
    28a8:	8e 83       	std	Y+6, r24	; 0x06
    28aa:	30 e0       	ldi	r19, 0x00	; 0
    28ac:	c9 01       	movw	r24, r18
    28ae:	df 91       	pop	r29
    28b0:	cf 91       	pop	r28
    28b2:	08 95       	ret

000028b4 <fputc>:
    28b4:	0f 93       	push	r16
    28b6:	1f 93       	push	r17
    28b8:	cf 93       	push	r28
    28ba:	df 93       	push	r29
    28bc:	8c 01       	movw	r16, r24
    28be:	eb 01       	movw	r28, r22
    28c0:	8b 81       	ldd	r24, Y+3	; 0x03
    28c2:	81 ff       	sbrs	r24, 1
    28c4:	1b c0       	rjmp	.+54     	; 0x28fc <fputc+0x48>
    28c6:	82 ff       	sbrs	r24, 2
    28c8:	0d c0       	rjmp	.+26     	; 0x28e4 <fputc+0x30>
    28ca:	2e 81       	ldd	r18, Y+6	; 0x06
    28cc:	3f 81       	ldd	r19, Y+7	; 0x07
    28ce:	8c 81       	ldd	r24, Y+4	; 0x04
    28d0:	9d 81       	ldd	r25, Y+5	; 0x05
    28d2:	28 17       	cp	r18, r24
    28d4:	39 07       	cpc	r19, r25
    28d6:	64 f4       	brge	.+24     	; 0x28f0 <fputc+0x3c>
    28d8:	e8 81       	ld	r30, Y
    28da:	f9 81       	ldd	r31, Y+1	; 0x01
    28dc:	01 93       	st	Z+, r16
    28de:	f9 83       	std	Y+1, r31	; 0x01
    28e0:	e8 83       	st	Y, r30
    28e2:	06 c0       	rjmp	.+12     	; 0x28f0 <fputc+0x3c>
    28e4:	e8 85       	ldd	r30, Y+8	; 0x08
    28e6:	f9 85       	ldd	r31, Y+9	; 0x09
    28e8:	80 2f       	mov	r24, r16
    28ea:	09 95       	icall
    28ec:	89 2b       	or	r24, r25
    28ee:	31 f4       	brne	.+12     	; 0x28fc <fputc+0x48>
    28f0:	8e 81       	ldd	r24, Y+6	; 0x06
    28f2:	9f 81       	ldd	r25, Y+7	; 0x07
    28f4:	01 96       	adiw	r24, 0x01	; 1
    28f6:	9f 83       	std	Y+7, r25	; 0x07
    28f8:	8e 83       	std	Y+6, r24	; 0x06
    28fa:	02 c0       	rjmp	.+4      	; 0x2900 <fputc+0x4c>
    28fc:	0f ef       	ldi	r16, 0xFF	; 255
    28fe:	1f ef       	ldi	r17, 0xFF	; 255
    2900:	c8 01       	movw	r24, r16
    2902:	df 91       	pop	r29
    2904:	cf 91       	pop	r28
    2906:	1f 91       	pop	r17
    2908:	0f 91       	pop	r16
    290a:	08 95       	ret

0000290c <ungetc>:
    290c:	9c 01       	movw	r18, r24
    290e:	fb 01       	movw	r30, r22
    2910:	83 81       	ldd	r24, Z+3	; 0x03
    2912:	80 ff       	sbrs	r24, 0
    2914:	11 c0       	rjmp	.+34     	; 0x2938 <ungetc+0x2c>
    2916:	86 fd       	sbrc	r24, 6
    2918:	0f c0       	rjmp	.+30     	; 0x2938 <ungetc+0x2c>
    291a:	9f ef       	ldi	r25, 0xFF	; 255
    291c:	2f 3f       	cpi	r18, 0xFF	; 255
    291e:	39 07       	cpc	r19, r25
    2920:	59 f0       	breq	.+22     	; 0x2938 <ungetc+0x2c>
    2922:	22 83       	std	Z+2, r18	; 0x02
    2924:	80 64       	ori	r24, 0x40	; 64
    2926:	8f 7d       	andi	r24, 0xDF	; 223
    2928:	83 83       	std	Z+3, r24	; 0x03
    292a:	86 81       	ldd	r24, Z+6	; 0x06
    292c:	97 81       	ldd	r25, Z+7	; 0x07
    292e:	01 97       	sbiw	r24, 0x01	; 1
    2930:	97 83       	std	Z+7, r25	; 0x07
    2932:	86 83       	std	Z+6, r24	; 0x06
    2934:	30 e0       	ldi	r19, 0x00	; 0
    2936:	02 c0       	rjmp	.+4      	; 0x293c <ungetc+0x30>
    2938:	2f ef       	ldi	r18, 0xFF	; 255
    293a:	3f ef       	ldi	r19, 0xFF	; 255
    293c:	c9 01       	movw	r24, r18
    293e:	08 95       	ret

00002940 <__ultoa_invert>:
    2940:	fa 01       	movw	r30, r20
    2942:	aa 27       	eor	r26, r26
    2944:	28 30       	cpi	r18, 0x08	; 8
    2946:	51 f1       	breq	.+84     	; 0x299c <__ultoa_invert+0x5c>
    2948:	20 31       	cpi	r18, 0x10	; 16
    294a:	81 f1       	breq	.+96     	; 0x29ac <__ultoa_invert+0x6c>
    294c:	e8 94       	clt
    294e:	6f 93       	push	r22
    2950:	6e 7f       	andi	r22, 0xFE	; 254
    2952:	6e 5f       	subi	r22, 0xFE	; 254
    2954:	7f 4f       	sbci	r23, 0xFF	; 255
    2956:	8f 4f       	sbci	r24, 0xFF	; 255
    2958:	9f 4f       	sbci	r25, 0xFF	; 255
    295a:	af 4f       	sbci	r26, 0xFF	; 255
    295c:	b1 e0       	ldi	r27, 0x01	; 1
    295e:	3e d0       	rcall	.+124    	; 0x29dc <__ultoa_invert+0x9c>
    2960:	b4 e0       	ldi	r27, 0x04	; 4
    2962:	3c d0       	rcall	.+120    	; 0x29dc <__ultoa_invert+0x9c>
    2964:	67 0f       	add	r22, r23
    2966:	78 1f       	adc	r23, r24
    2968:	89 1f       	adc	r24, r25
    296a:	9a 1f       	adc	r25, r26
    296c:	a1 1d       	adc	r26, r1
    296e:	68 0f       	add	r22, r24
    2970:	79 1f       	adc	r23, r25
    2972:	8a 1f       	adc	r24, r26
    2974:	91 1d       	adc	r25, r1
    2976:	a1 1d       	adc	r26, r1
    2978:	6a 0f       	add	r22, r26
    297a:	71 1d       	adc	r23, r1
    297c:	81 1d       	adc	r24, r1
    297e:	91 1d       	adc	r25, r1
    2980:	a1 1d       	adc	r26, r1
    2982:	20 d0       	rcall	.+64     	; 0x29c4 <__ultoa_invert+0x84>
    2984:	09 f4       	brne	.+2      	; 0x2988 <__ultoa_invert+0x48>
    2986:	68 94       	set
    2988:	3f 91       	pop	r19
    298a:	2a e0       	ldi	r18, 0x0A	; 10
    298c:	26 9f       	mul	r18, r22
    298e:	11 24       	eor	r1, r1
    2990:	30 19       	sub	r19, r0
    2992:	30 5d       	subi	r19, 0xD0	; 208
    2994:	31 93       	st	Z+, r19
    2996:	de f6       	brtc	.-74     	; 0x294e <__ultoa_invert+0xe>
    2998:	cf 01       	movw	r24, r30
    299a:	08 95       	ret
    299c:	46 2f       	mov	r20, r22
    299e:	47 70       	andi	r20, 0x07	; 7
    29a0:	40 5d       	subi	r20, 0xD0	; 208
    29a2:	41 93       	st	Z+, r20
    29a4:	b3 e0       	ldi	r27, 0x03	; 3
    29a6:	0f d0       	rcall	.+30     	; 0x29c6 <__ultoa_invert+0x86>
    29a8:	c9 f7       	brne	.-14     	; 0x299c <__ultoa_invert+0x5c>
    29aa:	f6 cf       	rjmp	.-20     	; 0x2998 <__ultoa_invert+0x58>
    29ac:	46 2f       	mov	r20, r22
    29ae:	4f 70       	andi	r20, 0x0F	; 15
    29b0:	40 5d       	subi	r20, 0xD0	; 208
    29b2:	4a 33       	cpi	r20, 0x3A	; 58
    29b4:	18 f0       	brcs	.+6      	; 0x29bc <__ultoa_invert+0x7c>
    29b6:	49 5d       	subi	r20, 0xD9	; 217
    29b8:	31 fd       	sbrc	r19, 1
    29ba:	40 52       	subi	r20, 0x20	; 32
    29bc:	41 93       	st	Z+, r20
    29be:	02 d0       	rcall	.+4      	; 0x29c4 <__ultoa_invert+0x84>
    29c0:	a9 f7       	brne	.-22     	; 0x29ac <__ultoa_invert+0x6c>
    29c2:	ea cf       	rjmp	.-44     	; 0x2998 <__ultoa_invert+0x58>
    29c4:	b4 e0       	ldi	r27, 0x04	; 4
    29c6:	a6 95       	lsr	r26
    29c8:	97 95       	ror	r25
    29ca:	87 95       	ror	r24
    29cc:	77 95       	ror	r23
    29ce:	67 95       	ror	r22
    29d0:	ba 95       	dec	r27
    29d2:	c9 f7       	brne	.-14     	; 0x29c6 <__ultoa_invert+0x86>
    29d4:	00 97       	sbiw	r24, 0x00	; 0
    29d6:	61 05       	cpc	r22, r1
    29d8:	71 05       	cpc	r23, r1
    29da:	08 95       	ret
    29dc:	9b 01       	movw	r18, r22
    29de:	ac 01       	movw	r20, r24
    29e0:	0a 2e       	mov	r0, r26
    29e2:	06 94       	lsr	r0
    29e4:	57 95       	ror	r21
    29e6:	47 95       	ror	r20
    29e8:	37 95       	ror	r19
    29ea:	27 95       	ror	r18
    29ec:	ba 95       	dec	r27
    29ee:	c9 f7       	brne	.-14     	; 0x29e2 <__ultoa_invert+0xa2>
    29f0:	62 0f       	add	r22, r18
    29f2:	73 1f       	adc	r23, r19
    29f4:	84 1f       	adc	r24, r20
    29f6:	95 1f       	adc	r25, r21
    29f8:	a0 1d       	adc	r26, r0
    29fa:	08 95       	ret

000029fc <__ctype_isfalse>:
    29fc:	99 27       	eor	r25, r25
    29fe:	88 27       	eor	r24, r24

00002a00 <__ctype_istrue>:
    2a00:	08 95       	ret

00002a02 <_exit>:
    2a02:	f8 94       	cli

00002a04 <__stop_program>:
    2a04:	ff cf       	rjmp	.-2      	; 0x2a04 <__stop_program>
