;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	ADD 802, 630
	SUB @180, <63
	SUB @187, 106
	ADD 876, -60
	SUB 12, @10
	DAT #10, #70
	ADD 210, 60
	CMP 201, 120
	CMP 201, 120
	SUB @706, @2
	ADD #10, <1
	SUB @706, @2
	SUB 20, @12
	MOV -7, <-20
	SPL -802, 610
	ADD #-279, <0
	SPL -802, 610
	ADD #-279, <0
	ADD 802, 630
	SUB @127, 106
	ADD 802, 630
	SUB @-127, 100
	ADD 270, 60
	CMP <0, @-205
	CMP -207, <-120
	CMP <1, @0
	MOV -1, <-20
	ADD #10, <1
	JMN 2, 2
	CMP 802, 630
	JMN 2, 2
	SUB 802, 630
	JMN 2, 2
	SUB 802, 630
	JMN 2, 2
	ADD 220, <602
	ADD 802, 630
	DJN -1, @-20
	SUB @180, <63
	DJN -1, @-20
	SPL 0, <402
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
