Analysis & Synthesis report for PipelinedMIPS
Sun Jul  6 17:19:49 2025
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1
 17. Source assignments for dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|altsyncram_kh23:altsyncram1
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS
 20. Parameter Settings for User Entity Instance: PLL:\G0:MCLK|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: Ifetch:IFE
 22. Parameter Settings for User Entity Instance: Ifetch:IFE|altsyncram:inst_memory
 23. Parameter Settings for User Entity Instance: Idecode:ID
 24. Parameter Settings for User Entity Instance: Execute:EXE
 25. Parameter Settings for User Entity Instance: Execute:EXE|Shifter:Shftr
 26. Parameter Settings for User Entity Instance: dmemory:\G1:MEM
 27. Parameter Settings for User Entity Instance: dmemory:\G1:MEM|altsyncram:data_memory
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 29. Parameter Settings for Inferred Entity Instance: Execute:EXE|lpm_mult:Mult0
 30. altpll Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. lpm_mult Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "Execute:EXE|Shifter:Shftr"
 34. Port Connectivity Checks: "Execute:EXE"
 35. Port Connectivity Checks: "PLL:\G0:MCLK"
 36. Signal Tap Logic Analyzer Settings
 37. In-System Memory Content Editor Settings
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Connections to In-System Debugging Instance "auto_signaltap_0"
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul  6 17:19:49 2025       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; PipelinedMIPS                               ;
; Top-level Entity Name              ; MIPS                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,354                                       ;
;     Total combinational functions  ; 4,146                                       ;
;     Dedicated logic registers      ; 5,549                                       ;
; Total registers                    ; 5549                                        ;
; Total pins                         ; 286                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,183,744                                   ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS               ; PipelinedMIPS      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                 ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library     ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; VHDL/Shifter.vhd                                                                 ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/Shifter.vhd                                                   ;             ;
; VHDL/PLL.vhd                                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/PLL.vhd                                                       ;             ;
; VHDL/MIPS.vhd                                                                    ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd                                                      ;             ;
; VHDL/IFETCH.VHD                                                                  ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/IFETCH.VHD                                                    ;             ;
; VHDL/IDECODE.VHD                                                                 ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/IDECODE.VHD                                                   ;             ;
; VHDL/HazardUnit.vhd                                                              ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/HazardUnit.vhd                                                ;             ;
; VHDL/ForwardingUnit.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/ForwardingUnit.vhd                                            ;             ;
; VHDL/EXECUTE.VHD                                                                 ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/EXECUTE.VHD                                                   ;             ;
; VHDL/DMEMORY.VHD                                                                 ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/DMEMORY.VHD                                                   ;             ;
; VHDL/CONTROL.VHD                                                                 ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/CONTROL.VHD                                                   ;             ;
; VHDL/const_package.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/const_package.vhd                                             ;             ;
; VHDL/cond_comilation_package.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/cond_comilation_package.vhd                                   ;             ;
; VHDL/aux_package.vhd                                                             ; yes             ; User VHDL File                               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/aux_package.vhd                                               ;             ;
; altpll.tdf                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                                             ;             ;
; aglobal211.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                         ;             ;
; stratix_pll.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                                                        ;             ;
; stratixii_pll.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                      ;             ;
; cycloneii_pll.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                      ;             ;
; altsyncram.tdf                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;             ;
; stratix_ram_block.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;             ;
; lpm_mux.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;             ;
; lpm_decode.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;             ;
; a_rdenreg.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;             ;
; altrom.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                             ;             ;
; altram.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                             ;             ;
; altdpram.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;             ;
; db/altsyncram_q134.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_q134.tdf                                             ;             ;
; db/altsyncram_3913.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_3913.tdf                                             ;             ;
; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/Memory files/ITCM.hex ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/Memory files/ITCM.hex                                              ;             ;
; sld_mod_ram_rom.vhd                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;             ;
; sld_rom_sr.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;             ;
; db/altsyncram_u454.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_u454.tdf                                             ;             ;
; db/altsyncram_kh23.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_kh23.tdf                                             ;             ;
; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/Memory files/DTCM.hex ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/Memory files/DTCM.hex                                              ;             ;
; sld_signaltap.vhd                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                      ;             ;
; sld_signaltap_impl.vhd                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                 ;             ;
; sld_ela_control.vhd                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                    ;             ;
; lpm_shiftreg.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                       ;             ;
; lpm_constant.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                                                       ;             ;
; dffeea.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffeea.inc                                                             ;             ;
; sld_mbpmg.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                           ;             ;
; sld_buffer_manager.vhd                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                 ;             ;
; db/altsyncram_se24.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_se24.tdf                                             ;             ;
; altdpram.tdf                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.tdf                                                           ;             ;
; memmodes.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/memmodes.inc                                                         ;             ;
; a_hdffe.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_hdffe.inc                                                            ;             ;
; alt_le_rden_reg.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                    ;             ;
; altsyncram.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.inc                                                         ;             ;
; lpm_mux.tdf                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                            ;             ;
; muxlut.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muxlut.inc                                                             ;             ;
; bypassff.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                                           ;             ;
; altshift.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                           ;             ;
; db/mux_tsc.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                         ;             ;
; declut.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/declut.inc                                                             ;             ;
; lpm_compare.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                                        ;             ;
; db/decode_dvf.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                        ;             ;
; lpm_add_sub.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                        ;             ;
; cmpconst.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cmpconst.inc                                                           ;             ;
; lpm_counter.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                                        ;             ;
; alt_counter_stratix.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                ;             ;
; db/cntr_cii.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/cntr_cii.tdf                                                    ;             ;
; db/cmpr_vgc.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/cmpr_vgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/cmpr_ngc.tdf                                                    ;             ;
; sld_hub.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld  ;
; db/ip/sld7f309e2f/alt_sld_fab.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/ip/sld7f309e2f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab.v                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                    ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd               ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;             ;
; lpm_mult.tdf                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                           ;             ;
; multcore.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc                                                           ;             ;
; db/mult_36t.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/mult_36t.tdf                                                    ;             ;
; DUT/Shifter.vhd                                                                  ; yes             ; User VHDL File                               ; DUT/Shifter.vhd                                                                                                               ;             ;
; DUT/PLL.vhd                                                                      ; yes             ; User Wizard-Generated File                   ; DUT/PLL.vhd                                                                                                                   ;             ;
; DUT/MIPS.vhd                                                                     ; yes             ; User VHDL File                               ; DUT/MIPS.vhd                                                                                                                  ;             ;
; DUT/IFETCH.VHD                                                                   ; yes             ; User VHDL File                               ; DUT/IFETCH.VHD                                                                                                                ;             ;
; DUT/IDECODE.VHD                                                                  ; yes             ; User VHDL File                               ; DUT/IDECODE.VHD                                                                                                               ;             ;
; DUT/HazardUnit.vhd                                                               ; yes             ; User VHDL File                               ; DUT/HazardUnit.vhd                                                                                                            ;             ;
; DUT/ForwardingUnit.vhd                                                           ; yes             ; User VHDL File                               ; DUT/ForwardingUnit.vhd                                                                                                        ;             ;
; DUT/EXECUTE.VHD                                                                  ; yes             ; User VHDL File                               ; DUT/EXECUTE.VHD                                                                                                               ;             ;
; DUT/DMEMORY.VHD                                                                  ; yes             ; User VHDL File                               ; DUT/DMEMORY.VHD                                                                                                               ;             ;
; DUT/CONTROL.VHD                                                                  ; yes             ; User VHDL File                               ; DUT/CONTROL.VHD                                                                                                               ;             ;
; DUT/const_package.vhd                                                            ; yes             ; User VHDL File                               ; DUT/const_package.vhd                                                                                                         ;             ;
; DUT/cond_comilation_package.vhd                                                  ; yes             ; User VHDL File                               ; DUT/cond_comilation_package.vhd                                                                                               ;             ;
; DUT/aux_package.vhd                                                              ; yes             ; User VHDL File                               ; DUT/aux_package.vhd                                                                                                           ;             ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 8,354       ;
;                                             ;             ;
; Total combinational functions               ; 4146        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 2959        ;
;     -- 3 input functions                    ; 831         ;
;     -- <=2 input functions                  ; 356         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 3912        ;
;     -- arithmetic mode                      ; 234         ;
;                                             ;             ;
; Total registers                             ; 5549        ;
;     -- Dedicated logic registers            ; 5549        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 286         ;
; Total memory bits                           ; 1183744     ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 2           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk_i~input ;
; Maximum fan-out                             ; 2721        ;
; Total fan-out                               ; 41374       ;
; Average fan-out                             ; 3.89        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MIPS                                                                                                                                   ; 4146 (137)          ; 5549 (468)                ; 1183744     ; 2            ; 0       ; 1         ; 286  ; 0            ; |MIPS                                                                                                                                                                                                                                                                                                                                            ; MIPS                              ; work         ;
;    |Execute:EXE|                                                                                                                        ; 709 (509)           ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MIPS|Execute:EXE                                                                                                                                                                                                                                                                                                                                ; Execute                           ; work         ;
;       |Shifter:Shftr|                                                                                                                   ; 200 (200)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Execute:EXE|Shifter:Shftr                                                                                                                                                                                                                                                                                                                  ; Shifter                           ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MIPS|Execute:EXE|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;          |mult_36t:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |MIPS|Execute:EXE|lpm_mult:Mult0|mult_36t:auto_generated                                                                                                                                                                                                                                                                                         ; mult_36t                          ; work         ;
;    |ForwardingUnit:ForUn|                                                                                                               ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|ForwardingUnit:ForUn                                                                                                                                                                                                                                                                                                                       ; ForwardingUnit                    ; work         ;
;    |HazardUnit:HazUn|                                                                                                                   ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|HazardUnit:HazUn                                                                                                                                                                                                                                                                                                                           ; HazardUnit                        ; work         ;
;    |Idecode:ID|                                                                                                                         ; 1456 (1456)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Idecode:ID                                                                                                                                                                                                                                                                                                                                 ; Idecode                           ; work         ;
;    |Ifetch:IFE|                                                                                                                         ; 158 (64)            ; 97 (33)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE                                                                                                                                                                                                                                                                                                                                 ; Ifetch                            ; work         ;
;       |altsyncram:inst_memory|                                                                                                          ; 94 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE|altsyncram:inst_memory                                                                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;          |altsyncram_q134:auto_generated|                                                                                               ; 94 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated                                                                                                                                                                                                                                                                           ; altsyncram_q134                   ; work         ;
;             |altsyncram_3913:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1                                                                                                                                                                                                                                               ; altsyncram_3913                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 94 (71)             ; 64 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |PLL:\G0:MCLK|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|PLL:\G0:MCLK                                                                                                                                                                                                                                                                                                                               ; PLL                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|PLL:\G0:MCLK|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;    |control:CTL|                                                                                                                        ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|control:CTL                                                                                                                                                                                                                                                                                                                                ; control                           ; work         ;
;    |dmemory:\G1:MEM|                                                                                                                    ; 93 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:\G1:MEM                                                                                                                                                                                                                                                                                                                            ; dmemory                           ; work         ;
;       |altsyncram:data_memory|                                                                                                          ; 93 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory                                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_u454:auto_generated|                                                                                               ; 93 (0)              ; 64 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_u454                   ; work         ;
;             |altsyncram_kh23:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|altsyncram_kh23:altsyncram1                                                                                                                                                                                                                                          ; altsyncram_kh23                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 93 (71)             ; 64 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 216 (1)             ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 215 (0)             ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 215 (0)             ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 215 (1)             ; 136 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 214 (0)             ; 129 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 214 (169)           ; 129 (100)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 26 (26)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1321 (2)            ; 3792 (570)                ; 1167360     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1319 (0)            ; 3222 (0)                  ; 1167360     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1319 (88)           ; 3222 (1224)               ; 1167360     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1167360     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_se24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1167360     ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_se24:auto_generated                                                                                                                                                 ; altsyncram_se24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 669 (1)             ; 1441 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 570 (0)             ; 1425 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 855 (855)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 570 (0)             ; 570 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 98 (98)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 381 (13)            ; 362 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_cii:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cii:auto_generated                                                             ; cntr_cii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 285 (285)           ; 285 (285)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------------------------------+
; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|ALTSYNCRAM                                                                                               ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192    ; C:\Users\nyifv\Desktop\CPU_Architecture\LAB5\PipelinedMIPS\Memory files\ITCM.hex ;
; dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|altsyncram_kh23:altsyncram1|ALTSYNCRAM                                                                                          ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192    ; C:\Users\nyifv\Desktop\CPU_Architecture\LAB5\PipelinedMIPS\Memory files\DTCM.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_se24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 285          ; 4096         ; 285          ; 1167360 ; None                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; BPADDR_w[0,1]                           ; Stuck at GND due to stuck port data_in      ;
; Ifetch:IFE|pc_prev_q[0,1]               ; Stuck at GND due to stuck port data_in      ;
; ID_PC_w[1]                              ; Merged with ID_PC_w[0]                      ;
; pc_plus4_w2[0,1]                        ; Merged with ID_PC_w[0]                      ;
; EX_PC_w[0,1]                            ; Merged with pc_plus4_EX[0]                  ;
; pc_plus4_EX[1]                          ; Merged with pc_plus4_EX[0]                  ;
; EX_instruction_w[0]                     ; Merged with func_EX[0]                      ;
; sign_extend_w2[0]                       ; Merged with func_EX[0]                      ;
; EX_instruction_w[1]                     ; Merged with func_EX[1]                      ;
; sign_extend_w2[1]                       ; Merged with func_EX[1]                      ;
; EX_instruction_w[2]                     ; Merged with func_EX[2]                      ;
; sign_extend_w2[2]                       ; Merged with func_EX[2]                      ;
; EX_instruction_w[3]                     ; Merged with func_EX[3]                      ;
; sign_extend_w2[3]                       ; Merged with func_EX[3]                      ;
; EX_instruction_w[4]                     ; Merged with func_EX[4]                      ;
; sign_extend_w2[4]                       ; Merged with func_EX[4]                      ;
; EX_instruction_w[5]                     ; Merged with func_EX[5]                      ;
; sign_extend_w2[5]                       ; Merged with func_EX[5]                      ;
; EX_instruction_w[21]                    ; Merged with ID_EX_RegRs[0]                  ;
; EX_instruction_w[22]                    ; Merged with ID_EX_RegRs[1]                  ;
; EX_instruction_w[23]                    ; Merged with ID_EX_RegRs[2]                  ;
; EX_instruction_w[24]                    ; Merged with ID_EX_RegRs[3]                  ;
; EX_instruction_w[25]                    ; Merged with ID_EX_RegRs[4]                  ;
; EX_instruction_w[16]                    ; Merged with ID_EX_RegRt[0]                  ;
; EX_instruction_w[17]                    ; Merged with ID_EX_RegRt[1]                  ;
; EX_instruction_w[18]                    ; Merged with ID_EX_RegRt[2]                  ;
; EX_instruction_w[19]                    ; Merged with ID_EX_RegRt[3]                  ;
; EX_instruction_w[20]                    ; Merged with ID_EX_RegRt[4]                  ;
; EX_instruction_w[11]                    ; Merged with ID_EX_RegRd[0]                  ;
; sign_extend_w2[11]                      ; Merged with ID_EX_RegRd[0]                  ;
; EX_instruction_w[12]                    ; Merged with ID_EX_RegRd[1]                  ;
; sign_extend_w2[12]                      ; Merged with ID_EX_RegRd[1]                  ;
; EX_instruction_w[13]                    ; Merged with ID_EX_RegRd[2]                  ;
; sign_extend_w2[13]                      ; Merged with ID_EX_RegRd[2]                  ;
; EX_instruction_w[14]                    ; Merged with ID_EX_RegRd[3]                  ;
; sign_extend_w2[14]                      ; Merged with ID_EX_RegRd[3]                  ;
; EX_instruction_w[15]                    ; Merged with ID_EX_RegRd[4]                  ;
; sign_extend_w2[15..31]                  ; Merged with ID_EX_RegRd[4]                  ;
; EX_instruction_w[6]                     ; Merged with sign_extend_w2[6]               ;
; EX_instruction_w[7]                     ; Merged with sign_extend_w2[7]               ;
; EX_instruction_w[8]                     ; Merged with sign_extend_w2[8]               ;
; EX_instruction_w[9]                     ; Merged with sign_extend_w2[9]               ;
; EX_instruction_w[10]                    ; Merged with sign_extend_w2[10]              ;
; MEM_PC_w[0,1]                           ; Merged with pc_plus4_MEM[0]                 ;
; pc_plus4_MEM[1]                         ; Merged with pc_plus4_MEM[0]                 ;
; pc_plus4_WB[1]                          ; Merged with pc_plus4_WB[0]                  ;
; mem_read_EX                             ; Merged with MemtoReg_EX[0]                  ;
; ID_PC_w[0]                              ; Stuck at GND due to stuck port data_in      ;
; pc_plus4_EX[0]                          ; Stuck at GND due to stuck port data_in      ;
; pc_plus4_MEM[0]                         ; Stuck at GND due to stuck port data_in      ;
; pc_plus4_WB[0]                          ; Stuck at GND due to stuck port data_in      ;
; WB_PC_w[0,1]                            ; Stuck at GND due to stuck port data_in      ;
; Idecode:ID|RF_q[0][31]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][30]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][29]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][28]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][27]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][26]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][25]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][24]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][23]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][22]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][21]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][20]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][19]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][18]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][17]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][16]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][15]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][14]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][13]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][12]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][11]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][10]                  ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][9]                   ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][8]                   ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][7]                   ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][6]                   ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][5]                   ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][4]                   ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][3]                   ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][2]                   ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][1]                   ; Stuck at GND due to stuck port clock_enable ;
; Idecode:ID|RF_q[0][0]                   ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 106 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+---------------+---------------------------+--------------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+---------------+---------------------------+--------------------------------------------------------------------------+
; ID_PC_w[0]    ; Stuck at GND              ; pc_plus4_EX[0], pc_plus4_MEM[0], pc_plus4_WB[0], WB_PC_w[0], WB_PC_w[1], ;
;               ; due to stuck port data_in ; Idecode:ID|RF_q[0][1], Idecode:ID|RF_q[0][0]                             ;
+---------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5549  ;
; Number of registers using Synchronous Clear  ; 59    ;
; Number of registers using Synchronous Load   ; 90    ;
; Number of registers using Asynchronous Clear ; 2476  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2389  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |MIPS|instruction_w2[9]                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |MIPS|Ifetch:IFE|pc_q[4]                                                                                                                                                 ;
; 65:1               ; 2 bits    ; 86 LEs        ; 12 LEs               ; 74 LEs                 ; Yes        ; |MIPS|alu_op_EX[3]                                                                                                                                                       ;
; 12:1               ; 15 bits   ; 120 LEs       ; 75 LEs               ; 45 LEs                 ; Yes        ; |MIPS|MEM_alu_result[2]                                                                                                                                                  ;
; 12:1               ; 15 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; Yes        ; |MIPS|MEM_alu_result[26]                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MIPS|alu_op_EX[1]                                                                                                                                                       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]           ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |MIPS|dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|ForwardB_mux_outputs_o[6]                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|a_input_w[28]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|Shifter:Shftr|mat[5][22]                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|Shifter:Shftr|mat[5][18]                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|ID_EX_write_reg_addr_o[4]                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|Shifter:Shftr|mat[5][25]                                                                                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |MIPS|Idecode:ID|write_reg_data_o[21]                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS|Idecode:ID|write_reg_data_o[4]                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS|Execute:EXE|Shifter:Shftr|mat[5][28]                                                                                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MIPS|Idecode:ID|Mux32                                                                                                                                                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MIPS|Idecode:ID|Mux0                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|altsyncram_kh23:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS ;
+------------------+-------+-------------------------------------------+
; Parameter Name   ; Value ; Type                                      ;
+------------------+-------+-------------------------------------------+
; WORD_GRANULARITY ; true  ; Enumerated                                ;
; MODELSIM         ; 0     ; Signed Integer                            ;
; DATA_BUS_WIDTH   ; 32    ; Signed Integer                            ;
; ITCM_ADDR_WIDTH  ; 8     ; Signed Integer                            ;
; DTCM_ADDR_WIDTH  ; 8     ; Signed Integer                            ;
; PC_WIDTH         ; 10    ; Signed Integer                            ;
; FUNCT_WIDTH      ; 6     ; Signed Integer                            ;
; DATA_WORDS_NUM   ; 256   ; Signed Integer                            ;
; CLK_CNT_WIDTH    ; 16    ; Signed Integer                            ;
; INST_CNT_WIDTH   ; 16    ; Signed Integer                            ;
+------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:\G0:MCLK|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer            ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ifetch:IFE ;
+------------------+-------+------------------------------+
; Parameter Name   ; Value ; Type                         ;
+------------------+-------+------------------------------+
; word_granularity ; true  ; Enumerated                   ;
; data_bus_width   ; 32    ; Signed Integer               ;
; pc_width         ; 10    ; Signed Integer               ;
; next_pc_width    ; 8     ; Signed Integer               ;
; itcm_addr_width  ; 8     ; Signed Integer               ;
; words_num        ; 256   ; Signed Integer               ;
; inst_cnt_width   ; 16    ; Signed Integer               ;
+------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ifetch:IFE|altsyncram:inst_memory                                                         ;
+------------------------------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                            ; Type           ;
+------------------------------------+----------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                              ; Untyped        ;
; WIDTH_A                            ; 32                                                                               ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                              ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                             ; Untyped        ;
; WIDTH_B                            ; 1                                                                                ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                             ; Untyped        ;
; INIT_FILE                          ; C:\Users\nyifv\Desktop\CPU_Architecture\LAB5\PipelinedMIPS\Memory files\ITCM.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_q134                                                                  ; Untyped        ;
+------------------------------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Idecode:ID ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; data_bus_width ; 32    ; Signed Integer                 ;
; pc_width       ; 10    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:EXE ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; data_bus_width ; 32    ; Signed Integer                  ;
; funct_width    ; 6     ; Signed Integer                  ;
; pc_width       ; 10    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Execute:EXE|Shifter:Shftr ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 32    ; Signed Integer                                ;
; k              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmemory:\G1:MEM ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; data_bus_width  ; 32    ; Signed Integer                     ;
; dtcm_addr_width ; 8     ; Signed Integer                     ;
; words_num       ; 256   ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmemory:\G1:MEM|altsyncram:data_memory                                                    ;
+------------------------------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                            ; Type           ;
+------------------------------------+----------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                      ; Untyped        ;
; WIDTH_A                            ; 32                                                                               ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                              ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                             ; Untyped        ;
; WIDTH_B                            ; 1                                                                                ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                             ; Untyped        ;
; INIT_FILE                          ; C:\Users\nyifv\Desktop\CPU_Architecture\LAB5\PipelinedMIPS\Memory files\DTCM.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_u454                                                                  ; Untyped        ;
+------------------------------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 285                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 285                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 881                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 285                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Execute:EXE|lpm_mult:Mult0         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:\G0:MCLK|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 2                                      ;
; Entity Instance                           ; Ifetch:IFE|altsyncram:inst_memory      ;
;     -- OPERATION_MODE                     ; ROM                                    ;
;     -- WIDTH_A                            ; 32                                     ;
;     -- NUMWORDS_A                         ; 256                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 0                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
; Entity Instance                           ; dmemory:\G1:MEM|altsyncram:data_memory ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                            ;
;     -- WIDTH_A                            ; 32                                     ;
;     -- NUMWORDS_A                         ; 256                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 0                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 1                          ;
; Entity Instance                       ; Execute:EXE|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                         ;
;     -- LPM_WIDTHB                     ; 16                         ;
;     -- LPM_WIDTHP                     ; 32                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Execute:EXE|Shifter:Shftr"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; x[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Execute:EXE"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; zero_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:\G0:MCLK"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 285                 ; 285              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                          ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                    ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------+
; 0              ; ITCM        ; 32    ; 256   ; Read/Write ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated      ;
; 1              ; DTCM        ; 32    ; 256   ; Read/Write ; dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 350                         ;
; cycloneiii_ff         ; 1621                        ;
;     CLR               ; 51                          ;
;     ENA               ; 80                          ;
;     ENA CLR           ; 1051                        ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 10                          ;
;     plain             ; 413                         ;
; cycloneiii_lcell_comb ; 2608                        ;
;     arith             ; 134                         ;
;         2 data inputs ; 91                          ;
;         3 data inputs ; 43                          ;
;     normal            ; 2474                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 63                          ;
;         3 data inputs ; 308                         ;
;         4 data inputs ; 2089                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 10.08                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                         ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                    ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------+---------+
; BPADDR_w[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A     ;
; BPADDR_w[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A     ;
; BPADDR_w[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A     ;
; BPADDR_w[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                  ; N/A     ;
; BPADDR_w[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[2]                                                                                          ; N/A     ;
; BPADDR_w[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[2]                                                                                          ; N/A     ;
; BPADDR_w[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[3]                                                                                          ; N/A     ;
; BPADDR_w[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[3]                                                                                          ; N/A     ;
; BPADDR_w[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[4]                                                                                          ; N/A     ;
; BPADDR_w[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[4]                                                                                          ; N/A     ;
; BPADDR_w[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[5]                                                                                          ; N/A     ;
; BPADDR_w[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[5]                                                                                          ; N/A     ;
; BPADDR_w[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[6]                                                                                          ; N/A     ;
; BPADDR_w[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[6]                                                                                          ; N/A     ;
; BPADDR_w[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[7]                                                                                          ; N/A     ;
; BPADDR_w[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[7]                                                                                          ; N/A     ;
; BPADDR_w[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[8]                                                                                          ; N/A     ;
; BPADDR_w[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[8]                                                                                          ; N/A     ;
; BPADDR_w[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[9]                                                                                          ; N/A     ;
; BPADDR_w[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BPADDR_w[9]                                                                                          ; N/A     ;
; CLKCNT_o[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[0]                                                                                        ; N/A     ;
; CLKCNT_o[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[0]                                                                                        ; N/A     ;
; CLKCNT_o[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[10]                                                                                       ; N/A     ;
; CLKCNT_o[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[10]                                                                                       ; N/A     ;
; CLKCNT_o[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[11]                                                                                       ; N/A     ;
; CLKCNT_o[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[11]                                                                                       ; N/A     ;
; CLKCNT_o[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[12]                                                                                       ; N/A     ;
; CLKCNT_o[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[12]                                                                                       ; N/A     ;
; CLKCNT_o[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[13]                                                                                       ; N/A     ;
; CLKCNT_o[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[13]                                                                                       ; N/A     ;
; CLKCNT_o[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[14]                                                                                       ; N/A     ;
; CLKCNT_o[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[14]                                                                                       ; N/A     ;
; CLKCNT_o[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[15]                                                                                       ; N/A     ;
; CLKCNT_o[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[15]                                                                                       ; N/A     ;
; CLKCNT_o[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[1]                                                                                        ; N/A     ;
; CLKCNT_o[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[1]                                                                                        ; N/A     ;
; CLKCNT_o[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[2]                                                                                        ; N/A     ;
; CLKCNT_o[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[2]                                                                                        ; N/A     ;
; CLKCNT_o[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[3]                                                                                        ; N/A     ;
; CLKCNT_o[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[3]                                                                                        ; N/A     ;
; CLKCNT_o[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[4]                                                                                        ; N/A     ;
; CLKCNT_o[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[4]                                                                                        ; N/A     ;
; CLKCNT_o[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[5]                                                                                        ; N/A     ;
; CLKCNT_o[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[5]                                                                                        ; N/A     ;
; CLKCNT_o[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[6]                                                                                        ; N/A     ;
; CLKCNT_o[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[6]                                                                                        ; N/A     ;
; CLKCNT_o[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[7]                                                                                        ; N/A     ;
; CLKCNT_o[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[7]                                                                                        ; N/A     ;
; CLKCNT_o[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[8]                                                                                        ; N/A     ;
; CLKCNT_o[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[8]                                                                                        ; N/A     ;
; CLKCNT_o[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[9]                                                                                        ; N/A     ;
; CLKCNT_o[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mclk_cnt_q[9]                                                                                        ; N/A     ;
; EXinstruction_o[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; func_EX[0]                                                                                           ; N/A     ;
; EXinstruction_o[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; func_EX[0]                                                                                           ; N/A     ;
; EXinstruction_o[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sign_extend_w2[10]                                                                                   ; N/A     ;
; EXinstruction_o[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sign_extend_w2[10]                                                                                   ; N/A     ;
; EXinstruction_o[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRd[0]                                                                                       ; N/A     ;
; EXinstruction_o[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRd[0]                                                                                       ; N/A     ;
; EXinstruction_o[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRd[1]                                                                                       ; N/A     ;
; EXinstruction_o[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRd[1]                                                                                       ; N/A     ;
; EXinstruction_o[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRd[2]                                                                                       ; N/A     ;
; EXinstruction_o[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRd[2]                                                                                       ; N/A     ;
; EXinstruction_o[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRd[3]                                                                                       ; N/A     ;
; EXinstruction_o[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRd[3]                                                                                       ; N/A     ;
; EXinstruction_o[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRd[4]                                                                                       ; N/A     ;
; EXinstruction_o[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRd[4]                                                                                       ; N/A     ;
; EXinstruction_o[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRt[0]                                                                                       ; N/A     ;
; EXinstruction_o[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRt[0]                                                                                       ; N/A     ;
; EXinstruction_o[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRt[1]                                                                                       ; N/A     ;
; EXinstruction_o[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRt[1]                                                                                       ; N/A     ;
; EXinstruction_o[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRt[2]                                                                                       ; N/A     ;
; EXinstruction_o[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRt[2]                                                                                       ; N/A     ;
; EXinstruction_o[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRt[3]                                                                                       ; N/A     ;
; EXinstruction_o[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRt[3]                                                                                       ; N/A     ;
; EXinstruction_o[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; func_EX[1]                                                                                           ; N/A     ;
; EXinstruction_o[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; func_EX[1]                                                                                           ; N/A     ;
; EXinstruction_o[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRt[4]                                                                                       ; N/A     ;
; EXinstruction_o[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRt[4]                                                                                       ; N/A     ;
; EXinstruction_o[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRs[0]                                                                                       ; N/A     ;
; EXinstruction_o[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRs[0]                                                                                       ; N/A     ;
; EXinstruction_o[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRs[1]                                                                                       ; N/A     ;
; EXinstruction_o[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRs[1]                                                                                       ; N/A     ;
; EXinstruction_o[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRs[2]                                                                                       ; N/A     ;
; EXinstruction_o[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRs[2]                                                                                       ; N/A     ;
; EXinstruction_o[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRs[3]                                                                                       ; N/A     ;
; EXinstruction_o[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRs[3]                                                                                       ; N/A     ;
; EXinstruction_o[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRs[4]                                                                                       ; N/A     ;
; EXinstruction_o[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_EX_RegRs[4]                                                                                       ; N/A     ;
; EXinstruction_o[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_instruction_w[26]                                                                                 ; N/A     ;
; EXinstruction_o[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_instruction_w[26]                                                                                 ; N/A     ;
; EXinstruction_o[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_instruction_w[27]                                                                                 ; N/A     ;
; EXinstruction_o[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_instruction_w[27]                                                                                 ; N/A     ;
; EXinstruction_o[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_instruction_w[28]                                                                                 ; N/A     ;
; EXinstruction_o[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_instruction_w[28]                                                                                 ; N/A     ;
; EXinstruction_o[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_instruction_w[29]                                                                                 ; N/A     ;
; EXinstruction_o[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_instruction_w[29]                                                                                 ; N/A     ;
; EXinstruction_o[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; func_EX[2]                                                                                           ; N/A     ;
; EXinstruction_o[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; func_EX[2]                                                                                           ; N/A     ;
; EXinstruction_o[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_instruction_w[30]                                                                                 ; N/A     ;
; EXinstruction_o[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_instruction_w[30]                                                                                 ; N/A     ;
; EXinstruction_o[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_instruction_w[31]                                                                                 ; N/A     ;
; EXinstruction_o[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_instruction_w[31]                                                                                 ; N/A     ;
; EXinstruction_o[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; func_EX[3]                                                                                           ; N/A     ;
; EXinstruction_o[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; func_EX[3]                                                                                           ; N/A     ;
; EXinstruction_o[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; func_EX[4]                                                                                           ; N/A     ;
; EXinstruction_o[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; func_EX[4]                                                                                           ; N/A     ;
; EXinstruction_o[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; func_EX[5]                                                                                           ; N/A     ;
; EXinstruction_o[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; func_EX[5]                                                                                           ; N/A     ;
; EXinstruction_o[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sign_extend_w2[6]                                                                                    ; N/A     ;
; EXinstruction_o[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sign_extend_w2[6]                                                                                    ; N/A     ;
; EXinstruction_o[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sign_extend_w2[7]                                                                                    ; N/A     ;
; EXinstruction_o[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sign_extend_w2[7]                                                                                    ; N/A     ;
; EXinstruction_o[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sign_extend_w2[8]                                                                                    ; N/A     ;
; EXinstruction_o[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sign_extend_w2[8]                                                                                    ; N/A     ;
; EXinstruction_o[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sign_extend_w2[9]                                                                                    ; N/A     ;
; EXinstruction_o[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sign_extend_w2[9]                                                                                    ; N/A     ;
; EXpc_o[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; EXpc_o[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; EXpc_o[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; EXpc_o[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; EXpc_o[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[2]                                                                                           ; N/A     ;
; EXpc_o[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[2]                                                                                           ; N/A     ;
; EXpc_o[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[3]                                                                                           ; N/A     ;
; EXpc_o[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[3]                                                                                           ; N/A     ;
; EXpc_o[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[4]                                                                                           ; N/A     ;
; EXpc_o[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[4]                                                                                           ; N/A     ;
; EXpc_o[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[5]                                                                                           ; N/A     ;
; EXpc_o[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[5]                                                                                           ; N/A     ;
; EXpc_o[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[6]                                                                                           ; N/A     ;
; EXpc_o[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[6]                                                                                           ; N/A     ;
; EXpc_o[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[7]                                                                                           ; N/A     ;
; EXpc_o[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[7]                                                                                           ; N/A     ;
; EXpc_o[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[8]                                                                                           ; N/A     ;
; EXpc_o[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[8]                                                                                           ; N/A     ;
; EXpc_o[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[9]                                                                                           ; N/A     ;
; EXpc_o[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; EX_PC_w[9]                                                                                           ; N/A     ;
; FHCNT_o[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[0]                                                                                           ; N/A     ;
; FHCNT_o[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[0]                                                                                           ; N/A     ;
; FHCNT_o[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[10]                                                                                          ; N/A     ;
; FHCNT_o[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[10]                                                                                          ; N/A     ;
; FHCNT_o[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[11]                                                                                          ; N/A     ;
; FHCNT_o[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[11]                                                                                          ; N/A     ;
; FHCNT_o[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[12]                                                                                          ; N/A     ;
; FHCNT_o[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[12]                                                                                          ; N/A     ;
; FHCNT_o[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[13]                                                                                          ; N/A     ;
; FHCNT_o[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[13]                                                                                          ; N/A     ;
; FHCNT_o[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[14]                                                                                          ; N/A     ;
; FHCNT_o[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[14]                                                                                          ; N/A     ;
; FHCNT_o[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[15]                                                                                          ; N/A     ;
; FHCNT_o[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[15]                                                                                          ; N/A     ;
; FHCNT_o[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[1]                                                                                           ; N/A     ;
; FHCNT_o[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[1]                                                                                           ; N/A     ;
; FHCNT_o[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[2]                                                                                           ; N/A     ;
; FHCNT_o[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[2]                                                                                           ; N/A     ;
; FHCNT_o[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[3]                                                                                           ; N/A     ;
; FHCNT_o[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[3]                                                                                           ; N/A     ;
; FHCNT_o[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[4]                                                                                           ; N/A     ;
; FHCNT_o[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[4]                                                                                           ; N/A     ;
; FHCNT_o[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[5]                                                                                           ; N/A     ;
; FHCNT_o[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[5]                                                                                           ; N/A     ;
; FHCNT_o[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[6]                                                                                           ; N/A     ;
; FHCNT_o[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[6]                                                                                           ; N/A     ;
; FHCNT_o[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[7]                                                                                           ; N/A     ;
; FHCNT_o[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[7]                                                                                           ; N/A     ;
; FHCNT_o[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[8]                                                                                           ; N/A     ;
; FHCNT_o[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[8]                                                                                           ; N/A     ;
; FHCNT_o[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[9]                                                                                           ; N/A     ;
; FHCNT_o[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FHCNT_w[9]                                                                                           ; N/A     ;
; IDinstruction_o[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[0]                                                                                    ; N/A     ;
; IDinstruction_o[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[0]                                                                                    ; N/A     ;
; IDinstruction_o[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[10]                                                                                   ; N/A     ;
; IDinstruction_o[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[10]                                                                                   ; N/A     ;
; IDinstruction_o[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[11]                                                                                   ; N/A     ;
; IDinstruction_o[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[11]                                                                                   ; N/A     ;
; IDinstruction_o[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[12]                                                                                   ; N/A     ;
; IDinstruction_o[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[12]                                                                                   ; N/A     ;
; IDinstruction_o[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[13]                                                                                   ; N/A     ;
; IDinstruction_o[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[13]                                                                                   ; N/A     ;
; IDinstruction_o[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[14]                                                                                   ; N/A     ;
; IDinstruction_o[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[14]                                                                                   ; N/A     ;
; IDinstruction_o[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[15]                                                                                   ; N/A     ;
; IDinstruction_o[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[15]                                                                                   ; N/A     ;
; IDinstruction_o[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[16]                                                                                   ; N/A     ;
; IDinstruction_o[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[16]                                                                                   ; N/A     ;
; IDinstruction_o[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[17]                                                                                   ; N/A     ;
; IDinstruction_o[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[17]                                                                                   ; N/A     ;
; IDinstruction_o[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[18]                                                                                   ; N/A     ;
; IDinstruction_o[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[18]                                                                                   ; N/A     ;
; IDinstruction_o[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[19]                                                                                   ; N/A     ;
; IDinstruction_o[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[19]                                                                                   ; N/A     ;
; IDinstruction_o[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[1]                                                                                    ; N/A     ;
; IDinstruction_o[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[1]                                                                                    ; N/A     ;
; IDinstruction_o[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[20]                                                                                   ; N/A     ;
; IDinstruction_o[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[20]                                                                                   ; N/A     ;
; IDinstruction_o[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[21]                                                                                   ; N/A     ;
; IDinstruction_o[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[21]                                                                                   ; N/A     ;
; IDinstruction_o[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[22]                                                                                   ; N/A     ;
; IDinstruction_o[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[22]                                                                                   ; N/A     ;
; IDinstruction_o[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[23]                                                                                   ; N/A     ;
; IDinstruction_o[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[23]                                                                                   ; N/A     ;
; IDinstruction_o[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[24]                                                                                   ; N/A     ;
; IDinstruction_o[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[24]                                                                                   ; N/A     ;
; IDinstruction_o[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[25]                                                                                   ; N/A     ;
; IDinstruction_o[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[25]                                                                                   ; N/A     ;
; IDinstruction_o[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[26]                                                                                   ; N/A     ;
; IDinstruction_o[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[26]                                                                                   ; N/A     ;
; IDinstruction_o[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[27]                                                                                   ; N/A     ;
; IDinstruction_o[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[27]                                                                                   ; N/A     ;
; IDinstruction_o[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[28]                                                                                   ; N/A     ;
; IDinstruction_o[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[28]                                                                                   ; N/A     ;
; IDinstruction_o[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[29]                                                                                   ; N/A     ;
; IDinstruction_o[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[29]                                                                                   ; N/A     ;
; IDinstruction_o[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[2]                                                                                    ; N/A     ;
; IDinstruction_o[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[2]                                                                                    ; N/A     ;
; IDinstruction_o[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[30]                                                                                   ; N/A     ;
; IDinstruction_o[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[30]                                                                                   ; N/A     ;
; IDinstruction_o[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[31]                                                                                   ; N/A     ;
; IDinstruction_o[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[31]                                                                                   ; N/A     ;
; IDinstruction_o[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[3]                                                                                    ; N/A     ;
; IDinstruction_o[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[3]                                                                                    ; N/A     ;
; IDinstruction_o[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[4]                                                                                    ; N/A     ;
; IDinstruction_o[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[4]                                                                                    ; N/A     ;
; IDinstruction_o[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[5]                                                                                    ; N/A     ;
; IDinstruction_o[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[5]                                                                                    ; N/A     ;
; IDinstruction_o[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[6]                                                                                    ; N/A     ;
; IDinstruction_o[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[6]                                                                                    ; N/A     ;
; IDinstruction_o[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[7]                                                                                    ; N/A     ;
; IDinstruction_o[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[7]                                                                                    ; N/A     ;
; IDinstruction_o[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[8]                                                                                    ; N/A     ;
; IDinstruction_o[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[8]                                                                                    ; N/A     ;
; IDinstruction_o[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[9]                                                                                    ; N/A     ;
; IDinstruction_o[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; instruction_w2[9]                                                                                    ; N/A     ;
; IDpc_o[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; IDpc_o[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; IDpc_o[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; IDpc_o[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; IDpc_o[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[2]                                                                                           ; N/A     ;
; IDpc_o[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[2]                                                                                           ; N/A     ;
; IDpc_o[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[3]                                                                                           ; N/A     ;
; IDpc_o[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[3]                                                                                           ; N/A     ;
; IDpc_o[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[4]                                                                                           ; N/A     ;
; IDpc_o[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[4]                                                                                           ; N/A     ;
; IDpc_o[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[5]                                                                                           ; N/A     ;
; IDpc_o[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[5]                                                                                           ; N/A     ;
; IDpc_o[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[6]                                                                                           ; N/A     ;
; IDpc_o[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[6]                                                                                           ; N/A     ;
; IDpc_o[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[7]                                                                                           ; N/A     ;
; IDpc_o[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[7]                                                                                           ; N/A     ;
; IDpc_o[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[8]                                                                                           ; N/A     ;
; IDpc_o[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[8]                                                                                           ; N/A     ;
; IDpc_o[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[9]                                                                                           ; N/A     ;
; IDpc_o[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ID_PC_w[9]                                                                                           ; N/A     ;
; IFinstruction_o[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[0]  ; N/A     ;
; IFinstruction_o[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[0]  ; N/A     ;
; IFinstruction_o[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[10] ; N/A     ;
; IFinstruction_o[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[10] ; N/A     ;
; IFinstruction_o[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[11] ; N/A     ;
; IFinstruction_o[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[11] ; N/A     ;
; IFinstruction_o[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[12] ; N/A     ;
; IFinstruction_o[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[12] ; N/A     ;
; IFinstruction_o[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[13] ; N/A     ;
; IFinstruction_o[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[13] ; N/A     ;
; IFinstruction_o[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[14] ; N/A     ;
; IFinstruction_o[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[14] ; N/A     ;
; IFinstruction_o[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[15] ; N/A     ;
; IFinstruction_o[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[15] ; N/A     ;
; IFinstruction_o[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[16] ; N/A     ;
; IFinstruction_o[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[16] ; N/A     ;
; IFinstruction_o[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[17] ; N/A     ;
; IFinstruction_o[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[17] ; N/A     ;
; IFinstruction_o[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[18] ; N/A     ;
; IFinstruction_o[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[18] ; N/A     ;
; IFinstruction_o[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[19] ; N/A     ;
; IFinstruction_o[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[19] ; N/A     ;
; IFinstruction_o[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[1]  ; N/A     ;
; IFinstruction_o[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[1]  ; N/A     ;
; IFinstruction_o[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[20] ; N/A     ;
; IFinstruction_o[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[20] ; N/A     ;
; IFinstruction_o[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[21] ; N/A     ;
; IFinstruction_o[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[21] ; N/A     ;
; IFinstruction_o[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[22] ; N/A     ;
; IFinstruction_o[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[22] ; N/A     ;
; IFinstruction_o[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[23] ; N/A     ;
; IFinstruction_o[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[23] ; N/A     ;
; IFinstruction_o[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[24] ; N/A     ;
; IFinstruction_o[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[24] ; N/A     ;
; IFinstruction_o[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[25] ; N/A     ;
; IFinstruction_o[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[25] ; N/A     ;
; IFinstruction_o[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[26] ; N/A     ;
; IFinstruction_o[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[26] ; N/A     ;
; IFinstruction_o[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[27] ; N/A     ;
; IFinstruction_o[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[27] ; N/A     ;
; IFinstruction_o[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[28] ; N/A     ;
; IFinstruction_o[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[28] ; N/A     ;
; IFinstruction_o[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[29] ; N/A     ;
; IFinstruction_o[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[29] ; N/A     ;
; IFinstruction_o[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[2]  ; N/A     ;
; IFinstruction_o[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[2]  ; N/A     ;
; IFinstruction_o[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[30] ; N/A     ;
; IFinstruction_o[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[30] ; N/A     ;
; IFinstruction_o[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[31] ; N/A     ;
; IFinstruction_o[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[31] ; N/A     ;
; IFinstruction_o[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[3]  ; N/A     ;
; IFinstruction_o[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[3]  ; N/A     ;
; IFinstruction_o[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[4]  ; N/A     ;
; IFinstruction_o[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[4]  ; N/A     ;
; IFinstruction_o[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[5]  ; N/A     ;
; IFinstruction_o[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[5]  ; N/A     ;
; IFinstruction_o[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[6]  ; N/A     ;
; IFinstruction_o[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[6]  ; N/A     ;
; IFinstruction_o[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[7]  ; N/A     ;
; IFinstruction_o[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[7]  ; N/A     ;
; IFinstruction_o[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[8]  ; N/A     ;
; IFinstruction_o[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[8]  ; N/A     ;
; IFinstruction_o[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[9]  ; N/A     ;
; IFinstruction_o[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1|q_a[9]  ; N/A     ;
; IFpc_o[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; IFpc_o[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; IFpc_o[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; IFpc_o[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; IFpc_o[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[2]                                                                                   ; N/A     ;
; IFpc_o[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[2]                                                                                   ; N/A     ;
; IFpc_o[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[3]                                                                                   ; N/A     ;
; IFpc_o[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[3]                                                                                   ; N/A     ;
; IFpc_o[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[4]                                                                                   ; N/A     ;
; IFpc_o[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[4]                                                                                   ; N/A     ;
; IFpc_o[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[5]                                                                                   ; N/A     ;
; IFpc_o[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[5]                                                                                   ; N/A     ;
; IFpc_o[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[6]                                                                                   ; N/A     ;
; IFpc_o[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[6]                                                                                   ; N/A     ;
; IFpc_o[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[7]                                                                                   ; N/A     ;
; IFpc_o[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[7]                                                                                   ; N/A     ;
; IFpc_o[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[8]                                                                                   ; N/A     ;
; IFpc_o[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[8]                                                                                   ; N/A     ;
; IFpc_o[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[9]                                                                                   ; N/A     ;
; IFpc_o[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|pc_q[9]                                                                                   ; N/A     ;
; INSTCNT_o[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[0]                                                                             ; N/A     ;
; INSTCNT_o[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[0]                                                                             ; N/A     ;
; INSTCNT_o[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[10]                                                                            ; N/A     ;
; INSTCNT_o[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[10]                                                                            ; N/A     ;
; INSTCNT_o[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[11]                                                                            ; N/A     ;
; INSTCNT_o[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[11]                                                                            ; N/A     ;
; INSTCNT_o[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[12]                                                                            ; N/A     ;
; INSTCNT_o[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[12]                                                                            ; N/A     ;
; INSTCNT_o[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[13]                                                                            ; N/A     ;
; INSTCNT_o[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[13]                                                                            ; N/A     ;
; INSTCNT_o[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[14]                                                                            ; N/A     ;
; INSTCNT_o[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[14]                                                                            ; N/A     ;
; INSTCNT_o[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[15]                                                                            ; N/A     ;
; INSTCNT_o[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[15]                                                                            ; N/A     ;
; INSTCNT_o[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[1]                                                                             ; N/A     ;
; INSTCNT_o[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[1]                                                                             ; N/A     ;
; INSTCNT_o[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[2]                                                                             ; N/A     ;
; INSTCNT_o[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[2]                                                                             ; N/A     ;
; INSTCNT_o[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[3]                                                                             ; N/A     ;
; INSTCNT_o[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[3]                                                                             ; N/A     ;
; INSTCNT_o[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[4]                                                                             ; N/A     ;
; INSTCNT_o[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[4]                                                                             ; N/A     ;
; INSTCNT_o[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[5]                                                                             ; N/A     ;
; INSTCNT_o[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[5]                                                                             ; N/A     ;
; INSTCNT_o[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[6]                                                                             ; N/A     ;
; INSTCNT_o[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[6]                                                                             ; N/A     ;
; INSTCNT_o[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[7]                                                                             ; N/A     ;
; INSTCNT_o[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[7]                                                                             ; N/A     ;
; INSTCNT_o[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[8]                                                                             ; N/A     ;
; INSTCNT_o[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[8]                                                                             ; N/A     ;
; INSTCNT_o[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[9]                                                                             ; N/A     ;
; INSTCNT_o[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Ifetch:IFE|inst_cnt_q[9]                                                                             ; N/A     ;
; MEMinstruction_o[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[0]                                                                                 ; N/A     ;
; MEMinstruction_o[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[0]                                                                                 ; N/A     ;
; MEMinstruction_o[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[10]                                                                                ; N/A     ;
; MEMinstruction_o[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[10]                                                                                ; N/A     ;
; MEMinstruction_o[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[11]                                                                                ; N/A     ;
; MEMinstruction_o[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[11]                                                                                ; N/A     ;
; MEMinstruction_o[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[12]                                                                                ; N/A     ;
; MEMinstruction_o[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[12]                                                                                ; N/A     ;
; MEMinstruction_o[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[13]                                                                                ; N/A     ;
; MEMinstruction_o[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[13]                                                                                ; N/A     ;
; MEMinstruction_o[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[14]                                                                                ; N/A     ;
; MEMinstruction_o[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[14]                                                                                ; N/A     ;
; MEMinstruction_o[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[15]                                                                                ; N/A     ;
; MEMinstruction_o[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[15]                                                                                ; N/A     ;
; MEMinstruction_o[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[16]                                                                                ; N/A     ;
; MEMinstruction_o[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[16]                                                                                ; N/A     ;
; MEMinstruction_o[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[17]                                                                                ; N/A     ;
; MEMinstruction_o[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[17]                                                                                ; N/A     ;
; MEMinstruction_o[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[18]                                                                                ; N/A     ;
; MEMinstruction_o[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[18]                                                                                ; N/A     ;
; MEMinstruction_o[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[19]                                                                                ; N/A     ;
; MEMinstruction_o[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[19]                                                                                ; N/A     ;
; MEMinstruction_o[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[1]                                                                                 ; N/A     ;
; MEMinstruction_o[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[1]                                                                                 ; N/A     ;
; MEMinstruction_o[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[20]                                                                                ; N/A     ;
; MEMinstruction_o[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[20]                                                                                ; N/A     ;
; MEMinstruction_o[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[21]                                                                                ; N/A     ;
; MEMinstruction_o[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[21]                                                                                ; N/A     ;
; MEMinstruction_o[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[22]                                                                                ; N/A     ;
; MEMinstruction_o[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[22]                                                                                ; N/A     ;
; MEMinstruction_o[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[23]                                                                                ; N/A     ;
; MEMinstruction_o[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[23]                                                                                ; N/A     ;
; MEMinstruction_o[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[24]                                                                                ; N/A     ;
; MEMinstruction_o[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[24]                                                                                ; N/A     ;
; MEMinstruction_o[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[25]                                                                                ; N/A     ;
; MEMinstruction_o[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[25]                                                                                ; N/A     ;
; MEMinstruction_o[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[26]                                                                                ; N/A     ;
; MEMinstruction_o[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[26]                                                                                ; N/A     ;
; MEMinstruction_o[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[27]                                                                                ; N/A     ;
; MEMinstruction_o[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[27]                                                                                ; N/A     ;
; MEMinstruction_o[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[28]                                                                                ; N/A     ;
; MEMinstruction_o[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[28]                                                                                ; N/A     ;
; MEMinstruction_o[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[29]                                                                                ; N/A     ;
; MEMinstruction_o[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[29]                                                                                ; N/A     ;
; MEMinstruction_o[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[2]                                                                                 ; N/A     ;
; MEMinstruction_o[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[2]                                                                                 ; N/A     ;
; MEMinstruction_o[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[30]                                                                                ; N/A     ;
; MEMinstruction_o[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[30]                                                                                ; N/A     ;
; MEMinstruction_o[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[31]                                                                                ; N/A     ;
; MEMinstruction_o[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[31]                                                                                ; N/A     ;
; MEMinstruction_o[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[3]                                                                                 ; N/A     ;
; MEMinstruction_o[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[3]                                                                                 ; N/A     ;
; MEMinstruction_o[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[4]                                                                                 ; N/A     ;
; MEMinstruction_o[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[4]                                                                                 ; N/A     ;
; MEMinstruction_o[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[5]                                                                                 ; N/A     ;
; MEMinstruction_o[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[5]                                                                                 ; N/A     ;
; MEMinstruction_o[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[6]                                                                                 ; N/A     ;
; MEMinstruction_o[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[6]                                                                                 ; N/A     ;
; MEMinstruction_o[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[7]                                                                                 ; N/A     ;
; MEMinstruction_o[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[7]                                                                                 ; N/A     ;
; MEMinstruction_o[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[8]                                                                                 ; N/A     ;
; MEMinstruction_o[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[8]                                                                                 ; N/A     ;
; MEMinstruction_o[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[9]                                                                                 ; N/A     ;
; MEMinstruction_o[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_instruction_w[9]                                                                                 ; N/A     ;
; MEMpc_o[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; MEMpc_o[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; MEMpc_o[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; MEMpc_o[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; MEMpc_o[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[2]                                                                                          ; N/A     ;
; MEMpc_o[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[2]                                                                                          ; N/A     ;
; MEMpc_o[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[3]                                                                                          ; N/A     ;
; MEMpc_o[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[3]                                                                                          ; N/A     ;
; MEMpc_o[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[4]                                                                                          ; N/A     ;
; MEMpc_o[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[4]                                                                                          ; N/A     ;
; MEMpc_o[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[5]                                                                                          ; N/A     ;
; MEMpc_o[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[5]                                                                                          ; N/A     ;
; MEMpc_o[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[6]                                                                                          ; N/A     ;
; MEMpc_o[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[6]                                                                                          ; N/A     ;
; MEMpc_o[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[7]                                                                                          ; N/A     ;
; MEMpc_o[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[7]                                                                                          ; N/A     ;
; MEMpc_o[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[8]                                                                                          ; N/A     ;
; MEMpc_o[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[8]                                                                                          ; N/A     ;
; MEMpc_o[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[9]                                                                                          ; N/A     ;
; MEMpc_o[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MEM_PC_w[9]                                                                                          ; N/A     ;
; STCNT_o[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[0]                                                                                           ; N/A     ;
; STCNT_o[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[0]                                                                                           ; N/A     ;
; STCNT_o[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[10]                                                                                          ; N/A     ;
; STCNT_o[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[10]                                                                                          ; N/A     ;
; STCNT_o[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[11]                                                                                          ; N/A     ;
; STCNT_o[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[11]                                                                                          ; N/A     ;
; STCNT_o[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[12]                                                                                          ; N/A     ;
; STCNT_o[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[12]                                                                                          ; N/A     ;
; STCNT_o[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[13]                                                                                          ; N/A     ;
; STCNT_o[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[13]                                                                                          ; N/A     ;
; STCNT_o[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[14]                                                                                          ; N/A     ;
; STCNT_o[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[14]                                                                                          ; N/A     ;
; STCNT_o[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[15]                                                                                          ; N/A     ;
; STCNT_o[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[15]                                                                                          ; N/A     ;
; STCNT_o[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[1]                                                                                           ; N/A     ;
; STCNT_o[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[1]                                                                                           ; N/A     ;
; STCNT_o[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[2]                                                                                           ; N/A     ;
; STCNT_o[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[2]                                                                                           ; N/A     ;
; STCNT_o[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[3]                                                                                           ; N/A     ;
; STCNT_o[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[3]                                                                                           ; N/A     ;
; STCNT_o[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[4]                                                                                           ; N/A     ;
; STCNT_o[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[4]                                                                                           ; N/A     ;
; STCNT_o[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[5]                                                                                           ; N/A     ;
; STCNT_o[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[5]                                                                                           ; N/A     ;
; STCNT_o[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[6]                                                                                           ; N/A     ;
; STCNT_o[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[6]                                                                                           ; N/A     ;
; STCNT_o[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[7]                                                                                           ; N/A     ;
; STCNT_o[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[7]                                                                                           ; N/A     ;
; STCNT_o[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[8]                                                                                           ; N/A     ;
; STCNT_o[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[8]                                                                                           ; N/A     ;
; STCNT_o[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[9]                                                                                           ; N/A     ;
; STCNT_o[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; STCNT_w[9]                                                                                           ; N/A     ;
; STRIGGER_o           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Equal0~4                                                                                             ; N/A     ;
; STRIGGER_o           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Equal0~4                                                                                             ; N/A     ;
; WBinstruction_o[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[0]                                                                                  ; N/A     ;
; WBinstruction_o[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[0]                                                                                  ; N/A     ;
; WBinstruction_o[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[10]                                                                                 ; N/A     ;
; WBinstruction_o[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[10]                                                                                 ; N/A     ;
; WBinstruction_o[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[11]                                                                                 ; N/A     ;
; WBinstruction_o[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[11]                                                                                 ; N/A     ;
; WBinstruction_o[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[12]                                                                                 ; N/A     ;
; WBinstruction_o[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[12]                                                                                 ; N/A     ;
; WBinstruction_o[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[13]                                                                                 ; N/A     ;
; WBinstruction_o[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[13]                                                                                 ; N/A     ;
; WBinstruction_o[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[14]                                                                                 ; N/A     ;
; WBinstruction_o[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[14]                                                                                 ; N/A     ;
; WBinstruction_o[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[15]                                                                                 ; N/A     ;
; WBinstruction_o[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[15]                                                                                 ; N/A     ;
; WBinstruction_o[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[16]                                                                                 ; N/A     ;
; WBinstruction_o[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[16]                                                                                 ; N/A     ;
; WBinstruction_o[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[17]                                                                                 ; N/A     ;
; WBinstruction_o[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[17]                                                                                 ; N/A     ;
; WBinstruction_o[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[18]                                                                                 ; N/A     ;
; WBinstruction_o[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[18]                                                                                 ; N/A     ;
; WBinstruction_o[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[19]                                                                                 ; N/A     ;
; WBinstruction_o[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[19]                                                                                 ; N/A     ;
; WBinstruction_o[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[1]                                                                                  ; N/A     ;
; WBinstruction_o[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[1]                                                                                  ; N/A     ;
; WBinstruction_o[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[20]                                                                                 ; N/A     ;
; WBinstruction_o[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[20]                                                                                 ; N/A     ;
; WBinstruction_o[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[21]                                                                                 ; N/A     ;
; WBinstruction_o[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[21]                                                                                 ; N/A     ;
; WBinstruction_o[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[22]                                                                                 ; N/A     ;
; WBinstruction_o[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[22]                                                                                 ; N/A     ;
; WBinstruction_o[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[23]                                                                                 ; N/A     ;
; WBinstruction_o[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[23]                                                                                 ; N/A     ;
; WBinstruction_o[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[24]                                                                                 ; N/A     ;
; WBinstruction_o[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[24]                                                                                 ; N/A     ;
; WBinstruction_o[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[25]                                                                                 ; N/A     ;
; WBinstruction_o[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[25]                                                                                 ; N/A     ;
; WBinstruction_o[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[26]                                                                                 ; N/A     ;
; WBinstruction_o[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[26]                                                                                 ; N/A     ;
; WBinstruction_o[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[27]                                                                                 ; N/A     ;
; WBinstruction_o[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[27]                                                                                 ; N/A     ;
; WBinstruction_o[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[28]                                                                                 ; N/A     ;
; WBinstruction_o[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[28]                                                                                 ; N/A     ;
; WBinstruction_o[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[29]                                                                                 ; N/A     ;
; WBinstruction_o[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[29]                                                                                 ; N/A     ;
; WBinstruction_o[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[2]                                                                                  ; N/A     ;
; WBinstruction_o[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[2]                                                                                  ; N/A     ;
; WBinstruction_o[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[30]                                                                                 ; N/A     ;
; WBinstruction_o[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[30]                                                                                 ; N/A     ;
; WBinstruction_o[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[31]                                                                                 ; N/A     ;
; WBinstruction_o[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[31]                                                                                 ; N/A     ;
; WBinstruction_o[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[3]                                                                                  ; N/A     ;
; WBinstruction_o[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[3]                                                                                  ; N/A     ;
; WBinstruction_o[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[4]                                                                                  ; N/A     ;
; WBinstruction_o[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[4]                                                                                  ; N/A     ;
; WBinstruction_o[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[5]                                                                                  ; N/A     ;
; WBinstruction_o[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[5]                                                                                  ; N/A     ;
; WBinstruction_o[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[6]                                                                                  ; N/A     ;
; WBinstruction_o[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[6]                                                                                  ; N/A     ;
; WBinstruction_o[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[7]                                                                                  ; N/A     ;
; WBinstruction_o[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[7]                                                                                  ; N/A     ;
; WBinstruction_o[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[8]                                                                                  ; N/A     ;
; WBinstruction_o[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[8]                                                                                  ; N/A     ;
; WBinstruction_o[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[9]                                                                                  ; N/A     ;
; WBinstruction_o[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_instruction_w[9]                                                                                  ; N/A     ;
; WBpc_o[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; WBpc_o[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; WBpc_o[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; WBpc_o[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                 ; N/A     ;
; WBpc_o[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[2]                                                                                           ; N/A     ;
; WBpc_o[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[2]                                                                                           ; N/A     ;
; WBpc_o[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[3]                                                                                           ; N/A     ;
; WBpc_o[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[3]                                                                                           ; N/A     ;
; WBpc_o[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[4]                                                                                           ; N/A     ;
; WBpc_o[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[4]                                                                                           ; N/A     ;
; WBpc_o[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[5]                                                                                           ; N/A     ;
; WBpc_o[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[5]                                                                                           ; N/A     ;
; WBpc_o[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[6]                                                                                           ; N/A     ;
; WBpc_o[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[6]                                                                                           ; N/A     ;
; WBpc_o[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[7]                                                                                           ; N/A     ;
; WBpc_o[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[7]                                                                                           ; N/A     ;
; WBpc_o[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[8]                                                                                           ; N/A     ;
; WBpc_o[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[8]                                                                                           ; N/A     ;
; WBpc_o[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[9]                                                                                           ; N/A     ;
; WBpc_o[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WB_PC_w[9]                                                                                           ; N/A     ;
; clk_i                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_i                                                                                                ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                  ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Jul  6 17:19:13 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PipelinedMIPS -c PipelinedMIPS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/shifter.vhd
    Info (12022): Found design unit 1: Shifter-Shifter File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/Shifter.vhd Line: 14
    Info (12023): Found entity 1: Shifter File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/Shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/PLL.vhd Line: 53
    Info (12023): Found entity 1: PLL File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/PLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/mips.vhd
    Info (12022): Found design unit 1: MIPS-structure File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 50
    Info (12023): Found entity 1: MIPS File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/ifetch.vhd
    Info (12022): Found design unit 1: Ifetch-behavior File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/IFETCH.VHD Line: 46
    Info (12023): Found entity 1: Ifetch File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/IFETCH.VHD Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/idecode.vhd
    Info (12022): Found design unit 1: Idecode-behavior File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/IDECODE.VHD Line: 37
    Info (12023): Found entity 1: Idecode File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/IDECODE.VHD Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/hazardunit.vhd
    Info (12022): Found design unit 1: HazardUnit-HazardUnit File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/HazardUnit.vhd Line: 25
    Info (12023): Found entity 1: HazardUnit File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/HazardUnit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/forwardingunit.vhd
    Info (12022): Found design unit 1: ForwardingUnit-ForwardingUnit File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/ForwardingUnit.vhd Line: 16
    Info (12023): Found entity 1: ForwardingUnit File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/ForwardingUnit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/execute.vhd
    Info (12022): Found design unit 1: Execute-behavior File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/EXECUTE.VHD Line: 39
    Info (12023): Found entity 1: Execute File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/EXECUTE.VHD Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/dmemory.vhd
    Info (12022): Found design unit 1: dmemory-behavior File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/DMEMORY.VHD Line: 30
    Info (12023): Found entity 1: dmemory File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/DMEMORY.VHD Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/control.vhd
    Info (12022): Found design unit 1: control-behavior File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/CONTROL.VHD Line: 31
    Info (12023): Found entity 1: control File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/CONTROL.VHD Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file vhdl/const_package.vhd
    Info (12022): Found design unit 1: const_package File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/const_package.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file vhdl/cond_comilation_package.vhd
    Info (12022): Found design unit 1: cond_comilation_package File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/cond_comilation_package.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file vhdl/aux_package.vhd
    Info (12022): Found design unit 1: aux_package File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/aux_package.vhd Line: 10
Info (12127): Elaborating entity "MIPS" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS.vhd(65): object "zero_w" assigned a value but never read File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 65
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:\G0:MCLK" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 134
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:\G0:MCLK|altpll:altpll_component" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/PLL.vhd Line: 139
Info (12130): Elaborated megafunction instantiation "PLL:\G0:MCLK|altpll:altpll_component" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/PLL.vhd Line: 139
Info (12133): Instantiated megafunction "PLL:\G0:MCLK|altpll:altpll_component" with the following parameter: File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/PLL.vhd Line: 139
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "Ifetch" for hierarchy "Ifetch:IFE" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 143
Info (12128): Elaborating entity "altsyncram" for hierarchy "Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/IFETCH.VHD Line: 59
Info (12130): Elaborated megafunction instantiation "Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/IFETCH.VHD Line: 59
Info (12133): Instantiated megafunction "Ifetch:IFE|altsyncram:inst_memory" with the following parameter: File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/IFETCH.VHD Line: 59
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\nyifv\Desktop\CPU_Architecture\LAB5\PipelinedMIPS\Memory files\ITCM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q134.tdf
    Info (12023): Found entity 1: altsyncram_q134 File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_q134.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q134" for hierarchy "Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3913.tdf
    Info (12023): Found entity 1: altsyncram_3913 File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_3913.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3913" for hierarchy "Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|altsyncram_3913:altsyncram1" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_q134.tdf Line: 35
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (74) in the Memory Initialization File "C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/Memory files/ITCM.hex" -- setting initial value for remaining addresses to 0 File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/IFETCH.VHD Line: 59
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_q134.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_q134.tdf Line: 36
Info (12133): Instantiated megafunction "Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_q134.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1230259021"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Ifetch:IFE|altsyncram:inst_memory|altsyncram_q134:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "Idecode" for hierarchy "Idecode:ID" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 187
Warning (10036): Verilog HDL or VHDL warning at IDECODE.VHD(45): object "rd_register_w" assigned a value but never read File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/IDECODE.VHD Line: 45
Info (12128): Elaborating entity "control" for hierarchy "control:CTL" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 237
Info (12128): Elaborating entity "Execute" for hierarchy "Execute:EXE" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 264
Warning (10036): Verilog HDL or VHDL warning at EXECUTE.VHD(44): object "shifter_cout" assigned a value but never read File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/EXECUTE.VHD Line: 44
Info (12128): Elaborating entity "Shifter" for hierarchy "Execute:EXE|Shifter:Shftr" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/EXECUTE.VHD Line: 81
Info (12128): Elaborating entity "dmemory" for hierarchy "dmemory:\G1:MEM" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 311
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmemory:\G1:MEM|altsyncram:data_memory" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/DMEMORY.VHD Line: 33
Info (12130): Elaborated megafunction instantiation "dmemory:\G1:MEM|altsyncram:data_memory" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/DMEMORY.VHD Line: 33
Info (12133): Instantiated megafunction "dmemory:\G1:MEM|altsyncram:data_memory" with the following parameter: File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/DMEMORY.VHD Line: 33
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\nyifv\Desktop\CPU_Architecture\LAB5\PipelinedMIPS\Memory files\DTCM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u454.tdf
    Info (12023): Found entity 1: altsyncram_u454 File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_u454.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u454" for hierarchy "dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kh23.tdf
    Info (12023): Found entity 1: altsyncram_kh23 File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_kh23.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kh23" for hierarchy "dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|altsyncram_kh23:altsyncram1" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_u454.tdf Line: 37
Critical Warning (127004): Memory depth (256) in the design file differs from memory depth (1024) in the Memory Initialization File "C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/Memory files/DTCM.hex" -- truncated remaining initial content value to fit RAM File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/DMEMORY.VHD Line: 33
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_u454.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_u454.tdf Line: 38
Info (12133): Instantiated megafunction "dmemory:\G1:MEM|altsyncram:data_memory|altsyncram_u454:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_u454.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1146372941"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "HazardUnit" for hierarchy "HazardUnit:HazUn" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 361
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ForwardingUnit:ForUn" File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 380
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_se24.tdf
    Info (12023): Found entity 1: altsyncram_se24 File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/altsyncram_se24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/mux_tsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cii.tdf
    Info (12023): Found entity 1: cntr_cii File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/cntr_cii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/cmpr_vgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/cntr_m9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/cntr_ggi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.07.06.17:19:28 Progress: Loading sld7f309e2f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f309e2f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/ip/sld7f309e2f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/ip/sld7f309e2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Execute:EXE|Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12130): Elaborated megafunction instantiation "Execute:EXE|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "Execute:EXE|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/db/mult_36t.tdf Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "IFpc_o[0]" is stuck at GND File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 34
    Warning (13410): Pin "IFpc_o[1]" is stuck at GND File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 34
    Warning (13410): Pin "IDpc_o[0]" is stuck at GND File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 36
    Warning (13410): Pin "IDpc_o[1]" is stuck at GND File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 36
    Warning (13410): Pin "EXpc_o[0]" is stuck at GND File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 38
    Warning (13410): Pin "EXpc_o[1]" is stuck at GND File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 38
    Warning (13410): Pin "MEMpc_o[0]" is stuck at GND File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 40
    Warning (13410): Pin "MEMpc_o[1]" is stuck at GND File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 40
    Warning (13410): Pin "WBpc_o[0]" is stuck at GND File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 42
    Warning (13410): Pin "WBpc_o[1]" is stuck at GND File: C:/Users/nyifv/Desktop/CPU_Architecture/LAB5/PipelinedMIPS/VHDL/MIPS.vhd Line: 42
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 603 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9147 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 276 output pins
    Info (21061): Implemented 8504 logic cells
    Info (21064): Implemented 349 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4945 megabytes
    Info: Processing ended: Sun Jul  6 17:19:49 2025
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:52


