{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1381437401603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1381437401606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 13:36:41 2013 " "Processing started: Thu Oct 10 13:36:41 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1381437401606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1381437401606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog ArithmaticUnit -c ArithmaticUnit --vector_source=\"C:/Users/esecules/Documents/Assignment 1/Mult4x4.vwf\" --testbench_file=./simulation/qsim/ArithmaticUnit.vt " "Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog ArithmaticUnit -c ArithmaticUnit --vector_source=\"C:/Users/esecules/Documents/Assignment 1/Mult4x4.vwf\" --testbench_file=./simulation/qsim/ArithmaticUnit.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1381437401606 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Mult " "Can't find port \"Mult\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1381437401899 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Mult\[7\] " "Can't find port \"Mult\[7\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1381437401899 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Mult\[6\] " "Can't find port \"Mult\[6\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1381437401899 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Mult\[5\] " "Can't find port \"Mult\[5\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1381437401899 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Mult\[4\] " "Can't find port \"Mult\[4\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1381437401899 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Mult\[3\] " "Can't find port \"Mult\[3\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1381437401900 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Mult\[2\] " "Can't find port \"Mult\[2\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1381437401900 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Mult\[1\] " "Can't find port \"Mult\[1\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1381437401900 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Mult\[0\] " "Can't find port \"Mult\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1381437401900 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "A 4 8 " "Bus port \"A\" specified in vector source file has width of 4, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1381437401900 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "B 4 8 " "Bus port \"B\" specified in vector source file has width of 4, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1381437401900 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "A 4 8 " "Bus port \"A\" specified in vector source file has width of 4, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1381437401900 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "B 4 8 " "Bus port \"B\" specified in vector source file has width of 4, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1381437401900 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "B 4 8 " "Bus port \"B\" specified in vector source file has width of 4, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1381437401900 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "A 4 8 " "Bus port \"A\" specified in vector source file has width of 4, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1381437401900 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Mult " "Ignoring output pin \"Mult\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "Quartus II" 0 -1 1381437401900 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Mult\[7\] " "Ignoring output pin \"Mult\[7\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "Quartus II" 0 -1 1381437401900 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Mult\[6\] " "Ignoring output pin \"Mult\[6\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "Quartus II" 0 -1 1381437401900 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Mult\[5\] " "Ignoring output pin \"Mult\[5\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "Quartus II" 0 -1 1381437401901 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Mult\[4\] " "Ignoring output pin \"Mult\[4\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "Quartus II" 0 -1 1381437401901 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Mult\[3\] " "Ignoring output pin \"Mult\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "Quartus II" 0 -1 1381437401901 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Mult\[2\] " "Ignoring output pin \"Mult\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "Quartus II" 0 -1 1381437401901 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Mult\[1\] " "Ignoring output pin \"Mult\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "Quartus II" 0 -1 1381437401901 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Mult\[0\] " "Ignoring output pin \"Mult\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "Quartus II" 0 -1 1381437401901 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "./simulation/qsim/ArithmaticUnit.vt " "Generated Verilog Test Bench File ./simulation/qsim/ArithmaticUnit.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "Quartus II" 0 -1 1381437401901 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 6 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was unsuccessful. 6 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381437402001 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 10 13:36:42 2013 " "Processing ended: Thu Oct 10 13:36:42 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381437402001 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381437402001 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381437402001 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1381437402001 ""}
