// Seed: 3368086422
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    output tri id_4,
    input supply0 id_5,
    input tri0 id_6
);
  assign id_4 = id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input supply0 id_4,
    output wor id_5,
    output logic id_6,
    input supply1 id_7,
    output supply1 id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    output tri1 id_12,
    input uwire id_13,
    input tri id_14
);
  integer id_16, id_17;
  module_0(
      id_4, id_11, id_5, id_1, id_0, id_4, id_13
  );
  always @(posedge id_13 or negedge 1'b0) id_6 <= 1;
  assign id_6 = 1;
endmodule
