// Seed: 2936861119
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output tri0 id_2
);
  assign id_1 = 1;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    output logic id_2,
    input supply0 id_3,
    output supply0 id_4,
    output wor id_5,
    input wire id_6,
    input supply1 id_7,
    output wire id_8
);
  assign id_2 = -1;
  final begin : LABEL_0
    id_0 = ((1));
  end
  always @(posedge -1) if (1'b0) id_2 = -1 - 'h0;
  wire id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
