<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/intel_sideband.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - intel_sideband.c<span style="font-size: 80%;"> (source / <a href="intel_sideband.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">126</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">20</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright Â© 2013 Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice (including the next
<span class="lineNum">      12 </span>            :  * paragraph) shall be included in all copies or substantial portions of the
<span class="lineNum">      13 </span>            :  * Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
<span class="lineNum">      19 </span>            :  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
<span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
<span class="lineNum">      21 </span>            :  * IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  *
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : 
<span class="lineNum">      25 </span>            : #include &quot;i915_drv.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;intel_drv.h&quot;
<span class="lineNum">      27 </span>            : 
<span class="lineNum">      28 </span>            : /*
<span class="lineNum">      29 </span>            :  * IOSF sideband, see VLV2_SidebandMsg_HAS.docx and
<span class="lineNum">      30 </span>            :  * VLV_VLV2_PUNIT_HAS_0.8.docx
<span class="lineNum">      31 </span>            :  */
<span class="lineNum">      32 </span>            : 
<span class="lineNum">      33 </span>            : /* Standard MMIO read, non-posted */
<span class="lineNum">      34 </span>            : #define SB_MRD_NP       0x00
<span class="lineNum">      35 </span>            : /* Standard MMIO write, non-posted */
<span class="lineNum">      36 </span>            : #define SB_MWR_NP       0x01
<span class="lineNum">      37 </span>            : /* Private register read, double-word addressing, non-posted */
<span class="lineNum">      38 </span>            : #define SB_CRRDDA_NP    0x06
<span class="lineNum">      39 </span>            : /* Private register write, double-word addressing, non-posted */
<a name="40"><span class="lineNum">      40 </span>            : #define SB_CRWRDA_NP    0x07</a>
<span class="lineNum">      41 </span>            : 
<span class="lineNum">      42 </span><span class="lineNoCov">          0 : static int vlv_sideband_rw(struct drm_i915_private *dev_priv, u32 devfn,</span>
<span class="lineNum">      43 </span>            :                            u32 port, u32 opcode, u32 addr, u32 *val)
<span class="lineNum">      44 </span>            : {
<span class="lineNum">      45 </span>            :         u32 cmd, be = 0xf, bar = 0;
<span class="lineNum">      46 </span><span class="lineNoCov">          0 :         bool is_read = (opcode == SB_MRD_NP || opcode == SB_CRRDDA_NP);</span>
<span class="lineNum">      47 </span>            : 
<span class="lineNum">      48 </span><span class="lineNoCov">          0 :         cmd = (devfn &lt;&lt; IOSF_DEVFN_SHIFT) | (opcode &lt;&lt; IOSF_OPCODE_SHIFT) |</span>
<span class="lineNum">      49 </span><span class="lineNoCov">          0 :                 (port &lt;&lt; IOSF_PORT_SHIFT) | (be &lt;&lt; IOSF_BYTE_ENABLES_SHIFT) |</span>
<span class="lineNum">      50 </span>            :                 (bar &lt;&lt; IOSF_BAR_SHIFT);
<span class="lineNum">      51 </span>            : 
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev_priv-&gt;sb_lock));</span>
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ(VLV_IOSF_DOORBELL_REQ) &amp; IOSF_SB_BUSY) == 0, 5)) {</span>
<span class="lineNum">      55 </span>            :                 DRM_DEBUG_DRIVER(&quot;IOSF sideband idle wait (%s) timed out\n&quot;,
<span class="lineNum">      56 </span>            :                                  is_read ? &quot;read&quot; : &quot;write&quot;);
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :                 return -EAGAIN;</span>
<span class="lineNum">      58 </span>            :         }
<span class="lineNum">      59 </span>            : 
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IOSF_ADDR, addr);</span>
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :         if (!is_read)</span>
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :                 I915_WRITE(VLV_IOSF_DATA, *val);</span>
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IOSF_DOORBELL_REQ, cmd);</span>
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ(VLV_IOSF_DOORBELL_REQ) &amp; IOSF_SB_BUSY) == 0, 5)) {</span>
<span class="lineNum">      66 </span>            :                 DRM_DEBUG_DRIVER(&quot;IOSF sideband finish wait (%s) timed out\n&quot;,
<span class="lineNum">      67 </span>            :                                  is_read ? &quot;read&quot; : &quot;write&quot;);
<span class="lineNum">      68 </span><span class="lineNoCov">          0 :                 return -ETIMEDOUT;</span>
<span class="lineNum">      69 </span>            :         }
<span class="lineNum">      70 </span>            : 
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :         if (is_read)</span>
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :                 *val = I915_READ(VLV_IOSF_DATA);</span>
<span class="lineNum">      73 </span><span class="lineNoCov">          0 :         I915_WRITE(VLV_IOSF_DATA, 0);</span>
<span class="lineNum">      74 </span>            : 
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      77 </span>            : 
<span class="lineNum">      78 </span><span class="lineNoCov">          0 : u32 vlv_punit_read(struct drm_i915_private *dev_priv, u32 addr)</span>
<span class="lineNum">      79 </span>            : {
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :         u32 val = 0;</span>
<span class="lineNum">      81 </span>            : 
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev_priv-&gt;rps.hw_lock));</span>
<span class="lineNum">      83 </span>            : 
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, PCI_DEVFN(0, 0), IOSF_PORT_PUNIT,</span>
<span class="lineNum">      86 </span>            :                         SB_CRRDDA_NP, addr, &amp;val);
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">      88 </span>            : 
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :         return val;</span>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      91 </span>            : 
<span class="lineNum">      92 </span><span class="lineNoCov">          0 : void vlv_punit_write(struct drm_i915_private *dev_priv, u32 addr, u32 val)</span>
<span class="lineNum">      93 </span>            : {
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev_priv-&gt;rps.hw_lock));</span>
<span class="lineNum">      95 </span>            : 
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, PCI_DEVFN(0, 0), IOSF_PORT_PUNIT,</span>
<span class="lineNum">      98 </span>            :                         SB_CRWRDA_NP, addr, &amp;val);
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     101 </span>            : 
<span class="lineNum">     102 </span><span class="lineNoCov">          0 : u32 vlv_bunit_read(struct drm_i915_private *dev_priv, u32 reg)</span>
<span class="lineNum">     103 </span>            : {
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :         u32 val = 0;</span>
<span class="lineNum">     105 </span>            : 
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, PCI_DEVFN(0, 0), IOSF_PORT_BUNIT,</span>
<span class="lineNum">     107 </span>            :                         SB_CRRDDA_NP, reg, &amp;val);
<span class="lineNum">     108 </span>            : 
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :         return val;</span>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     111 </span>            : 
<span class="lineNum">     112 </span><span class="lineNoCov">          0 : void vlv_bunit_write(struct drm_i915_private *dev_priv, u32 reg, u32 val)</span>
<span class="lineNum">     113 </span>            : {
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, PCI_DEVFN(0, 0), IOSF_PORT_BUNIT,</span>
<span class="lineNum">     115 </span>            :                         SB_CRWRDA_NP, reg, &amp;val);
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     117 </span>            : 
<span class="lineNum">     118 </span><span class="lineNoCov">          0 : u32 vlv_nc_read(struct drm_i915_private *dev_priv, u8 addr)</span>
<span class="lineNum">     119 </span>            : {
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :         u32 val = 0;</span>
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev_priv-&gt;rps.hw_lock));</span>
<span class="lineNum">     123 </span>            : 
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, PCI_DEVFN(0, 0), IOSF_PORT_NC,</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :                         SB_CRRDDA_NP, addr, &amp;val);</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">     128 </span>            : 
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         return val;</span>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     131 </span>            : 
<span class="lineNum">     132 </span><span class="lineNoCov">          0 : u32 vlv_gpio_nc_read(struct drm_i915_private *dev_priv, u32 reg)</span>
<span class="lineNum">     133 </span>            : {
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :         u32 val = 0;</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, PCI_DEVFN(0, 0), IOSF_PORT_GPIO_NC,</span>
<span class="lineNum">     136 </span>            :                         SB_CRRDDA_NP, reg, &amp;val);
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :         return val;</span>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     139 </span>            : 
<span class="lineNum">     140 </span><span class="lineNoCov">          0 : void vlv_gpio_nc_write(struct drm_i915_private *dev_priv, u32 reg, u32 val)</span>
<span class="lineNum">     141 </span>            : {
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, PCI_DEVFN(0, 0), IOSF_PORT_GPIO_NC,</span>
<span class="lineNum">     143 </span>            :                         SB_CRWRDA_NP, reg, &amp;val);
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span><span class="lineNoCov">          0 : u32 vlv_cck_read(struct drm_i915_private *dev_priv, u32 reg)</span>
<span class="lineNum">     147 </span>            : {
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :         u32 val = 0;</span>
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, PCI_DEVFN(0, 0), IOSF_PORT_CCK,</span>
<span class="lineNum">     150 </span>            :                         SB_CRRDDA_NP, reg, &amp;val);
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :         return val;</span>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     153 </span>            : 
<span class="lineNum">     154 </span><span class="lineNoCov">          0 : void vlv_cck_write(struct drm_i915_private *dev_priv, u32 reg, u32 val)</span>
<span class="lineNum">     155 </span>            : {
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, PCI_DEVFN(0, 0), IOSF_PORT_CCK,</span>
<span class="lineNum">     157 </span>            :                         SB_CRWRDA_NP, reg, &amp;val);
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     159 </span>            : 
<span class="lineNum">     160 </span><span class="lineNoCov">          0 : u32 vlv_ccu_read(struct drm_i915_private *dev_priv, u32 reg)</span>
<span class="lineNum">     161 </span>            : {
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         u32 val = 0;</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, PCI_DEVFN(0, 0), IOSF_PORT_CCU,</span>
<span class="lineNum">     164 </span>            :                         SB_CRRDDA_NP, reg, &amp;val);
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         return val;</span>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     167 </span>            : 
<span class="lineNum">     168 </span><span class="lineNoCov">          0 : void vlv_ccu_write(struct drm_i915_private *dev_priv, u32 reg, u32 val)</span>
<span class="lineNum">     169 </span>            : {
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, PCI_DEVFN(0, 0), IOSF_PORT_CCU,</span>
<span class="lineNum">     171 </span>            :                         SB_CRWRDA_NP, reg, &amp;val);
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     173 </span>            : 
<span class="lineNum">     174 </span><span class="lineNoCov">          0 : u32 vlv_gps_core_read(struct drm_i915_private *dev_priv, u32 reg)</span>
<span class="lineNum">     175 </span>            : {
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :         u32 val = 0;</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, PCI_DEVFN(0, 0), IOSF_PORT_GPS_CORE,</span>
<span class="lineNum">     178 </span>            :                         SB_CRRDDA_NP, reg, &amp;val);
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         return val;</span>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     181 </span>            : 
<span class="lineNum">     182 </span><span class="lineNoCov">          0 : void vlv_gps_core_write(struct drm_i915_private *dev_priv, u32 reg, u32 val)</span>
<span class="lineNum">     183 </span>            : {
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, PCI_DEVFN(0, 0), IOSF_PORT_GPS_CORE,</span>
<span class="lineNum">     185 </span>            :                         SB_CRWRDA_NP, reg, &amp;val);
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     187 </span>            : 
<span class="lineNum">     188 </span><span class="lineNoCov">          0 : u32 vlv_dpio_read(struct drm_i915_private *dev_priv, enum pipe pipe, int reg)</span>
<span class="lineNum">     189 </span>            : {
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         u32 val = 0;</span>
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, DPIO_DEVFN, DPIO_PHY_IOSF_PORT(DPIO_PHY(pipe)),</span>
<span class="lineNum">     193 </span>            :                         SB_MRD_NP, reg, &amp;val);
<span class="lineNum">     194 </span>            : 
<span class="lineNum">     195 </span>            :         /*
<span class="lineNum">     196 </span>            :          * FIXME: There might be some registers where all 1's is a valid value,
<span class="lineNum">     197 </span>            :          * so ideally we should check the register offset instead...
<span class="lineNum">     198 </span>            :          */
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         WARN(val == 0xffffffff, &quot;DPIO read pipe %c reg 0x%x == 0x%x\n&quot;,</span>
<span class="lineNum">     200 </span>            :              pipe_name(pipe), reg, val);
<span class="lineNum">     201 </span>            : 
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :         return val;</span>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     204 </span>            : 
<span class="lineNum">     205 </span><span class="lineNoCov">          0 : void vlv_dpio_write(struct drm_i915_private *dev_priv, enum pipe pipe, int reg, u32 val)</span>
<span class="lineNum">     206 </span>            : {
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, DPIO_DEVFN, DPIO_PHY_IOSF_PORT(DPIO_PHY(pipe)),</span>
<span class="lineNum">     208 </span>            :                         SB_MWR_NP, reg, &amp;val);
<span class="lineNum">     209 </span><span class="lineNoCov">          0 : }</span>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<span class="lineNum">     211 </span>            : /* SBI access */
<span class="lineNum">     212 </span><span class="lineNoCov">          0 : u32 intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg,</span>
<span class="lineNum">     213 </span>            :                    enum intel_sbi_destination destination)
<span class="lineNum">     214 </span>            : {
<span class="lineNum">     215 </span>            :         u32 value = 0;
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev_priv-&gt;sb_lock));</span>
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ(SBI_CTL_STAT) &amp; SBI_BUSY) == 0,</span>
<span class="lineNum">     219 </span>            :                                 100)) {
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;timeout waiting for SBI to become ready\n&quot;);</span>
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     222 </span>            :         }
<span class="lineNum">     223 </span>            : 
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :         I915_WRITE(SBI_ADDR, (reg &lt;&lt; 16));</span>
<span class="lineNum">     225 </span>            : 
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :         if (destination == SBI_ICLK)</span>
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 value = SBI_CTL_DEST_ICLK | SBI_CTL_OP_CRRD;</span>
<span class="lineNum">     228 </span>            :         else
<span class="lineNum">     229 </span>            :                 value = SBI_CTL_DEST_MPHY | SBI_CTL_OP_IORD;
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :         I915_WRITE(SBI_CTL_STAT, value | SBI_BUSY);</span>
<span class="lineNum">     231 </span>            : 
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ(SBI_CTL_STAT) &amp; (SBI_BUSY | SBI_RESPONSE_FAIL)) == 0,</span>
<span class="lineNum">     233 </span>            :                                 100)) {
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;timeout waiting for SBI to complete read transaction\n&quot;);</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     236 </span>            :         }
<span class="lineNum">     237 </span>            : 
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :         return I915_READ(SBI_DATA);</span>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     240 </span>            : 
<span class="lineNum">     241 </span><span class="lineNoCov">          0 : void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value,</span>
<span class="lineNum">     242 </span>            :                      enum intel_sbi_destination destination)
<span class="lineNum">     243 </span>            : {
<span class="lineNum">     244 </span>            :         u32 tmp;
<span class="lineNum">     245 </span>            : 
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;dev_priv-&gt;sb_lock));</span>
<span class="lineNum">     247 </span>            : 
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ(SBI_CTL_STAT) &amp; SBI_BUSY) == 0,</span>
<span class="lineNum">     249 </span>            :                                 100)) {
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;timeout waiting for SBI to become ready\n&quot;);</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     252 </span>            :         }
<span class="lineNum">     253 </span>            : 
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :         I915_WRITE(SBI_ADDR, (reg &lt;&lt; 16));</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :         I915_WRITE(SBI_DATA, value);</span>
<span class="lineNum">     256 </span>            : 
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :         if (destination == SBI_ICLK)</span>
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :                 tmp = SBI_CTL_DEST_ICLK | SBI_CTL_OP_CRWR;</span>
<span class="lineNum">     259 </span>            :         else
<span class="lineNum">     260 </span>            :                 tmp = SBI_CTL_DEST_MPHY | SBI_CTL_OP_IOWR;
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :         I915_WRITE(SBI_CTL_STAT, SBI_BUSY | tmp);</span>
<span class="lineNum">     262 </span>            : 
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ(SBI_CTL_STAT) &amp; (SBI_BUSY | SBI_RESPONSE_FAIL)) == 0,</span>
<span class="lineNum">     264 </span>            :                                 100)) {
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;timeout waiting for SBI to complete write transaction\n&quot;);</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     267 </span>            :         }
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     269 </span>            : 
<span class="lineNum">     270 </span><span class="lineNoCov">          0 : u32 vlv_flisdsi_read(struct drm_i915_private *dev_priv, u32 reg)</span>
<span class="lineNum">     271 </span>            : {
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :         u32 val = 0;</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, DPIO_DEVFN, IOSF_PORT_FLISDSI, SB_CRRDDA_NP,</span>
<span class="lineNum">     274 </span>            :                         reg, &amp;val);
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         return val;</span>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     277 </span>            : 
<span class="lineNum">     278 </span><span class="lineNoCov">          0 : void vlv_flisdsi_write(struct drm_i915_private *dev_priv, u32 reg, u32 val)</span>
<span class="lineNum">     279 </span>            : {
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :         vlv_sideband_rw(dev_priv, DPIO_DEVFN, IOSF_PORT_FLISDSI, SB_CRWRDA_NP,</span>
<span class="lineNum">     281 </span>            :                         reg, &amp;val);
<span class="lineNum">     282 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
