<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.8.3" />
<title>simulator.processing_group API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>simulator.processing_group</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">import simpy

from simulator.processing_engine import ProcessingEngine 
from simulator.register_file import RegisterFile
from simulator.register_file_utility import RegFileOperandIOInterface
from simulator.alu import ArithmeticLogicUnit
from simulator.operand_collector import OperandCollector
from simulator.reg_move_engine import RegMoveEngine, RegMoveReq


class ProcessingGroup:

    def __init__(self, pg_id, env, config, log, core):
        self.pg_id = pg_id 
        self.env = env 
        self.config = config 
        self.log = log 
        self.core = core 

        assert config[&#34;sim_clock_freq&#34;] % config[&#34;dram_clock_freq&#34;] == 0, (
            &#34;Undividable simulation clock frequency&#34;)
        self.clock_unit = config[&#34;sim_clock_freq&#34;] // config[&#34;dram_clock_freq&#34;]
        self.pe_array = []
        for i in range(config[&#34;num_pe&#34;]):
            pe = ProcessingEngine(
                pe_id=i,
                env=env,
                config=config, 
                log=log,
                pg=self,
            )
            self.pe_array.append(pe)

        self.reg_base_ptr = 0
        # Near-bank register file
        self.reg_file = RegisterFile(
            env=env,
            log=log,
            config=self.config,
            clock_unit=self.clock_unit,
            reg_file_type=&#34;near-bank&#34;
        )
        # Near-bank register file IO interface
        self.rf_io_interface = RegFileOperandIOInterface(
            env=self.env,
            log=self.log,
            config=self.config,
            clock_unit=self.clock_unit,
            reg_file=self.reg_file,
            interface_type=&#34;near-bank&#34;
        )
        
        # register movement engine
        self.reg_move_engine = RegMoveEngine(
            env=self.env,
            log=self.log,
            config=self.config,
            clock_unit=self.clock_unit,
            backend=self,
            regfile_io_interface=self.rf_io_interface,
            bus_arbiter=self.core.subcore_pg_bus_arbiter,
            engine_type=&#34;nb_reg_move&#34;
        )

        # Near-bank ALU
        self.nb_alu = ArithmeticLogicUnit(
            env=self.env,
            log=self.log,
            config=self.config,
            clock_unit=self.clock_unit,
            backend=self,
            alu_type=&#34;near-bank&#34;
        )
        self.opc_fb_alu = OperandCollector(
            env=self.env,
            log=self.log,
            config=self.config,
            clock_unit=self.clock_unit,
            backend=self,
            regfile_io_interface=self.rf_io_interface,
            execution_unit=self.nb_alu,
            opc_type=&#34;nb_alu&#34;
        )

        self.execute_buffer = simpy.Store(
            env, capacity=self.config[&#34;pg_execute_buffer_size&#34;]
        )
        self.writeback_buffer = simpy.Store(
            env, capacity=self.config[&#34;pg_writeback_buffer_size&#34;]
        )

        self.bus_receive_buffer = simpy.Store(
            env, capacity=self.config[&#34;pg_bus_receive_buffer_size&#34;]
        )

        # Spawn a process for the execute pg stage
        self.env.process(self._execute())

        # Spawn a process for the commit pg stage
        # self.env.process(self._commit())

        # Spawn a process to receive data from the bus
        self.env.process(self._receive_bus_data())

        return

    def get_pg_reg_addr(self, reg_prefix, reg_index, 
                        subcore_id, entry_id):
        &#34;&#34;&#34;This function calculates the absolute addrss of a register in the
        register file of PG. It also returns the size of registers with
        the same name across threads in the whole warp.

        Args:
            reg_prefix: the prefix of register name
            reg_index: the index of the register
            subcore_id: the subcore ID of this warp
            entry_id: the warp ID of this register

        Returns:
            (reg_addr, reg_size): the stating address of this register in the
                register file and the size of the whole register
        &#34;&#34;&#34;
        # get the warp info entry
        warp_info_table_entry = self.core.subcore_array[subcore_id]\
            .warp_info_table.entry[entry_id]

        reg_base_addr = warp_info_table_entry.pg_reg_base_addr
        prefix_reg_base_addr = (
            reg_base_addr
            + warp_info_table_entry.prog_reg_offset[reg_prefix]
        )
        reg_size = warp_info_table_entry.prog_reg_size[reg_prefix]
        reg_addr = prefix_reg_base_addr + reg_index * reg_size

        return (reg_addr, reg_size)

    def reset_status(self):
        self.reg_base_ptr = 0 
        for i in range(self.config[&#34;num_pe&#34;]):
            self.pe_array[i].reset_status() 
        return

    def check_reg_usage(self, reg_usage_in_bytes):
        &#34;&#34;&#34;Check whether the amount of near-bank registers are sufficient to 
        accomodate a new thread block. 
        &#34;&#34;&#34;
        reg_base_ptr = self.reg_base_ptr 
        if reg_base_ptr + reg_usage_in_bytes &gt; self.config[&#34;pg_reg_file_size&#34;]:
            return False 

        return True 
   
    def _execute(self):
        &#34;&#34;&#34;Corresponding execution stage of the near-bank backend
        &#34;&#34;&#34;
        while True:
            buffer_entry = yield self.execute_buffer.get()
            if isinstance(buffer_entry, RegMoveReq):
                yield self.reg_move_engine\
                    .reg_req_queue.put(buffer_entry)

        # TODO: add other implementations

    def _commit(self):
        &#34;&#34;&#34;Corresponding commit stage of the near-bank backend
        &#34;&#34;&#34;
        pass
        # while True:
        #   instr_entry = yield self.writeback_buffer.get()
        #   TODO add implementation

    def _receive_bus_data(self):
        &#34;&#34;&#34;This function receives data from subcore-pg buses
        &#34;&#34;&#34;
        while True:
            packet = yield self.bus_receive_buffer.get()
            if isinstance(packet, RegMoveReq):
                self.execute_buffer.put(packet)</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="simulator.processing_group.ProcessingGroup"><code class="flex name class">
<span>class <span class="ident">ProcessingGroup</span></span>
<span>(</span><span>pg_id, env, config, log, core)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class ProcessingGroup:

    def __init__(self, pg_id, env, config, log, core):
        self.pg_id = pg_id 
        self.env = env 
        self.config = config 
        self.log = log 
        self.core = core 

        assert config[&#34;sim_clock_freq&#34;] % config[&#34;dram_clock_freq&#34;] == 0, (
            &#34;Undividable simulation clock frequency&#34;)
        self.clock_unit = config[&#34;sim_clock_freq&#34;] // config[&#34;dram_clock_freq&#34;]
        self.pe_array = []
        for i in range(config[&#34;num_pe&#34;]):
            pe = ProcessingEngine(
                pe_id=i,
                env=env,
                config=config, 
                log=log,
                pg=self,
            )
            self.pe_array.append(pe)

        self.reg_base_ptr = 0
        # Near-bank register file
        self.reg_file = RegisterFile(
            env=env,
            log=log,
            config=self.config,
            clock_unit=self.clock_unit,
            reg_file_type=&#34;near-bank&#34;
        )
        # Near-bank register file IO interface
        self.rf_io_interface = RegFileOperandIOInterface(
            env=self.env,
            log=self.log,
            config=self.config,
            clock_unit=self.clock_unit,
            reg_file=self.reg_file,
            interface_type=&#34;near-bank&#34;
        )
        
        # register movement engine
        self.reg_move_engine = RegMoveEngine(
            env=self.env,
            log=self.log,
            config=self.config,
            clock_unit=self.clock_unit,
            backend=self,
            regfile_io_interface=self.rf_io_interface,
            bus_arbiter=self.core.subcore_pg_bus_arbiter,
            engine_type=&#34;nb_reg_move&#34;
        )

        # Near-bank ALU
        self.nb_alu = ArithmeticLogicUnit(
            env=self.env,
            log=self.log,
            config=self.config,
            clock_unit=self.clock_unit,
            backend=self,
            alu_type=&#34;near-bank&#34;
        )
        self.opc_fb_alu = OperandCollector(
            env=self.env,
            log=self.log,
            config=self.config,
            clock_unit=self.clock_unit,
            backend=self,
            regfile_io_interface=self.rf_io_interface,
            execution_unit=self.nb_alu,
            opc_type=&#34;nb_alu&#34;
        )

        self.execute_buffer = simpy.Store(
            env, capacity=self.config[&#34;pg_execute_buffer_size&#34;]
        )
        self.writeback_buffer = simpy.Store(
            env, capacity=self.config[&#34;pg_writeback_buffer_size&#34;]
        )

        self.bus_receive_buffer = simpy.Store(
            env, capacity=self.config[&#34;pg_bus_receive_buffer_size&#34;]
        )

        # Spawn a process for the execute pg stage
        self.env.process(self._execute())

        # Spawn a process for the commit pg stage
        # self.env.process(self._commit())

        # Spawn a process to receive data from the bus
        self.env.process(self._receive_bus_data())

        return

    def get_pg_reg_addr(self, reg_prefix, reg_index, 
                        subcore_id, entry_id):
        &#34;&#34;&#34;This function calculates the absolute addrss of a register in the
        register file of PG. It also returns the size of registers with
        the same name across threads in the whole warp.

        Args:
            reg_prefix: the prefix of register name
            reg_index: the index of the register
            subcore_id: the subcore ID of this warp
            entry_id: the warp ID of this register

        Returns:
            (reg_addr, reg_size): the stating address of this register in the
                register file and the size of the whole register
        &#34;&#34;&#34;
        # get the warp info entry
        warp_info_table_entry = self.core.subcore_array[subcore_id]\
            .warp_info_table.entry[entry_id]

        reg_base_addr = warp_info_table_entry.pg_reg_base_addr
        prefix_reg_base_addr = (
            reg_base_addr
            + warp_info_table_entry.prog_reg_offset[reg_prefix]
        )
        reg_size = warp_info_table_entry.prog_reg_size[reg_prefix]
        reg_addr = prefix_reg_base_addr + reg_index * reg_size

        return (reg_addr, reg_size)

    def reset_status(self):
        self.reg_base_ptr = 0 
        for i in range(self.config[&#34;num_pe&#34;]):
            self.pe_array[i].reset_status() 
        return

    def check_reg_usage(self, reg_usage_in_bytes):
        &#34;&#34;&#34;Check whether the amount of near-bank registers are sufficient to 
        accomodate a new thread block. 
        &#34;&#34;&#34;
        reg_base_ptr = self.reg_base_ptr 
        if reg_base_ptr + reg_usage_in_bytes &gt; self.config[&#34;pg_reg_file_size&#34;]:
            return False 

        return True 
   
    def _execute(self):
        &#34;&#34;&#34;Corresponding execution stage of the near-bank backend
        &#34;&#34;&#34;
        while True:
            buffer_entry = yield self.execute_buffer.get()
            if isinstance(buffer_entry, RegMoveReq):
                yield self.reg_move_engine\
                    .reg_req_queue.put(buffer_entry)

        # TODO: add other implementations

    def _commit(self):
        &#34;&#34;&#34;Corresponding commit stage of the near-bank backend
        &#34;&#34;&#34;
        pass
        # while True:
        #   instr_entry = yield self.writeback_buffer.get()
        #   TODO add implementation

    def _receive_bus_data(self):
        &#34;&#34;&#34;This function receives data from subcore-pg buses
        &#34;&#34;&#34;
        while True:
            packet = yield self.bus_receive_buffer.get()
            if isinstance(packet, RegMoveReq):
                self.execute_buffer.put(packet)</code></pre>
</details>
<h3>Methods</h3>
<dl>
<dt id="simulator.processing_group.ProcessingGroup.check_reg_usage"><code class="name flex">
<span>def <span class="ident">check_reg_usage</span></span>(<span>self, reg_usage_in_bytes)</span>
</code></dt>
<dd>
<div class="desc"><p>Check whether the amount of near-bank registers are sufficient to
accomodate a new thread block.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def check_reg_usage(self, reg_usage_in_bytes):
    &#34;&#34;&#34;Check whether the amount of near-bank registers are sufficient to 
    accomodate a new thread block. 
    &#34;&#34;&#34;
    reg_base_ptr = self.reg_base_ptr 
    if reg_base_ptr + reg_usage_in_bytes &gt; self.config[&#34;pg_reg_file_size&#34;]:
        return False 

    return True </code></pre>
</details>
</dd>
<dt id="simulator.processing_group.ProcessingGroup.get_pg_reg_addr"><code class="name flex">
<span>def <span class="ident">get_pg_reg_addr</span></span>(<span>self, reg_prefix, reg_index, subcore_id, entry_id)</span>
</code></dt>
<dd>
<div class="desc"><p>This function calculates the absolute addrss of a register in the
register file of PG. It also returns the size of registers with
the same name across threads in the whole warp.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>reg_prefix</code></strong></dt>
<dd>the prefix of register name</dd>
<dt><strong><code>reg_index</code></strong></dt>
<dd>the index of the register</dd>
<dt><strong><code>subcore_id</code></strong></dt>
<dd>the subcore ID of this warp</dd>
<dt><strong><code>entry_id</code></strong></dt>
<dd>the warp ID of this register</dd>
</dl>
<h2 id="returns">Returns</h2>
<p>(reg_addr, reg_size): the stating address of this register in the
register file and the size of the whole register</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def get_pg_reg_addr(self, reg_prefix, reg_index, 
                    subcore_id, entry_id):
    &#34;&#34;&#34;This function calculates the absolute addrss of a register in the
    register file of PG. It also returns the size of registers with
    the same name across threads in the whole warp.

    Args:
        reg_prefix: the prefix of register name
        reg_index: the index of the register
        subcore_id: the subcore ID of this warp
        entry_id: the warp ID of this register

    Returns:
        (reg_addr, reg_size): the stating address of this register in the
            register file and the size of the whole register
    &#34;&#34;&#34;
    # get the warp info entry
    warp_info_table_entry = self.core.subcore_array[subcore_id]\
        .warp_info_table.entry[entry_id]

    reg_base_addr = warp_info_table_entry.pg_reg_base_addr
    prefix_reg_base_addr = (
        reg_base_addr
        + warp_info_table_entry.prog_reg_offset[reg_prefix]
    )
    reg_size = warp_info_table_entry.prog_reg_size[reg_prefix]
    reg_addr = prefix_reg_base_addr + reg_index * reg_size

    return (reg_addr, reg_size)</code></pre>
</details>
</dd>
<dt id="simulator.processing_group.ProcessingGroup.reset_status"><code class="name flex">
<span>def <span class="ident">reset_status</span></span>(<span>self)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def reset_status(self):
    self.reg_base_ptr = 0 
    for i in range(self.config[&#34;num_pe&#34;]):
        self.pe_array[i].reset_status() 
    return</code></pre>
</details>
</dd>
</dl>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="simulator" href="index.html">simulator</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="simulator.processing_group.ProcessingGroup" href="#simulator.processing_group.ProcessingGroup">ProcessingGroup</a></code></h4>
<ul class="">
<li><code><a title="simulator.processing_group.ProcessingGroup.check_reg_usage" href="#simulator.processing_group.ProcessingGroup.check_reg_usage">check_reg_usage</a></code></li>
<li><code><a title="simulator.processing_group.ProcessingGroup.get_pg_reg_addr" href="#simulator.processing_group.ProcessingGroup.get_pg_reg_addr">get_pg_reg_addr</a></code></li>
<li><code><a title="simulator.processing_group.ProcessingGroup.reset_status" href="#simulator.processing_group.ProcessingGroup.reset_status">reset_status</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.8.3</a>.</p>
</footer>
</body>
</html>