Coverage Report by instance with details

=================================================================================
=== Instance: /top/if_handle
=== Design Unit: work.FIFO_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/if_handle --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /top/DUT/FIFO_SVA_instance
=== Design Unit: work.FIFO_SVA
=================================================================================

Assertion Coverage:
    Assertions                      14        14         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/FIFO_SVA_instance/RST_COUNT
                     ../UVM/SVA.sv(9)                   0          1
/top/DUT/FIFO_SVA_instance/RST_RDPTR
                     ../UVM/SVA.sv(11)                  0          1
/top/DUT/FIFO_SVA_instance/RST_WRPTR
                     ../UVM/SVA.sv(13)                  0          1
/top/DUT/FIFO_SVA_instance/FULL_ASSERT
                     ../UVM/SVA.sv(18)                  0          1
/top/DUT/FIFO_SVA_instance/EMPTY_ASSERT
                     ../UVM/SVA.sv(23)                  0          1
/top/DUT/FIFO_SVA_instance/ALMOSTFULL_ASSERT
                     ../UVM/SVA.sv(28)                  0          1
/top/DUT/FIFO_SVA_instance/ALMOSTEMPTY_ASSERT
                     ../UVM/SVA.sv(33)                  0          1
/top/DUT/FIFO_SVA_instance/UNDERFLOW_ASSERT
                     ../UVM/SVA.sv(40)                  0          1
/top/DUT/FIFO_SVA_instance/OVERFLOW_ASSERT
                     ../UVM/SVA.sv(44)                  0          1
/top/DUT/FIFO_SVA_instance/WRACK_ASSERT
                     ../UVM/SVA.sv(48)                  0          1
/top/DUT/FIFO_SVA_instance/RDPTR_ASSERT
                     ../UVM/SVA.sv(52)                  0          1
/top/DUT/FIFO_SVA_instance/WRPTR_ASSERT
                     ../UVM/SVA.sv(56)                  0          1
/top/DUT/FIFO_SVA_instance/COUNT_UP_ASSERT
                     ../UVM/SVA.sv(60)                  0          1
/top/DUT/FIFO_SVA_instance/COUNT_DOWN_ASSERT
                     ../UVM/SVA.sv(64)                  0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10        10         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT/FIFO_SVA_instance

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/SVA.sv
------------------------------------IF Branch------------------------------------
    8                                        596     Count coming in to IF
    8               1                         46     	if (!if_handle.rst_n) begin
                                             550     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    17                                       596     Count coming in to IF
    17              1                        151     	if (DUT.count == FIFO_DEPTH) begin
                                             445     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    22                                       596     Count coming in to IF
    22              1                         60     	if (DUT.count == 0) begin
                                             536     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    27                                       596     Count coming in to IF
    27              1                         60     	if (DUT.count == FIFO_DEPTH - 2) begin
                                             536     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                       596     Count coming in to IF
    32              1                         47     	if (DUT.count == 1) begin
                                             549     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         4         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/DUT/FIFO_SVA_instance --

  File ../UVM/SVA.sv
----------------Focused Condition View-------------------
Line       17 Item    1  (DUT.count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (DUT.count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (DUT.count == 8)_0    -                             
  Row   2:          1  (DUT.count == 8)_1    -                             

----------------Focused Condition View-------------------
Line       22 Item    1  (DUT.count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (DUT.count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (DUT.count == 0)_0    -                             
  Row   2:          1  (DUT.count == 0)_1    -                             

----------------Focused Condition View-------------------
Line       27 Item    1  (DUT.count == (8 - 2))
Condition totals: 1 of 1 input term covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (DUT.count == (8 - 2))         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (DUT.count == (8 - 2))_0  -                             
  Row   2:          1  (DUT.count == (8 - 2))_1  -                             

----------------Focused Condition View-------------------
Line       32 Item    1  (DUT.count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (DUT.count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (DUT.count == 1)_0    -                             
  Row   2:          1  (DUT.count == 1)_1    -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT/FIFO_SVA_instance --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/SVA.sv
    1                                                module FIFO_SVA (FIFO_if.DUT if_handle);
    2                                                    parameter FIFO_WIDTH = 16;
    3                                                    parameter FIFO_DEPTH = 8;
    4                                                    localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    5                                                
    6                                                //------------ Combintional Assertions ------------//
    7               1                        596     	always_comb begin


=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.FIFO
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        23        23         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Design/FIFO_uvm.sv
------------------------------------IF Branch------------------------------------
    43                                      1025     Count coming in to IF
    43              1                         46     	if (!rst_n) begin
    51              1                        339     	else if (wr_en && count < FIFO_DEPTH) begin
    56              1                        640     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                       640     Count coming in to IF
    58              1                        333     		if (full & wr_en)
    60              1                        307     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    66                                       715     Count coming in to IF
    66              1                         46     	if (!rst_n) begin
    71              1                        290     	else if (rd_en && count != 0) begin
    74              1                        379     	end else begin	// BUG : Squential Output "Underflow" is Created
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                       379     Count coming in to IF
    75              1                         12     		if (empty && rd_en) begin
    77              1                        367     		end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                       817     Count coming in to IF
    84              1                         46     	if (!rst_n) begin
    87              1                        771     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    88                                       771     Count coming in to IF
    88              1                        228     		if	( ({wr_en, rd_en} == 2'b10) && !full) 
    90              1                         95     		else if ( ({wr_en, rd_en} == 2'b01) && !empty)
                                             448     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    95                                       345     Count coming in to IF
    95              1                         48     assign full = (count == FIFO_DEPTH)? 1 : 0;
    95              2                        297     assign full = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                       345     Count coming in to IF
    96              1                         27     assign empty = (count == 0)? 1 : 0;
    96              2                        318     assign empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    98                                       345     Count coming in to IF
    98              1                         41     assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0; 
    98              2                        304     assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                       345     Count coming in to IF
    99              1                         35     assign almostempty = (count == 1)? 1 : 0;
    99              2                        310     assign almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      18        17         1    94.44%

================================Condition Details================================

Condition Coverage for instance /top/DUT --

  File ../Design/FIFO_uvm.sv
----------------Focused Condition View-------------------
Line       51 Item    1  (wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
        wr_en         Y
  (count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  wr_en_0               -                             
  Row   2:          1  wr_en_1               (count < 8)                   
  Row   3:          1  (count < 8)_0         wr_en                         
  Row   4:          1  (count < 8)_1         wr_en                         

----------------Focused Condition View-------------------
Line       58 Item    1  (full & wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        full         N  '_0' not hit             Hit '_0'
       wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  full_0                wr_en                         
  Row   2:          1  full_1                wr_en                         
  Row   3:          1  wr_en_0               full                          
  Row   4:          1  wr_en_1               full                          

----------------Focused Condition View-------------------
Line       71 Item    1  (rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
         rd_en         Y
  (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (count != 0)                  
  Row   3:          1  (count != 0)_0        rd_en                         
  Row   4:          1  (count != 0)_1        rd_en                         

----------------Focused Condition View-------------------
Line       75 Item    1  (empty && rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       empty         Y
       rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  empty_0               -                             
  Row   2:          1  empty_1               rd_en                         
  Row   3:          1  rd_en_0               empty                         
  Row   4:          1  rd_en_1               empty                         

----------------Focused Condition View-------------------
Line       88 Item    1  ((~rd_en && wr_en) && ~full)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
        full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               (~full && wr_en)              
  Row   2:          1  rd_en_1               -                             
  Row   3:          1  wr_en_0               ~rd_en                        
  Row   4:          1  wr_en_1               (~full && ~rd_en)             
  Row   5:          1  full_0                (~rd_en && wr_en)             
  Row   6:          1  full_1                (~rd_en && wr_en)             

----------------Focused Condition View-------------------
Line       90 Item    1  ((rd_en && ~wr_en) && ~empty)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       rd_en         Y
       wr_en         Y
       empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rd_en_0               -                             
  Row   2:          1  rd_en_1               (~empty && ~wr_en)            
  Row   3:          1  wr_en_0               (~empty && rd_en)             
  Row   4:          1  wr_en_1               rd_en                         
  Row   5:          1  empty_0               (rd_en && ~wr_en)             
  Row   6:          1  empty_1               (rd_en && ~wr_en)             

----------------Focused Condition View-------------------
Line       95 Item    1  (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 8)_0        -                             
  Row   2:          1  (count == 8)_1        -                             

----------------Focused Condition View-------------------
Line       96 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       98 Item    1  (count == (8 - 2))
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (count == (8 - 2))         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == (8 - 2))_0  -                             
  Row   2:          1  (count == (8 - 2))_1  -                             

----------------Focused Condition View-------------------
Line       99 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      29        29         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../Design/FIFO_uvm.sv
    8                                                module FIFO(FIFO_if.DUT if_handle);
    9                                                parameter FIFO_WIDTH = 16;
    10                                               parameter FIFO_DEPTH = 8;
    11                                               
    12                                               wire [FIFO_WIDTH-1:0] data_in;
    13                                               assign data_in = if_handle.data_in;
    14                                               
    15                                               wire clk, rst_n, wr_en, rd_en;
    16                                               assign clk 	 = if_handle.clk;
    17                                               assign rst_n = if_handle.rst_n;
    18                                               assign wr_en = if_handle.wr_en;
    19                                               assign rd_en = if_handle.rd_en;
    20                                               
    21                                               reg [FIFO_WIDTH-1:0] data_out;
    22                                               assign if_handle.data_out = data_out;
    23                                               
    24                                               reg wr_ack, overflow,underflow;
    25                                               assign if_handle.wr_ack = wr_ack;
    26                                               assign if_handle.overflow = overflow;
    27                                               
    28                                               wire full, empty, almostfull, almostempty;
    29                                               assign if_handle.full = full;
    30                                               assign if_handle.empty = empty;
    31                                               assign if_handle.almostfull = almostfull;
    32                                               assign if_handle.almostempty = almostempty;
    33                                               assign if_handle.underflow = underflow;
    34                                               
    35                                               localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    36                                               
    37                                               reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    38                                               
    39                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    40                                               reg [max_fifo_addr:0] count;
    41                                               
    42              1                       1025     always @(posedge clk or negedge rst_n) begin
    43                                               	if (!rst_n) begin
    44              1                         46     		wr_ptr <= 0;
    45              1                         46     		overflow <= 0; 	// Bug: No Value during Reset 
    46              1                         46     		wr_ack <= 0; 	// Bug: No Value during Reset
    47              1                         46     		for (int i = 0; i < FIFO_DEPTH ; i++ ) begin 
    47              2                        368     
    48              1                        368     			mem[i] = 0; // Bug: No Values during Reset
    49                                               		end
    50                                               	end
    51                                               	else if (wr_en && count < FIFO_DEPTH) begin
    52              1                        339     		mem[wr_ptr] <= data_in;
    53              1                        339     		wr_ack <= 1;
    54              1                        339     		wr_ptr <= wr_ptr + 1;
    55                                               	end
    56                                               	else begin 
    57              1                        640     		wr_ack <= 0; 
    58                                               		if (full & wr_en)
    59              1                        333     			overflow <= 1;
    60                                               		else
    61              1                        307     			overflow <= 0;
    62                                               	end
    63                                               end
    64                                               
    65              1                        715     always @(posedge clk or negedge rst_n) begin
    66                                               	if (!rst_n) begin
    67              1                         46     		rd_ptr <= 0;
    68              1                         46     		data_out <= 0; // BUG: No Value during Reset
    69              1                         46     		underflow <= 0;
    70                                               	end
    71                                               	else if (rd_en && count != 0) begin
    72              1                        290     		data_out <= mem[rd_ptr];
    73              1                        290     		rd_ptr <= rd_ptr + 1;
    74                                               	end else begin	// BUG : Squential Output "Underflow" is Created
    75                                               		if (empty && rd_en) begin
    76              1                         12     			underflow <= 1;
    77                                               		end else begin
    78              1                        367     			underflow <= 0;
    79                                               		end
    80                                               	end
    81                                               end
    82                                               
    83              1                        817     always @(posedge clk or negedge rst_n) begin
    84                                               	if (!rst_n) begin
    85              1                         46     		count <= 0;
    86                                               	end
    87                                               	else begin
    88                                               		if	( ({wr_en, rd_en} == 2'b10) && !full) 
    89              1                        228     			count <= count + 1;
    90                                               		else if ( ({wr_en, rd_en} == 2'b01) && !empty)
    91              1                         95     			count <= count - 1;
    92                                               	end
    93                                               end
    94                                               
    95              1                        346     assign full = (count == FIFO_DEPTH)? 1 : 0;
    96              1                        346     assign empty = (count == 0)? 1 : 0;
    97                                               //assign underflow = (empty && rd_en)? 1 : 0; //BUG : the Output is Squential 
    98              1                        346     assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0; 
    99              1                        346     assign almostempty = (count == 1)? 1 : 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        106       106         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                        count[3-0]           1           1      100.00 
                                     data_in[0-15]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         53 
Toggled Node Count   =         53 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (106 of 106 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/top.sv
    5                                                module top;
    6                                                    // Clock Generation
    7                                                        bit clk;
    8                                                        initial begin
    9               1                          1                 clk = 1'b1;
    10              1                          1                 forever begin
    11              1                       2004                 #(1);  clk =~clk; 
    11              2                       2003     
    12                                                           end
    13                                                       end
    14                                               
    15                                                   // Interface
    16                                                       FIFO_if if_handle(clk);
    17                                               
    18                                                   // Instatiation
    19                                                       FIFO DUT (if_handle);
    20                                                   
    21                                                   // Assertion
    22                                                   `ifdef ASSERTIONS
    23                                                       bind FIFO FIFO_SVA FIFO_SVA_instance(if_handle); 
    24                                                   `endif
    25                                                    
    26                                                   // UVM Environment
    27                                                       initial begin
    28              1                          1                 uvm_config_db #(virtual FIFO_if)::set(null,"uvm_test_top","top_FIFO_if",if_handle); 
    29              1                          1                 run_test("FIFO_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /seq_item_pkg
=== Design Unit: work.seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/obj_sequence_item.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(FIFO_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                       1002     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(FIFO_seq_item)
                                            1002     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(FIFO_seq_item)
    7               4                    ***0***             `uvm_object_utils(FIFO_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                       1002     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(FIFO_seq_item)
                                            1002     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(FIFO_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /seq_item_pkg --

  File ../UVM/obj_sequence_item.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         5        10    33.33%

================================Statement Details================================

Statement Coverage for instance /seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/obj_sequence_item.sv
    1                                                package seq_item_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh";
    4                                                        parameter FIFO_WIDTH = 16;
    5                                                        parameter FIFO_DEPTH = 8;
    6                                                    class FIFO_seq_item extends uvm_sequence_item;
    7               1                    ***0***             `uvm_object_utils(FIFO_seq_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                       1002     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                       1002     
    7              10                    ***0***     
    8                                                
    9                                                    //----------------- Sequence Item Signals ------------------//
    10                                                       rand logic [FIFO_WIDTH-1:0] data_in;
    11                                                       rand logic rst_n, wr_en, rd_en;
    12                                               
    13                                                       rand logic [FIFO_WIDTH-1:0] data_out;
    14                                                       rand logic wr_ack;
    15                                                       rand logic full, almostfull, overflow;
    16                                                       rand logic empty, almostempty, underflow;
    17                                               
    18                                                       int RD_EN_ON_DIST , WR_EN_ON_DIST;      
    19                                                   //---------------- Sequence Item Functions ------------------//
    20                                                       function new(string name = "FIFO_seq_item");
    21              1                       2008                 super.new(name);
    22              1                       2008                 RD_EN_ON_DIST = 30 ; 
    23              1                       2008                 WR_EN_ON_DIST = 70 ;
    24                                                       endfunction
    25                                               
    26                                                       function string convert2string();
    27              1                    ***0***                 return $sformatf("Data_Out = %d , wr_ack = %1b | Full Flags: full = %1b , almostfull = %1b , overflow = %1b | Empty Flags: empty = %1b , almostempty = %1b , underflow = %1b",
    28                                                                           data_out,wr_ack,full, almostfull, overflow,empty, almostempty, underflow);
    29                                                       endfunction 
    30                                               
    31                                                       function string convert2string_stimulus();
    32              1                    ***0***                 return $sformatf("%s | rst_n = %1b |data_in = %d | {wr_en,rd_en} = %2b",


=================================================================================
=== Instance: /test_sequence_pkg
=== Design Unit: work.test_sequence_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/test_sequence_pkg/main_sequence/body/#ublk#41756727#41/immed__43
                     ../UVM/Test_Sequence.sv(43)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20         4        16    20.00%

================================Branch Details================================

Branch Coverage for instance /test_sequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/Test_Sequence.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(reset_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(reset_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(reset_sequence);
    7               4                    ***0***             `uvm_object_utils(reset_sequence);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(reset_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(reset_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              1                    ***0***             `uvm_object_utils(main_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                         1     Count coming in to IF
    32              2                    ***0***             `uvm_object_utils(main_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              3                    ***0***             `uvm_object_utils(main_sequence);
    32              4                    ***0***             `uvm_object_utils(main_sequence);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                         1     Count coming in to IF
    32              5                    ***0***             `uvm_object_utils(main_sequence);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              6                    ***0***             `uvm_object_utils(main_sequence);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         0         4     0.00%

================================Condition Details================================

Condition Coverage for instance /test_sequence_pkg --

  File ../UVM/Test_Sequence.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       32 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       32 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        21        16    56.75%

================================Statement Details================================

Statement Coverage for instance /test_sequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/Test_Sequence.sv
    1                                                package test_sequence_pkg;
    2                                                    import seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class reset_sequence extends uvm_sequence #(FIFO_seq_item);
    7               1                    ***0***             `uvm_object_utils(reset_sequence);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                        FIFO_seq_item seq_item;
    9                                                
    10                                                       function new(string name = "reset_sequence");
    11              1                          1                 super.new(name);
    12                                                       endfunction 
    13                                                       
    14                                                       task body();
    15              1                          1                 seq_item = FIFO_seq_item::type_id::create("seq_item");
    16                                                           // First Clock
    17              1                          1                 start_item(seq_item);
    18              1                          1                     seq_item.rst_n     = 1;
    19              1                          1                     seq_item.data_in   = 0 ;
    20              1                          1                     seq_item.wr_en     = 0; 
    21              1                          1                     seq_item.rd_en     = 0;
    22              1                          1                     seq_item.rst_n = 0;
    23              1                          1                 finish_item(seq_item);
    24                                                           // Second Clock
    25              1                          1                 start_item(seq_item);
    26              1                          1                     seq_item.rst_n = 0;
    27              1                          1                 finish_item(seq_item);
    28                                                       endtask
    29                                                   endclass
    30                                               
    31                                                   class main_sequence extends uvm_sequence #(FIFO_seq_item);
    32              1                    ***0***             `uvm_object_utils(main_sequence);
    32              2                    ***0***     
    32              3                    ***0***     
    32              4                    ***0***     
    32              5                    ***0***     
    32              6                          1     
    32              7                    ***0***     
    32              8                    ***0***     
    32              9                          1     
    32             10                    ***0***     
    33                                                       FIFO_seq_item seq_item;
    34                                                       
    35                                                       function new(string name = "main_sequence");
    36              1                          1                 super.new(name);
    37                                                       endfunction 
    38                                                       
    39                                                       task body();
    40              1                          1                 seq_item = FIFO_seq_item::type_id::create("seq_item");
    41              1                       1000                 repeat(1000) begin
    42              1                       1000                     start_item(seq_item);
    43                                                               assert(seq_item.randomize());
    44              1                       1000                     finish_item(seq_item);


=================================================================================
=== Instance: /scoreboard_pkg
=== Design Unit: work.scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        15         2        13    13.33%

================================Branch Details================================

Branch Coverage for instance /scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/CE_Scoreboard.sv
------------------------------------IF Branch------------------------------------
    37                                      1002     Count coming in to IF
    37              1                    ***0***                     if (seq_item.data_out != data_out_ref) begin
    41              1                       1002                     end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    38                                   ***0***     Count coming in to IF
    38              1                    ***0***                         `uvm_error("Test Fail",$sformatf("DUT Interface: %s , Correct Output: data_out_ref = %0d"
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                      1002     Count coming in to IF
    42              1                    ***0***                         `uvm_info("Scoreboard",$sformatf("data_out = %d , data_out_ref = %d",seq_item.data_out,data_out_ref),UVM_HIGH);
                                            1002     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              1                    ***0***                 if(!(seq_item.rst_n))begin
    63              1                    ***0***                 end else begin
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    65                                   ***0***     Count coming in to IF
    65              1                    ***0***                         if (seq_item.wr_en && count_ref < FIFO_DEPTH) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    71                                   ***0***     Count coming in to IF
    71              1                    ***0***                         if (seq_item.rd_en && count_ref != 0) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              1                    ***0***                         if	( ({seq_item.wr_en, seq_item.rd_en} == 2'b10) && !seq_item.full) 
    79              1                    ***0***                         else if ( ({seq_item.wr_en, seq_item.rd_en} == 2'b01) && !seq_item.empty)
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      11         0        11     0.00%

================================Condition Details================================

Condition Coverage for instance /scoreboard_pkg --

  File ../UVM/CE_Scoreboard.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (this.seq_item.data_out != this.data_out_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                     Input Term   Covered  Reason for no coverage   Hint
                                    -----------  --------  -----------------------  --------------
  (this.seq_item.data_out != this.data_out_ref)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                       Non-masking condition(s)      
 ---------  ---------  --------------------                             -------------------------     
  Row   1:    ***0***  (this.seq_item.data_out != this.data_out_ref)_0  -                             
  Row   2:    ***0***  (this.seq_item.data_out != this.data_out_ref)_1  -                             

----------------Focused Condition View-------------------
Line       65 Item    1  (seq_item.wr_en && (this.count_ref < 8))
Condition totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
        seq_item.wr_en         N  No hits                  Hit '_0' and '_1'
  (this.count_ref < 8)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  seq_item.wr_en_0        -                             
  Row   2:    ***0***  seq_item.wr_en_1        (this.count_ref < 8)          
  Row   3:    ***0***  (this.count_ref < 8)_0  seq_item.wr_en                
  Row   4:    ***0***  (this.count_ref < 8)_1  seq_item.wr_en                

----------------Focused Condition View-------------------
Line       71 Item    1  (seq_item.rd_en && (this.count_ref != 0))
Condition totals: 0 of 2 input terms covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
         seq_item.rd_en         N  No hits                  Hit '_0' and '_1'
  (this.count_ref != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  seq_item.rd_en_0         -                             
  Row   2:    ***0***  seq_item.rd_en_1         (this.count_ref != 0)         
  Row   3:    ***0***  (this.count_ref != 0)_0  seq_item.rd_en                
  Row   4:    ***0***  (this.count_ref != 0)_1  seq_item.rd_en                

----------------Focused Condition View-------------------
Line       77 Item    1  (~seq_item.rd_en && seq_item.wr_en && ~seq_item.full)
Condition totals: 0 of 3 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  seq_item.rd_en         N  No hits                  Hit '_0' and '_1'
  seq_item.wr_en         N  No hits                  Hit '_0' and '_1'
   seq_item.full         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  seq_item.rd_en_0      (seq_item.wr_en && ~seq_item.full)
  Row   2:    ***0***  seq_item.rd_en_1      -                             
  Row   3:    ***0***  seq_item.wr_en_0      ~seq_item.rd_en               
  Row   4:    ***0***  seq_item.wr_en_1      (~seq_item.rd_en && ~seq_item.full)
  Row   5:    ***0***  seq_item.full_0       (~seq_item.rd_en && seq_item.wr_en)
  Row   6:    ***0***  seq_item.full_1       (~seq_item.rd_en && seq_item.wr_en)

----------------Focused Condition View-------------------
Line       79 Item    1  (seq_item.rd_en && ~seq_item.wr_en && ~seq_item.empty)
Condition totals: 0 of 3 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  seq_item.rd_en         N  No hits                  Hit '_0' and '_1'
  seq_item.wr_en         N  No hits                  Hit '_0' and '_1'
  seq_item.empty         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  seq_item.rd_en_0      -                             
  Row   2:    ***0***  seq_item.rd_en_1      (~seq_item.wr_en && ~seq_item.empty)
  Row   3:    ***0***  seq_item.wr_en_0      (seq_item.rd_en && ~seq_item.empty)
  Row   4:    ***0***  seq_item.wr_en_1      seq_item.rd_en                
  Row   5:    ***0***  seq_item.empty_0      (seq_item.rd_en && ~seq_item.wr_en)
  Row   6:    ***0***  seq_item.empty_1      (seq_item.rd_en && ~seq_item.wr_en)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        13        18    41.93%

================================Statement Details================================

Statement Coverage for instance /scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/CE_Scoreboard.sv
    2                                                package scoreboard_pkg;
    3                                                    import seq_item_pkg::*;
    4                                                    import uvm_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                    
    7                                                    class FIFO_Scoreboard extends uvm_scoreboard;
    8               1                    ***0***             `uvm_component_utils(FIFO_Scoreboard);
    8               2                    ***0***     
    8               3                          2     
    9                                                        uvm_analysis_port #(FIFO_seq_item) sb_aport;
    10                                                       FIFO_seq_item seq_item;
    11                                                       uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
    12                                                       // Counters
    13              1                          1                 int correct_count = 0;
    14              1                          1                 int error_count = 0;
    15                                                       // Outputs
    16                                                           logic [FIFO_WIDTH-1:0] data_out_ref;
    17                                                       //---------- Functions ----------//    
    18                                                       function new(string name = "FIFO_Scoreboard",uvm_component parent = null);
    19              1                          1                 super.new(name,parent);
    20                                                       endfunction
    21                                               
    22                                                       function void build_phase(uvm_phase phase);
    23              1                          1                 super.build_phase(phase);
    24              1                          1                 sb_aport = new("sb_aport",this);
    25              1                          1                 sb_fifo  = new("sb_fifo",this);
    26                                                       endfunction
    27                                                       
    28                                                       function void connect_phase(uvm_phase phase);
    29              1                          1                 super.connect_phase(phase);
    30              1                          1                 sb_aport.connect(sb_fifo.analysis_export);
    31                                                       endfunction
    32                                               
    33                                                       task run_phase(uvm_phase phase);
    34              1                          1                 super.run_phase(phase);
    35              1                          1                 forever begin
    36              1                       1003                     sb_fifo.get(seq_item);
    37                                                               if (seq_item.data_out != data_out_ref) begin
    38              1                    ***0***                         `uvm_error("Test Fail",$sformatf("DUT Interface: %s , Correct Output: data_out_ref = %0d"
    39                                                                                   ,seq_item.convert2string(),data_out_ref));    
    40              1                    ***0***                         error_count = error_count +1;
    41                                                               end else begin
    42              1                    ***0***                         `uvm_info("Scoreboard",$sformatf("data_out = %d , data_out_ref = %d",seq_item.data_out,data_out_ref),UVM_HIGH);
    43              1                       1002                         correct_count = correct_count + 1;
    44                                                               end
    45                                                           end
    46                                                       endtask
    47                                               
    48                                                   //------------------ Tasks ----------------// 
    49                                                           localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    50                                                           reg [FIFO_WIDTH-1:0] mem_ref [FIFO_DEPTH-1:0];
    51                                                           reg [max_fifo_addr-1:0] wr_ptr_ref, rd_ptr_ref;
    52                                                           reg [max_fifo_addr:0] count_ref;
    53                                               
    54                                                       task ref_model(FIFO_seq_item seq_item);
    55                                                           if(!(seq_item.rst_n))begin
    56              1                    ***0***                     for (int i = 0; i < FIFO_DEPTH; i++ ) begin
    56              2                    ***0***     
    57              1                    ***0***                         mem_ref[i] <= 0;
    58                                                               end
    59              1                    ***0***                     data_out_ref <= 0;
    60              1                    ***0***                     rd_ptr_ref <= 0;
    61              1                    ***0***                     wr_ptr_ref <= 0;
    62              1                    ***0***                     count_ref <= 0;
    63                                                           end else begin
    64                                                               // Input Logic
    65                                                                   if (seq_item.wr_en && count_ref < FIFO_DEPTH) begin
    66              1                    ***0***                             mem_ref[wr_ptr_ref] <= seq_item.data_in;
    67              1                    ***0***                             wr_ptr_ref <= wr_ptr_ref +1;
    68                                                                   end 
    69                                                               
    70                                                               // Output Logic    
    71                                                                   if (seq_item.rd_en && count_ref != 0) begin
    72              1                    ***0***                             data_out_ref <= mem_ref[rd_ptr_ref];
    73              1                    ***0***                             rd_ptr_ref <= rd_ptr_ref +1;
    74                                                                   end 
    75                                               
    76                                                               // Counter Logic    
    77                                                                   if	( ({seq_item.wr_en, seq_item.rd_en} == 2'b10) && !seq_item.full) 
    78              1                    ***0***                             count_ref <= count_ref + 1;
    79                                                                   else if ( ({seq_item.wr_en, seq_item.rd_en} == 2'b01) && !seq_item.empty)
    80              1                    ***0***                             count_ref <= count_ref - 1;


=================================================================================
=== Instance: /config_pkg
=== Design Unit: work.config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/obj_config.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***             `uvm_object_utils(FIFO_config_obj);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***             `uvm_object_utils(FIFO_config_obj);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***             `uvm_object_utils(FIFO_config_obj);
    6               4                    ***0***             `uvm_object_utils(FIFO_config_obj);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***             `uvm_object_utils(FIFO_config_obj);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***             `uvm_object_utils(FIFO_config_obj);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /config_pkg --

  File ../UVM/obj_config.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/obj_config.sv
    1                                                package config_pkg;
    2                                                    import uvm_pkg ::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    class FIFO_config_obj extends uvm_object;
    6               1                    ***0***             `uvm_object_utils(FIFO_config_obj);
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                        
    8                                                        virtual FIFO_if FIFO_config_vif;
    9                                                
    10                                                       function new(string name = "FIFO_config_obj");
    11              1                          1                 super.new(name);


=================================================================================
=== Instance: /monitor_pkg
=== Design Unit: work.monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/C_Monitor.sv
------------------------------------IF Branch------------------------------------
    44                                      1002     Count coming in to IF
    44              1                    ***0***                     `uvm_info("run_phase",seq_item.convert2string(),UVM_HIGH);
                                            1002     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        21         3    87.50%

================================Statement Details================================

Statement Coverage for instance /monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/C_Monitor.sv
    1                                                package monitor_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import seq_item_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class FIFO_monitor extends uvm_monitor;
    7               1                    ***0***             `uvm_component_utils(FIFO_monitor);
    7               2                    ***0***     
    7               3                          2     
    8                                                        
    9                                                            virtual FIFO_if monitor_if;
    10                                                           FIFO_seq_item seq_item;
    11                                                           uvm_analysis_port #(FIFO_seq_item) monitor_aport;
    12                                               
    13                                                       function new(string name = "FIFO_monitor",uvm_component parent = null);
    14              1                          1                 super.new(name,parent);
    15                                                       endfunction 
    16                                               
    17                                                       function void build_phase(uvm_phase phase);
    18              1                          1                 super.build_phase(phase);
    19              1                          1                 monitor_aport = new("monitor_aport",this);
    20                                                       endfunction
    21                                               
    22                                                       task run_phase(uvm_phase phase);
    23              1                          1                 super.run_phase(phase);
    24              1                          1                 forever begin
    25              1                       1003                     seq_item = FIFO_seq_item::type_id::create("seq_item",this);
    26              1                       1003                     @(negedge monitor_if.clk);
    27                                                               // Signals to Watch //
    28              1                       1002                     seq_item.rst_n      = monitor_if.rst_n; 
    29              1                       1002                     seq_item.data_in    = monitor_if.data_in;
    30              1                       1002                     seq_item.wr_en      = monitor_if.wr_en;
    31              1                       1002                     seq_item.rd_en      = monitor_if.rd_en;
    32                                                               
    33              1                       1002                     seq_item.data_out       = monitor_if.data_out;
    34              1                       1002                     seq_item.wr_ack         = monitor_if.wr_ack;
    35              1                       1002                     seq_item.full           = monitor_if.full;
    36              1                       1002                     seq_item.almostfull     = monitor_if.almostfull;
    37              1                       1002                     seq_item.overflow       = monitor_if.overflow;
    38              1                       1002                     seq_item.empty          = monitor_if.empty;
    39              1                       1002                     seq_item.almostempty    = monitor_if.almostempty;  
    40              1                       1002                     seq_item.underflow      = monitor_if.underflow;
    41                                                    
    42                                                               // Siganls to Watch //
    43              1                       1002                     monitor_aport.write(seq_item);
    44              1                    ***0***                     `uvm_info("run_phase",seq_item.convert2string(),UVM_HIGH);


=================================================================================
=== Instance: /sequencer_pkg
=== Design Unit: work.sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/C_sequencer.sv
    1                                                package sequencer_pkg;
    2                                                    import seq_item_pkg::*;
    3                                                
    4                                                    import uvm_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                
    7                                                    class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);
    8               1                    ***0***             `uvm_component_utils(FIFO_sequencer);
    8               2                    ***0***     
    8               3                          2     
    9                                                        function new(string name = "FIFO_sequencer", uvm_component parent = null);
    10              1                          1                 super.new(name,parent);


=================================================================================
=== Instance: /dirver_pkg
=== Design Unit: work.dirver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /dirver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/C_Driver.sv
------------------------------------IF Branch------------------------------------
    29                                      1002     Count coming in to IF
    29              1                    ***0***                 `uvm_info("Driver Run Phase",seq_item.convert2string_stimulus(),UVM_HIGH); 
                                            1002     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /dirver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/C_Driver.sv
    1                                                package dirver_pkg;
    2                                                    import seq_item_pkg::*;
    3                                                    import uvm_pkg ::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class FIFO_driver extends uvm_driver #(FIFO_seq_item);
    7                                                
    8               1                    ***0***             `uvm_component_utils(FIFO_driver);
    8               2                    ***0***     
    8               3                          2     
    9                                                        virtual FIFO_if driver_if;
    10                                                       FIFO_seq_item seq_item;
    11                                               
    12                                                       function new(string name = "FIFO_driver",uvm_component parent = null);
    13              1                          1                 super.new(name,parent); 
    14                                                       endfunction 
    15                                               
    16                                                       task run_phase(uvm_phase phase);
    17              1                          1                 super.run_phase(phase);
    18              1                          1                 forever begin
    19              1                       1003                 seq_item = FIFO_seq_item::type_id::create("seq_item");
    20              1                       1003                 seq_item_port.get_next_item(seq_item);
    21                                                               //----- Input Signals -----//
    22              1                       1002                         driver_if.rst_n     = seq_item.rst_n;
    23              1                       1002                         driver_if.wr_en     = seq_item.wr_en;
    24              1                       1002                         driver_if.rd_en     = seq_item.rd_en;
    25              1                       1002                         driver_if.data_in   = seq_item.data_in;
    26                                                               //------ End Inputs ------//    
    27              1                       1002                     @(negedge driver_if.clk);
    28              1                       1002                 seq_item_port.item_done();
    29              1                    ***0***                 `uvm_info("Driver Run Phase",seq_item.convert2string_stimulus(),UVM_HIGH); 


=================================================================================
=== Instance: /agent_pkg
=== Design Unit: work.agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/CE_Agent.sv
------------------------------------IF Branch------------------------------------
    32                                         1     Count coming in to IF
    32              1                    ***0***                 if (!(uvm_config_db #(FIFO_config_obj)::get(this,"","test_FIFO_obj",agent_config))) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    33                                   ***0***     Count coming in to IF
    33              1                    ***0***                         `uvm_fatal("Build Phase","Agent : Unable to get the Virtual Interface")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/CE_Agent.sv
    1                                                package agent_pkg;
    2                                                    import dirver_pkg::*;
    3                                                    import sequencer_pkg::*;
    4                                                    import monitor_pkg::*;
    5                                                    import config_pkg::*;
    6                                                    import seq_item_pkg::*;
    7                                                
    8                                                    import uvm_pkg::*;
    9                                                    `include "uvm_macros.svh"
    10                                               
    11                                                   class FIFO_Agent extends uvm_agent;
    12              1                    ***0***             `uvm_component_utils(FIFO_Agent);
    12              2                    ***0***     
    12              3                          2     
    13                                                   
    14                                                       FIFO_driver driver;
    15                                                       FIFO_sequencer sequencer;
    16                                                       FIFO_monitor monitor;
    17                                                   
    18                                                       FIFO_config_obj agent_config;
    19                                                       uvm_analysis_port #(FIFO_seq_item) agent_aport;
    20                                                   
    21                                                       function new(string name = "FIFO_Agent", uvm_component parent = null);
    22              1                          1                 super.new(name,parent);
    23                                                       endfunction 
    24                                                   
    25                                                       function void build_phase(uvm_phase phase);
    26              1                          1                 super.build_phase(phase);
    27              1                          1                 driver      = FIFO_driver::type_id::create("driver",this);
    28              1                          1                 sequencer   = FIFO_sequencer::type_id::create("sequencer",this);
    29              1                          1                 monitor     = FIFO_monitor::type_id::create("monitor",this);
    30              1                          1                 agent_aport = new("agent_aport",this);
    31                                                           
    32                                                           if (!(uvm_config_db #(FIFO_config_obj)::get(this,"","test_FIFO_obj",agent_config))) begin
    33              1                    ***0***                         `uvm_fatal("Build Phase","Agent : Unable to get the Virtual Interface")
    34                                                           end
    35                                                       endfunction
    36                                               
    37                                                       function void connect_phase(uvm_phase phase);
    38              1                          1                 super.connect_phase(phase);
    39              1                          1                 driver.driver_if   = agent_config.FIFO_config_vif;
    40              1                          1                 monitor.monitor_if = agent_config.FIFO_config_vif;
    41              1                          1                 driver.seq_item_port.connect(sequencer.seq_item_export);
    42              1                          1                 monitor.monitor_aport.connect(agent_aport);


=================================================================================
=== Instance: /cvg_pkg
=== Design Unit: work.cvg_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na    95.83%
        Coverpoints/Crosses         15        na        na        na
            Covergroup Bins         58        54         4    93.10%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /cvg_pkg/FIFO_Coverage/F_cvg_grp                 95.83%        100          -    Uncovered            
    covered/total bins:                                    54         58          -                      
    missing/total bins:                                     4         58          -                      
    % Hit:                                             93.10%        100          -                      
    Coverpoint RD_EN                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin RD_EN_ON                                      305          1          -    Covered              
        bin RD_EN_OFF                                     697          1          -    Covered              
    Coverpoint WR_EN                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_EN_ON                                      688          1          -    Covered              
        bin WR_EN_OFF                                     314          1          -    Covered              
    Coverpoint WR_ACK                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_ACK_YES                                    339          1          -    Covered              
        bin WR_ACK_NO                                     663          1          -    Covered              
    Coverpoint OVERFLOW                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin OVERFLOW_YES                                  333          1          -    Covered              
        bin OVERFLOW_NO                                   669          1          -    Covered              
    Coverpoint FULL                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin FULL_YES                                      484          1          -    Covered              
        bin FULL_NO                                       518          1          -    Covered              
    Coverpoint ALMOST_FULL                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_FULL_YES                                79          1          -    Covered              
        bin ALMOST_FULL_NO                                923          1          -    Covered              
    Coverpoint UNDERFLOW                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin UNDERFLOW_YES                                  12          1          -    Covered              
        bin UNDERFLOW_NO                                  990          1          -    Covered              
    Coverpoint EMPTY                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin EMPTY_YES                                      50          1          -    Covered              
        bin EMPTY_NO                                      952          1          -    Covered              
    Coverpoint ALMOST_EMPTY                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_EMPTY_YES                               54          1          -    Covered              
        bin ALMOST_EMPTY_NO                               948          1          -    Covered              
    Cross RD_EMPTY                                     87.50%        100          -    Uncovered            
        covered/total bins:                                 7          8          -                      
        missing/total bins:                                 1          8          -                      
        % Hit:                                         87.50%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          631          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           36          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          267          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           18          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           30          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                            8          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           12          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_YES,*,*>               0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross RD_FULL                                      87.50%        100          -    Uncovered            
        covered/total bins:                                 7          8          -                      
        missing/total bins:                                 1          8          -                      
        % Hit:                                         87.50%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          259          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           46          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          180          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           33          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          151          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                          241          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                           92          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_YES,*>           0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EMPTY                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          271          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           17          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          627          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           37          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           22          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           16          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                            4          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                            8          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross WR_FULL                                      87.50%        100          -    Uncovered            
        covered/total bins:                                 7          8          -                      
        missing/total bins:                                 1          8          -                      
        % Hit:                                         87.50%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          174          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           37          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          265          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           42          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          103          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                           48          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                          333          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_YES,*,*>                0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EN_ACK                                    75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,WR_ACK_NO>                     314          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_NO>                      349          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_YES>                     339          1          -    Covered              
            bin <WR_EN_OFF,WR_ACK_YES>                      0          1          1    ZERO                 
    Cross RD_EN_ACK                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,WR_ACK_NO>                     469          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_NO>                      194          1          -    Covered              
            bin <RD_EN_OFF,WR_ACK_YES>                    228          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_YES>                     111          1          -    Covered              
 Covergroup instance \/cvg_pkg::FIFO_Coverage::F_cvg_grp  
                                                       89.58%        100          -    Uncovered            
    covered/total bins:                                    54         58          -                      
    missing/total bins:                                     4         58          -                      
    % Hit:                                             93.10%        100          -                      
    Coverpoint RD_EN [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin RD_EN_ON                                      305          1          -    Covered              
        bin RD_EN_OFF                                     697          1          -    Covered              
    Coverpoint WR_EN [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_EN_ON                                      688          1          -    Covered              
        bin WR_EN_OFF                                     314          1          -    Covered              
    Coverpoint WR_ACK [1]                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_ACK_YES                                    339          1          -    Covered              
        bin WR_ACK_NO                                     663          1          -    Covered              
    Coverpoint OVERFLOW [1]                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin OVERFLOW_YES                                  333          1          -    Covered              
        bin OVERFLOW_NO                                   669          1          -    Covered              
    Coverpoint FULL [1]                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin FULL_YES                                      484          1          -    Covered              
        bin FULL_NO                                       518          1          -    Covered              
    Coverpoint ALMOST_FULL [1]                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_FULL_YES                                79          1          -    Covered              
        bin ALMOST_FULL_NO                                923          1          -    Covered              
    Coverpoint UNDERFLOW [1]                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin UNDERFLOW_YES                                  12          1          -    Covered              
        bin UNDERFLOW_NO                                  990          1          -    Covered              
    Coverpoint EMPTY [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin EMPTY_YES                                      50          1          -    Covered              
        bin EMPTY_NO                                      952          1          -    Covered              
    Coverpoint ALMOST_EMPTY [1]                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_EMPTY_YES                               54          1          -    Covered              
        bin ALMOST_EMPTY_NO                               948          1          -    Covered              
    Cross RD_EMPTY                                     87.50%        100          -    Uncovered            
        covered/total bins:                                 7          8          -                      
        missing/total bins:                                 1          8          -                      
        % Hit:                                         87.50%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          631          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           36          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          267          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           18          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           30          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                            8          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           12          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_YES,*,*>               0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross RD_FULL                                      87.50%        100          -    Uncovered            
        covered/total bins:                                 7          8          -                      
        missing/total bins:                                 1          8          -                      
        % Hit:                                         87.50%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          259          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           46          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          180          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           33          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          151          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                          241          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                           92          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_YES,*>           0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EMPTY                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          271          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           17          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          627          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           37          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           22          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           16          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                            4          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                            8          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross WR_FULL                                      87.50%        100          -    Uncovered            
        covered/total bins:                                 7          8          -                      
        missing/total bins:                                 1          8          -                      
        % Hit:                                         87.50%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          174          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           37          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          265          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           42          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          103          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                           48          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                          333          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_YES,*,*>                0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EN_ACK                                    75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,WR_ACK_NO>                     314          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_NO>                      349          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_YES>                     339          1          -    Covered              
            bin <WR_EN_OFF,WR_ACK_YES>                      0          1          1    ZERO                 
    Cross RD_EN_ACK                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,WR_ACK_NO>                     469          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_NO>                      194          1          -    Covered              
            bin <RD_EN_OFF,WR_ACK_YES>                    228          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_YES>                     111          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /cvg_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/CE_coverage_collecter.sv
    1                                                package cvg_pkg;
    2                                                    import seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                    
    6                                                    class FIFO_Coverage extends uvm_component;
    7               1                    ***0***             `uvm_component_utils(FIFO_Coverage)
    7               2                    ***0***     
    7               3                          2     
    8                                                        FIFO_seq_item seq_item;
    9                                                        uvm_analysis_port #(FIFO_seq_item) cvg_aport;
    10                                                       uvm_tlm_analysis_fifo #(FIFO_seq_item) cvg_FIFO;
    11                                                       
    12                                                       //-------------- Covergroup ------------------//
    13                                                        covergroup F_cvg_grp;
    14                                                           option.per_instance = 1;
    15                                                           
    16                                                           // Inputs 
    17                                                               RD_EN:coverpoint seq_item.rd_en {
    18                                                                   bins RD_EN_ON  = {1'b1};
    19                                                                   bins RD_EN_OFF = {1'b0};
    20                                                                   option.weight=0;    
    21                                                               }
    22                                               
    23                                                               WR_EN:coverpoint seq_item.wr_en {
    24                                                                   bins WR_EN_ON  = {1'b1};
    25                                                                   bins WR_EN_OFF = {1'b0};
    26                                                                   option.weight=0;    
    27                                                               }
    28                                               
    29                                                           // Acknowlodge    
    30                                                               WR_ACK:coverpoint seq_item.wr_ack {
    31                                                                   bins WR_ACK_YES  = {1'b1};
    32                                                                   bins WR_ACK_NO = {1'b0};
    33                                                                   option.weight=0;    
    34                                                               }
    35                                               
    36                                                           // FULL Flags
    37                                                               OVERFLOW:coverpoint seq_item.overflow {
    38                                                                   bins OVERFLOW_YES  = {1'b1};
    39                                                                   bins OVERFLOW_NO = {1'b0};
    40                                                                   option.weight=0;    
    41                                                               }
    42                                               
    43                                                               FULL:coverpoint seq_item.full {
    44                                                                   bins FULL_YES  = {1'b1};
    45                                                                   bins FULL_NO = {1'b0};
    46                                                                   option.weight=0;    
    47                                                               }
    48                                               
    49                                                               ALMOST_FULL:coverpoint seq_item.almostfull {
    50                                                                   bins ALMOST_FULL_YES  = {1'b1};
    51                                                                   bins ALMOST_FULL_NO = {1'b0};
    52                                                                   option.weight=0;    
    53                                                               }
    54                                               
    55                                                           // Empty Flags
    56                                                               UNDERFLOW:coverpoint seq_item.underflow {
    57                                                                   bins UNDERFLOW_YES  = {1'b1};
    58                                                                   bins UNDERFLOW_NO = {1'b0};
    59                                                                   option.weight=0;    
    60                                                               }
    61                                               
    62                                                               EMPTY:coverpoint seq_item.empty {
    63                                                                   bins EMPTY_YES  = {1'b1};
    64                                                                   bins EMPTY_NO   = {1'b0};
    65                                                                   option.weight=0;    
    66                                                               }
    67                                               
    68                                                               ALMOST_EMPTY:coverpoint seq_item.almostempty {
    69                                                                   bins ALMOST_EMPTY_YES  = {1'b1};
    70                                                                   bins ALMOST_EMPTY_NO = {1'b0};
    71                                                                   option.weight=0;    
    72                                                               }
    73                                                           // Cross Coverage
    74                                                               RD_EMPTY: cross RD_EN,UNDERFLOW,EMPTY,ALMOST_EMPTY{
    75                                                                   ignore_bins NOT_EMPTY =  binsof(EMPTY.EMPTY_NO) && binsof(UNDERFLOW.UNDERFLOW_YES)
    76                                                                                         || binsof(ALMOST_EMPTY.ALMOST_EMPTY_YES) && binsof(EMPTY.EMPTY_YES);
    77                                                               }
    78                                                               RD_FULL: cross RD_EN,OVERFLOW,FULL,ALMOST_FULL{
    79                                                                   ignore_bins NOT_FULL =  binsof(FULL.FULL_NO) && binsof(OVERFLOW.OVERFLOW_YES)
    80                                                                                         || binsof(ALMOST_FULL.ALMOST_FULL_YES) && binsof(FULL.FULL_YES);
    81                                                               }
    82                                                               WR_EMPTY: cross WR_EN,UNDERFLOW,EMPTY,ALMOST_EMPTY{
    83                                                                   ignore_bins NOT_EMPTY =  binsof(EMPTY.EMPTY_NO) && binsof(UNDERFLOW.UNDERFLOW_YES)
    84                                                                                         || binsof(ALMOST_EMPTY.ALMOST_EMPTY_YES) && binsof(EMPTY.EMPTY_YES);
    85                                                               }
    86                                                               WR_FULL: cross WR_EN,OVERFLOW,FULL,ALMOST_FULL{
    87                                                                   ignore_bins NOT_FULL =  binsof(FULL.FULL_NO) && binsof(OVERFLOW.OVERFLOW_YES)
    88                                                                                         || binsof(ALMOST_FULL.ALMOST_FULL_YES) && binsof(FULL.FULL_YES);
    89                                                               }
    90                                                               
    91                                                               WR_EN_ACK: cross WR_EN,WR_ACK;
    92                                                               RD_EN_ACK: cross RD_EN,WR_ACK;        
    93                                                       endgroup
    94                                                         
    95                                                       //------------ End Covergroup ----------------//
    96                                                       function new(string name = "FIFO_Coverage" , uvm_component parent = null);
    97              1                          1                 super.new(name,parent);
    98              1                          1                 F_cvg_grp = new();
    99                                                       endfunction
    100                                                      
    101                                                      function void build_phase(uvm_phase phase);
    102             1                          1                 super.build_phase(phase);
    103             1                          1                 cvg_aport = new("cvg_aport",this);
    104             1                          1                 cvg_FIFO  = new("cvg_FIFO",this);
    105                                                      endfunction
    106                                              
    107                                                      function void connect_phase(uvm_phase phase);
    108             1                          1                 super.connect_phase(phase);
    109             1                          1                 cvg_aport.connect(cvg_FIFO.analysis_export);
    110                                                      endfunction
    111                                              
    112                                                      task run_phase(uvm_phase phase);
    113             1                          1                 super.run_phase(phase);
    114             1                          1                 forever begin
    115             1                       1003                     cvg_FIFO.get(seq_item);
    116             1                       1002                     F_cvg_grp.sample();


=================================================================================
=== Instance: /env_pkg
=== Design Unit: work.env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/env.sv
    1                                                package env_pkg;   
    2                                                    import cvg_pkg::*;
    3                                                    import agent_pkg::*;
    4                                                    import scoreboard_pkg::*;
    5                                                
    6                                                    import uvm_pkg::*;
    7                                                    `include "uvm_macros.svh"
    8                                                    
    9                                                    class FIFO_env extends uvm_env;
    10              1                    ***0***             `uvm_component_utils(FIFO_env)
    10              2                    ***0***     
    10              3                          2     
    11                                                       
    12                                                       FIFO_Coverage FIFO_cover;
    13                                                       FIFO_Agent agent;
    14                                                       FIFO_Scoreboard scoreboard;
    15                                                       
    16                                                       function new(string name = "FIFO_env" , uvm_component parent = null);
    17              1                          1                 super.new(name,parent);
    18                                                       endfunction
    19                                                       
    20                                                       function void build_phase(uvm_phase phase);
    21              1                          1                 super.build_phase(phase);
    22              1                          1                 FIFO_cover  = FIFO_Coverage    ::type_id::create("FIFO_cover",this);
    23              1                          1                 agent       = FIFO_Agent       ::type_id::create("agent",this);
    24              1                          1                 scoreboard  = FIFO_Scoreboard  ::type_id::create("scoreboard",this);
    25                                                       endfunction
    26                                               
    27                                                       function void connect_phase(uvm_phase phase);
    28              1                          1                 super.connect_phase(phase);
    29              1                          1                 agent.agent_aport.connect(FIFO_cover.cvg_aport);
    30              1                          1                 agent.agent_aport.connect(scoreboard.sb_aport);


=================================================================================
=== Instance: /test_pkg
=== Design Unit: work.test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14         6         8    42.85%

================================Branch Details================================

Branch Coverage for instance /test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/test.sv
------------------------------------IF Branch------------------------------------
    31                                         1     Count coming in to IF
    31              1                    ***0***                 if(!(uvm_config_db #(virtual FIFO_if)::get(this,"","top_FIFO_if",FIFO_config_obj_test.FIFO_config_vif)))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              1                    ***0***                 `uvm_fatal("Test","Unable to get the virtual handle");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                          1                     `uvm_info("TEST RUN","Reset Assert",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                         1     Count coming in to IF
    41              1                          1                     `uvm_info("TEST RUN","Reset Deassert",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    43                                         1     Count coming in to IF
    43              1                          1                     `uvm_info("TEST RUN","Main Test Sequence begin",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    45                                         1     Count coming in to IF
    45              1                          1                     `uvm_info("TEST RUN","Main Test Sequence end",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                         1     Count coming in to IF
    47              1                          1                     `uvm_info("TEST END",$sformatf("SCOREBOARD: Correct = %0d , Error = %0d",env.scoreboard.correct_count,env.scoreboard.error_count),UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        18         3    85.71%

================================Statement Details================================

Statement Coverage for instance /test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../UVM/test.sv
    1                                                package test_pkg;
    2                                                    import env_pkg::*;
    3                                                    import config_pkg::*;
    4                                                    import test_sequence_pkg::*;
    5                                                    import uvm_pkg ::*;
    6                                                    `include "uvm_macros.svh"
    7                                                
    8                                                    class FIFO_test extends uvm_test;
    9               1                    ***0***             `uvm_component_utils(FIFO_test)
    9               2                    ***0***     
    9               3                          4     
    10                                                   
    11                                                       FIFO_env env;
    12                                                       FIFO_config_obj FIFO_config_obj_test;
    13                                                       reset_sequence rst_seq; 
    14                                                       main_sequence main_seq;
    15                                                       
    16                                               
    17                                                       function new(string name = "FIFO_test",uvm_component parent = null);
    18              1                          1                 super.new(name,parent);
    19                                                       endfunction
    20                                                   
    21                                                       function void build_phase(uvm_phase phase);
    22              1                          1                 super.build_phase(phase);
    23                                                           // Building the Environment
    24              1                          1                 env = FIFO_env :: type_id :: create("env",this);
    25              1                          1                 rst_seq  = reset_sequence :: type_id :: create("rst_seq");
    26              1                          1                 main_seq = main_sequence     :: type_id :: create("main_seq");
    27                                                          
    28                                               
    29                                                           // Passing the Configuraitons
    30              1                          1                 FIFO_config_obj_test = FIFO_config_obj::type_id::create("FIFO_config_obj_test");
    31                                                           if(!(uvm_config_db #(virtual FIFO_if)::get(this,"","top_FIFO_if",FIFO_config_obj_test.FIFO_config_vif)))
    32              1                    ***0***                 `uvm_fatal("Test","Unable to get the virtual handle");
    33              1                          1                 uvm_config_db #(FIFO_config_obj)::set(this,"*","test_FIFO_obj",FIFO_config_obj_test);
    34                                                       endfunction
    35                                                       
    36                                                       task run_phase(uvm_phase phase);
    37              1                          1                 super.run_phase(phase);
    38              1                          1                 phase.raise_objection(this);
    39              1                          1                     `uvm_info("TEST RUN","Reset Assert",UVM_LOW);
    40              1                          1                     rst_seq.start(env.agent.sequencer);
    41              1                          1                     `uvm_info("TEST RUN","Reset Deassert",UVM_LOW);
    42                                               
    43              1                          1                     `uvm_info("TEST RUN","Main Test Sequence begin",UVM_LOW);
    44              1                          1                     main_seq.start(env.agent.sequencer);
    45              1                          1                     `uvm_info("TEST RUN","Main Test Sequence end",UVM_LOW);
    46                                               
    47              1                          1                     `uvm_info("TEST END",$sformatf("SCOREBOARD: Correct = %0d , Error = %0d",env.scoreboard.correct_count,env.scoreboard.error_count),UVM_LOW);
    48              1                          1                 phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /cvg_pkg/FIFO_Coverage/F_cvg_grp                 95.83%        100          -    Uncovered            
    covered/total bins:                                    54         58          -                      
    missing/total bins:                                     4         58          -                      
    % Hit:                                             93.10%        100          -                      
    Coverpoint RD_EN                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin RD_EN_ON                                      305          1          -    Covered              
        bin RD_EN_OFF                                     697          1          -    Covered              
    Coverpoint WR_EN                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_EN_ON                                      688          1          -    Covered              
        bin WR_EN_OFF                                     314          1          -    Covered              
    Coverpoint WR_ACK                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_ACK_YES                                    339          1          -    Covered              
        bin WR_ACK_NO                                     663          1          -    Covered              
    Coverpoint OVERFLOW                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin OVERFLOW_YES                                  333          1          -    Covered              
        bin OVERFLOW_NO                                   669          1          -    Covered              
    Coverpoint FULL                                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin FULL_YES                                      484          1          -    Covered              
        bin FULL_NO                                       518          1          -    Covered              
    Coverpoint ALMOST_FULL                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_FULL_YES                                79          1          -    Covered              
        bin ALMOST_FULL_NO                                923          1          -    Covered              
    Coverpoint UNDERFLOW                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin UNDERFLOW_YES                                  12          1          -    Covered              
        bin UNDERFLOW_NO                                  990          1          -    Covered              
    Coverpoint EMPTY                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin EMPTY_YES                                      50          1          -    Covered              
        bin EMPTY_NO                                      952          1          -    Covered              
    Coverpoint ALMOST_EMPTY                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_EMPTY_YES                               54          1          -    Covered              
        bin ALMOST_EMPTY_NO                               948          1          -    Covered              
    Cross RD_EMPTY                                     87.50%        100          -    Uncovered            
        covered/total bins:                                 7          8          -                      
        missing/total bins:                                 1          8          -                      
        % Hit:                                         87.50%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          631          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           36          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          267          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           18          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           30          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                            8          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           12          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_YES,*,*>               0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross RD_FULL                                      87.50%        100          -    Uncovered            
        covered/total bins:                                 7          8          -                      
        missing/total bins:                                 1          8          -                      
        % Hit:                                         87.50%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          259          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           46          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          180          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           33          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          151          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                          241          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                           92          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_YES,*>           0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EMPTY                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          271          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           17          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          627          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           37          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           22          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           16          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                            4          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                            8          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross WR_FULL                                      87.50%        100          -    Uncovered            
        covered/total bins:                                 7          8          -                      
        missing/total bins:                                 1          8          -                      
        % Hit:                                         87.50%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          174          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           37          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          265          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           42          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          103          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                           48          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                          333          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_YES,*,*>                0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EN_ACK                                    75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,WR_ACK_NO>                     314          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_NO>                      349          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_YES>                     339          1          -    Covered              
            bin <WR_EN_OFF,WR_ACK_YES>                      0          1          1    ZERO                 
    Cross RD_EN_ACK                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,WR_ACK_NO>                     469          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_NO>                      194          1          -    Covered              
            bin <RD_EN_OFF,WR_ACK_YES>                    228          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_YES>                     111          1          -    Covered              
 Covergroup instance \/cvg_pkg::FIFO_Coverage::F_cvg_grp  
                                                       89.58%        100          -    Uncovered            
    covered/total bins:                                    54         58          -                      
    missing/total bins:                                     4         58          -                      
    % Hit:                                             93.10%        100          -                      
    Coverpoint RD_EN [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin RD_EN_ON                                      305          1          -    Covered              
        bin RD_EN_OFF                                     697          1          -    Covered              
    Coverpoint WR_EN [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_EN_ON                                      688          1          -    Covered              
        bin WR_EN_OFF                                     314          1          -    Covered              
    Coverpoint WR_ACK [1]                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin WR_ACK_YES                                    339          1          -    Covered              
        bin WR_ACK_NO                                     663          1          -    Covered              
    Coverpoint OVERFLOW [1]                           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin OVERFLOW_YES                                  333          1          -    Covered              
        bin OVERFLOW_NO                                   669          1          -    Covered              
    Coverpoint FULL [1]                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin FULL_YES                                      484          1          -    Covered              
        bin FULL_NO                                       518          1          -    Covered              
    Coverpoint ALMOST_FULL [1]                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_FULL_YES                                79          1          -    Covered              
        bin ALMOST_FULL_NO                                923          1          -    Covered              
    Coverpoint UNDERFLOW [1]                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin UNDERFLOW_YES                                  12          1          -    Covered              
        bin UNDERFLOW_NO                                  990          1          -    Covered              
    Coverpoint EMPTY [1]                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin EMPTY_YES                                      50          1          -    Covered              
        bin EMPTY_NO                                      952          1          -    Covered              
    Coverpoint ALMOST_EMPTY [1]                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ALMOST_EMPTY_YES                               54          1          -    Covered              
        bin ALMOST_EMPTY_NO                               948          1          -    Covered              
    Cross RD_EMPTY                                     87.50%        100          -    Uncovered            
        covered/total bins:                                 7          8          -                      
        missing/total bins:                                 1          8          -                      
        % Hit:                                         87.50%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          631          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           36          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          267          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           18          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           30          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                            8          1          -    Covered              
            bin <RD_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           12          1          -    Covered              
            bin <RD_EN_OFF,UNDERFLOW_YES,*,*>               0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross RD_FULL                                      87.50%        100          -    Uncovered            
        covered/total bins:                                 7          8          -                      
        missing/total bins:                                 1          8          -                      
        % Hit:                                         87.50%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          259          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           46          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          180          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           33          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          151          1          -    Covered              
            bin <RD_EN_OFF,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                          241          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                           92          1          -    Covered              
            bin <RD_EN_ON,OVERFLOW_NO,FULL_YES,*>           0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EMPTY                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          271          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           17          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_NO> 
                                                          627          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_NO,ALMOST_EMPTY_YES> 
                                                           37          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           22          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_NO,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                           16          1          -    Covered              
            bin <WR_EN_OFF,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                            4          1          -    Covered              
            bin <WR_EN_ON,UNDERFLOW_YES,EMPTY_YES,ALMOST_EMPTY_NO> 
                                                            8          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin NOT_EMPTY                            0                     -    ZERO                 
    Cross WR_FULL                                      87.50%        100          -    Uncovered            
        covered/total bins:                                 7          8          -                      
        missing/total bins:                                 1          8          -                      
        % Hit:                                         87.50%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          174          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           37          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_NO> 
                                                          265          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_NO,ALMOST_FULL_YES> 
                                                           42          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                          103          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_NO,FULL_YES,ALMOST_FULL_NO> 
                                                           48          1          -    Covered              
            bin <WR_EN_ON,OVERFLOW_YES,FULL_YES,ALMOST_FULL_NO> 
                                                          333          1          -    Covered              
            bin <WR_EN_OFF,OVERFLOW_YES,*,*>                0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin NOT_FULL                             0                     -    ZERO                 
    Cross WR_EN_ACK                                    75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <WR_EN_OFF,WR_ACK_NO>                     314          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_NO>                      349          1          -    Covered              
            bin <WR_EN_ON,WR_ACK_YES>                     339          1          -    Covered              
            bin <WR_EN_OFF,WR_ACK_YES>                      0          1          1    ZERO                 
    Cross RD_EN_ACK                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <RD_EN_OFF,WR_ACK_NO>                     469          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_NO>                      194          1          -    Covered              
            bin <RD_EN_OFF,WR_ACK_YES>                    228          1          -    Covered              
            bin <RD_EN_ON,WR_ACK_YES>                     111          1          -    Covered              

 [1] - Does not contribute coverage as weight is 0

TOTAL COVERGROUP COVERAGE: 95.83%  COVERGROUP TYPES: 1

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/FIFO_SVA_instance/RST_COUNT
                     ../UVM/SVA.sv(9)                   0          1
/top/DUT/FIFO_SVA_instance/RST_RDPTR
                     ../UVM/SVA.sv(11)                  0          1
/top/DUT/FIFO_SVA_instance/RST_WRPTR
                     ../UVM/SVA.sv(13)                  0          1
/top/DUT/FIFO_SVA_instance/FULL_ASSERT
                     ../UVM/SVA.sv(18)                  0          1
/top/DUT/FIFO_SVA_instance/EMPTY_ASSERT
                     ../UVM/SVA.sv(23)                  0          1
/top/DUT/FIFO_SVA_instance/ALMOSTFULL_ASSERT
                     ../UVM/SVA.sv(28)                  0          1
/top/DUT/FIFO_SVA_instance/ALMOSTEMPTY_ASSERT
                     ../UVM/SVA.sv(33)                  0          1
/top/DUT/FIFO_SVA_instance/UNDERFLOW_ASSERT
                     ../UVM/SVA.sv(40)                  0          1
/top/DUT/FIFO_SVA_instance/OVERFLOW_ASSERT
                     ../UVM/SVA.sv(44)                  0          1
/top/DUT/FIFO_SVA_instance/WRACK_ASSERT
                     ../UVM/SVA.sv(48)                  0          1
/top/DUT/FIFO_SVA_instance/RDPTR_ASSERT
                     ../UVM/SVA.sv(52)                  0          1
/top/DUT/FIFO_SVA_instance/WRPTR_ASSERT
                     ../UVM/SVA.sv(56)                  0          1
/top/DUT/FIFO_SVA_instance/COUNT_UP_ASSERT
                     ../UVM/SVA.sv(60)                  0          1
/top/DUT/FIFO_SVA_instance/COUNT_DOWN_ASSERT
                     ../UVM/SVA.sv(64)                  0          1
/test_sequence_pkg/main_sequence/body/#ublk#41756727#41/immed__43
                     ../UVM/Test_Sequence.sv(43)
                                                        0          1

Total Coverage By Instance (filtered view): 76.95%

