{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 12:03:23 2017 " "Info: Processing started: Mon Nov 27 12:03:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"project\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" 0 { } { { 0 { 0 ""} 0 9943 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" 0 { } { { 0 { 0 ""} 0 9944 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" 0 { } { { 0 { 0 ""} 0 9945 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0 " "Info: Destination node SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0" {  } { { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" 0 { } { { 0 { 0 ""} 0 8497 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLOCK_O " "Info: Destination node VGA_CLOCK_O" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { VGA_CLOCK_O } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLOCK_O" } } } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLOCK_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" 0 { } { { 0 { 0 ""} 0 3244 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_50_I } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50_I" } } } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" 0 { } { { 0 { 0 ""} 0 3243 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" 0 { } { { 0 { 0 ""} 0 2626 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn  " "Info: Automatically promoted node resetn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M1_start " "Info: Destination node M1_start" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 61 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" 0 { } { { 0 { 0 ""} 0 3236 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "M2_start~0 " "Info: Destination node M2_start~0" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 69 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_start~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" 0 { } { { 0 { 0 ""} 0 5591 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/" 0 { } { { 0 { 0 ""} 0 3231 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "224 Embedded multiplier block " "Extra Info: Packed 224 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "142 " "Extra Info: Created 142 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.868 ns register register " "Info: Estimated most critical path is register to register delay of 10.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns milestone1:milestone1_unit\|Mult3_op_1\[17\] 1 REG LAB_X33_Y21 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y21; Fanout = 35; REG Node = 'milestone1:milestone1_unit\|Mult3_op_1\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { milestone1:milestone1_unit|Mult3_op_1[17] } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(2.663 ns) 4.316 ns milestone1:milestone1_unit\|lpm_mult:Mult2\|mult_k8t:auto_generated\|mac_mult1~DATAOUT18 2 COMB DSPMULT_X39_Y26_N0 1 " "Info: 2: + IC(1.653 ns) + CELL(2.663 ns) = 4.316 ns; Loc. = DSPMULT_X39_Y26_N0; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|lpm_mult:Mult2\|mult_k8t:auto_generated\|mac_mult1~DATAOUT18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.316 ns" { milestone1:milestone1_unit|Mult3_op_1[17] milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|mac_mult1~DATAOUT18 } "NODE_NAME" } } { "db/mult_k8t.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/mult_k8t.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 4.540 ns milestone1:milestone1_unit\|lpm_mult:Mult2\|mult_k8t:auto_generated\|mac_out2~DATAOUT18 3 COMB DSPOUT_X39_Y26_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.224 ns) = 4.540 ns; Loc. = DSPOUT_X39_Y26_N2; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|lpm_mult:Mult2\|mult_k8t:auto_generated\|mac_out2~DATAOUT18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|mac_mult1~DATAOUT18 milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|mac_out2~DATAOUT18 } "NODE_NAME" } } { "db/mult_k8t.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/mult_k8t.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.393 ns) 5.493 ns milestone1:milestone1_unit\|lpm_mult:Mult2\|mult_k8t:auto_generated\|op_1~1 4 COMB LAB_X40_Y26 2 " "Info: 4: + IC(0.560 ns) + CELL(0.393 ns) = 5.493 ns; Loc. = LAB_X40_Y26; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|lpm_mult:Mult2\|mult_k8t:auto_generated\|op_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|mac_out2~DATAOUT18 milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.903 ns milestone1:milestone1_unit\|lpm_mult:Mult2\|mult_k8t:auto_generated\|op_1~2 5 COMB LAB_X40_Y26 7 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 5.903 ns; Loc. = LAB_X40_Y26; Fanout = 7; COMB Node = 'milestone1:milestone1_unit\|lpm_mult:Mult2\|mult_k8t:auto_generated\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|op_1~1 milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.414 ns) 7.201 ns milestone1:milestone1_unit\|Add23~39 6 COMB LAB_X40_Y24 2 " "Info: 6: + IC(0.884 ns) + CELL(0.414 ns) = 7.201 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|op_1~2 milestone1:milestone1_unit|Add23~39 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.272 ns milestone1:milestone1_unit\|Add23~41 7 COMB LAB_X40_Y24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.272 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~39 milestone1:milestone1_unit|Add23~41 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.343 ns milestone1:milestone1_unit\|Add23~43 8 COMB LAB_X40_Y24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.343 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~41 milestone1:milestone1_unit|Add23~43 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.414 ns milestone1:milestone1_unit\|Add23~45 9 COMB LAB_X40_Y24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.414 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~43 milestone1:milestone1_unit|Add23~45 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.485 ns milestone1:milestone1_unit\|Add23~47 10 COMB LAB_X40_Y24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.485 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~45 milestone1:milestone1_unit|Add23~47 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.556 ns milestone1:milestone1_unit\|Add23~49 11 COMB LAB_X40_Y24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 7.556 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~47 milestone1:milestone1_unit|Add23~49 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.627 ns milestone1:milestone1_unit\|Add23~51 12 COMB LAB_X40_Y24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.627 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~49 milestone1:milestone1_unit|Add23~51 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.698 ns milestone1:milestone1_unit\|Add23~53 13 COMB LAB_X40_Y24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.698 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~51 milestone1:milestone1_unit|Add23~53 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.769 ns milestone1:milestone1_unit\|Add23~55 14 COMB LAB_X40_Y24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 7.769 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~53 milestone1:milestone1_unit|Add23~55 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.840 ns milestone1:milestone1_unit\|Add23~57 15 COMB LAB_X40_Y24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 7.840 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~55 milestone1:milestone1_unit|Add23~57 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.911 ns milestone1:milestone1_unit\|Add23~59 16 COMB LAB_X40_Y24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.911 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'milestone1:milestone1_unit\|Add23~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { milestone1:milestone1_unit|Add23~57 milestone1:milestone1_unit|Add23~59 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.321 ns milestone1:milestone1_unit\|Add23~60 17 COMB LAB_X40_Y24 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 8.321 ns; Loc. = LAB_X40_Y24; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|Add23~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { milestone1:milestone1_unit|Add23~59 milestone1:milestone1_unit|Add23~60 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 730 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.150 ns) 9.654 ns milestone1:milestone1_unit\|G_odd\[1\]\[2\]~1 18 COMB LAB_X36_Y20 1 " "Info: 18: + IC(1.183 ns) + CELL(0.150 ns) = 9.654 ns; Loc. = LAB_X36_Y20; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|G_odd\[1\]\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { milestone1:milestone1_unit|Add23~60 milestone1:milestone1_unit|G_odd[1][2]~1 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 10.219 ns milestone1:milestone1_unit\|G_odd\[1\]\[2\]~2 19 COMB LAB_X36_Y20 8 " "Info: 19: + IC(0.145 ns) + CELL(0.420 ns) = 10.219 ns; Loc. = LAB_X36_Y20; Fanout = 8; COMB Node = 'milestone1:milestone1_unit\|G_odd\[1\]\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { milestone1:milestone1_unit|G_odd[1][2]~1 milestone1:milestone1_unit|G_odd[1][2]~2 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 10.784 ns milestone1:milestone1_unit\|Selector463~0 20 COMB LAB_X36_Y20 1 " "Info: 20: + IC(0.145 ns) + CELL(0.420 ns) = 10.784 ns; Loc. = LAB_X36_Y20; Fanout = 1; COMB Node = 'milestone1:milestone1_unit\|Selector463~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { milestone1:milestone1_unit|G_odd[1][2]~2 milestone1:milestone1_unit|Selector463~0 } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.868 ns milestone1:milestone1_unit\|G_odd\[1\]\[0\] 21 REG LAB_X36_Y20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.084 ns) = 10.868 ns; Loc. = LAB_X36_Y20; Fanout = 2; REG Node = 'milestone1:milestone1_unit\|G_odd\[1\]\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { milestone1:milestone1_unit|Selector463~0 milestone1:milestone1_unit|G_odd[1][0] } "NODE_NAME" } } { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.298 ns ( 57.95 % ) " "Info: Total cell delay = 6.298 ns ( 57.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.570 ns ( 42.05 % ) " "Info: Total interconnect delay = 4.570 ns ( 42.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.868 ns" { milestone1:milestone1_unit|Mult3_op_1[17] milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|mac_mult1~DATAOUT18 milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|mac_out2~DATAOUT18 milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|op_1~1 milestone1:milestone1_unit|lpm_mult:Mult2|mult_k8t:auto_generated|op_1~2 milestone1:milestone1_unit|Add23~39 milestone1:milestone1_unit|Add23~41 milestone1:milestone1_unit|Add23~43 milestone1:milestone1_unit|Add23~45 milestone1:milestone1_unit|Add23~47 milestone1:milestone1_unit|Add23~49 milestone1:milestone1_unit|Add23~51 milestone1:milestone1_unit|Add23~53 milestone1:milestone1_unit|Add23~55 milestone1:milestone1_unit|Add23~57 milestone1:milestone1_unit|Add23~59 milestone1:milestone1_unit|Add23~60 milestone1:milestone1_unit|G_odd[1][2]~1 milestone1:milestone1_unit|G_odd[1][2]~2 milestone1:milestone1_unit|Selector463~0 milestone1:milestone1_unit|G_odd[1][0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 27% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 12:03:45 2017 " "Info: Processing ended: Mon Nov 27 12:03:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
