<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/booth_multiplier/emulation/Gowin/booth_multiplier_wrapper/impl/gwsynthesis/booth_multiplier_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/booth_multiplier/emulation/Gowin/booth_multiplier_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/booth_multiplier/emulation/Gowin/booth_multiplier_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun  9 07:11:29 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>187</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>224</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>305.461(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>49.858(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>979.943</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[14]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>20.038</td>
</tr>
<tr>
<td>2</td>
<td>980.078</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[13]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>19.903</td>
</tr>
<tr>
<td>3</td>
<td>981.330</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[12]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>18.578</td>
</tr>
<tr>
<td>4</td>
<td>983.161</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[11]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.004</td>
<td>16.780</td>
</tr>
<tr>
<td>5</td>
<td>983.798</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[10]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.004</td>
<td>16.142</td>
</tr>
<tr>
<td>6</td>
<td>985.214</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[9]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.010</td>
<td>14.712</td>
</tr>
<tr>
<td>7</td>
<td>986.148</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[8]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>13.845</td>
</tr>
<tr>
<td>8</td>
<td>988.537</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[7]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.001</td>
<td>11.399</td>
</tr>
<tr>
<td>9</td>
<td>990.543</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[6]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>9.364</td>
</tr>
<tr>
<td>10</td>
<td>992.626</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[5]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.001</td>
<td>7.384</td>
</tr>
<tr>
<td>11</td>
<td>994.231</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[4]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.015</td>
<td>5.690</td>
</tr>
<tr>
<td>12</td>
<td>996.187</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[3]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>3.759</td>
</tr>
<tr>
<td>13</td>
<td>996.711</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[2]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>3.232</td>
</tr>
<tr>
<td>14</td>
<td>996.726</td>
<td>vectOut[1][3]_DFFE_Q/Q</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.040</td>
<td>3.170</td>
</tr>
<tr>
<td>15</td>
<td>996.737</td>
<td>vectOut[1][2]_DFFE_Q/Q</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.046</td>
<td>3.154</td>
</tr>
<tr>
<td>16</td>
<td>997.099</td>
<td>vectOut[1][4]_DFFE_Q/Q</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>2.846</td>
</tr>
<tr>
<td>17</td>
<td>997.158</td>
<td>vectOut[0][7]_DFFE_Q/Q</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.015</td>
<td>2.794</td>
</tr>
<tr>
<td>18</td>
<td>997.334</td>
<td>vectOut[1][1]_DFFE_Q/Q</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.016</td>
<td>2.619</td>
</tr>
<tr>
<td>19</td>
<td>997.343</td>
<td>stimIn[0][5]_DFFE_Q/Q</td>
<td>multIn[5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.015</td>
<td>2.579</td>
</tr>
<tr>
<td>20</td>
<td>997.346</td>
<td>vectOut[1][0]_DFFE_Q/Q</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.029</td>
<td>2.619</td>
</tr>
<tr>
<td>21</td>
<td>997.350</td>
<td>vectOut[0][5]_DFFE_Q/Q</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>2.574</td>
</tr>
<tr>
<td>22</td>
<td>997.366</td>
<td>vectOut[1][6]_DFFE_Q/Q</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.006</td>
<td>2.576</td>
</tr>
<tr>
<td>23</td>
<td>997.434</td>
<td>select_DFFE_Q/Q</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.039</td>
<td>2.181</td>
</tr>
<tr>
<td>24</td>
<td>997.434</td>
<td>select_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.039</td>
<td>2.181</td>
</tr>
<tr>
<td>25</td>
<td>997.434</td>
<td>select_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.039</td>
<td>2.181</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.304</td>
<td>u_booth_multiplier.__product[4]_DFF_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>2</td>
<td>0.304</td>
<td>u_booth_multiplier.__product[0]_DFFR_Q/Q</td>
<td>vectOut[0][0]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>3</td>
<td>0.334</td>
<td>multIn[0]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x0.i0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.386</td>
</tr>
<tr>
<td>4</td>
<td>0.334</td>
<td>multIn[0]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.cin_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.386</td>
</tr>
<tr>
<td>5</td>
<td>0.337</td>
<td>multIn[7]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.385</td>
</tr>
<tr>
<td>6</td>
<td>0.337</td>
<td>multIn[7]_DFFE_Q/Q</td>
<td>u_booth_multiplier.qout_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.385</td>
</tr>
<tr>
<td>7</td>
<td>0.337</td>
<td>u_booth_multiplier.__product[2]_DFF_Q/Q</td>
<td>vectOut[0][2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.383</td>
</tr>
<tr>
<td>8</td>
<td>0.339</td>
<td>u_booth_multiplier.__product[3]_DFF_Q/Q</td>
<td>vectOut[0][3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>9</td>
<td>0.339</td>
<td>u_booth_multiplier.__product[7]_DFF_Q/Q</td>
<td>vectOut[0][7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>10</td>
<td>0.342</td>
<td>u_booth_multiplier.__product[10]_DFF_Q/Q</td>
<td>vectOut[1][2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.389</td>
</tr>
<tr>
<td>11</td>
<td>0.342</td>
<td>multIn[5]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step6.myadd.cin_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.386</td>
</tr>
<tr>
<td>12</td>
<td>0.342</td>
<td>multIn[5]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x5.i0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.386</td>
</tr>
<tr>
<td>13</td>
<td>0.342</td>
<td>multIn[1]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.386</td>
</tr>
<tr>
<td>14</td>
<td>0.343</td>
<td>multIn[6]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.391</td>
</tr>
<tr>
<td>15</td>
<td>0.343</td>
<td>multIn[6]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.391</td>
</tr>
<tr>
<td>16</td>
<td>0.344</td>
<td>multIn[1]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.386</td>
</tr>
<tr>
<td>17</td>
<td>0.370</td>
<td>stimIn[1][0]_DFFE_Q/Q</td>
<td>select_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>18</td>
<td>0.374</td>
<td>select_DFFE_Q/Q</td>
<td>u_booth_multiplier.step4.myadd.cin_DFFE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.342</td>
</tr>
<tr>
<td>19</td>
<td>0.374</td>
<td>select_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.342</td>
</tr>
<tr>
<td>20</td>
<td>0.378</td>
<td>select_DFFE_Q/Q</td>
<td>u_booth_multiplier.step5.myadd.cin_DFFE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.342</td>
</tr>
<tr>
<td>21</td>
<td>0.378</td>
<td>select_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x4.i0_DFFE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.342</td>
</tr>
<tr>
<td>22</td>
<td>0.378</td>
<td>select_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.342</td>
</tr>
<tr>
<td>23</td>
<td>0.429</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[1]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>24</td>
<td>0.432</td>
<td>u_booth_multiplier.__product[11]_DFF_Q/Q</td>
<td>vectOut[1][3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.479</td>
</tr>
<tr>
<td>25</td>
<td>0.435</td>
<td>multIn[2]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.481</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>multIn[1]_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_booth_multiplier.__product[3]_DFF_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][4]_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_booth_multiplier.__product[2]_DFF_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][5]_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_booth_multiplier.step4.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_booth_multiplier.__product[11]_DFF_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_booth_multiplier.__product[10]_DFF_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>979.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[14]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.633</td>
<td>2.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>5.094</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.317</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>5.403</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>5.489</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.174</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.691</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>6.827</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.464</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>8.717</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>9.749</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/F</td>
</tr>
<tr>
<td>10.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>10.498</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>10.584</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.924</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.177</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>12.263</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>12.616</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>12.868</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.921</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>14.173</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>15.344</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>15.866</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>16.002</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.677</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[3][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>16.929</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C41[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>17.717</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>17.969</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>17.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>18.056</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>18.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>18.142</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>20.078</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I1</td>
</tr>
<tr>
<td>20.576</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>20.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>20.712</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>20.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>20.798</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>20.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>20.884</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>21.809</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td>u_booth_multiplier.__product[14]_DFF_Q_D_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>22.062</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[14]_DFF_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>22.064</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[14]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td>u_booth_multiplier.__product[14]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1002.008</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[2][B]</td>
<td>u_booth_multiplier.__product[14]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.086, 30.374%; route: 13.569, 67.717%; tC2Q: 0.382, 1.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>980.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[13]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.633</td>
<td>2.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>5.094</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.317</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>5.403</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>5.489</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.174</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.691</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>6.827</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.464</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>8.717</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>9.749</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/F</td>
</tr>
<tr>
<td>10.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>10.498</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>10.584</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.924</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.177</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>12.263</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>12.616</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>12.868</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.921</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>14.173</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>15.344</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>15.866</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>16.002</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.677</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[3][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>16.929</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C41[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>17.717</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>17.969</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>17.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>18.056</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>18.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>18.142</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>20.078</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I1</td>
</tr>
<tr>
<td>20.576</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>20.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>20.712</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>20.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>20.798</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>20.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>20.884</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>21.674</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>21.927</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>21.929</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[13]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1002.008</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.086, 30.580%; route: 13.434, 67.498%; tC2Q: 0.382, 1.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[12]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.633</td>
<td>2.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>5.094</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.317</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>5.403</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>5.489</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.174</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.691</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>6.827</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.464</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>8.717</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>9.749</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/F</td>
</tr>
<tr>
<td>10.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>10.498</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>10.584</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.924</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.177</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>12.263</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>12.616</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>12.868</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.921</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>14.173</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>15.344</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>15.866</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>16.002</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.677</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[3][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>16.929</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C41[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>17.717</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>17.969</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>17.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>18.056</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>18.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>18.142</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>20.078</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>u_booth_multiplier.__product[12]_DFF_Q_D_LUT3_F/I1</td>
</tr>
<tr>
<td>20.604</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[12]_DFF_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>20.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[12]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>u_booth_multiplier.__product[12]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.934</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[0][B]</td>
<td>u_booth_multiplier.__product[12]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.554, 29.895%; route: 12.641, 68.046%; tC2Q: 0.382, 2.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>983.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[11]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.633</td>
<td>2.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>5.094</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.317</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>5.403</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>5.489</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.174</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.691</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>6.827</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.464</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>8.717</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>9.749</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/F</td>
</tr>
<tr>
<td>10.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>10.498</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>10.584</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.924</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.177</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>12.263</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>12.616</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>12.868</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.921</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>14.173</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>15.344</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>15.866</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>16.002</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.677</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[3][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>16.929</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C41[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>17.772</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>18.288</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>18.291</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>18.807</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>18.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[11]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.635, 33.582%; route: 10.762, 64.139%; tC2Q: 0.382, 2.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>983.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[10]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.633</td>
<td>2.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>5.094</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.317</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>5.403</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>5.489</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.174</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.691</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>6.827</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.464</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>8.717</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>9.749</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/F</td>
</tr>
<tr>
<td>10.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>10.498</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>10.584</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.924</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.177</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>12.263</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>12.616</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>12.868</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.921</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>14.173</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>15.344</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>15.866</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>16.002</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.677</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[3][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>16.929</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C41[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I2_MUX2_LUT7_O_S0_LUT4_I3_I0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>17.907</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>u_booth_multiplier.__product[10]_DFF_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>18.169</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[10]_DFF_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>18.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[10]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>u_booth_multiplier.__product[10]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>u_booth_multiplier.__product[10]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.865, 30.138%; route: 10.895, 67.493%; tC2Q: 0.382, 2.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[9]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.633</td>
<td>2.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>5.094</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.317</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>5.403</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>5.489</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.174</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.691</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>6.827</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.464</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>8.717</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>9.749</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/F</td>
</tr>
<tr>
<td>10.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>10.498</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>10.584</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.924</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.177</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>12.263</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>12.616</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>12.868</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.921</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.173</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C36[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.292</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0_1/S0</td>
</tr>
<tr>
<td>15.544</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0_1/O</td>
</tr>
<tr>
<td>15.704</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>16.221</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>16.223</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>16.739</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>16.739</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[9]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.978, 33.832%; route: 9.352, 63.568%; tC2Q: 0.382, 2.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.020</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[8]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.633</td>
<td>2.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>5.094</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.317</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>5.403</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>5.489</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.174</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.691</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>6.827</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.464</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>8.717</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>9.749</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/F</td>
</tr>
<tr>
<td>10.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>10.498</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>10.584</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.924</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.177</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>12.263</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>12.616</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>12.868</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C38[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.921</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.173</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C36[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.617</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.869</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.872</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[8]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1002.020</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.945, 28.494%; route: 9.517, 68.743%; tC2Q: 0.382, 2.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>988.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[7]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.633</td>
<td>2.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>5.094</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.317</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>5.403</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>5.489</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.174</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.691</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>6.827</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.464</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>8.717</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>9.749</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/I0</td>
</tr>
<tr>
<td>10.276</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1/F</td>
</tr>
<tr>
<td>10.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/I0</td>
</tr>
<tr>
<td>10.412</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_LUT3_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>10.498</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>10.584</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.759</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>12.221</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>12.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>12.357</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>12.443</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F_I2_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.163</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>13.426</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>13.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[7]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 33.293%; route: 7.221, 63.351%; tC2Q: 0.382, 3.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.633</td>
<td>2.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>5.094</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.317</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>5.403</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>5.489</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.174</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.691</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>6.827</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.464</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>8.717</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>9.607</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_MUX2_LUT7_S0/S0</td>
</tr>
<tr>
<td>9.859</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C36[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_I0_O_MUX2_LUT8_I1_O_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>10.864</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>11.391</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>11.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[6]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.934</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.793, 29.822%; route: 6.189, 66.093%; tC2Q: 0.382, 4.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[5]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.633</td>
<td>2.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>5.094</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.317</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>5.403</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C35[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>5.489</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.174</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.691</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I2_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.691</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>6.827</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>7.689</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>7.942</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.751</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_booth_multiplier.__product[5]_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>9.272</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[5]_DFF_Q_D_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>9.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_booth_multiplier.__product[5]_DFF_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>9.408</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[5]_DFF_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.411</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[5]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_booth_multiplier.__product[5]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1002.036</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_booth_multiplier.__product[5]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.419, 32.758%; route: 4.582, 62.062%; tC2Q: 0.382, 5.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[4]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>104</td>
<td>R3C33[2][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>1.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/I1</td>
</tr>
<tr>
<td>4.659</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.796</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.882</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>4.968</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.968</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>5.054</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C37[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>5.792</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>6.308</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>6.446</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>6.962</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C36[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>7.717</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[4]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C40[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.889, 33.194%; route: 3.419, 60.083%; tC2Q: 0.382, 6.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>104</td>
<td>R3C33[2][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.769</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>3.291</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>3.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.052</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][B]</td>
<td>u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F_I2_LUT4_I3/I3</td>
</tr>
<tr>
<td>4.568</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F_I2_LUT4_I3/F</td>
</tr>
<tr>
<td>4.726</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][B]</td>
<td>u_booth_multiplier.__product[3]_DFF_Q_D_LUT4_F_I3_LUT4_F/I1</td>
</tr>
<tr>
<td>5.187</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[3]_DFF_Q_D_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>5.324</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>u_booth_multiplier.__product[3]_DFF_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>5.786</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[3]_DFF_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>5.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[3]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.036</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>u_booth_multiplier.__product[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.973</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>u_booth_multiplier.__product[3]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.096, 55.770%; route: 1.280, 34.054%; tC2Q: 0.382, 10.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.517%; route: 1.354, 66.483%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[2]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step3.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.259</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td>u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>3.776</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R3C37[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F/I1</td>
</tr>
<tr>
<td>5.259</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>5.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[2]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>u_booth_multiplier.__product[2]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.970</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>u_booth_multiplier.__product[2]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 32.251%; route: 1.807, 55.916%; tC2Q: 0.382, 11.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.923</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>vectOut[1][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.547</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[3][B]</td>
<td>vectOut[1][3]_LUT3_I1/I1</td>
</tr>
<tr>
<td>3.068</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C32[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.197</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td style=" font-weight:bold;">Dout_emu[3]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.923</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 16.443%; route: 2.266, 71.491%; tC2Q: 0.382, 12.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>vectOut[1][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.547</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[3][A]</td>
<td>vectOut[0][2]_LUT3_I1/I2</td>
</tr>
<tr>
<td>3.068</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C32[3][A]</td>
<td style=" background: #97FFFF;">vectOut[0][2]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.181</td>
<td>2.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">Dout_emu[2]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.917</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 16.528%; route: 2.250, 71.344%; tC2Q: 0.382, 12.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td>vectOut[1][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>vectOut[0][4]_LUT3_I1/I2</td>
</tr>
<tr>
<td>3.049</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">vectOut[0][4]_LUT3_I1/F</td>
</tr>
<tr>
<td>4.849</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">Dout_emu[4]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 18.489%; route: 1.938, 68.072%; tC2Q: 0.382, 13.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>vectOut[0][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.747</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>vectOut[0][7]_LUT3_I2/I2</td>
</tr>
<tr>
<td>3.273</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][7]_LUT3_I2/F</td>
</tr>
<tr>
<td>4.811</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">Dout_emu[7]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.032</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 18.837%; route: 1.885, 67.472%; tC2Q: 0.382, 13.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.590%; route: 1.349, 66.410%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>vectOut[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.395</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">vectOut[1][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][B]</td>
<td>vectOut[1][1]_LUT3_I1/I1</td>
</tr>
<tr>
<td>3.059</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][B]</td>
<td style=" background: #97FFFF;">vectOut[1][1]_LUT3_I1/F</td>
</tr>
<tr>
<td>4.631</td>
<td>1.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td style=" font-weight:bold;">Dout_emu[1]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.965</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 20.095%; route: 1.710, 65.298%; tC2Q: 0.382, 14.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>multIn[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>stimIn[0][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.416</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">stimIn[0][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.613</td>
<td>2.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">multIn[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>multIn[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.955</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>multIn[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.196, 85.167%; tC2Q: 0.382, 14.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>vectOut[1][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">vectOut[1][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.523</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>vectOut[1][0]_LUT3_I1/I1</td>
</tr>
<tr>
<td>3.049</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">vectOut[1][0]_LUT3_I1/F</td>
</tr>
<tr>
<td>4.621</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">Dout_emu[0]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[A]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 20.095%; route: 1.710, 65.298%; tC2Q: 0.382, 14.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.941</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>vectOut[0][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.537</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>vectOut[0][5]_LUT3_I1/I1</td>
</tr>
<tr>
<td>3.053</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_LUT3_I1/F</td>
</tr>
<tr>
<td>4.591</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">Dout_emu[5]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.941</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 20.058%; route: 1.675, 65.080%; tC2Q: 0.382, 14.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.045%; route: 1.322, 65.955%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>vectOut[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.749</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][B]</td>
<td>vectOut[0][6]_LUT3_I2/I0</td>
</tr>
<tr>
<td>3.211</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][B]</td>
<td style=" background: #97FFFF;">vectOut[0][6]_LUT3_I2/F</td>
</tr>
<tr>
<td>4.593</td>
<td>1.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">Dout_emu[6]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.023</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.959</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 17.904%; route: 1.733, 67.249%; tC2Q: 0.382, 14.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.745%; route: 1.340, 66.255%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>select_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>select_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R3C34[2][A]</td>
<td style=" font-weight:bold;">select_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.208</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step7.myadd.cin_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td>1001.642</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.799, 82.464%; tC2Q: 0.382, 17.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>select_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>select_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R3C34[2][A]</td>
<td style=" font-weight:bold;">select_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.208</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q</td>
</tr>
<tr>
<td>1001.642</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.799, 82.464%; tC2Q: 0.382, 17.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>select_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>select_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R3C34[2][A]</td>
<td style=" font-weight:bold;">select_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.208</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q</td>
</tr>
<tr>
<td>1001.642</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.799, 82.464%; tC2Q: 0.382, 17.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[4]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.311</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[4]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>vectOut[0][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[0]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>u_booth_multiplier.__product[0]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.311</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[0]_DFFR_Q/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>vectOut[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][0]_DFFE_Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>vectOut[0][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>multIn[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x0.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>multIn[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C31[1][A]</td>
<td style=" font-weight:bold;">multIn[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.559</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x0.i0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>u_booth_multiplier.step1.myadd.x0.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step1.myadd.x0.i0_DFFE_Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>u_booth_multiplier.step1.myadd.x0.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>multIn[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>multIn[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C31[1][A]</td>
<td style=" font-weight:bold;">multIn[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.559</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.cin_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>u_booth_multiplier.step1.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step1.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>u_booth_multiplier.step1.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>multIn[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>multIn[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">multIn[7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q</td>
</tr>
<tr>
<td>1.203</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>multIn[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.qout_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>multIn[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">multIn[7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.qout_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>u_booth_multiplier.qout_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.qout_DFFE_Q</td>
</tr>
<tr>
<td>1.203</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>u_booth_multiplier.qout_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[2]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>u_booth_multiplier.__product[2]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[2]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.568</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][B]</td>
<td>vectOut[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[1][B]</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>u_booth_multiplier.__product[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td style=" font-weight:bold;">vectOut[0][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td>vectOut[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[2][B]</td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[7]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[7]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>vectOut[0][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
<tr>
<td>1.223</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[10]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>u_booth_multiplier.__product[10]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[10]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.572</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>vectOut[1][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][2]_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>vectOut[1][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 62.982%; tC2Q: 0.144, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>multIn[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step6.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>multIn[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">multIn[5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.561</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step6.myadd.cin_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td>u_booth_multiplier.step6.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step6.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td>1.219</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C41[2][A]</td>
<td>u_booth_multiplier.step6.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>multIn[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x5.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>multIn[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">multIn[5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.561</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x5.i0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td>u_booth_multiplier.step1.myadd.x5.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step1.myadd.x5.i0_DFFE_Q</td>
</tr>
<tr>
<td>1.219</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C41[1][A]</td>
<td>u_booth_multiplier.step1.myadd.x5.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>multIn[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>multIn[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C33[1][A]</td>
<td style=" font-weight:bold;">multIn[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.573</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step2.myadd.cin_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>multIn[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>multIn[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">multIn[6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.546</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step7.myadd.cin_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td>1.203</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 63.171%; tC2Q: 0.144, 36.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>multIn[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>multIn[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">multIn[6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.546</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q</td>
</tr>
<tr>
<td>1.203</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 63.171%; tC2Q: 0.144, 36.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>multIn[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>multIn[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C33[1][A]</td>
<td style=" font-weight:bold;">multIn[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.573</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>select_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>stimIn[1][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" font-weight:bold;">stimIn[1][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.565</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" font-weight:bold;">select_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>select_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>select_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>select_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step4.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>select_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R3C34[2][A]</td>
<td style=" font-weight:bold;">select_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step4.myadd.cin_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>u_booth_multiplier.step4.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step4.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>u_booth_multiplier.step4.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>select_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>select_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R3C34[2][A]</td>
<td style=" font-weight:bold;">select_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[1][B]</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q</td>
</tr>
<tr>
<td>1.151</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C32[1][B]</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>select_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step5.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>select_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R3C34[2][A]</td>
<td style=" font-weight:bold;">select_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step5.myadd.cin_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>u_booth_multiplier.step5.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step5.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>u_booth_multiplier.step5.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>select_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x4.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>select_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R3C34[2][A]</td>
<td style=" font-weight:bold;">select_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x4.i0_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td>u_booth_multiplier.step1.myadd.x4.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step1.myadd.x4.i0_DFFE_Q</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C33[0][B]</td>
<td>u_booth_multiplier.step1.myadd.x4.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>select_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>select_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R3C34[2][A]</td>
<td style=" font-weight:bold;">select_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q</td>
</tr>
<tr>
<td>1.147</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 57.895%; tC2Q: 0.144, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>104</td>
<td>R3C33[2][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.430</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>u_booth_multiplier.__product[1]_DFF_Q_D_LUT4_F/I0</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[1]_DFF_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[1]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>u_booth_multiplier.__product[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>u_booth_multiplier.__product[1]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 45.374%; route: 0.104, 22.907%; tC2Q: 0.144, 31.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[11]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[11]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.662</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>vectOut[1][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>multIn[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td>multIn[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td style=" font-weight:bold;">multIn[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step3.myadd.cin_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.337, 70.062%; tC2Q: 0.144, 29.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>multIn[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>multIn[1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>multIn[1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_booth_multiplier.__product[3]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>u_booth_multiplier.__product[3]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_booth_multiplier.__product[3]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][4]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_booth_multiplier.__product[2]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>u_booth_multiplier.__product[2]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>u_booth_multiplier.__product[2]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][5]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][5]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_booth_multiplier.step4.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>u_booth_multiplier.step4.myadd.cin_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>u_booth_multiplier.step4.myadd.cin_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.036</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_booth_multiplier.__product[11]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.036</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>u_booth_multiplier.__product[11]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>u_booth_multiplier.__product[11]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_booth_multiplier.__product[10]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.036</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>u_booth_multiplier.__product[10]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>u_booth_multiplier.__product[10]_DFF_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>109</td>
<td>u_booth_multiplier.step3.myadd.cin</td>
<td>979.943</td>
<td>2.224</td>
</tr>
<tr>
<td>108</td>
<td>u_booth_multiplier.step1.myadd.x4.i0</td>
<td>980.957</td>
<td>2.114</td>
</tr>
<tr>
<td>104</td>
<td>u_booth_multiplier.step2.myadd.cin</td>
<td>980.220</td>
<td>1.795</td>
</tr>
<tr>
<td>100</td>
<td>u_booth_multiplier.step1.myadd.cin</td>
<td>980.525</td>
<td>2.263</td>
</tr>
<tr>
<td>89</td>
<td>u_booth_multiplier.step1.myadd.x5.i0</td>
<td>980.634</td>
<td>1.669</td>
</tr>
<tr>
<td>89</td>
<td>u_booth_multiplier.step5.myadd.cin</td>
<td>981.588</td>
<td>2.044</td>
</tr>
<tr>
<td>86</td>
<td>u_booth_multiplier.step1.myadd.x3.i0</td>
<td>980.718</td>
<td>2.288</td>
</tr>
<tr>
<td>73</td>
<td>u_booth_multiplier.step6.myadd.cin</td>
<td>984.366</td>
<td>1.366</td>
</tr>
<tr>
<td>72</td>
<td>u_booth_multiplier.step1.myadd.x6.i0</td>
<td>980.900</td>
<td>2.105</td>
</tr>
<tr>
<td>70</td>
<td>u_booth_multiplier.step1.myadd.x1.i0</td>
<td>980.990</td>
<td>2.301</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R4C32</td>
<td>34.72%</td>
</tr>
<tr>
<td>R3C32</td>
<td>33.33%</td>
</tr>
<tr>
<td>R5C39</td>
<td>31.94%</td>
</tr>
<tr>
<td>R7C36</td>
<td>30.56%</td>
</tr>
<tr>
<td>R5C40</td>
<td>30.56%</td>
</tr>
<tr>
<td>R6C39</td>
<td>27.78%</td>
</tr>
<tr>
<td>R8C39</td>
<td>27.78%</td>
</tr>
<tr>
<td>R7C33</td>
<td>26.39%</td>
</tr>
<tr>
<td>R6C32</td>
<td>26.39%</td>
</tr>
<tr>
<td>R6C40</td>
<td>26.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
