module desafio(
  input wire clk
  output wire [6:0] SEG0, [6:0] SEG1, [6:0] SEG2, [6:0] SEG3
);

//seg0 = hex3 e seg3 = hex0

reg counter = 0 ;

always @(posedge clk)
  begin
	always @ (posedge clk & counter<12)
		begin
		if(counter == 0)
			SEG0 = 7'b011_1111;
		else
		if(counter == 1)
			SEG1 = 7'b011_1111;
		else
		if(counter == 2)
			SEG2 = 7'b011_1111;
		else
		if(counter == 3)
			SEG3 = 7'b011_1111;
		else
		if(counter == 4)
			SEG3 = 7'b101_1111;
		else
		if(counter == 5)
			SEG3 = 7'b110_1111;
		else
		if(counter == 6)
			SEG3 = 7'b111_0111;
		else
		if(counter == 7)
			SEG2 = 7'b111_0111;
		else
		if(counter == 8)
			SEG1 = 7'b111_0111;
		else
		if(counter == 9)
			SEG0 = 7'b111_0111;
		else
		if(counter == 10)
			SEG0 = 7'b111_1011;
		else
		if(counter == 11)
			SEG0 = 7'b111_1101;
		
		if(counter<12)
			counter=counter + 1;
		else
		
		if(counter == 12)
			counter = 0;
		
		end
  end
  
  
  
 endmodule