// Seed: 3674214268
`timescale 1 ps / 1 ps `default_nettype wire `default_nettype wire
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input id_3,
    output logic id_4,
    input id_5
);
  assign id_2 = ~1;
endmodule
module module_1 (
    output id_0,
    output logic id_1,
    output id_2,
    input id_3,
    inout id_4
);
  always begin
    begin : id_6
      id_6 = id_4;
    end
  end
  assign id_2 = id_5;
  type_10(
      id_0[1], id_4
  );
  type_0 id_7 (
      .id_0 (1),
      .id_1 ((id_3)),
      .id_2 (1),
      .id_3 (1),
      .id_4 (id_2[1'd0]),
      .id_5 (1),
      .id_6 (id_1),
      .id_7 (id_3),
      .id_8 (1),
      .id_9 (1),
      .id_10(id_5),
      .id_11(id_3 < id_4),
      .id_12(1),
      .id_13(1),
      .id_14(id_0),
      .id_15(1),
      .id_16(1'd0),
      .id_17(id_8),
      .id_18(id_2),
      .id_19(id_2),
      .id_20(1),
      .id_21(1),
      .id_22(id_2),
      .id_23(id_1),
      .id_24(id_8),
      .id_25(id_0),
      .id_26(1),
      .id_27(id_4),
      .id_28(1),
      .id_29(id_1 + 1'd0),
      .id_30(1),
      .id_31(id_4),
      .id_32(id_3),
      .id_33(id_2)
  );
endmodule
