{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 07 18:20:02 2020 " "Info: Processing started: Fri Aug 07 18:20:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7_1 -c lab7_1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7_1 -c lab7_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:comb_20\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\] " "Info: Detected ripple clock \"freq_div:comb_20\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:comb_20\|lpm_counter:divider_rtl_2\|alt_counter_f10ke:wysi_counter\|counter_cell\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] " "Info: Detected ripple clock \"freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[3\] register traffic:comb_21\|ryg_ctl:comb_4\|mode\[1\] 57.14 MHz 17.5 ns Internal " "Info: Clock \"clk\" has Internal fmax of 57.14 MHz between source register \"traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[3\]\" and destination register \"traffic:comb_21\|ryg_ctl:comb_4\|mode\[1\]\" (period= 17.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.400 ns + Longest register register " "Info: + Longest register to register delay is 15.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[3\] 1 REG LC1_B23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_B23; Fanout = 4; REG Node = 'traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.200 ns) 3.800 ns traffic:comb_21\|light_cnt_dn_25:comb_5\|Equal0~0 2 COMB LC1_B21 3 " "Info: 2: + IC(1.600 ns) + CELL(2.200 ns) = 3.800 ns; Loc. = LC1_B21; Fanout = 3; COMB Node = 'traffic:comb_21\|light_cnt_dn_25:comb_5\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] traffic:comb_21|light_cnt_dn_25:comb_5|Equal0~0 } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.300 ns) 7.600 ns traffic:comb_21\|ryg_ctl:comb_4\|Equal2~0 3 COMB LC1_B20 3 " "Info: 3: + IC(1.500 ns) + CELL(2.300 ns) = 7.600 ns; Loc. = LC1_B20; Fanout = 3; COMB Node = 'traffic:comb_21\|ryg_ctl:comb_4\|Equal2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|Equal0~0 traffic:comb_21|ryg_ctl:comb_4|Equal2~0 } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.200 ns) 11.300 ns traffic:comb_21\|ryg_ctl:comb_4\|Mux2~1 4 COMB LC6_B19 1 " "Info: 4: + IC(1.500 ns) + CELL(2.200 ns) = 11.300 ns; Loc. = LC6_B19; Fanout = 1; COMB Node = 'traffic:comb_21\|ryg_ctl:comb_4\|Mux2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { traffic:comb_21|ryg_ctl:comb_4|Equal2~0 traffic:comb_21|ryg_ctl:comb_4|Mux2~1 } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 13.800 ns traffic:comb_21\|ryg_ctl:comb_4\|Mux2~2 5 COMB LC8_B19 1 " "Info: 5: + IC(0.200 ns) + CELL(2.300 ns) = 13.800 ns; Loc. = LC8_B19; Fanout = 1; COMB Node = 'traffic:comb_21\|ryg_ctl:comb_4\|Mux2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { traffic:comb_21|ryg_ctl:comb_4|Mux2~1 traffic:comb_21|ryg_ctl:comb_4|Mux2~2 } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 15.400 ns traffic:comb_21\|ryg_ctl:comb_4\|mode\[1\] 6 REG LC1_B19 13 " "Info: 6: + IC(0.200 ns) + CELL(1.400 ns) = 15.400 ns; Loc. = LC1_B19; Fanout = 13; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|mode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { traffic:comb_21|ryg_ctl:comb_4|Mux2~2 traffic:comb_21|ryg_ctl:comb_4|mode[1] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.400 ns ( 67.53 % ) " "Info: Total cell delay = 10.400 ns ( 67.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 32.47 % ) " "Info: Total interconnect delay = 5.000 ns ( 32.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] traffic:comb_21|light_cnt_dn_25:comb_5|Equal0~0 traffic:comb_21|ryg_ctl:comb_4|Equal2~0 traffic:comb_21|ryg_ctl:comb_4|Mux2~1 traffic:comb_21|ryg_ctl:comb_4|Mux2~2 traffic:comb_21|ryg_ctl:comb_4|mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] {} traffic:comb_21|light_cnt_dn_25:comb_5|Equal0~0 {} traffic:comb_21|ryg_ctl:comb_4|Equal2~0 {} traffic:comb_21|ryg_ctl:comb_4|Mux2~1 {} traffic:comb_21|ryg_ctl:comb_4|Mux2~2 {} traffic:comb_21|ryg_ctl:comb_4|mode[1] {} } { 0.000ns 1.600ns 1.500ns 1.500ns 0.200ns 0.200ns } { 0.000ns 2.200ns 2.300ns 2.200ns 2.300ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 63 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 63; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_C16 18 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C16; Fanout = 18; REG Node = 'freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(0.000 ns) 10.000 ns traffic:comb_21\|ryg_ctl:comb_4\|mode\[1\] 3 REG LC1_B19 13 " "Info: 3: + IC(5.700 ns) + CELL(0.000 ns) = 10.000 ns; Loc. = LC1_B19; Fanout = 13; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|mode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|mode[1] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 21.00 % ) " "Info: Total cell delay = 2.100 ns ( 21.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 79.00 % ) " "Info: Total interconnect delay = 7.900 ns ( 79.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|mode[1] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 63 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 63; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_C16 18 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C16; Fanout = 18; REG Node = 'freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(0.000 ns) 10.000 ns traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[3\] 3 REG LC1_B23 4 " "Info: 3: + IC(5.700 ns) + CELL(0.000 ns) = 10.000 ns; Loc. = LC1_B23; Fanout = 4; REG Node = 'traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 21.00 % ) " "Info: Total cell delay = 2.100 ns ( 21.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 79.00 % ) " "Info: Total interconnect delay = 7.900 ns ( 79.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|mode[1] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] traffic:comb_21|light_cnt_dn_25:comb_5|Equal0~0 traffic:comb_21|ryg_ctl:comb_4|Equal2~0 traffic:comb_21|ryg_ctl:comb_4|Mux2~1 traffic:comb_21|ryg_ctl:comb_4|Mux2~2 traffic:comb_21|ryg_ctl:comb_4|mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.400 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] {} traffic:comb_21|light_cnt_dn_25:comb_5|Equal0~0 {} traffic:comb_21|ryg_ctl:comb_4|Equal2~0 {} traffic:comb_21|ryg_ctl:comb_4|Mux2~1 {} traffic:comb_21|ryg_ctl:comb_4|Mux2~2 {} traffic:comb_21|ryg_ctl:comb_4|mode[1] {} } { 0.000ns 1.600ns 1.500ns 1.500ns 0.200ns 0.200ns } { 0.000ns 2.200ns 2.300ns 2.200ns 2.300ns 1.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|mode[1] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "freq_div:comb_19\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\] traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\] clk 4.2 ns " "Info: Found hold time violation between source  pin or register \"freq_div:comb_19\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\]\" and destination pin or register \"traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\]\" for clock \"clk\" (Hold time is 4.2 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.400 ns + Largest " "Info: + Largest clock skew is 6.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 63 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 63; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_C16 18 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C16; Fanout = 18; REG Node = 'freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(0.000 ns) 10.000 ns traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\] 3 REG LC1_B27 1 " "Info: 3: + IC(5.700 ns) + CELL(0.000 ns) = 10.000 ns; Loc. = LC1_B27; Fanout = 1; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 21.00 % ) " "Info: Total cell delay = 2.100 ns ( 21.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 79.00 % ) " "Info: Total interconnect delay = 7.900 ns ( 79.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|light_led[1] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.600 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 63 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 63; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 3.600 ns freq_div:comb_19\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\] 2 REG LC5_B32 3 " "Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC5_B32; Fanout = 3; REG Node = 'freq_div:comb_19\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { clk freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 38.89 % ) " "Info: Total cell delay = 1.400 ns ( 38.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 61.11 % ) " "Info: Total interconnect delay = 2.200 ns ( 61.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|light_led[1] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.200 ns - Shortest register register " "Info: - Shortest register to register delay is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_div:comb_19\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\] 1 REG LC5_B32 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B32; Fanout = 3; REG Node = 'freq_div:comb_19\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 3.200 ns traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\] 2 REG LC1_B27 1 " "Info: 2: + IC(1.800 ns) + CELL(1.400 ns) = 3.200 ns; Loc. = LC1_B27; Fanout = 1; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 43.75 % ) " "Info: Total cell delay = 1.400 ns ( 43.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 56.25 % ) " "Info: Total interconnect delay = 1.800 ns ( 56.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} traffic:comb_21|ryg_ctl:comb_4|light_led[1] {} } { 0.000ns 1.800ns } { 0.000ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|light_led[1] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { clk {} clk~out {} freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} } { 0.000ns 0.000ns 2.200ns } { 0.000ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { freq_div:comb_19|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24] {} traffic:comb_21|ryg_ctl:comb_4|light_led[1] {} } { 0.000ns 1.800ns } { 0.000ns 1.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "traffic:comb_21\|ryg_ctl:comb_4\|mode\[2\] day_night clk 3.200 ns register " "Info: tsu for register \"traffic:comb_21\|ryg_ctl:comb_4\|mode\[2\]\" (data pin = \"day_night\", clock pin = \"clk\") is 3.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.800 ns + Longest pin register " "Info: + Longest pin to register delay is 11.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns day_night 1 PIN PIN_47 10 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 10; PIN Node = 'day_night'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { day_night } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.000 ns) 11.800 ns traffic:comb_21\|ryg_ctl:comb_4\|mode\[2\] 2 REG LC3_B22 12 " "Info: 2: + IC(3.900 ns) + CELL(2.000 ns) = 11.800 ns; Loc. = LC3_B22; Fanout = 12; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|mode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { day_night traffic:comb_21|ryg_ctl:comb_4|mode[2] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 66.95 % ) " "Info: Total cell delay = 7.900 ns ( 66.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 33.05 % ) " "Info: Total interconnect delay = 3.900 ns ( 33.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.800 ns" { day_night traffic:comb_21|ryg_ctl:comb_4|mode[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.800 ns" { day_night {} day_night~out {} traffic:comb_21|ryg_ctl:comb_4|mode[2] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 5.900ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 63 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 63; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_C16 18 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C16; Fanout = 18; REG Node = 'freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(0.000 ns) 10.000 ns traffic:comb_21\|ryg_ctl:comb_4\|mode\[2\] 3 REG LC3_B22 12 " "Info: 3: + IC(5.700 ns) + CELL(0.000 ns) = 10.000 ns; Loc. = LC3_B22; Fanout = 12; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|mode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|mode[2] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 21.00 % ) " "Info: Total cell delay = 2.100 ns ( 21.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 79.00 % ) " "Info: Total interconnect delay = 7.900 ns ( 79.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|mode[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|mode[2] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.800 ns" { day_night traffic:comb_21|ryg_ctl:comb_4|mode[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.800 ns" { day_night {} day_night~out {} traffic:comb_21|ryg_ctl:comb_4|mode[2] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 5.900ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|mode[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|mode[2] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg7\[6\] traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[3\] 30.000 ns register " "Info: tco from clock \"clk\" to destination pin \"seg7\[6\]\" through register \"traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[3\]\" is 30.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 63 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 63; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_C16 18 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C16; Fanout = 18; REG Node = 'freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(0.000 ns) 10.000 ns traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[3\] 3 REG LC1_B23 4 " "Info: 3: + IC(5.700 ns) + CELL(0.000 ns) = 10.000 ns; Loc. = LC1_B23; Fanout = 4; REG Node = 'traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 21.00 % ) " "Info: Total cell delay = 2.100 ns ( 21.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 79.00 % ) " "Info: Total interconnect delay = 7.900 ns ( 79.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.300 ns + Longest register pin " "Info: + Longest register to pin delay is 19.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[3\] 1 REG LC1_B23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_B23; Fanout = 4; REG Node = 'traffic:comb_21\|light_cnt_dn_25:comb_5\|cnt\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(2.200 ns) 4.200 ns segg\[3\]~11 2 COMB LC1_B36 7 " "Info: 2: + IC(2.000 ns) + CELL(2.200 ns) = 4.200 ns; Loc. = LC1_B36; Fanout = 7; COMB Node = 'segg\[3\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] segg[3]~11 } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.200 ns) 10.000 ns bcd_to_seg7_1:comb_23\|WideOr0~0 3 COMB LC7_F30 1 " "Info: 3: + IC(3.600 ns) + CELL(2.200 ns) = 10.000 ns; Loc. = LC7_F30; Fanout = 1; COMB Node = 'bcd_to_seg7_1:comb_23\|WideOr0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { segg[3]~11 bcd_to_seg7_1:comb_23|WideOr0~0 } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(6.300 ns) 19.300 ns seg7\[6\] 4 PIN PIN_23 0 " "Info: 4: + IC(3.000 ns) + CELL(6.300 ns) = 19.300 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'seg7\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { bcd_to_seg7_1:comb_23|WideOr0~0 seg7[6] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.700 ns ( 55.44 % ) " "Info: Total cell delay = 10.700 ns ( 55.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.600 ns ( 44.56 % ) " "Info: Total interconnect delay = 8.600 ns ( 44.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.300 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] segg[3]~11 bcd_to_seg7_1:comb_23|WideOr0~0 seg7[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.300 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] {} segg[3]~11 {} bcd_to_seg7_1:comb_23|WideOr0~0 {} seg7[6] {} } { 0.000ns 2.000ns 3.600ns 3.000ns } { 0.000ns 2.200ns 2.200ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.300 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] segg[3]~11 bcd_to_seg7_1:comb_23|WideOr0~0 seg7[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.300 ns" { traffic:comb_21|light_cnt_dn_25:comb_5|cnt[3] {} segg[3]~11 {} bcd_to_seg7_1:comb_23|WideOr0~0 {} seg7[6] {} } { 0.000ns 2.000ns 3.600ns 3.000ns } { 0.000ns 2.200ns 2.200ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\] day_night clk 0.600 ns register " "Info: th for register \"traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\]\" (data pin = \"day_night\", clock pin = \"clk\") is 0.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 63 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 63; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC1_C16 18 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_C16; Fanout = 18; REG Node = 'freq_div:comb_18\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(0.000 ns) 10.000 ns traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\] 3 REG LC1_B27 1 " "Info: 3: + IC(5.700 ns) + CELL(0.000 ns) = 10.000 ns; Loc. = LC1_B27; Fanout = 1; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 21.00 % ) " "Info: Total cell delay = 2.100 ns ( 21.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 79.00 % ) " "Info: Total interconnect delay = 7.900 ns ( 79.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|light_led[1] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns day_night 1 PIN PIN_47 10 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 10; PIN Node = 'day_night'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { day_night } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.400 ns) 11.100 ns traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\] 2 REG LC1_B27 1 " "Info: 2: + IC(3.800 ns) + CELL(1.400 ns) = 11.100 ns; Loc. = LC1_B27; Fanout = 1; REG Node = 'traffic:comb_21\|ryg_ctl:comb_4\|light_led\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { day_night traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "lab7_1.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1/lab7_1.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.300 ns ( 65.77 % ) " "Info: Total cell delay = 7.300 ns ( 65.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 34.23 % ) " "Info: Total interconnect delay = 3.800 ns ( 34.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { day_night traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { day_night {} day_night~out {} traffic:comb_21|ryg_ctl:comb_4|light_led[1] {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} freq_div:comb_18|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] {} traffic:comb_21|ryg_ctl:comb_4|light_led[1] {} } { 0.000ns 0.000ns 2.200ns 5.700ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { day_night traffic:comb_21|ryg_ctl:comb_4|light_led[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { day_night {} day_night~out {} traffic:comb_21|ryg_ctl:comb_4|light_led[1] {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 07 18:20:03 2020 " "Info: Processing ended: Fri Aug 07 18:20:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
