

================================================================
== Vitis HLS Report for 'radix_sort_oct_batch_14_1_Pipeline_1'
================================================================
* Date:           Mon Apr 24 11:28:02 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.095 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       21|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        6|       48|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |empty_254_fu_158_p2      |         +|   0|  0|  12|           4|           1|
    |exitcond116_i_fu_152_p2  |      icmp|   0|  0|   9|           4|           5|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  21|           8|           6|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    4|          8|
    |empty_fu_52              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_52  |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  radix_sort_oct_batch.14.1_Pipeline_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  radix_sort_oct_batch.14.1_Pipeline_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  radix_sort_oct_batch.14.1_Pipeline_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  radix_sort_oct_batch.14.1_Pipeline_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  radix_sort_oct_batch.14.1_Pipeline_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  radix_sort_oct_batch.14.1_Pipeline_1|  return value|
|bucket_sizes_4168_out         |  out|   32|      ap_vld|                 bucket_sizes_4168_out|       pointer|
|bucket_sizes_4168_out_ap_vld  |  out|    1|      ap_vld|                 bucket_sizes_4168_out|       pointer|
|bucket_sizes_4167_out         |  out|   32|      ap_vld|                 bucket_sizes_4167_out|       pointer|
|bucket_sizes_4167_out_ap_vld  |  out|    1|      ap_vld|                 bucket_sizes_4167_out|       pointer|
|bucket_sizes_4166_out         |  out|   32|      ap_vld|                 bucket_sizes_4166_out|       pointer|
|bucket_sizes_4166_out_ap_vld  |  out|    1|      ap_vld|                 bucket_sizes_4166_out|       pointer|
|bucket_sizes_4165_out         |  out|   32|      ap_vld|                 bucket_sizes_4165_out|       pointer|
|bucket_sizes_4165_out_ap_vld  |  out|    1|      ap_vld|                 bucket_sizes_4165_out|       pointer|
|bucket_sizes_4164_out         |  out|   32|      ap_vld|                 bucket_sizes_4164_out|       pointer|
|bucket_sizes_4164_out_ap_vld  |  out|    1|      ap_vld|                 bucket_sizes_4164_out|       pointer|
|bucket_sizes_4163_out         |  out|   32|      ap_vld|                 bucket_sizes_4163_out|       pointer|
|bucket_sizes_4163_out_ap_vld  |  out|    1|      ap_vld|                 bucket_sizes_4163_out|       pointer|
|bucket_sizes_4162_out         |  out|   32|      ap_vld|                 bucket_sizes_4162_out|       pointer|
|bucket_sizes_4162_out_ap_vld  |  out|    1|      ap_vld|                 bucket_sizes_4162_out|       pointer|
|bucket_sizes_out              |  out|   32|      ap_vld|                      bucket_sizes_out|       pointer|
|bucket_sizes_out_ap_vld       |  out|    1|      ap_vld|                      bucket_sizes_out|       pointer|
+------------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bucket_sizes = alloca i32 1"   --->   Operation 5 'alloca' 'bucket_sizes' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bucket_sizes_1198 = alloca i32 1"   --->   Operation 6 'alloca' 'bucket_sizes_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bucket_sizes_1199 = alloca i32 1"   --->   Operation 7 'alloca' 'bucket_sizes_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bucket_sizes_1200 = alloca i32 1"   --->   Operation 8 'alloca' 'bucket_sizes_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bucket_sizes_1201 = alloca i32 1"   --->   Operation 9 'alloca' 'bucket_sizes_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bucket_sizes_1202 = alloca i32 1"   --->   Operation 10 'alloca' 'bucket_sizes_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bucket_sizes_1203 = alloca i32 1"   --->   Operation 11 'alloca' 'bucket_sizes_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bucket_sizes_1204 = alloca i32 1"   --->   Operation 12 'alloca' 'bucket_sizes_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %empty"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_load = load i4 %empty"   --->   Operation 15 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%exitcond116_i = icmp_eq  i4 %p_load, i4 8"   --->   Operation 17 'icmp' 'exitcond116_i' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_253 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 18 'speclooptripcount' 'empty_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%empty_254 = add i4 %p_load, i4 1"   --->   Operation 19 'add' 'empty_254' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond116_i, void %memset.loop.split.i, void %for.inc.i.preheader.exitStub"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_255 = trunc i4 %p_load"   --->   Operation 21 'trunc' 'empty_255' <Predicate = (!exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.34ns)   --->   "%switch_ln0 = switch i3 %empty_255, void %.case.7.i, i3 0, void %memset.loop.split.i..exit.i_crit_edge1, i3 1, void %.case.1.i, i3 2, void %.case.2.i, i3 3, void %.case.3.i, i3 4, void %.case.4.i, i3 5, void %.case.5.i, i3 6, void %memset.loop.split.i..exit.i_crit_edge"   --->   Operation 22 'switch' 'switch_ln0' <Predicate = (!exitcond116_i)> <Delay = 0.34>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1203"   --->   Operation 23 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_255 == 6)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_255 == 6)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1202"   --->   Operation 25 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_255 == 5)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_255 == 5)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1201"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_255 == 4)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_255 == 4)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1200"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_255 == 3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_255 == 3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1199"   --->   Operation 31 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_255 == 2)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_255 == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1198"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_255 == 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_255 == 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_255 == 0)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_255 == 0)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1204"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_255 == 7)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_255 == 7)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 %empty_254, i4 %empty"   --->   Operation 39 'store' 'store_ln0' <Predicate = (!exitcond116_i)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bucket_sizes_load = load i32 %bucket_sizes"   --->   Operation 41 'load' 'bucket_sizes_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bucket_sizes_1198_load = load i32 %bucket_sizes_1198"   --->   Operation 42 'load' 'bucket_sizes_1198_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bucket_sizes_1199_load = load i32 %bucket_sizes_1199"   --->   Operation 43 'load' 'bucket_sizes_1199_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bucket_sizes_1200_load = load i32 %bucket_sizes_1200"   --->   Operation 44 'load' 'bucket_sizes_1200_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bucket_sizes_1201_load = load i32 %bucket_sizes_1201"   --->   Operation 45 'load' 'bucket_sizes_1201_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%bucket_sizes_1202_load = load i32 %bucket_sizes_1202"   --->   Operation 46 'load' 'bucket_sizes_1202_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%bucket_sizes_1203_load = load i32 %bucket_sizes_1203"   --->   Operation 47 'load' 'bucket_sizes_1203_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%bucket_sizes_1204_load = load i32 %bucket_sizes_1204"   --->   Operation 48 'load' 'bucket_sizes_1204_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_4168_out, i32 %bucket_sizes_1204_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_4167_out, i32 %bucket_sizes_1203_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_4166_out, i32 %bucket_sizes_1202_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_4165_out, i32 %bucket_sizes_1201_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_4164_out, i32 %bucket_sizes_1200_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_4163_out, i32 %bucket_sizes_1199_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_4162_out, i32 %bucket_sizes_1198_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_out, i32 %bucket_sizes_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bucket_sizes_4168_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bucket_sizes_4167_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bucket_sizes_4166_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bucket_sizes_4165_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bucket_sizes_4164_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bucket_sizes_4163_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bucket_sizes_4162_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bucket_sizes_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (alloca           ) [ 01]
bucket_sizes           (alloca           ) [ 01]
bucket_sizes_1198      (alloca           ) [ 01]
bucket_sizes_1199      (alloca           ) [ 01]
bucket_sizes_1200      (alloca           ) [ 01]
bucket_sizes_1201      (alloca           ) [ 01]
bucket_sizes_1202      (alloca           ) [ 01]
bucket_sizes_1203      (alloca           ) [ 01]
bucket_sizes_1204      (alloca           ) [ 01]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
p_load                 (load             ) [ 00]
specpipeline_ln0       (specpipeline     ) [ 00]
exitcond116_i          (icmp             ) [ 01]
empty_253              (speclooptripcount) [ 00]
empty_254              (add              ) [ 00]
br_ln0                 (br               ) [ 00]
empty_255              (trunc            ) [ 01]
switch_ln0             (switch           ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
bucket_sizes_load      (load             ) [ 00]
bucket_sizes_1198_load (load             ) [ 00]
bucket_sizes_1199_load (load             ) [ 00]
bucket_sizes_1200_load (load             ) [ 00]
bucket_sizes_1201_load (load             ) [ 00]
bucket_sizes_1202_load (load             ) [ 00]
bucket_sizes_1203_load (load             ) [ 00]
bucket_sizes_1204_load (load             ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bucket_sizes_4168_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_4168_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bucket_sizes_4167_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_4167_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bucket_sizes_4166_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_4166_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bucket_sizes_4165_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_4165_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bucket_sizes_4164_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_4164_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bucket_sizes_4163_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_4163_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bucket_sizes_4162_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_4162_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bucket_sizes_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_sizes_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="empty_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="bucket_sizes_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket_sizes/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="bucket_sizes_1198_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket_sizes_1198/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="bucket_sizes_1199_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket_sizes_1199/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="bucket_sizes_1200_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket_sizes_1200/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="bucket_sizes_1201_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket_sizes_1201/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="bucket_sizes_1202_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket_sizes_1202/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="bucket_sizes_1203_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket_sizes_1203/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="bucket_sizes_1204_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket_sizes_1204/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln0_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="write_ln0_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln0_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln0_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="32" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln0_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="exitcond116_i_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond116_i/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_254_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_254/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="empty_255_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_255/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln0_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="bucket_sizes_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_load/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="bucket_sizes_1198_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_1198_load/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="bucket_sizes_1199_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_1199_load/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="bucket_sizes_1200_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_1200_load/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="bucket_sizes_1201_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_1201_load/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="bucket_sizes_1202_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_1202_load/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="bucket_sizes_1203_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_1203_load/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="bucket_sizes_1204_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_sizes_1204_load/1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="empty_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="252" class="1005" name="bucket_sizes_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bucket_sizes "/>
</bind>
</comp>

<comp id="258" class="1005" name="bucket_sizes_1198_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bucket_sizes_1198 "/>
</bind>
</comp>

<comp id="264" class="1005" name="bucket_sizes_1199_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bucket_sizes_1199 "/>
</bind>
</comp>

<comp id="270" class="1005" name="bucket_sizes_1200_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bucket_sizes_1200 "/>
</bind>
</comp>

<comp id="276" class="1005" name="bucket_sizes_1201_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bucket_sizes_1201 "/>
</bind>
</comp>

<comp id="282" class="1005" name="bucket_sizes_1202_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bucket_sizes_1202 "/>
</bind>
</comp>

<comp id="288" class="1005" name="bucket_sizes_1203_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bucket_sizes_1203 "/>
</bind>
</comp>

<comp id="294" class="1005" name="bucket_sizes_1204_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bucket_sizes_1204 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="50" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="149" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="149" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="158" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="248"><net_src comp="52" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="255"><net_src comp="56" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="261"><net_src comp="60" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="267"><net_src comp="64" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="273"><net_src comp="68" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="279"><net_src comp="72" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="285"><net_src comp="76" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="291"><net_src comp="80" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="297"><net_src comp="84" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="241" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bucket_sizes_4168_out | {1 }
	Port: bucket_sizes_4167_out | {1 }
	Port: bucket_sizes_4166_out | {1 }
	Port: bucket_sizes_4165_out | {1 }
	Port: bucket_sizes_4164_out | {1 }
	Port: bucket_sizes_4163_out | {1 }
	Port: bucket_sizes_4162_out | {1 }
	Port: bucket_sizes_out | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		p_load : 1
		exitcond116_i : 2
		empty_254 : 2
		br_ln0 : 3
		empty_255 : 2
		switch_ln0 : 3
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 3
		bucket_sizes_load : 1
		bucket_sizes_1198_load : 1
		bucket_sizes_1199_load : 1
		bucket_sizes_1200_load : 1
		bucket_sizes_1201_load : 1
		bucket_sizes_1202_load : 1
		bucket_sizes_1203_load : 1
		bucket_sizes_1204_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |    empty_254_fu_158    |    0    |    12   |
|----------|------------------------|---------|---------|
|   icmp   |  exitcond116_i_fu_152  |    0    |    9    |
|----------|------------------------|---------|---------|
|          |  write_ln0_write_fu_88 |    0    |    0    |
|          |  write_ln0_write_fu_95 |    0    |    0    |
|          | write_ln0_write_fu_102 |    0    |    0    |
|   write  | write_ln0_write_fu_109 |    0    |    0    |
|          | write_ln0_write_fu_116 |    0    |    0    |
|          | write_ln0_write_fu_123 |    0    |    0    |
|          | write_ln0_write_fu_130 |    0    |    0    |
|          | write_ln0_write_fu_137 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    empty_255_fu_164    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    21   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|bucket_sizes_1198_reg_258|   32   |
|bucket_sizes_1199_reg_264|   32   |
|bucket_sizes_1200_reg_270|   32   |
|bucket_sizes_1201_reg_276|   32   |
|bucket_sizes_1202_reg_282|   32   |
|bucket_sizes_1203_reg_288|   32   |
|bucket_sizes_1204_reg_294|   32   |
|   bucket_sizes_reg_252  |   32   |
|      empty_reg_245      |    4   |
+-------------------------+--------+
|          Total          |   260  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   21   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   260  |    -   |
+-----------+--------+--------+
|   Total   |   260  |   21   |
+-----------+--------+--------+
