Analysis & Synthesis report for pfa_sensor_fusion
<<<<<<< HEAD
Mon Aug 25 16:59:12 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
=======
Wed Aug 20 16:59:35 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
<<<<<<< HEAD
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_sdram_vga_system|image_loader:loader|state
 11. State Machine - |top_sdram_vga_system|sdram_controller:sdram_ctrl|read_state
 12. State Machine - |top_sdram_vga_system|sdram_controller:sdram_ctrl|write_state
 13. State Machine - |top_sdram_vga_system|sdram_controller:sdram_ctrl|state
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated
 19. Parameter Settings for User Entity Instance: pll_143MHz:pll_inst|altpll:altpll_component
 20. Parameter Settings for Inferred Entity Instance: image_rom:rom|altsyncram:mem_rtl_0
 21. altpll Parameter Settings by Entity Instance
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "vga_display_controller:vga_timing"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages
=======
  9. State Machine - |top_sdram_vga_system|sys_state
 10. State Machine - |top_sdram_vga_system|vga_frame_reader:frame_reader|state
 11. State Machine - |top_sdram_vga_system|image_loader:img_loader|state
 12. State Machine - |top_sdram_vga_system|sdram_controller:sdram_ctrl|state
 13. Logic Cells Representing Combinational Loops
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated
 20. Source assignments for fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated
 21. Parameter Settings for User Entity Instance: pll_133Mhz:pll_inst|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl
 23. Parameter Settings for User Entity Instance: image_loader:img_loader
 24. Parameter Settings for User Entity Instance: vga_display_controller:vga_ctrl
 25. Parameter Settings for User Entity Instance: fifo_buffer:pixel_fifo
 26. Parameter Settings for User Entity Instance: vga_frame_reader:frame_reader
 27. Parameter Settings for Inferred Entity Instance: image_rom:img_rom|altsyncram:mem_rtl_0
 28. Parameter Settings for Inferred Entity Instance: fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0
 29. altpll Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "vga_frame_reader:frame_reader"
 32. Port Connectivity Checks: "image_loader:img_loader"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



<<<<<<< HEAD
+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 25 16:59:12 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; pfa_sensor_fusion                           ;
; Top-level Entity Name              ; top_sdram_vga_system                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 279                                         ;
;     Total combinational functions  ; 261                                         ;
;     Dedicated logic registers      ; 134                                         ;
; Total registers                    ; 134                                         ;
; Total pins                         ; 49                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 230,400                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+
=======
+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 20 16:59:35 2025           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; pfa_sensor_fusion                               ;
; Top-level Entity Name              ; top_sdram_vga_system                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 491                                             ;
;     Total combinational functions  ; 431                                             ;
;     Dedicated logic registers      ; 282                                             ;
; Total registers                    ; 282                                             ;
; Total pins                         ; 50                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 236,544                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+----------------------+--------------------+
; Option                                                           ; Setting              ; Default Value      ;
+------------------------------------------------------------------+----------------------+--------------------+
; Device                                                           ; EP4CE6E22C8          ;                    ;
; Top-level entity name                                            ; top_sdram_vga_system ; pfa_sensor_fusion  ;
; Family name                                                      ; Cyclone IV E         ; Cyclone V          ;
; Use smart compilation                                            ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                      ; Off                  ; Off                ;
; Restructure Multiplexers                                         ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                ;
; Preserve fewer node names                                        ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable             ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                 ; Auto               ;
; Safe State Machine                                               ; Off                  ; Off                ;
; Extract Verilog State Machines                                   ; On                   ; On                 ;
; Extract VHDL State Machines                                      ; On                   ; On                 ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                 ;
; Parallel Synthesis                                               ; On                   ; On                 ;
; DSP Block Balancing                                              ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                               ; On                   ; On                 ;
; Power-Up Don't Care                                              ; On                   ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                ;
; Remove Duplicate Registers                                       ; On                   ; On                 ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                ;
; Ignore SOFT Buffers                                              ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                ;
; Optimization Technique                                           ; Balanced             ; Balanced           ;
; Carry Chain Length                                               ; 70                   ; 70                 ;
; Auto Carry Chains                                                ; On                   ; On                 ;
; Auto Open-Drain Pins                                             ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                ;
; Auto ROM Replacement                                             ; On                   ; On                 ;
; Auto RAM Replacement                                             ; On                   ; On                 ;
; Auto DSP Block Replacement                                       ; On                   ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                   ; On                 ;
; Strict RAM Replacement                                           ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                ;
; Auto RAM Block Balancing                                         ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                ;
; Auto Resource Sharing                                            ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                ;
; Timing-Driven Synthesis                                          ; On                   ; On                 ;
; Report Parameter Settings                                        ; On                   ; On                 ;
; Report Source Assignments                                        ; On                   ; On                 ;
; Report Connectivity Checks                                       ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                ;
; Synchronization Register Chain Length                            ; 2                    ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation ;
; HDL message level                                                ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                ;
; Clock MUX Protection                                             ; On                   ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                ;
; Block Design Naming                                              ; Auto                 ; Auto               ;
; SDC constraint protection                                        ; Off                  ; Off                ;
; Synthesis Effort                                                 ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                 ;
+------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
<<<<<<< HEAD
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                 ; Library ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+
; src/image_rom.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aelmezia/Desktop/PFA 1/Project/src/image_rom.sv                                     ;         ;
; output_files/image_loader.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/image_loader.sv                         ;         ;
; output_files/vga_frame_reader.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/vga_frame_reader.sv                     ;         ;
; output_files/top_sdram_vga_system.sv                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv                 ;         ;
; output_files/sdram_controller.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/sdram_controller.sv                     ;         ;
; output_files/vga_display_controller.sv               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/vga_display_controller.sv               ;         ;
; pll_143MHz.v                                         ; yes             ; User Wizard-Generated File                            ; C:/Users/aelmezia/Desktop/PFA 1/Project/pll_143MHz.v                                         ;         ;
; assets/image_3bit.mem                                ; yes             ; Auto-Found Unspecified File                           ; C:/Users/aelmezia/Desktop/PFA 1/Project/assets/image_3bit.mem                                ;         ;
; altpll.tdf                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                            ;         ;
; aglobal201.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                        ;         ;
; stratix_pll.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                       ;         ;
; stratixii_pll.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                     ;         ;
; cycloneii_pll.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                     ;         ;
; db/pll_143mhz_altpll.v                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aelmezia/Desktop/PFA 1/Project/db/pll_143mhz_altpll.v                               ;         ;
; altsyncram.tdf                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_sa81.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aelmezia/Desktop/PFA 1/Project/db/altsyncram_sa81.tdf                               ;         ;
; db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aelmezia/Desktop/PFA 1/Project/db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif ;         ;
; db/decode_u9a.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aelmezia/Desktop/PFA 1/Project/db/decode_u9a.tdf                                    ;         ;
; db/mux_gob.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aelmezia/Desktop/PFA 1/Project/db/mux_gob.tdf                                       ;         ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------+---------+
=======
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                              ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                             ; Library ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; src/image_rom.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/image_rom.sv                                     ;         ;
; output_files/image_loader.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/image_loader.sv                         ;         ;
; output_files/vga_frame_reader.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_frame_reader.sv                     ;         ;
; output_files/top_sdram_vga_system.sv                 ; yes             ; User SystemVerilog HDL File                           ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv                 ;         ;
; output_files/sdram_controller.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller.sv                     ;         ;
; output_files/fifo_buffer.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/fifo_buffer.sv                          ;         ;
; output_files/vga_display_controller.sv               ; yes             ; User SystemVerilog HDL File                           ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_display_controller.sv               ;         ;
; assets/image_3bit.mem                                ; yes             ; Auto-Found Unspecified File                           ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/assets/image_3bit.mem                                ;         ;
; pll_133mhz.v                                         ; yes             ; Auto-Found Wizard-Generated File                      ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/pll_133mhz.v                                         ;         ;
; altpll.tdf                                           ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                                             ;         ;
; aglobal181.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                         ;         ;
; stratix_pll.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                        ;         ;
; stratixii_pll.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                      ;         ;
; cycloneii_pll.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                      ;         ;
; db/pll_133mhz_altpll.v                               ; yes             ; Auto-Generated Megafunction                           ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/pll_133mhz_altpll.v                               ;         ;
; altsyncram.tdf                                       ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;         ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;         ;
; lpm_mux.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;         ;
; lpm_decode.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;         ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;         ;
; altrom.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                             ;         ;
; altram.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                             ;         ;
; altdpram.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;         ;
; db/altsyncram_sa81.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/altsyncram_sa81.tdf                               ;         ;
; db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif ;         ;
; db/decode_u9a.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/decode_u9a.tdf                                    ;         ;
; db/mux_gob.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/mux_gob.tdf                                       ;         ;
; db/altsyncram_9rf1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/altsyncram_9rf1.tdf                               ;         ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
<<<<<<< HEAD
; Estimated Total logic elements              ; 279                                                                                           ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 261                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 116                                                                                           ;
;     -- 3 input functions                    ; 36                                                                                            ;
;     -- <=2 input functions                  ; 109                                                                                           ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 173                                                                                           ;
;     -- arithmetic mode                      ; 88                                                                                            ;
;                                             ;                                                                                               ;
; Total registers                             ; 134                                                                                           ;
;     -- Dedicated logic registers            ; 134                                                                                           ;
;     -- I/O registers                        ; 0                                                                                             ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 49                                                                                            ;
; Total memory bits                           ; 230400                                                                                        ;
=======
; Estimated Total logic elements              ; 491                                                                                           ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 431                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 174                                                                                           ;
;     -- 3 input functions                    ; 38                                                                                            ;
;     -- <=2 input functions                  ; 219                                                                                           ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 310                                                                                           ;
;     -- arithmetic mode                      ; 121                                                                                           ;
;                                             ;                                                                                               ;
; Total registers                             ; 282                                                                                           ;
;     -- Dedicated logic registers            ; 282                                                                                           ;
;     -- I/O registers                        ; 0                                                                                             ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 50                                                                                            ;
; Total memory bits                           ; 236544                                                                                        ;
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c
;                                             ;                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                             ;
;                                             ;                                                                                               ;
; Total PLLs                                  ; 1                                                                                             ;
;     -- PLLs                                 ; 1                                                                                             ;
;                                             ;                                                                                               ;
<<<<<<< HEAD
; Maximum fan-out node                        ; pll_143MHz:pll_inst|altpll:altpll_component|pll_143MHz_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 143                                                                                           ;
; Total fan-out                               ; 1812                                                                                          ;
; Average fan-out                             ; 3.36                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Entity Name            ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |top_sdram_vga_system                       ; 261 (4)             ; 134 (7)                   ; 230400      ; 0            ; 0       ; 0         ; 49   ; 0            ; |top_sdram_vga_system                                                                                          ; top_sdram_vga_system   ; work         ;
;    |image_loader:loader|                    ; 29 (29)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|image_loader:loader                                                                      ; image_loader           ; work         ;
;    |image_rom:rom|                          ; 34 (0)              ; 4 (0)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|image_rom:rom                                                                            ; image_rom              ; work         ;
;       |altsyncram:mem_rtl_0|                ; 34 (0)              ; 4 (0)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|image_rom:rom|altsyncram:mem_rtl_0                                                       ; altsyncram             ; work         ;
;          |altsyncram_sa81:auto_generated|   ; 34 (0)              ; 4 (4)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated                        ; altsyncram_sa81        ; work         ;
;             |decode_u9a:rden_decode|        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|decode_u9a:rden_decode ; decode_u9a             ; work         ;
;             |mux_gob:mux2|                  ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|mux_gob:mux2           ; mux_gob                ; work         ;
;    |pll_143MHz:pll_inst|                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|pll_143MHz:pll_inst                                                                      ; pll_143MHz             ; work         ;
;       |altpll:altpll_component|             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|pll_143MHz:pll_inst|altpll:altpll_component                                              ; altpll                 ; work         ;
;          |pll_143MHz_altpll:auto_generated| ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|pll_143MHz:pll_inst|altpll:altpll_component|pll_143MHz_altpll:auto_generated             ; pll_143MHz_altpll      ; work         ;
;    |sdram_controller:sdram_ctrl|            ; 140 (140)           ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|sdram_controller:sdram_ctrl                                                              ; sdram_controller       ; work         ;
;    |vga_display_controller:vga_timing|      ; 40 (40)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|vga_display_controller:vga_timing                                                        ; vga_display_controller ; work         ;
;    |vga_frame_reader:reader|                ; 14 (14)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|vga_frame_reader:reader                                                                  ; vga_frame_reader       ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; Name                                                                         ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                  ;
+------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 76800        ; 3            ; --           ; --           ; 230400 ; db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif ;
+------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top_sdram_vga_system|pll_143MHz:pll_inst ; pll_143MHz.v    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
=======
; Maximum fan-out node                        ; pll_133Mhz:pll_inst|altpll:altpll_component|pll_133Mhz_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 242                                                                                           ;
; Total fan-out                               ; 2851                                                                                          ;
; Average fan-out                             ; 3.30                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Entity Name            ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |top_sdram_vga_system                       ; 431 (16)            ; 282 (10)                  ; 236544      ; 0            ; 0       ; 0         ; 50   ; 0            ; |top_sdram_vga_system                                                                                              ; top_sdram_vga_system   ; work         ;
;    |fifo_buffer:pixel_fifo|                 ; 65 (65)             ; 94 (94)                   ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|fifo_buffer:pixel_fifo                                                                       ; fifo_buffer            ; work         ;
;       |altsyncram:memory_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0                                               ; altsyncram             ; work         ;
;          |altsyncram_9rf1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated                ; altsyncram_9rf1        ; work         ;
;    |image_loader:img_loader|                ; 56 (56)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|image_loader:img_loader                                                                      ; image_loader           ; work         ;
;    |image_rom:img_rom|                      ; 28 (0)              ; 4 (0)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|image_rom:img_rom                                                                            ; image_rom              ; work         ;
;       |altsyncram:mem_rtl_0|                ; 28 (0)              ; 4 (0)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|image_rom:img_rom|altsyncram:mem_rtl_0                                                       ; altsyncram             ; work         ;
;          |altsyncram_sa81:auto_generated|   ; 28 (0)              ; 4 (4)                     ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated                        ; altsyncram_sa81        ; work         ;
;             |decode_u9a:rden_decode|        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|decode_u9a:rden_decode ; decode_u9a             ; work         ;
;             |mux_gob:mux2|                  ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|mux_gob:mux2           ; mux_gob                ; work         ;
;    |pll_133Mhz:pll_inst|                    ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|pll_133Mhz:pll_inst                                                                          ; pll_133Mhz             ; work         ;
;       |altpll:altpll_component|             ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|pll_133Mhz:pll_inst|altpll:altpll_component                                                  ; altpll                 ; work         ;
;          |pll_133Mhz_altpll:auto_generated| ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|pll_133Mhz:pll_inst|altpll:altpll_component|pll_133Mhz_altpll:auto_generated                 ; pll_133Mhz_altpll      ; work         ;
;    |sdram_controller:sdram_ctrl|            ; 210 (210)           ; 115 (115)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|sdram_controller:sdram_ctrl                                                                  ; sdram_controller       ; work         ;
;    |vga_display_controller:vga_ctrl|        ; 51 (51)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|vga_display_controller:vga_ctrl                                                              ; vga_display_controller ; work         ;
;    |vga_frame_reader:frame_reader|          ; 4 (4)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_sdram_vga_system|vga_frame_reader:frame_reader                                                                ; vga_frame_reader       ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; Name                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                  ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 2048         ; 3            ; 2048         ; 3            ; 6144   ; None                                                 ;
; image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 76800        ; 3            ; --           ; --           ; 230400 ; db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |top_sdram_vga_system|image_loader:loader|state            ;
+------------------+------------+------------------+------------+------------+
; Name             ; state.DONE ; state.WAIT_WRITE ; state.LOAD ; state.IDLE ;
+------------------+------------+------------------+------------+------------+
; state.IDLE       ; 0          ; 0                ; 0          ; 0          ;
; state.LOAD       ; 0          ; 0                ; 1          ; 1          ;
; state.WAIT_WRITE ; 0          ; 1                ; 0          ; 1          ;
; state.DONE       ; 1          ; 0                ; 0          ; 1          ;
+------------------+------------+------------------+------------+------------+


Encoding Type:  One-Hot
<<<<<<< HEAD
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_sdram_vga_system|sdram_controller:sdram_ctrl|read_state                                                                                                 ;
+--------------------------+----------------------+-------------------------+---------------------+--------------------------+--------------------------+----------------------+
; Name                     ; read_state.READ_DONE ; read_state.READ_WAIT_CL ; read_state.READ_CMD ; read_state.READ_WAIT_RCD ; read_state.READ_ACTIVATE ; read_state.READ_IDLE ;
+--------------------------+----------------------+-------------------------+---------------------+--------------------------+--------------------------+----------------------+
; read_state.READ_IDLE     ; 0                    ; 0                       ; 0                   ; 0                        ; 0                        ; 0                    ;
; read_state.READ_ACTIVATE ; 0                    ; 0                       ; 0                   ; 0                        ; 1                        ; 1                    ;
; read_state.READ_WAIT_RCD ; 0                    ; 0                       ; 0                   ; 1                        ; 0                        ; 1                    ;
; read_state.READ_CMD      ; 0                    ; 0                       ; 1                   ; 0                        ; 0                        ; 1                    ;
; read_state.READ_WAIT_CL  ; 0                    ; 1                       ; 0                   ; 0                        ; 0                        ; 1                    ;
; read_state.READ_DONE     ; 1                    ; 0                       ; 0                   ; 0                        ; 0                        ; 1                    ;
+--------------------------+----------------------+-------------------------+---------------------+--------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_sdram_vga_system|sdram_controller:sdram_ctrl|write_state                                                                                                              ;
+----------------------------+------------------------+---------------------------+-----------------------+----------------------------+----------------------------+------------------------+
; Name                       ; write_state.WRITE_NEXT ; write_state.WRITE_WAIT_WR ; write_state.WRITE_CMD ; write_state.WRITE_WAIT_RCD ; write_state.WRITE_ACTIVATE ; write_state.WRITE_IDLE ;
+----------------------------+------------------------+---------------------------+-----------------------+----------------------------+----------------------------+------------------------+
; write_state.WRITE_IDLE     ; 0                      ; 0                         ; 0                     ; 0                          ; 0                          ; 0                      ;
; write_state.WRITE_ACTIVATE ; 0                      ; 0                         ; 0                     ; 0                          ; 1                          ; 1                      ;
; write_state.WRITE_WAIT_RCD ; 0                      ; 0                         ; 0                     ; 1                          ; 0                          ; 1                      ;
; write_state.WRITE_CMD      ; 0                      ; 0                         ; 1                     ; 0                          ; 0                          ; 1                      ;
; write_state.WRITE_WAIT_WR  ; 0                      ; 1                         ; 0                     ; 0                          ; 0                          ; 1                      ;
; write_state.WRITE_NEXT     ; 1                      ; 0                         ; 0                     ; 0                          ; 0                          ; 1                      ;
+----------------------------+------------------------+---------------------------+-----------------------+----------------------------+----------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_sdram_vga_system|sdram_controller:sdram_ctrl|state                                                                     ;
+----------------------+-------------+----------------------+----------------------+-----------------+---------------------+------------------+
; Name                 ; state.READY ; state.AUTO_REFRESH_2 ; state.AUTO_REFRESH_1 ; state.LOAD_MODE ; state.PRECHARGE_ALL ; state.RESET_WAIT ;
+----------------------+-------------+----------------------+----------------------+-----------------+---------------------+------------------+
; state.RESET_WAIT     ; 0           ; 0                    ; 0                    ; 0               ; 0                   ; 0                ;
; state.PRECHARGE_ALL  ; 0           ; 0                    ; 0                    ; 0               ; 1                   ; 1                ;
; state.LOAD_MODE      ; 0           ; 0                    ; 0                    ; 1               ; 0                   ; 1                ;
; state.AUTO_REFRESH_1 ; 0           ; 0                    ; 1                    ; 0               ; 0                   ; 1                ;
; state.AUTO_REFRESH_2 ; 0           ; 1                    ; 0                    ; 0               ; 0                   ; 1                ;
; state.READY          ; 1           ; 0                    ; 0                    ; 0               ; 0                   ; 1                ;
+----------------------+-------------+----------------------+----------------------+-----------------+---------------------+------------------+


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+---------------------------------------------------+----------------------------------------+
; Register name                                     ; Reason for Removal                     ;
+---------------------------------------------------+----------------------------------------+
; sdram_controller:sdram_ctrl|read_addr_latched[19] ; Stuck at GND due to stuck port data_in ;
; image_loader:loader|state~4                       ; Lost fanout                            ;
; image_loader:loader|state~5                       ; Lost fanout                            ;
; sdram_controller:sdram_ctrl|read_state~10         ; Lost fanout                            ;
; sdram_controller:sdram_ctrl|read_state~11         ; Lost fanout                            ;
; sdram_controller:sdram_ctrl|read_state~12         ; Lost fanout                            ;
; sdram_controller:sdram_ctrl|write_state~10        ; Lost fanout                            ;
; sdram_controller:sdram_ctrl|write_state~11        ; Lost fanout                            ;
; sdram_controller:sdram_ctrl|write_state~12        ; Lost fanout                            ;
; sdram_controller:sdram_ctrl|state~4               ; Lost fanout                            ;
; sdram_controller:sdram_ctrl|state~5               ; Lost fanout                            ;
; sdram_controller:sdram_ctrl|state~6               ; Lost fanout                            ;
; Total Number of Removed Registers = 12            ;                                        ;
+---------------------------------------------------+----------------------------------------+
=======
+-------------------------------------------------------------------------------------+
; State Machine - |top_sdram_vga_system|vga_frame_reader:frame_reader|state           ;
+------------------+------------------+---------------+------------------+------------+
; Name             ; state.WAIT_FRAME ; state.READING ; state.WAIT_READY ; state.IDLE ;
+------------------+------------------+---------------+------------------+------------+
; state.IDLE       ; 0                ; 0             ; 0                ; 0          ;
; state.WAIT_READY ; 0                ; 0             ; 1                ; 1          ;
; state.READING    ; 0                ; 1             ; 0                ; 1          ;
; state.WAIT_FRAME ; 1                ; 0             ; 0                ; 1          ;
+------------------+------------------+---------------+------------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |top_sdram_vga_system|image_loader:img_loader|state           ;
+------------------+------------+---------------+------------------+------------+
; Name             ; state.DONE ; state.WRITING ; state.WAIT_SDRAM ; state.IDLE ;
+------------------+------------+---------------+------------------+------------+
; state.IDLE       ; 0          ; 0             ; 0                ; 0          ;
; state.WAIT_SDRAM ; 0          ; 0             ; 1                ; 1          ;
; state.WRITING    ; 0          ; 1             ; 0                ; 1          ;
; state.DONE       ; 1          ; 0             ; 0                ; 1          ;
+------------------+------------+---------------+------------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_sdram_vga_system|sdram_controller:sdram_ctrl|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-----------------------+---------------------+-------------------+-------------------+------------------+-----------------+-----------------------+----------------------+--------------------+------------------+-----------------+-----------------------+---------------------+----------------------+----------------------+---------------+---------------+--------------+----------------+--------------+----------------+--------------+-------------------+------------------------+--------------------+---------------------+----------------+
; Name                   ; state.ST_tRP_AFTER_RD ; state.ST_READ_BURST ; state.ST_READ_LAT ; state.ST_READ_CMD ; state.ST_tRCD_RD ; state.ST_ACT_RD ; state.ST_tRP_AFTER_WR ; state.ST_WRITE_BURST ; state.ST_WRITE_CMD ; state.ST_tRCD_WR ; state.ST_ACT_WR ; state.ST_REFRESH_tRFC ; state.ST_REFRESH_AR ; state.ST_REFRESH_tRP ; state.ST_REFRESH_PRE ; state.ST_IDLE ; state.ST_tMRD ; state.ST_MRS ; state.ST_tRFC2 ; state.ST_AR2 ; state.ST_tRFC1 ; state.ST_AR1 ; state.ST_tRP_WAIT ; state.ST_PRECHARGE_ALL ; state.ST_PWRUP_NOP ; state.ST_WAIT_START ; state.ST_RESET ;
+------------------------+-----------------------+---------------------+-------------------+-------------------+------------------+-----------------+-----------------------+----------------------+--------------------+------------------+-----------------+-----------------------+---------------------+----------------------+----------------------+---------------+---------------+--------------+----------------+--------------+----------------+--------------+-------------------+------------------------+--------------------+---------------------+----------------+
; state.ST_RESET         ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 0              ;
; state.ST_WAIT_START    ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 1                   ; 1              ;
; state.ST_PWRUP_NOP     ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 1                  ; 0                   ; 1              ;
; state.ST_PRECHARGE_ALL ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 1                      ; 0                  ; 0                   ; 1              ;
; state.ST_tRP_WAIT      ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 1                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_AR1           ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 1            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_tRFC1         ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 1              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_AR2           ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 1            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_tRFC2         ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 1              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_MRS           ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 1            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_tMRD          ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 1             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_IDLE          ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 1             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_REFRESH_PRE   ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 1                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_REFRESH_tRP   ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 1                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_REFRESH_AR    ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 1                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_REFRESH_tRFC  ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 1                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_ACT_WR        ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 1               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_tRCD_WR       ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 1                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_WRITE_CMD     ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 1                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_WRITE_BURST   ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 1                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_tRP_AFTER_WR  ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 1                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_ACT_RD        ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 1               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_tRCD_RD       ; 0                     ; 0                   ; 0                 ; 0                 ; 1                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_READ_CMD      ; 0                     ; 0                   ; 0                 ; 1                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_READ_LAT      ; 0                     ; 0                   ; 1                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_READ_BURST    ; 0                     ; 1                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
; state.ST_tRP_AFTER_RD  ; 1                     ; 0                   ; 0                 ; 0                 ; 0                ; 0               ; 0                     ; 0                    ; 0                  ; 0                ; 0               ; 0                     ; 0                   ; 0                    ; 0                    ; 0             ; 0             ; 0            ; 0              ; 0            ; 0              ; 0            ; 0                 ; 0                      ; 0                  ; 0                   ; 1              ;
+------------------------+-----------------------+---------------------+-------------------+-------------------+------------------+-----------------+-----------------------+----------------------+--------------------+------------------+-----------------+-----------------------+---------------------+----------------------+----------------------+---------------+---------------+--------------+----------------+--------------+----------------+--------------+-------------------+------------------------+--------------------+---------------------+----------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; fifo_buffer:pixel_fifo|write_ptr_gray_next[0]~0        ;    ;
; fifo_buffer:pixel_fifo|write_ptr_gray_next[0]~1        ;    ;
; fifo_buffer:pixel_fifo|write_ptr_gray_next[1]~2        ;    ;
; fifo_buffer:pixel_fifo|write_ptr_gray_next[2]~3        ;    ;
; fifo_buffer:pixel_fifo|write_ptr_gray_next[3]~4        ;    ;
; fifo_buffer:pixel_fifo|write_ptr_gray_next[4]~5        ;    ;
; fifo_buffer:pixel_fifo|write_ptr_gray_next[5]~6        ;    ;
; fifo_buffer:pixel_fifo|write_ptr_gray_next[6]~7        ;    ;
; fifo_buffer:pixel_fifo|write_ptr_gray_next[7]~8        ;    ;
; fifo_buffer:pixel_fifo|write_ptr_gray_next[8]~9        ;    ;
; fifo_buffer:pixel_fifo|write_ptr_gray_next[9]~10       ;    ;
; fifo_buffer:pixel_fifo|write_ptr_gray_next[10]~11      ;    ;
; Number of logic cells representing combinational loops ; 12 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+------------------------------------------------+------------------------------------------------------+
; Register name                                  ; Reason for Removal                                   ;
+------------------------------------------------+------------------------------------------------------+
; sdram_controller:sdram_ctrl|bank_r[0,1]        ; Stuck at GND due to stuck port data_in               ;
; sdram_controller:sdram_ctrl|col_wr[0..2]       ; Stuck at GND due to stuck port data_in               ;
; sdram_controller:sdram_ctrl|col_rd[0..2]       ; Stuck at GND due to stuck port data_in               ;
; fifo_buffer:pixel_fifo|write_ptr_gray[11]      ; Merged with fifo_buffer:pixel_fifo|write_ptr_bin[11] ;
; fifo_buffer:pixel_fifo|read_ptr_gray[11]       ; Merged with fifo_buffer:pixel_fifo|read_ptr_bin[11]  ;
; sdram_controller:sdram_ctrl|tx_req             ; Merged with sdram_controller:sdram_ctrl|dq_oe        ;
; sys_state~4                                    ; Lost fanout                                          ;
; sys_state~5                                    ; Lost fanout                                          ;
; vga_frame_reader:frame_reader|state~4          ; Lost fanout                                          ;
; vga_frame_reader:frame_reader|state~5          ; Lost fanout                                          ;
; vga_frame_reader:frame_reader|state~6          ; Lost fanout                                          ;
; image_loader:img_loader|state~4                ; Lost fanout                                          ;
; image_loader:img_loader|state~5                ; Lost fanout                                          ;
; image_loader:img_loader|state~6                ; Lost fanout                                          ;
; sdram_controller:sdram_ctrl|state~4            ; Lost fanout                                          ;
; sdram_controller:sdram_ctrl|state~5            ; Lost fanout                                          ;
; sdram_controller:sdram_ctrl|state~6            ; Lost fanout                                          ;
; sdram_controller:sdram_ctrl|state~7            ; Lost fanout                                          ;
; sdram_controller:sdram_ctrl|state~8            ; Lost fanout                                          ;
; sys_state.SYS_ERROR                            ; Stuck at GND due to stuck port data_in               ;
; vga_frame_reader:frame_reader|state.WAIT_FRAME ; Stuck at GND due to stuck port data_in               ;
; sdram_controller:sdram_ctrl|state.ST_PWRUP_NOP ; Stuck at GND due to stuck port data_in               ;
; Total Number of Removed Registers = 27         ;                                                      ;
+------------------------------------------------+------------------------------------------------------+
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
<<<<<<< HEAD
; Total registers                              ; 134   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 129   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
=======
; Total registers                              ; 282   ;
; Number of registers using Synchronous Clear  ; 50    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 277   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 90    ;
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


<<<<<<< HEAD
+------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions               ;
+---------------------------+-------------------------+------+
; Register Name             ; Megafunction            ; Type ;
+---------------------------+-------------------------+------+
; image_rom:rom|pixel[0..2] ; image_rom:rom|mem_rtl_0 ; RAM  ;
+---------------------------+-------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_sdram_vga_system|sdram_controller:sdram_ctrl|read_timer[0]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_sdram_vga_system|sdram_controller:sdram_ctrl|write_timer[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |top_sdram_vga_system|vga_frame_reader:reader|pixel_out[2]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_sdram_vga_system|sdram_controller:sdram_ctrl|sdram_addr[9]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_sdram_vga_system|sdram_controller:sdram_ctrl|sdram_addr[2]  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top_sdram_vga_system|image_loader:loader|Selector1              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_sdram_vga_system|sdram_controller:sdram_ctrl|Selector15     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top_sdram_vga_system|sdram_controller:sdram_ctrl|Selector2      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_sdram_vga_system|sdram_controller:sdram_ctrl|Selector6      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top_sdram_vga_system|sdram_controller:sdram_ctrl|sdram_addr[4]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
=======
+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; sdram_controller:sdram_ctrl|cmd[2]     ; 1       ;
; sdram_controller:sdram_ctrl|cmd[1]     ; 1       ;
; sdram_controller:sdram_ctrl|cmd[0]     ; 1       ;
; start_sync2                            ; 2       ;
; start_sync3                            ; 1       ;
; start_sync1                            ; 1       ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                        ;
+----------------------------------------+-------------------------------------+------+
; Register Name                          ; Megafunction                        ; Type ;
+----------------------------------------+-------------------------------------+------+
; image_rom:img_rom|pixel[0..2]          ; image_rom:img_rom|mem_rtl_0         ; RAM  ;
; fifo_buffer:pixel_fifo|read_data[0..2] ; fifo_buffer:pixel_fifo|memory_rtl_0 ; RAM  ;
+----------------------------------------+-------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_sdram_vga_system|vga_display_controller:vga_ctrl|current_pixel_data[0] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_sdram_vga_system|sdram_controller:sdram_ctrl|refresh_cnt[8]            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_sdram_vga_system|sdram_controller:sdram_ctrl|bl_cnt[1]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_sdram_vga_system|sdram_controller:sdram_ctrl|addr_r[3]                 ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |top_sdram_vga_system|image_loader:img_loader|pixel_count[9]                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_sdram_vga_system|sdram_controller:sdram_ctrl|addr_r[0]                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_sdram_vga_system|sdram_controller:sdram_ctrl|addr_r[4]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_sdram_vga_system|vga_frame_reader:frame_reader|Selector2               ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |top_sdram_vga_system|Selector4                                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top_sdram_vga_system|image_loader:img_loader|Selector3                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for image_rom:img_rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0|altsyncram_9rf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c


+------------------------------------------------------------------------------------------+
; Source assignments for image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_143MHz:pll_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------------+
; Parameter Name                ; Value                        ; Type                      ;
+-------------------------------+------------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                   ;
; PLL_TYPE                      ; AUTO                         ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_143MHz ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                   ;
; LOCK_HIGH                     ; 1                            ; Untyped                   ;
; LOCK_LOW                      ; 1                            ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                   ;
; SKIP_VCO                      ; OFF                          ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                   ;
; BANDWIDTH                     ; 0                            ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                   ;
; DOWN_SPREAD                   ; 0                            ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 143                          ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 50                           ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                   ;
; DPA_DIVIDER                   ; 0                            ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                   ;
; VCO_MIN                       ; 0                            ; Untyped                   ;
; VCO_MAX                       ; 0                            ; Untyped                   ;
; VCO_CENTER                    ; 0                            ; Untyped                   ;
; PFD_MIN                       ; 0                            ; Untyped                   ;
; PFD_MAX                       ; 0                            ; Untyped                   ;
; M_INITIAL                     ; 0                            ; Untyped                   ;
; M                             ; 0                            ; Untyped                   ;
; N                             ; 1                            ; Untyped                   ;
; M2                            ; 1                            ; Untyped                   ;
; N2                            ; 1                            ; Untyped                   ;
; SS                            ; 1                            ; Untyped                   ;
; C0_HIGH                       ; 0                            ; Untyped                   ;
; C1_HIGH                       ; 0                            ; Untyped                   ;
; C2_HIGH                       ; 0                            ; Untyped                   ;
; C3_HIGH                       ; 0                            ; Untyped                   ;
; C4_HIGH                       ; 0                            ; Untyped                   ;
; C5_HIGH                       ; 0                            ; Untyped                   ;
; C6_HIGH                       ; 0                            ; Untyped                   ;
; C7_HIGH                       ; 0                            ; Untyped                   ;
; C8_HIGH                       ; 0                            ; Untyped                   ;
; C9_HIGH                       ; 0                            ; Untyped                   ;
; C0_LOW                        ; 0                            ; Untyped                   ;
; C1_LOW                        ; 0                            ; Untyped                   ;
; C2_LOW                        ; 0                            ; Untyped                   ;
; C3_LOW                        ; 0                            ; Untyped                   ;
; C4_LOW                        ; 0                            ; Untyped                   ;
; C5_LOW                        ; 0                            ; Untyped                   ;
; C6_LOW                        ; 0                            ; Untyped                   ;
; C7_LOW                        ; 0                            ; Untyped                   ;
; C8_LOW                        ; 0                            ; Untyped                   ;
; C9_LOW                        ; 0                            ; Untyped                   ;
; C0_INITIAL                    ; 0                            ; Untyped                   ;
; C1_INITIAL                    ; 0                            ; Untyped                   ;
; C2_INITIAL                    ; 0                            ; Untyped                   ;
; C3_INITIAL                    ; 0                            ; Untyped                   ;
; C4_INITIAL                    ; 0                            ; Untyped                   ;
; C5_INITIAL                    ; 0                            ; Untyped                   ;
; C6_INITIAL                    ; 0                            ; Untyped                   ;
; C7_INITIAL                    ; 0                            ; Untyped                   ;
; C8_INITIAL                    ; 0                            ; Untyped                   ;
; C9_INITIAL                    ; 0                            ; Untyped                   ;
; C0_MODE                       ; BYPASS                       ; Untyped                   ;
; C1_MODE                       ; BYPASS                       ; Untyped                   ;
; C2_MODE                       ; BYPASS                       ; Untyped                   ;
; C3_MODE                       ; BYPASS                       ; Untyped                   ;
; C4_MODE                       ; BYPASS                       ; Untyped                   ;
; C5_MODE                       ; BYPASS                       ; Untyped                   ;
; C6_MODE                       ; BYPASS                       ; Untyped                   ;
; C7_MODE                       ; BYPASS                       ; Untyped                   ;
; C8_MODE                       ; BYPASS                       ; Untyped                   ;
; C9_MODE                       ; BYPASS                       ; Untyped                   ;
; C0_PH                         ; 0                            ; Untyped                   ;
; C1_PH                         ; 0                            ; Untyped                   ;
; C2_PH                         ; 0                            ; Untyped                   ;
; C3_PH                         ; 0                            ; Untyped                   ;
; C4_PH                         ; 0                            ; Untyped                   ;
; C5_PH                         ; 0                            ; Untyped                   ;
; C6_PH                         ; 0                            ; Untyped                   ;
; C7_PH                         ; 0                            ; Untyped                   ;
; C8_PH                         ; 0                            ; Untyped                   ;
; C9_PH                         ; 0                            ; Untyped                   ;
; L0_HIGH                       ; 1                            ; Untyped                   ;
; L1_HIGH                       ; 1                            ; Untyped                   ;
; G0_HIGH                       ; 1                            ; Untyped                   ;
; G1_HIGH                       ; 1                            ; Untyped                   ;
; G2_HIGH                       ; 1                            ; Untyped                   ;
; G3_HIGH                       ; 1                            ; Untyped                   ;
; E0_HIGH                       ; 1                            ; Untyped                   ;
; E1_HIGH                       ; 1                            ; Untyped                   ;
; E2_HIGH                       ; 1                            ; Untyped                   ;
; E3_HIGH                       ; 1                            ; Untyped                   ;
; L0_LOW                        ; 1                            ; Untyped                   ;
; L1_LOW                        ; 1                            ; Untyped                   ;
; G0_LOW                        ; 1                            ; Untyped                   ;
; G1_LOW                        ; 1                            ; Untyped                   ;
; G2_LOW                        ; 1                            ; Untyped                   ;
; G3_LOW                        ; 1                            ; Untyped                   ;
; E0_LOW                        ; 1                            ; Untyped                   ;
; E1_LOW                        ; 1                            ; Untyped                   ;
; E2_LOW                        ; 1                            ; Untyped                   ;
; E3_LOW                        ; 1                            ; Untyped                   ;
; L0_INITIAL                    ; 1                            ; Untyped                   ;
; L1_INITIAL                    ; 1                            ; Untyped                   ;
; G0_INITIAL                    ; 1                            ; Untyped                   ;
; G1_INITIAL                    ; 1                            ; Untyped                   ;
; G2_INITIAL                    ; 1                            ; Untyped                   ;
; G3_INITIAL                    ; 1                            ; Untyped                   ;
; E0_INITIAL                    ; 1                            ; Untyped                   ;
; E1_INITIAL                    ; 1                            ; Untyped                   ;
; E2_INITIAL                    ; 1                            ; Untyped                   ;
; E3_INITIAL                    ; 1                            ; Untyped                   ;
; L0_MODE                       ; BYPASS                       ; Untyped                   ;
; L1_MODE                       ; BYPASS                       ; Untyped                   ;
; G0_MODE                       ; BYPASS                       ; Untyped                   ;
; G1_MODE                       ; BYPASS                       ; Untyped                   ;
; G2_MODE                       ; BYPASS                       ; Untyped                   ;
; G3_MODE                       ; BYPASS                       ; Untyped                   ;
; E0_MODE                       ; BYPASS                       ; Untyped                   ;
; E1_MODE                       ; BYPASS                       ; Untyped                   ;
; E2_MODE                       ; BYPASS                       ; Untyped                   ;
; E3_MODE                       ; BYPASS                       ; Untyped                   ;
; L0_PH                         ; 0                            ; Untyped                   ;
; L1_PH                         ; 0                            ; Untyped                   ;
; G0_PH                         ; 0                            ; Untyped                   ;
; G1_PH                         ; 0                            ; Untyped                   ;
; G2_PH                         ; 0                            ; Untyped                   ;
; G3_PH                         ; 0                            ; Untyped                   ;
; E0_PH                         ; 0                            ; Untyped                   ;
; E1_PH                         ; 0                            ; Untyped                   ;
; E2_PH                         ; 0                            ; Untyped                   ;
; E3_PH                         ; 0                            ; Untyped                   ;
; M_PH                          ; 0                            ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; CLK0_COUNTER                  ; G0                           ; Untyped                   ;
; CLK1_COUNTER                  ; G0                           ; Untyped                   ;
; CLK2_COUNTER                  ; G0                           ; Untyped                   ;
; CLK3_COUNTER                  ; G0                           ; Untyped                   ;
; CLK4_COUNTER                  ; G0                           ; Untyped                   ;
; CLK5_COUNTER                  ; G0                           ; Untyped                   ;
; CLK6_COUNTER                  ; E0                           ; Untyped                   ;
; CLK7_COUNTER                  ; E1                           ; Untyped                   ;
; CLK8_COUNTER                  ; E2                           ; Untyped                   ;
; CLK9_COUNTER                  ; E3                           ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                   ;
; M_TIME_DELAY                  ; 0                            ; Untyped                   ;
; N_TIME_DELAY                  ; 0                            ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                   ;
; VCO_POST_SCALE                ; 0                            ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                   ;
; CBXI_PARAMETER                ; pll_143MHz_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE            ;
+-------------------------------+------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


<<<<<<< HEAD
+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_rom:rom|altsyncram:mem_rtl_0                        ;
=======
+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_ctrl ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                  ;
; IMG_COLS       ; 512   ; Signed Integer                                  ;
; IMG_ROWS       ; 240   ; Signed Integer                                  ;
; T_RP_CYC       ; 3     ; Signed Integer                                  ;
; T_RCD_CYC      ; 3     ; Signed Integer                                  ;
; T_RFC_CYC      ; 9     ; Signed Integer                                  ;
; T_MRD_CYC      ; 2     ; Signed Integer                                  ;
; CL             ; 3     ; Signed Integer                                  ;
; REF_INT_CYC    ; 1115  ; Signed Integer                                  ;
; BL             ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_loader:img_loader ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; IMG_WIDTH      ; 320   ; Signed Integer                              ;
; IMG_HEIGHT     ; 240   ; Signed Integer                              ;
; DATA_WIDTH     ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_display_controller:vga_ctrl ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; IMG_WIDTH      ; 320   ; Signed Integer                                      ;
; IMG_HEIGHT     ; 240   ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_buffer:pixel_fifo ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                             ;
; DATA_WIDTH     ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_reader:frame_reader ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; IMG_WIDTH      ; 320   ; Signed Integer                                    ;
; IMG_HEIGHT     ; 240   ; Signed Integer                                    ;
; DATA_WIDTH     ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_rom:img_rom|altsyncram:mem_rtl_0                    ;
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c
+------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                ; Type           ;
+------------------------------------+------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped        ;
; WIDTH_A                            ; 3                                                    ; Untyped        ;
; WIDTHAD_A                          ; 17                                                   ; Untyped        ;
; NUMWORDS_A                         ; 76800                                                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WIDTH_B                            ; 1                                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; INIT_FILE                          ; db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_sa81                                      ; Untyped        ;
+------------------------------------+------------------------------------------------------+----------------+
<<<<<<< HEAD
=======
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                             ;
; WIDTH_A                            ; 3                    ; Untyped                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 3                    ; Untyped                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_9rf1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; pll_143MHz:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


<<<<<<< HEAD
+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 1                                  ;
; Entity Instance                           ; image_rom:rom|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                ;
;     -- WIDTH_A                            ; 3                                  ;
;     -- NUMWORDS_A                         ; 76800                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 1                                  ;
;     -- NUMWORDS_B                         ; 1                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_display_controller:vga_timing"                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; frame_start ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


=======
+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 2                                              ;
; Entity Instance                           ; image_rom:img_rom|altsyncram:mem_rtl_0         ;
;     -- OPERATION_MODE                     ; ROM                                            ;
;     -- WIDTH_A                            ; 3                                              ;
;     -- NUMWORDS_A                         ; 76800                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 3                                              ;
;     -- NUMWORDS_A                         ; 2048                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 3                                              ;
;     -- NUMWORDS_B                         ; 2048                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_frame_reader:frame_reader"                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; sdram_read_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; frame_ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_loader:img_loader"                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; sdram_write_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c
+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
<<<<<<< HEAD
; boundary_port         ; 49                          ;
; cycloneiii_ff         ; 134                         ;
;     CLR               ; 49                          ;
;     CLR SCLR          ; 16                          ;
;     ENA CLR           ; 64                          ;
;     plain             ; 5                           ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 263                         ;
;     arith             ; 88                          ;
;         2 data inputs ; 74                          ;
;         3 data inputs ; 14                          ;
;     normal            ; 175                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 116                         ;
=======
; boundary_port         ; 50                          ;
; cycloneiii_ff         ; 282                         ;
;     CLR               ; 171                         ;
;     CLR SCLR          ; 16                          ;
;     ENA CLR           ; 56                          ;
;     ENA CLR SCLR      ; 34                          ;
;     plain             ; 5                           ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 439                         ;
;     arith             ; 121                         ;
;         2 data inputs ; 119                         ;
;         3 data inputs ; 2                           ;
;     normal            ; 318                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 87                          ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 174                         ;
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 33                          ;
;                       ;                             ;
<<<<<<< HEAD
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.51                        ;
=======
; Max LUT depth         ; 9.10                        ;
; Average LUT depth     ; 3.60                        ;
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
<<<<<<< HEAD
; Top            ; 00:00:02     ;
=======
; Top            ; 00:00:01     ;
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
<<<<<<< HEAD
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Aug 25 16:58:36 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pfa_sensor_fusion -c pfa_sensor_fusion
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/vga_test_pattern.sv
    Info (12023): Found entity 1: vga_test_pattern File: C:/Users/aelmezia/Desktop/PFA 1/Project/src/vga_test_pattern.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/vga_test_top.sv
    Info (12023): Found entity 1: vga_test_top File: C:/Users/aelmezia/Desktop/PFA 1/Project/src/vga_test_top.sv Line: 1
Warning (10335): Unrecognized synthesis attribute "rom_style" at src/image_rom.sv(7) File: C:/Users/aelmezia/Desktop/PFA 1/Project/src/image_rom.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file src/image_rom.sv
    Info (12023): Found entity 1: image_rom File: C:/Users/aelmezia/Desktop/PFA 1/Project/src/image_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_init_fsm.sv
    Info (12023): Found entity 1: sdram_init_fsm File: C:/Users/aelmezia/Desktop/PFA 1/Project/src/sdram_init_fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/button_led_test_top.sv
    Info (12023): Found entity 1: button_led_test_top File: C:/Users/aelmezia/Desktop/PFA 1/Project/src/button_led_test_top.sv Line: 1
Warning (12019): Can't analyze file -- file src/sdram_test_top.sv is missing
Warning (12019): Can't analyze file -- file src/sdram_rw_fsm.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_to_vga_reader.sv
    Info (12023): Found entity 1: sdram_to_vga_reader File: C:/Users/aelmezia/Desktop/PFA 1/Project/src/sdram_to_vga_reader.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/rom_to_sdram_writer.sv
    Info (12023): Found entity 1: rom_to_sdram_writer File: C:/Users/aelmezia/Desktop/PFA 1/Project/src/rom_to_sdram_writer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/top_sdram_vga.sv
    Info (12023): Found entity 1: top_sdram_vga File: C:/Users/aelmezia/Desktop/PFA 1/Project/src/top_sdram_vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/Users/aelmezia/Desktop/PFA 1/Project/src/clock_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/aelmezia/Desktop/PFA 1/Project/src/vga_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/image_loader.sv
    Info (12023): Found entity 1: image_loader File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/image_loader.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/vga_frame_reader.sv
    Info (12023): Found entity 1: vga_frame_reader File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/vga_frame_reader.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/top_sdram_vga_system.sv
    Info (12023): Found entity 1: top_sdram_vga_system File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/sdram_controller.sv
    Info (12023): Found entity 1: sdram_controller File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/sdram_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/fifo_buffer.sv
    Info (12023): Found entity 1: fifo_buffer File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/fifo_buffer.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file output_files/vga_display_controller.sv
    Info (12023): Found entity 1: vga_display_controller File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/vga_display_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/led_debug_test.sv
    Info (12023): Found entity 1: led_debug_test File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/led_debug_test.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pll_143mhz.v
    Info (12023): Found entity 1: pll_143MHz File: C:/Users/aelmezia/Desktop/PFA 1/Project/pll_143MHz.v Line: 40
Info (12127): Elaborating entity "top_sdram_vga_system" for the top level hierarchy
Info (12128): Elaborating entity "pll_143MHz" for hierarchy "pll_143MHz:pll_inst" File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 53
Info (12128): Elaborating entity "altpll" for hierarchy "pll_143MHz:pll_inst|altpll:altpll_component" File: C:/Users/aelmezia/Desktop/PFA 1/Project/pll_143MHz.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll_143MHz:pll_inst|altpll:altpll_component" File: C:/Users/aelmezia/Desktop/PFA 1/Project/pll_143MHz.v Line: 104
Info (12133): Instantiated megafunction "pll_143MHz:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/aelmezia/Desktop/PFA 1/Project/pll_143MHz.v Line: 104
=======
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Aug 20 16:59:14 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pfa_sensor_fusion -c pfa_sensor_fusion
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file output_files/sdram_controller_wrapper.sv
    Info (12023): Found entity 1: sdram_controller_wrapper File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/vga_test_pattern.sv
    Info (12023): Found entity 1: vga_test_pattern File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/vga_test_pattern.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/vga_test_top.sv
    Info (12023): Found entity 1: vga_test_top File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/vga_test_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/image_rom.sv
    Info (12023): Found entity 1: image_rom File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/image_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_init_fsm.sv
    Info (12023): Found entity 1: sdram_init_fsm File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/sdram_init_fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/button_led_test_top.sv
    Info (12023): Found entity 1: button_led_test_top File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/button_led_test_top.sv Line: 1
Warning (12019): Can't analyze file -- file src/sdram_test_top.sv is missing
Warning (12019): Can't analyze file -- file src/sdram_rw_fsm.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_to_vga_reader.sv
    Info (12023): Found entity 1: sdram_to_vga_reader File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/sdram_to_vga_reader.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/rom_to_sdram_writer.sv
    Info (12023): Found entity 1: rom_to_sdram_writer File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/rom_to_sdram_writer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/top_sdram_vga.sv
    Info (12023): Found entity 1: top_sdram_vga File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/top_sdram_vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/clock_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/vga_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/image_loader.sv
    Info (12023): Found entity 1: image_loader File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/image_loader.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/vga_frame_reader.sv
    Info (12023): Found entity 1: vga_frame_reader File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_frame_reader.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/top_sdram_vga_system.sv
    Info (12023): Found entity 1: top_sdram_vga_system File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/sdram_controller.sv
    Info (12023): Found entity 1: sdram_controller File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file output_files/fifo_buffer.sv
    Info (12023): Found entity 1: fifo_buffer File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/fifo_buffer.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file output_files/vga_display_controller.sv
    Info (12023): Found entity 1: vga_display_controller File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_display_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/led_debug_test.sv
    Info (12023): Found entity 1: led_debug_test File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/led_debug_test.sv Line: 4
Info (12127): Elaborating entity "top_sdram_vga_system" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at top_sdram_vga_system.sv(312): all case item expressions in this case statement are onehot File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 312
Warning (12125): Using design file pll_133mhz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pll_133Mhz File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/pll_133mhz.v Line: 39
Info (12128): Elaborating entity "pll_133Mhz" for hierarchy "pll_133Mhz:pll_inst" File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 40
Info (12128): Elaborating entity "altpll" for hierarchy "pll_133Mhz:pll_inst|altpll:altpll_component" File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/pll_133mhz.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll_133Mhz:pll_inst|altpll:altpll_component" File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/pll_133mhz.v Line: 103
Info (12133): Instantiated megafunction "pll_133Mhz:pll_inst|altpll:altpll_component" with the following parameter: File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/pll_133mhz.v Line: 103
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "143"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_143MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
<<<<<<< HEAD
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_143mhz_altpll.v
    Info (12023): Found entity 1: pll_143MHz_altpll File: C:/Users/aelmezia/Desktop/PFA 1/Project/db/pll_143mhz_altpll.v Line: 31
Info (12128): Elaborating entity "pll_143MHz_altpll" for hierarchy "pll_143MHz:pll_inst|altpll:altpll_component|pll_143MHz_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_display_controller" for hierarchy "vga_display_controller:vga_timing" File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 113
Warning (10230): Verilog HDL assignment warning at vga_display_controller.sv(54): truncated value with size 32 to match size of target (10) File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/vga_display_controller.sv Line: 54
Warning (10230): Verilog HDL assignment warning at vga_display_controller.sv(56): truncated value with size 32 to match size of target (10) File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/vga_display_controller.sv Line: 56
Info (12128): Elaborating entity "vga_frame_reader" for hierarchy "vga_frame_reader:reader" File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 135
Warning (10036): Verilog HDL or VHDL warning at vga_frame_reader.sv(32): object "x_d" assigned a value but never read File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/vga_frame_reader.sv Line: 32
Warning (10036): Verilog HDL or VHDL warning at vga_frame_reader.sv(32): object "y_d" assigned a value but never read File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/vga_frame_reader.sv Line: 32
Warning (10036): Verilog HDL or VHDL warning at vga_frame_reader.sv(34): object "read_pending" assigned a value but never read File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/vga_frame_reader.sv Line: 34
Warning (10230): Verilog HDL assignment warning at vga_frame_reader.sv(68): truncated value with size 32 to match size of target (20) File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/vga_frame_reader.sv Line: 68
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:sdram_ctrl" File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 179
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(90): truncated value with size 32 to match size of target (16) File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/sdram_controller.sv Line: 90
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(121): truncated value with size 32 to match size of target (3) File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/sdram_controller.sv Line: 121
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(133): truncated value with size 32 to match size of target (3) File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/sdram_controller.sv Line: 133
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(138): truncated value with size 32 to match size of target (20) File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/sdram_controller.sv Line: 138
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(173): truncated value with size 32 to match size of target (3) File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/sdram_controller.sv Line: 173
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(185): truncated value with size 32 to match size of target (3) File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/sdram_controller.sv Line: 185
Info (10264): Verilog HDL Case Statement information at sdram_controller.sv(234): all case item expressions in this case statement are onehot File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/sdram_controller.sv Line: 234
Warning (10270): Verilog HDL Case Statement warning at sdram_controller.sv(263): incomplete case statement has no default case item File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/sdram_controller.sv Line: 263
Info (10264): Verilog HDL Case Statement information at sdram_controller.sv(263): all case item expressions in this case statement are onehot File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/sdram_controller.sv Line: 263
Warning (10270): Verilog HDL Case Statement warning at sdram_controller.sv(285): incomplete case statement has no default case item File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/sdram_controller.sv Line: 285
Info (10264): Verilog HDL Case Statement information at sdram_controller.sv(285): all case item expressions in this case statement are onehot File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/sdram_controller.sv Line: 285
Info (12128): Elaborating entity "image_rom" for hierarchy "image_rom:rom" File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 191
Warning (10030): Net "mem.data_a" at image_rom.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/aelmezia/Desktop/PFA 1/Project/src/image_rom.sv Line: 7
Warning (10030): Net "mem.waddr_a" at image_rom.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/aelmezia/Desktop/PFA 1/Project/src/image_rom.sv Line: 7
Warning (10030): Net "mem.we_a" at image_rom.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/aelmezia/Desktop/PFA 1/Project/src/image_rom.sv Line: 7
Info (12128): Elaborating entity "image_loader" for hierarchy "image_loader:loader" File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 214
Warning (10230): Verilog HDL assignment warning at image_loader.sv(59): truncated value with size 32 to match size of target (17) File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/image_loader.sv Line: 59
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "image_rom:rom|mem_rtl_0" 
=======
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_133mhz_altpll.v
    Info (12023): Found entity 1: pll_133Mhz_altpll File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/pll_133mhz_altpll.v Line: 30
Info (12128): Elaborating entity "pll_133Mhz_altpll" for hierarchy "pll_133Mhz:pll_inst|altpll:altpll_component|pll_133Mhz_altpll:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "image_rom" for hierarchy "image_rom:img_rom" File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 150
Warning (10030): Net "mem.data_a" at image_rom.sv(7) has no driver or initial value, using a default initial value '0' File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/image_rom.sv Line: 7
Warning (10030): Net "mem.waddr_a" at image_rom.sv(7) has no driver or initial value, using a default initial value '0' File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/image_rom.sv Line: 7
Warning (10030): Net "mem.we_a" at image_rom.sv(7) has no driver or initial value, using a default initial value '0' File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/image_rom.sv Line: 7
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:sdram_ctrl" File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 187
Info (10264): Verilog HDL Case Statement information at sdram_controller.sv(225): all case item expressions in this case statement are onehot File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller.sv Line: 225
Info (12128): Elaborating entity "image_loader" for hierarchy "image_loader:img_loader" File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 215
Warning (10230): Verilog HDL assignment warning at image_loader.sv(78): truncated value with size 32 to match size of target (18) File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/image_loader.sv Line: 78
Info (12128): Elaborating entity "vga_display_controller" for hierarchy "vga_display_controller:vga_ctrl" File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 244
Warning (10230): Verilog HDL assignment warning at vga_display_controller.sv(53): truncated value with size 32 to match size of target (10) File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_display_controller.sv Line: 53
Warning (10230): Verilog HDL assignment warning at vga_display_controller.sv(56): truncated value with size 32 to match size of target (10) File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_display_controller.sv Line: 56
Info (12128): Elaborating entity "fifo_buffer" for hierarchy "fifo_buffer:pixel_fifo" File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 267
Info (12128): Elaborating entity "vga_frame_reader" for hierarchy "vga_frame_reader:frame_reader" File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 301
Warning (10230): Verilog HDL assignment warning at vga_frame_reader.sv(106): truncated value with size 32 to match size of target (18) File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_frame_reader.sv Line: 106
Warning (10270): Verilog HDL Case Statement warning at vga_frame_reader.sv(127): incomplete case statement has no default case item File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_frame_reader.sv Line: 127
Info (10264): Verilog HDL Case Statement information at vga_frame_reader.sv(127): all case item expressions in this case statement are onehot File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_frame_reader.sv Line: 127
Warning (276027): Inferred dual-clock RAM node "fifo_buffer:pixel_fifo|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "image_rom:img_rom|mem_rtl_0" 
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif
<<<<<<< HEAD
Info (12130): Elaborated megafunction instantiation "image_rom:rom|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "image_rom:rom|altsyncram:mem_rtl_0" with the following parameter:
=======
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo_buffer:pixel_fifo|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
Info (12130): Elaborated megafunction instantiation "image_rom:img_rom|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "image_rom:img_rom|altsyncram:mem_rtl_0" with the following parameter:
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sa81.tdf
<<<<<<< HEAD
    Info (12023): Found entity 1: altsyncram_sa81 File: C:/Users/aelmezia/Desktop/PFA 1/Project/db/altsyncram_sa81.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf
    Info (12023): Found entity 1: decode_u9a File: C:/Users/aelmezia/Desktop/PFA 1/Project/db/decode_u9a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: C:/Users/aelmezia/Desktop/PFA 1/Project/db/mux_gob.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cke" is stuck at VCC File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 21
    Warning (13410): Pin "cs_n" is stuck at GND File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 22
    Warning (13410): Pin "bank[0]" is stuck at GND File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 27
    Warning (13410): Pin "bank[1]" is stuck at GND File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 27
    Warning (13410): Pin "ldqm" is stuck at GND File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 29
    Warning (13410): Pin "udqm" is stuck at GND File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 30
    Warning (13410): Pin "status_leds[2]" is stuck at GND File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 36
    Warning (13410): Pin "status_leds[3]" is stuck at GND File: C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/top_sdram_vga_system.sv Line: 36
=======
    Info (12023): Found entity 1: altsyncram_sa81 File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/altsyncram_sa81.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf
    Info (12023): Found entity 1: decode_u9a File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/decode_u9a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/mux_gob.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "fifo_buffer:pixel_fifo|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9rf1.tdf
    Info (12023): Found entity 1: altsyncram_9rf1 File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/altsyncram_9rf1.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller.sv Line: 200
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cke" is stuck at VCC File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 16
    Warning (13410): Pin "cs_n" is stuck at GND File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 17
    Warning (13410): Pin "bank[0]" is stuck at GND File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 22
    Warning (13410): Pin "bank[1]" is stuck at GND File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 22
    Warning (13410): Pin "udqm" is stuck at GND File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 23
    Warning (13410): Pin "ldqm" is stuck at GND File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv Line: 24
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/pfa_sensor_fusion.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
<<<<<<< HEAD
Info (21057): Implemented 362 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 282 logic cells
    Info (21064): Implemented 30 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4816 megabytes
    Info: Processing ended: Mon Aug 25 16:59:12 2025
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/aelmezia/Desktop/PFA 1/Project/output_files/pfa_sensor_fusion.map.smsg.
=======
Info (21057): Implemented 625 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 541 logic cells
    Info (21064): Implemented 33 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4861 megabytes
    Info: Processing ended: Wed Aug 20 16:59:35 2025
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:29
>>>>>>> 82cf0d9222bb07a33e630bda71302dccf3b6883c


