Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[09:43:16.088505] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se

Version: 21.18-s082_1, built Tue Jul 18 10:08:41 PDT 2023
Options: -files synt.tcl 
Date:    Mon Jul 15 09:43:16 2024
Host:    phoenix (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (7cores*7cpus*1physical cpu*11th Gen Intel(R) Core(TM) i7-11700K @ 3.60GHz 16384KB) (17917240KB)
PID:     24840
OS:      CentOS Linux release 7.9.2009 (Core)


[09:43:16.182984] Periodic Lic check successful
[09:43:16.182994] Feature usage summary:
[09:43:16.182994] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (18 seconds elapsed).

#@ Processing -files option
@genus 1> source synt.tcl
#@ Begin verbose source ./synt.tcl
@file(synt.tcl) 10: set_db information_level 9
  Setting attribute of root '/': 'information_level' = 9
@file(synt.tcl) 12: set_db lib_search_path "../liberty/LIBERTY_STD_CELLS"
  Setting attribute of root '/': 'lib_search_path' = ../liberty/LIBERTY_STD_CELLS
@file(synt.tcl) 13: set_db library "D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib"

Threads Configured:3
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 78)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 91)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 93)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 95)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'define' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 97)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'single_bit_degenerate' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 75612)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'single_bit_degenerate' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 76984)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'single_bit_degenerate' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 78356)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'single_bit_degenerate' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 81004)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'is_filler_cell' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 96474)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'is_filler_cell' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 96497)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'is_filler_cell' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 96520)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'is_filler_cell' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 96543)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'is_filler_cell' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 96566)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'is_filler_cell' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 96589)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'is_filler_cell' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 96612)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'is_filler_cell' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 96635)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'is_decap_cell' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 96658)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'is_decap_cell' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 96681)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'is_decap_cell' encountered. Ignoring (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 96704)
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-40'.
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'SIG' for the cell 'SIGNALHOLDJI3V'. (File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib, Line 96283)

  Message Summary for Library D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib:
  **************************************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 81
  **************************************************************************
 
            Reading file '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/genus/../liberty/LIBERTY_STD_CELLS/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 3.000000, 125.000000) in library 'D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNJI3VX1'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNJI3VX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNJI3VX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPJI3VX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPJI3VX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPJI3VX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNJI3VX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNJI3VX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNJI3VX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPJI3VX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPJI3VX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPJI3VX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNJI3VX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNJI3VX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNJI3VX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCPJI3VX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCPJI3VX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCPJI3VX4'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'SIGNALHOLDJI3V/SIG' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEBUJI3VX8' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEBUJI3VX8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEJI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEJI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED10JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED10JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED15JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED15JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED1JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED1JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED25JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED25JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED2JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED2JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED3JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED3JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED5JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED5JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED7JI3V' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED7JI3V' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
  Setting attribute of root '/': 'library' = D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib
@file(synt.tcl) 14: set_db operating_conditions slow_3_00V_125C
  Setting attribute of root '/': 'operating_conditions' = operating_condition:default_emulate_libset_max/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C/slow_3_00V_125C
@file(synt.tcl) 19: read_hdl ../src/aska_dig.v 
            Reading Verilog file '../src/aska_dig.v'
            Reading Verilog file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v'
            Reading Verilog file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'
@file(synt.tcl) 21: set_db hdl_error_on_blackbox 1
  Setting attribute of root '/': 'hdl_error_on_blackbox' = true
@file(synt.tcl) 22: set_db hdl_error_on_latch 1
  Setting attribute of root '/': 'hdl_error_on_latch' = true
@file(synt.tcl) 24: elaborate aska_dig
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'DLHTJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'DLHRTJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'DLHSTJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'DLLTJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'DLLRTJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'DLLSTJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'Q' in libcell 'EN3JI3VX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Q' in libcell 'EN3JI3VX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'Q' in libcell 'EN3JI3VX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Q' in libcell 'EN3JI3VX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'Q' in libcell 'EO3JI3VX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Q' in libcell 'EO3JI3VX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'Q' in libcell 'EO3JI3VX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Q' in libcell 'EO3JI3VX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FAJI3VX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FAJI3VX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FAJI3VX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FAJI3VX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FAJI3VX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FAJI3VX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FAJI3VX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FAJI3VX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FAJI3VX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'E' and 'CGOBS' in libcell 'LSOGCNJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'E' and 'CGOBS' in libcell 'LSOGCNJI3VX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'E' and 'CGOBS' in libcell 'LSOGCNJI3VX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'E' and 'CGOBS' in libcell 'LSOGCPJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'E' and 'CGOBS' in libcell 'LSOGCPJI3VX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'E' and 'CGOBS' in libcell 'LSOGCPJI3VX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D0' and 'Q0' in libcell 'RF4DLHTJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D1' and 'Q1' in libcell 'RF4DLHTJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D2' and 'Q2' in libcell 'RF4DLHTJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D3' and 'Q3' in libcell 'RF4DLHTJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D0' and 'Q0' in libcell 'RF4DLLTJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D1' and 'Q1' in libcell 'RF4DLLTJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D2' and 'Q2' in libcell 'RF4DLLTJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D3' and 'Q3' in libcell 'RF4DLLTJI3VX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-155'.
  Library has 141 usable logic and 48 usable sequential lib-cells.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib', Total cells: 304, Unusable cells: 113.
	List of unusable cells: 'DLHTJI3VX1 DLHRTJI3VX1 DLHSTJI3VX1 DLLTJI3VX1 DLLRTJI3VX1 DLLSTJI3VX1 LGCNJI3VX1 LGCNJI3VX2 LGCNJI3VX4 LGCPJI3VX1 LGCPJI3VX2 LGCPJI3VX4 LSGCNJI3VX1 LSGCNJI3VX2 LSGCNJI3VX4 LSGCPJI3VX1 LSGCPJI3VX2 LSGCPJI3VX4 LSOGCNJI3VX1 LSOGCNJI3VX2 LSOGCNJI3VX4 LSOGCPJI3VX1 LSOGCPJI3VX2 LSOGCPJI3VX4 RF4DLHTJI3VX1 RF4DLLTJI3VX1 RF8DLHTJI3VX1 RF8DLLTJI3VX1 STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4 SIGNALHOLDJI3V MPROBEBUJI3VX8 MPROBEJI3V FEED10JI3V FEED15JI3V FEED1JI3V FEED25JI3V FEED2JI3V FEED3JI3V FEED5JI3V FEED7JI3V DECAP10JI3V DECAP15JI3V DECAP25JI3V DECAP5JI3V DECAP7JI3V FCPE10JI3V FCPE11JI3V FCPE12JI3V FCPE13JI3V FCPE14JI3V FCPE15JI3V FCPE16JI3V FCPE17JI3V FCPE18JI3V FCPE19JI3V FCPE20JI3V FCPE21JI3V FCPE22JI3V FCPE23JI3V FCPE24JI3V FCPE25JI3V FCPE26JI3V FCPE27JI3V FCPE28JI3V FCPE29JI3V FCPE2JI3V FCPE30JI3V FCPE31JI3V FCPE32JI3V FCPE3JI3V FCPE4JI3V FCPE5JI3V FCPE6JI3V FCPE7JI3V FCPE8JI3V FCPE9JI3V FCPED10JI3V FCPED11JI3V FCPED12JI3V FCPED13JI3V FCPED14JI3V FCPED15JI3V FCPED16JI3V FCPED17JI3V FCPED18JI3V FCPED19JI3V FCPED20JI3V FCPED21JI3V FCPED22JI3V FCPED23JI3V FCPED24JI3V FCPED25JI3V FCPED26JI3V FCPED27JI3V FCPED28JI3V FCPED29JI3V FCPED30JI3V FCPED31JI3V FCPED32JI3V FCPED5JI3V FCPED6JI3V FCPED7JI3V FCPED8JI3V FCPED9JI3V ANTENNACELLN2JI3V ANTENNACELLN5JI3V ANTENNACELLNP2JI3V ANTENNACELLP2JI3V ANTENNACELLP5JI3V CLKVBUFJI3V .'
        : For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'aska_dig' from file '../src/aska_dig.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'aska_spi' from file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Rx_data_temp' [40] doesn't match the width of right hand side [32] in assignment in file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' on line 60.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Rx_count' [6] doesn't match the width of right hand side [5] in assignment in file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' on line 75.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Rx_count' [6] doesn't match the width of right hand side [32] in assignment in file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' on line 77.
Info    : Clock signal is not used as a clock in this process or block. [CDFG-365]
        : Signal 'SPI_CS' in file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' on line 85.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' on line 112.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' on line 111.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' on line 113.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' on line 111.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' on line 114.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' on line 111.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' on line 102.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' on line 58.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' on line 130.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' on line 58.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 58 in the file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 58 in the file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 62 in the file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 62 in the file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 74 in the file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 74 in the file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=6 B=1 Z=6) at line 77 in the file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=6 B=1 Z=6) at line 77 in the file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=6 B=6 Z=1) at line 109 in the file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=6 B=6 Z=1) at line 109 in the file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 89 in the file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 89 in the file '/home/saul/projects/DIGIMP/ASKA_SPI/aska_spi.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'aska_npg' from file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'freq_count' [12] doesn't match the width of right hand side [11] in assignment in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'freq_count' [12] doesn't match the width of right hand side [32] in assignment in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 46.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'freq_count' [12] doesn't match the width of right hand side [11] in assignment in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 48.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'phase_up_count' [3] doesn't match the width of right hand side [32] in assignment in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 93.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'phase_up_count' [3] doesn't match the width of right hand side [32] in assignment in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 96.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'phase_down_count' [3] doesn't match the width of right hand side [32] in assignment in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 137.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'phase_down_count' [3] doesn't match the width of right hand side [32] in assignment in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 140.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'UP_count' [6] doesn't match the width of right hand side [32] in assignment in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 281.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ON_count' [8] doesn't match the width of right hand side [32] in assignment in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 308.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'DOWN_count' [6] doesn't match the width of right hand side [32] in assignment in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 336.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'OFF_count' [10] doesn't match the width of right hand side [32] in assignment in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 363.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 140.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 137.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 96.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 93.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 303.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 275.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 330.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 275.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 358.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 275.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 204.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 275.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 212.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 275.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 223.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 275.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 234.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 275.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 245.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 275.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 65.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 40.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 86.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 40.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 111.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 40.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 130.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 40.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 197.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' on line 40.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-738'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-739'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 40 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 40 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/lt_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'LT_UNS_OP' (pin widths: A=12 B=12 Z=1) at line 45 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'LT_UNS_OP' (pin widths: A=12 B=12 Z=1) at line 45 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' will be considered in the following order: {'hdl_implementation:GB/lt_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/lt_unsigned/medium' (priority 1), 'hdl_implementation:GB/lt_unsigned/slow' (priority 1)}
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=12 B=1 Z=12) at line 46 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=12 B=1 Z=12) at line 46 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 69 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 69 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=3 B=1 Z=3) at line 93 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=3 B=1 Z=3) at line 93 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 94 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 94 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/lt_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'LT_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 95 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'LT_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 95 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' will be considered in the following order: {'hdl_implementation:GB/lt_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/lt_unsigned/medium' (priority 1), 'hdl_implementation:GB/lt_unsigned/slow' (priority 1)}
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 115 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 115 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 115 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 115 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 117 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 117 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=3 B=1 Z=3) at line 137 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=3 B=1 Z=3) at line 137 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 138 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 138 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/lt_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'LT_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 139 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'LT_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 139 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' will be considered in the following order: {'hdl_implementation:GB/lt_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/lt_unsigned/medium' (priority 1), 'hdl_implementation:GB/lt_unsigned/slow' (priority 1)}
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 275 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 275 in the file '/home/saul/projects/DIGIMP/ASKA_NPG/aska_npg.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CWD-19'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_60'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_69'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_76'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_85'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'aska_dig'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: aska_dig, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: aska_dig, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Applying wireload models.
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(synt.tcl) 26: check_design -unresolved 


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'aska_dig'

No empty modules in design 'aska_dig'

  Done Checking the design.
@file(synt.tcl) 27: check_design -all


 No LEF file read in.

 	 Check Design Report (c)
	 ------------------- 
No subdesign's name is greater than 1.5k in length.

 Feedthrough Module(s)
 -------------------------
No feed through module in 'aska_dig'

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'aska_dig'

No empty modules in design 'aska_dig'

 Unloaded Pin(s), Port(s)
 -------------------------
design 'aska_dig' has the following unloaded sequential elements
inst:aska_dig/spi1/conf1_reg[24]
inst:aska_dig/spi1/conf1_reg[25]
inst:aska_dig/spi1/conf1_reg[26]
inst:aska_dig/spi1/conf1_reg[27]
inst:aska_dig/spi1/conf1_reg[28]
inst:aska_dig/spi1/conf1_reg[29]
inst:aska_dig/spi1/conf1_reg[30]
inst:aska_dig/spi1/conf1_reg[31]
Total number of unloaded sequential elements in design 'aska_dig' : 8

No unloaded port in 'aska_dig'

 Unloaded Combinational Pin(s)
 -------------------------------
design 'aska_dig' has the following unloaded combinational elements
pin:aska_dig/npg1/ctl_on_off_ctrl_202_15/g13/z
Total number of unloaded combinational elements in design 'aska_dig' : 1

 Assigns
 ------- 
Total number of assign statements in design 'aska_dig' : 0

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'aska_dig'

No undriven sequential pin in 'aska_dig'

No undriven hierarchical pin in 'aska_dig'

No undriven port in 'aska_dig'

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'aska_dig'

No multidriven sequential pin in 'aska_dig'

No multidriven hierarchical pin in 'aska_dig'

No multidriven ports in 'aska_dig'

No multidriven unloaded nets in 'aska_dig'

  Constant Pin(s)
  ----------------
No constant combinational pin(s) in design 'aska_dig'

No constant sequential pin(s) in design 'aska_dig'

design 'aska_dig' has the following constant input hierarchical pin(s)
hpin:aska_dig/spi1/add_77_38/B 	 (fanout : 2)
hpin:aska_dig/spi1/mux_89_33/in_0 	 (fanout : 1)
hpin:aska_dig/spi1/mux_89_33/in_1 	 (fanout : 1)
hpin:aska_dig/npg1/add_46_42/B 	 (fanout : 2)
hpin:aska_dig/npg1/add_93_46/B 	 (fanout : 2)
hpin:aska_dig/npg1/add_137_50/B 	 (fanout : 2)
hpin:aska_dig/npg1/add_281_42/B 	 (fanout : 2)
hpin:aska_dig/npg1/add_308_42/B 	 (fanout : 2)
hpin:aska_dig/npg1/add_336_46/B 	 (fanout : 2)
hpin:aska_dig/npg1/add_363_44/B 	 (fanout : 2)
hpin:aska_dig/npg1/mux_on_off_ctrl_204_32/in_0 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_204_32/in_1 	 (fanout : 1)
hpin:aska_dig/npg1/mux_freq_count_45_28/in_0[11] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_freq_count_45_28/in_0[10] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_freq_count_45_28/in_0[9] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_freq_count_45_28/in_0[8] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_freq_count_45_28/in_0[7] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_freq_count_45_28/in_0[6] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_freq_count_45_28/in_0[5] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_freq_count_45_28/in_0[4] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_freq_count_45_28/in_0[3] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_freq_count_45_28/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_freq_count_45_28/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_freq_count_45_28/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_54_47/in_0 	 (fanout : 1)
hpin:aska_dig/npg1/mux_54_47/in_1 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_count_279_26/in_0[5] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_count_279_26/in_0[4] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_count_279_26/in_0[3] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_count_279_26/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_count_279_26/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_count_279_26/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_292_29/in_0 	 (fanout : 1)
hpin:aska_dig/npg1/mux_292_29/in_1 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_215_38/in_0 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_215_38/in_1 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_212_32/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_212_32/in_1[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_212_32/in_1[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_ON_count_306_26/in_0[7] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_ON_count_306_26/in_0[6] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_ON_count_306_26/in_0[5] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_ON_count_306_26/in_0[4] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_ON_count_306_26/in_0[3] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_ON_count_306_26/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_ON_count_306_26/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_ON_count_306_26/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_317_29/in_0 	 (fanout : 1)
hpin:aska_dig/npg1/mux_317_29/in_1 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_226_38/in_0 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_226_38/in_1 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_223_32/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_223_32/in_1[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_223_32/in_1[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_count_334_28/in_0[5] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_count_334_28/in_0[4] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_count_334_28/in_0[3] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_count_334_28/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_count_334_28/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_count_334_28/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_347_33/in_0 	 (fanout : 1)
hpin:aska_dig/npg1/mux_347_33/in_1 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_237_40/in_0 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_237_40/in_1 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_234_32/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_234_32/in_1[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_234_32/in_1[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_372_31/in_0 	 (fanout : 1)
hpin:aska_dig/npg1/mux_372_31/in_1 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_248_39/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_248_39/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_248_39/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_248_39/in_1[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_248_39/in_1[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_248_39/in_1[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_245_32/in_1[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_245_32/in_1[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_245_32/in_1[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_202_15/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_202_15/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_202_15/in_1[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_202_15/in_2[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_202_15/in_3[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_202_15/in_4[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_202_15/in_4[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_202_15/in_4[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_202_15/in_5[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_202_15/in_5[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_202_15/in_5[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_202_15/in_7[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_202_15/in_7[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_on_off_ctrl_202_15/in_7[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_OFF_count_361_27/in_0[9] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_OFF_count_361_27/in_0[8] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_OFF_count_361_27/in_0[7] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_OFF_count_361_27/in_0[6] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_OFF_count_361_27/in_0[5] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_OFF_count_361_27/in_0[4] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_OFF_count_361_27/in_0[3] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_OFF_count_361_27/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_OFF_count_361_27/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_OFF_count_361_27/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_accumulator_334_28/in_0[9] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_accumulator_334_28/in_0[8] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_accumulator_334_28/in_0[7] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_accumulator_334_28/in_0[6] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_accumulator_334_28/in_0[5] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_accumulator_334_28/in_0[4] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_accumulator_334_28/in_0[3] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_accumulator_334_28/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_accumulator_334_28/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DOWN_accumulator_334_28/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_accumulator_279_26/in_0[9] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_accumulator_279_26/in_0[8] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_accumulator_279_26/in_0[7] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_accumulator_279_26/in_0[6] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_accumulator_279_26/in_0[5] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_accumulator_279_26/in_0[4] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_accumulator_279_26/in_0[3] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_accumulator_279_26/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_accumulator_279_26/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_UP_accumulator_279_26/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DAC_cont_202_15/in_0[5] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DAC_cont_202_15/in_0[4] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DAC_cont_202_15/in_0[3] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DAC_cont_202_15/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DAC_cont_202_15/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DAC_cont_202_15/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DAC_cont_202_15/in_6[5] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DAC_cont_202_15/in_6[4] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DAC_cont_202_15/in_6[3] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DAC_cont_202_15/in_6[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DAC_cont_202_15/in_6[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_DAC_cont_202_15/in_6[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_phase_up_count_95_32/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_phase_up_count_95_32/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_phase_up_count_95_32/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_105_47/in_0 	 (fanout : 1)
hpin:aska_dig/npg1/mux_105_47/in_1 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[31] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[30] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[29] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[28] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[27] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[26] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[25] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[24] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[23] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[22] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[21] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[20] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[19] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[18] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[17] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[16] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[15] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[14] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[13] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[12] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[11] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[10] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[9] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[8] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[7] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[6] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[5] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[4] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[3] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_up_switches_157_18/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_262_14/in_0[5] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_262_14/in_0[4] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_262_14/in_0[3] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_262_14/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_262_14/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_262_14/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[31] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[30] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[29] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[28] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[27] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[26] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[25] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[24] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[23] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[22] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[21] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[20] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[19] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[18] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[17] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[16] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[15] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[14] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[13] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[12] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[11] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[10] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[9] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[8] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[7] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[6] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[5] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[4] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[3] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_down_switches_157_18/in_0[0] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_phase_down_count_139_34/in_0[2] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_phase_down_count_139_34/in_0[1] 	 (fanout : 1)
hpin:aska_dig/npg1/mux_phase_down_count_139_34/in_0[0] 	 (fanout : 1)
Total number of constant hierarchical pins in design 'aska_dig' : 212

No constant connected ports in design 'aska_dig'

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'aska_dig'
No preserved sequential instance(s) in design 'aska_dig'
No preserved hierarchical instance(s) in design 'aska_dig'

  Physical only instances(s)
  ----------------
No physical only instance(s) in design 'aska_dig'

  Logical only instance(s) and linked libcells
    -----------------------------------------
No logical only instance(s) in design 'aska_dig'

Libcells with no corresponding LEF
----------------------------------
No libcell(s) found.

LEF cells with no corresponding libcell
---------------------------------------

No physical (LEF) cells found.
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                             0
Unloaded Sequential Pin(s)                   8
Unloaded Combinational Pin(s)                1
Assigns                                      0
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                      0
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                         0
Constant hierarchical Pin(s)               212
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell         0
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
@file(synt.tcl) 34: create_clock -name "CLK" -add -period 20.0 [get_ports clk]
@file(synt.tcl) 35: set_clock_latency 2.0 [get_clocks CLK]
@file(synt.tcl) 36: set_clock_uncertainty -setup 2.0 [get_clocks CLK]
@file(synt.tcl) 37: set_clock_uncertainty -hold 0.4 [get_clocks CLK]
@file(synt.tcl) 39: create_clock -name "SPI_CLK" -add -period 20.0 [get_ports SPI_Clk]
@file(synt.tcl) 40: set_clock_latency 2.0 [get_clocks SPI_CLK]
@file(synt.tcl) 41: set_clock_uncertainty -setup 2.0 [get_clocks SPI_CLK]
@file(synt.tcl) 42: set_clock_uncertainty -hold 0.4 [get_clocks SPI_CLK]
@file(synt.tcl) 47: set_false_path -from [get_ports reset_l]
@file(synt.tcl) 54: set_output_delay 10.0 -max -network_latency_included \
-clock CLK [all_outputs]
@file(synt.tcl) 56: set_output_delay 0.1 -min -network_latency_included \
-clock CLK [all_outputs]
@file(synt.tcl) 60: set_load  1.0 -max [all_outputs]
@file(synt.tcl) 61: set_load  0.01 -min [all_outputs]
@file(synt.tcl) 64: set_input_delay 10.0 -max -network_latency_included \
-clock CLK [all_inputs]
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:aska_dig/clk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:aska_dig/SPI_Clk'.
@file(synt.tcl) 66: set_input_delay 0.1 -min -network_latency_included \
-clock CLK [all_inputs]
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:aska_dig/clk'.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:aska_dig/SPI_Clk'.
@file(synt.tcl) 69: set_input_delay 10.0 -max -network_latency_included \
-clock SPI_CLK [all_inputs]
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:aska_dig/clk'.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:aska_dig/SPI_Clk'.
@file(synt.tcl) 71: set_input_delay 0.1 -min -network_latency_included \
-clock SPI_CLK [all_inputs]
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:aska_dig/clk'.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:aska_dig/SPI_Clk'.
@file(synt.tcl) 75: set_driving_cell -min -lib_cell BUJI3VX2 -library D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C -pin "Q" [all_inputs]
@file(synt.tcl) 76: set_driving_cell -max -lib_cell BUJI3VX16 -library D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C -pin "Q" [all_inputs]
@file(synt.tcl) 82: syn_generic
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 295.5 ps std_slew: 61.4 ps std_load: 10.7 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: aska_dig, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 24 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'spi1/conf1_asyn_reg[24]', 'spi1/conf1_asyn_reg[25]', 
'spi1/conf1_asyn_reg[26]', 'spi1/conf1_asyn_reg[27]', 
'spi1/conf1_asyn_reg[28]', 'spi1/conf1_asyn_reg[29]', 
'spi1/conf1_asyn_reg[30]', 'spi1/conf1_asyn_reg[31]', 
'spi1/conf1_meta_reg[24]', 'spi1/conf1_meta_reg[25]', 
'spi1/conf1_meta_reg[26]', 'spi1/conf1_meta_reg[27]', 
'spi1/conf1_meta_reg[28]', 'spi1/conf1_meta_reg[29]', 
'spi1/conf1_meta_reg[30]', 'spi1/conf1_meta_reg[31]', 'spi1/conf1_reg[24]', 
'spi1/conf1_reg[25]', 'spi1/conf1_reg[26]', 'spi1/conf1_reg[27]', 
'spi1/conf1_reg[28]', 'spi1/conf1_reg[29]', 'spi1/conf1_reg[30]', 
'spi1/conf1_reg[31]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'aska_dig' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 1.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:35 (Jul15) |  363.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: aska_dig, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: aska_dig, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 26, runtime: 0.002s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: aska_dig, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |      26 |         2.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         2.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         1.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 34 bmuxes found, 34 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'aska_dig'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'aska_dig'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_2'
CSAGen Prep Share:0 Re-Write:4 Speculation: 0
    MaxCSA: weighted_instance_count is 52 
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 52 
MaxCSA: Successfully built Maximal CSA Expression Expr1
    MaxCSA: weighted_instance_count is 62 
MaxCSA: Successfully built Maximal CSA Expression Expr2
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_2_c7' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_2_c1' to a form more suitable for further optimization.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_63...
        Done timing increment_unsigned_63.
      Timing increment_unsigned_67_87...
        Done timing increment_unsigned_67_87.
      Timing increment_unsigned_68_88...
        Done timing increment_unsigned_68_88.
      Timing lt_unsigned_61_1_rtlopto_model_89...
        Done timing lt_unsigned_61_1_rtlopto_model_89.
      Timing lt_unsigned_86_rtlopto_model_90...
        Done timing lt_unsigned_86_rtlopto_model_90.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_2_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_67_117...
        Done timing increment_unsigned_67_117.
      Timing increment_unsigned_68_118...
        Done timing increment_unsigned_68_118.
      Timing lt_unsigned_61_1_rtlopto_model_119...
        Done timing lt_unsigned_61_1_rtlopto_model_119.
      Timing lt_unsigned_86_rtlopto_model_120...
        Done timing lt_unsigned_86_rtlopto_model_120.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_2_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_67_147...
        Done timing increment_unsigned_67_147.
      Timing increment_unsigned_68_148...
        Done timing increment_unsigned_68_148.
      Timing lt_unsigned_61_1_rtlopto_model_149...
        Done timing lt_unsigned_61_1_rtlopto_model_149.
      Timing lt_unsigned_86_rtlopto_model_150...
        Done timing lt_unsigned_86_rtlopto_model_150.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_2_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_67_177...
        Done timing increment_unsigned_67_177.
      Timing increment_unsigned_68_178...
        Done timing increment_unsigned_68_178.
      Timing lt_unsigned_61_1_rtlopto_model_179...
        Done timing lt_unsigned_61_1_rtlopto_model_179.
      Timing lt_unsigned_86_rtlopto_model_180...
        Done timing lt_unsigned_86_rtlopto_model_180.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_2_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_67_207...
        Done timing increment_unsigned_67_207.
      Timing increment_unsigned_68_208...
        Done timing increment_unsigned_68_208.
      Timing lt_unsigned_61_1_rtlopto_model_209...
        Done timing lt_unsigned_61_1_rtlopto_model_209.
      Timing lt_unsigned_86_rtlopto_model_210...
        Done timing lt_unsigned_86_rtlopto_model_210.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_1_2_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_67_237...
        Done timing increment_unsigned_67_237.
      Timing increment_unsigned_68_238...
        Done timing increment_unsigned_68_238.
      Timing lt_unsigned_61_1_rtlopto_model_239...
        Done timing lt_unsigned_61_1_rtlopto_model_239.
      Timing lt_unsigned_86_rtlopto_model_240...
        Done timing lt_unsigned_86_rtlopto_model_240.
CDN_DP_region_1_2 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_2_c0 in aska_npg: area: 12933637240 ,dp = 12 mux = 20 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_1_2_c1 in aska_npg: area: 11831097672 ,dp = 11 mux = 19 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_2_c2 in aska_npg: area: 11831097672 ,dp = 11 mux = 19 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_2_c3 in aska_npg: area: 11831097672 ,dp = 11 mux = 19 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_2_c4 in aska_npg: area: 11831097672 ,dp = 11 mux = 19 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_2_c5 in aska_npg: area: 11831097672 ,dp = 11 mux = 19 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_2_c6 in aska_npg: area: 11831097672 ,dp = 11 mux = 19 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_2_c7 in aska_npg: area: 15753594212 ,dp = 11 mux = 19 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

Best config: CDN_DP_region_1_2_c6 in aska_npg: area: 11831097672 ,dp = 11 mux = 19 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 11831097672.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_2_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      12933637240        11831097672        11831097672        11831097672        11831097672        11831097672        11831097672        15753594212  
##>            WNS         +4631.10           +4631.10           +4631.10           +4631.10           +4631.10           +4631.10           +4631.10           +4631.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  5  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_2_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            12933637240 (       )    107378813.50 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START            12933637240 (  +0.00)    107378813.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START            12933637240 (  +0.00)    107378813.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12647401006 (  -2.21)    107378813.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            12647401006 (  +0.00)    107378813.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12647401006 (  +0.00)    107378813.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START            12647401006 (  +0.00)    107378813.50 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END            12604995638 (  -0.34)    107378813.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            12604995638 (  +0.00)    107378813.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12604995638 (  +0.00)    107378813.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            12604995638 (  -2.54)    107378813.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START            12604995638 (  +0.00)    107378813.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12604995638 (  +0.00)    107378813.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START            12604995638 (  +0.00)    214748364.70 (+107369551.20)          0 (       0)                    0 (  +0.00)              
##>                                  END            12541387586 (  -0.50)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            12541387586 (  -3.03)    214748364.70 (+107369551.20)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            12541387586 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START            12414171482 (  -1.01)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            11831097672 (  -4.70)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START            11831097672 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            11831097672 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START            11831097672 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            11831097672 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START            11831097672 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START            11831097672 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END            11831097672 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END            11831097672 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START            11831097672 (  +0.00)     4631.10 (-214743733.60)          0 (       0)                    0 (  +0.00)              
##>                                  END            11831097672 (  +0.00)     4631.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_2_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_1_2_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_4'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
    MaxCSA: weighted_instance_count is 86 
MaxCSA: Successfully built Maximal CSA Expression Expr3
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing increment_unsigned_270...
        Done timing increment_unsigned_270.
      Timing increment_unsigned_272_278...
        Done timing increment_unsigned_272_278.
      Timing lt_unsigned_rtlopto_model_279...
        Done timing lt_unsigned_rtlopto_model_279.
      Timing increment_unsigned_272_288...
        Done timing increment_unsigned_272_288.
      Timing lt_unsigned_rtlopto_model_289...
        Done timing lt_unsigned_rtlopto_model_289.
      Timing increment_unsigned_272_298...
        Done timing increment_unsigned_272_298.
      Timing lt_unsigned_rtlopto_model_299...
        Done timing lt_unsigned_rtlopto_model_299.
      Timing increment_unsigned_272_308...
        Done timing increment_unsigned_272_308.
      Timing lt_unsigned_rtlopto_model_309...
        Done timing lt_unsigned_rtlopto_model_309.
      Timing increment_unsigned_272_318...
        Done timing increment_unsigned_272_318.
      Timing lt_unsigned_rtlopto_model_319...
        Done timing lt_unsigned_rtlopto_model_319.
      Timing increment_unsigned_272_328...
        Done timing increment_unsigned_272_328.
      Timing lt_unsigned_rtlopto_model_329...
        Done timing lt_unsigned_rtlopto_model_329.
CDN_DP_region_1_4 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_4_c0 in aska_npg: area: 3159199916 ,dp = 3 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_1_4_c1 in aska_npg: area: 2650335500 ,dp = 3 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_4_c2 in aska_npg: area: 2650335500 ,dp = 3 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_4_c3 in aska_npg: area: 2650335500 ,dp = 3 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_4_c4 in aska_npg: area: 2650335500 ,dp = 3 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_4_c5 in aska_npg: area: 2650335500 ,dp = 3 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_4_c6 in aska_npg: area: 2650335500 ,dp = 3 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_4_c7 in aska_npg: area: 6191183728 ,dp = 3 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

Best config: CDN_DP_region_1_4_c6 in aska_npg: area: 2650335500 ,dp = 3 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 2650335500.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_4_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       3159199916         2650335500         2650335500         2650335500         2650335500         2650335500         2650335500         6191183728  
##>            WNS        +13706.70          +13706.70          +13706.70          +13706.70          +13706.70          +13706.70          +13706.70          +11888.00  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_4_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             3159199916 (       )    107387889.10 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START             3159199916 (  +0.00)    107387889.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             3159199916 (  +0.00)    107387889.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3159199916 (  +0.00)    107387889.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             3159199916 (  +0.00)    107387889.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3159199916 (  +0.00)    107387889.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             3159199916 (  +0.00)    107387889.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START             3159199916 (  +0.00)    107387889.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3159199916 (  +0.00)    107387889.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             3159199916 (  +0.00)    214748364.70 (+107360475.60)          0 (       0)                    0 (  +0.00)              
##>                                  END             3084990522 (  -2.35)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             3084990522 (  -2.35)    214748364.70 (+107360475.60)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             3084990522 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             3042585154 (  -1.37)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2650335500 ( -12.89)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             2650335500 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2650335500 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             2650335500 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2650335500 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START             2650335500 (  +0.00)    13706.70 (-214734658.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             2650335500 (  +0.00)    13706.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_4_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_1_4_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in aska_npg: area: 6169981044 ,dp = 1 mux = 5 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_1_0_c1 in aska_npg: area: 6159379702 ,dp = 0 mux = 5 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_0_c2 in aska_npg: area: 6159379702 ,dp = 0 mux = 5 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_0_c3 in aska_npg: area: 6159379702 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_0_c4 in aska_npg: area: 6159379702 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_0_c5 in aska_npg: area: 6159379702 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_0_c6 in aska_npg: area: 6159379702 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_0_c7 in aska_npg: area: 6159379702 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_1_0_c7 in aska_npg: area: 6159379702 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 6159379702.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       6169981044         6159379702         6159379702         6159379702         6159379702         6159379702         6159379702         6159379702  
##>            WNS         +2011.00           +1978.20           +1978.20           +1978.20           +1978.20           +1978.20           +1978.20           +1978.20  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             6169981044 (       )     2011.00 (        )          0 (        )                    0 (       )              
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> speculate_in_gdef              START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  pre_speculate_mux_merge       START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             6169981044 (  +0.00)     2011.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6159379702 (  -0.17)     1978.20 (  -32.80)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> speculate_in_gdef              START             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  pre_speculate_mux_merge       START             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             6159379702 (  +0.00)     1978.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_3'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
    MaxCSA: weighted_instance_count is 34 
MaxCSA: Successfully built Maximal CSA Expression Expr4
      Timing increment_unsigned_379...
        Done timing increment_unsigned_379.
      Timing increment_unsigned_381_385...
        Done timing increment_unsigned_381_385.
      Timing lt_unsigned_70_rtlopto_model_386...
        Done timing lt_unsigned_70_rtlopto_model_386.
      Timing increment_unsigned_381_393...
        Done timing increment_unsigned_381_393.
      Timing lt_unsigned_70_rtlopto_model_394...
        Done timing lt_unsigned_70_rtlopto_model_394.
      Timing increment_unsigned_381_401...
        Done timing increment_unsigned_381_401.
      Timing lt_unsigned_70_rtlopto_model_402...
        Done timing lt_unsigned_70_rtlopto_model_402.
      Timing increment_unsigned_381_409...
        Done timing increment_unsigned_381_409.
      Timing lt_unsigned_70_rtlopto_model_410...
        Done timing lt_unsigned_70_rtlopto_model_410.
      Timing increment_unsigned_381_417...
        Done timing increment_unsigned_381_417.
      Timing lt_unsigned_70_rtlopto_model_418...
        Done timing lt_unsigned_70_rtlopto_model_418.
      Timing increment_unsigned_381_425...
        Done timing increment_unsigned_381_425.
      Timing lt_unsigned_70_rtlopto_model_426...
        Done timing lt_unsigned_70_rtlopto_model_426.
CDN_DP_region_1_3 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_3_c0 in aska_npg: area: 1717417404 ,dp = 2 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_1_3_c1 in aska_npg: area: 1409978486 ,dp = 2 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_3_c2 in aska_npg: area: 1409978486 ,dp = 2 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_3_c3 in aska_npg: area: 1409978486 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_3_c4 in aska_npg: area: 1409978486 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_3_c5 in aska_npg: area: 1409978486 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_3_c6 in aska_npg: area: 1409978486 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_3_c7 in aska_npg: area: 2374700608 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

Best config: CDN_DP_region_1_3_c6 in aska_npg: area: 1409978486 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 1409978486.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_3_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1717417404         1409978486         1409978486         1409978486         1409978486         1409978486         1409978486         2374700608  
##>            WNS        +14042.60          +14238.10          +14238.10          +14238.10          +14238.10          +14238.10          +14238.10          +13813.20  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_3_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             1717417404 (       )    107388225.00 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START             1717417404 (  +0.00)    107388225.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             1717417404 (  +0.00)    107388225.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1717417404 (  +0.00)    107388225.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             1717417404 (  +0.00)    107388225.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1717417404 (  +0.00)    107388225.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1717417404 (  +0.00)    107388225.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START             1717417404 (  +0.00)    107388225.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1717417404 (  +0.00)    107388225.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1717417404 (  +0.00)    214748364.70 (+107360139.70)          0 (       0)                    0 (  +0.00)              
##>                                  END             1685613378 (  -1.85)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1685613378 (  -1.85)    214748364.70 (+107360139.70)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1685613378 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             1643208010 (  -2.52)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1409978486 ( -14.19)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             1409978486 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1409978486 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             1409978486 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1409978486 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START             1409978486 (  +0.00)    14238.10 (-214734126.60)          0 (       0)                    0 (  +0.00)              
##>                                  END             1409978486 (  +0.00)    14238.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_3_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_1_3_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_phase_down_count_135_13' in design 'CDN_DP_region_1_1'.
	The following set of instances are flattened ( mux_phase_down_count_135_13 mux_phase_down_count_139_34 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_phase_up_count_91_13' in design 'CDN_DP_region_1_1'.
	The following set of instances are flattened ( mux_phase_up_count_91_13 mux_phase_up_count_95_32 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 28 
MaxCSA: Successfully built Maximal CSA Expression Expr5
      Timing increment_unsigned_451...
        Done timing increment_unsigned_451.
      Timing increment_unsigned_455_460...
        Done timing increment_unsigned_455_460.
      Timing lt_unsigned_34_1_rtlopto_model_461...
        Done timing lt_unsigned_34_1_rtlopto_model_461.
      Timing increment_unsigned_455_471...
        Done timing increment_unsigned_455_471.
      Timing lt_unsigned_34_1_rtlopto_model_472...
        Done timing lt_unsigned_34_1_rtlopto_model_472.
      Timing increment_unsigned_455_482...
        Done timing increment_unsigned_455_482.
      Timing lt_unsigned_34_1_rtlopto_model_483...
        Done timing lt_unsigned_34_1_rtlopto_model_483.
      Timing increment_unsigned_455_493...
        Done timing increment_unsigned_455_493.
      Timing lt_unsigned_34_1_rtlopto_model_494...
        Done timing lt_unsigned_34_1_rtlopto_model_494.
      Timing increment_unsigned_455_504...
        Done timing increment_unsigned_455_504.
      Timing lt_unsigned_34_1_rtlopto_model_505...
        Done timing lt_unsigned_34_1_rtlopto_model_505.
      Timing increment_unsigned_455_515...
        Done timing increment_unsigned_455_515.
      Timing lt_unsigned_34_1_rtlopto_model_516...
        Done timing lt_unsigned_34_1_rtlopto_model_516.
CDN_DP_region_1_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_1_c0 in aska_npg: area: 1144944936 ,dp = 4 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_1_1_c1 in aska_npg: area: 975323464 ,dp = 4 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_1_c2 in aska_npg: area: 975323464 ,dp = 4 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_1_c3 in aska_npg: area: 975323464 ,dp = 4 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_1_c4 in aska_npg: area: 975323464 ,dp = 4 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_1_c5 in aska_npg: area: 975323464 ,dp = 4 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_1_c6 in aska_npg: area: 975323464 ,dp = 4 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_1_1_c7 in aska_npg: area: 1399377144 ,dp = 4 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

Best config: CDN_DP_region_1_1_c6 in aska_npg: area: 975323464 ,dp = 4 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 975323464.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1144944936          975323464          975323464          975323464          975323464          975323464          975323464         1399377144  
##>            WNS        +14671.60          +14879.10          +14879.10          +14879.10          +14879.10          +14879.10          +14879.10          +14565.80  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_1_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             1144944936 (       )    107388854.00 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START             1144944936 (  +0.00)    107388854.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             1144944936 (  +0.00)    107388854.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1144944936 (  +0.00)    107388854.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             1144944936 (  +0.00)    107388854.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1144944936 (  +0.00)    107388854.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1144944936 (  +0.00)    107388854.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START             1144944936 (  +0.00)    107388854.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1144944936 (  +0.00)    107388854.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1144944936 (  +0.00)    214748364.70 (+107359510.70)          0 (       0)                    0 (  +0.00)              
##>                                  END             1187350304 (  +3.70)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1187350304 (  +3.70)    214748364.70 (+107359510.70)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             1187350304 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             1102539568 (  -7.14)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              975323464 ( -11.54)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              975323464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              975323464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              975323464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              975323464 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              975323464 (  +0.00)    14879.10 (-214733485.60)          0 (       0)                    0 (  +0.00)              
##>                                  END              975323464 (  +0.00)    14879.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_1_1_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 12 
MaxCSA: Successfully built Maximal CSA Expression Expr6
      Timing increment_unsigned_67_524...
        Done timing increment_unsigned_67_524.
      Timing increment_unsigned_67_529...
        Done timing increment_unsigned_67_529.
      Timing increment_unsigned_67_534...
        Done timing increment_unsigned_67_534.
      Timing increment_unsigned_67_539...
        Done timing increment_unsigned_67_539.
      Timing increment_unsigned_67_544...
        Done timing increment_unsigned_67_544.
      Timing increment_unsigned_67_549...
        Done timing increment_unsigned_67_549.
      Timing increment_unsigned_67_554...
        Done timing increment_unsigned_67_554.
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in aska_spi: area: 318040260 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_2_0_c1 in aska_spi: area: 222628182 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_2_0_c2 in aska_spi: area: 222628182 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_2_0_c3 in aska_spi: area: 222628182 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_2_0_c4 in aska_spi: area: 222628182 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_2_0_c5 in aska_spi: area: 222628182 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_2_0_c6 in aska_spi: area: 222628182 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_2_0_c7 in aska_spi: area: 222628182 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_2_0_c7 in aska_spi: area: 222628182 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 222628182.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        318040260          222628182          222628182          222628182          222628182          222628182          222628182          222628182  
##>            WNS        +15476.80          +15750.10          +15750.10          +15750.10          +15750.10          +15750.10          +15750.10          +15750.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              318040260 (       )    15476.80 (        )          0 (        )                    0 (       )              
##> rewrite                        START              583073810 ( +83.33)    15383.00 (  -93.80)          0 (       0)                    0 (  +0.00)              (a,ar) Expr6_from --> Expr6_to
##>                                  END             1113140910 ( +90.91)    15383.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              318040260 (  +0.00)    15476.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              318040260 (  +0.00)    15476.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              318040260 (  +0.00)    15476.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318040260 (  +0.00)    15476.80 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              318040260 (  +0.00)    15476.80 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318040260 (  +0.00)    15551.70 (  +74.90)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              318040260 (  +0.00)    15551.70 (  +74.90)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              318040260 (  +0.00)    15551.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              275634892 ( -13.33)    15659.00 ( +107.30)          0 (       0)                    0 (  +0.00)              
##>                                  END              222628182 ( -19.23)    15750.10 (  +91.10)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              222628182 (  +0.00)    15750.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              222628182 (  +0.00)    15750.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              222628182 (  +0.00)    15750.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              222628182 (  +0.00)    15750.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              222628182 (  +0.00)    15750.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              222628182 (  +0.00)    15750.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Preparing netlist for verification ...
              Done preparing netlist for verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'aska_dig'.
      Removing temporary intermediate hierarchies under aska_dig
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: aska_dig, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: aska_dig, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         1.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'aska_spi'.
              Optimizing muxes in design 'aska_npg'.
              Post blast muxes in design 'aska_spi'.
              Post blast muxes in design 'aska_npg'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: aska_dig, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.027s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        27.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                                                  Message Text                                                   |
-----------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-365  |Info    |    1 |Clock signal is not used as a clock in this process or block.                                                    |
| CDFG-372  |Info    |   14 |Bitwidth mismatch in assignment.                                                                                 |
|           |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for       |
|           |        |      | explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in   |
|           |        |      | case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also    |
|           |        |      | issues the warning for any bitwidth mismatch that appears in this implicit assignment.                          |
| CDFG-738  |Info    |   28 |Common subexpression eliminated.                                                                                 |
| CDFG-739  |Info    |   28 |Common subexpression kept.                                                                                       |
| CWD-19    |Info    |  130 |An implementation was inferred.                                                                                  |
| CWD-36    |Info    |   20 |Sorted the set of valid implementations for synthetic operator.                                                  |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                                                                                       |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                                                                                  |
| DPOPT-3   |Info    |    6 |Implementing datapath configurations.                                                                            |
| DPOPT-4   |Info    |    6 |Done implementing datapath configurations.                                                                       |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                                                                                    |
| DPOPT-10  |Info    |    2 |Optimized a mux chain.                                                                                           |
| ELAB-1    |Info    |    1 |Elaborating Design.                                                                                              |
| ELAB-2    |Info    |    2 |Elaborating Subdesign.                                                                                           |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                                                                                         |
| GB-6      |Info    |    7 |A datapath component has been ungrouped.                                                                         |
| GLO-32    |Info    |    1 |Deleting sequential instances not driving any primary outputs.                                                   |
|           |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance     |
|           |        |      | does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level'  |
|           |        |      | attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the   |
|           |        |      | complete list.                                                                                                  |
| LBR-9     |Warning |  158 |Library cell has no output pins defined.                                                                         |
|           |        |      |Add the missing output pin(s)                                                                                    |
|           |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model     |
|           |        |      | means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell |
|           |        |      | as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not    |
|           |        |      | used for mapping and it will not be picked up from the library for synthesis. If you query the attribute        |
|           |        |      | 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is  |
|           |        |      | only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined |
|           |        |      | in the pin group (output pin)                                                                                   |
|           |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                              |
| LBR-40    |Info    |   81 |An unsupported construct was detected in this library.                                                           |
|           |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually          |
|           |        |      | required.                                                                                                       |
| LBR-41    |Info    |    1 |An output library pin lacks a function attribute.                                                                |
|           |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model  |
|           |        |      | (because one of its outputs does not have a valid function.                                                     |
| LBR-101   |Warning |   18 |Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a     |
|           |        |      | particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as    |
|           |        |      | true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute       |
|           |        |      | should be set to false.                                                                                         |
|           |        |      |To make the cell usable, change the value of 'dont_use' attribute to false.                                      |
| LBR-155   |Info    |   36 |Mismatch in unateness between 'timing_sense' attribute and the function.                                         |
|           |        |      |The 'timing_sense' attribute will be respected.                                                                  |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                       |
| LBR-162   |Info    |   17 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                          |
|           |        |      |Setting the 'timing_sense' to non_unate.                                                                         |
| LBR-412   |Info    |    1 |Created nominal operating condition.                                                                             |
|           |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source |
|           |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).     |
| LBR-415   |Info    |    1 |Unusable library cells found at the time of loading a library.                                                   |
|           |        |      |For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a    |
|           |        |      | cell is considered as unusable, check 'unusable_reason' libcell attribute.                                      |
| LBR-518   |Info    |    1 |Missing a function attribute in the output pin definition.                                                       |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.                                                                     |
| RTLOPT-40 |Info    |    7 |Transformed datapath macro.                                                                                      |
| SDC-201   |Warning |    8 |Unsupported SDC command option.                                                                                  |
|           |        |      |The current version does not support this SDC command option.  However, future versions may be enhanced to       |
|           |        |      | support this option.                                                                                            |
| SYNTH-1   |Info    |    1 |Synthesizing.                                                                                                    |
| TIM-1000  |Info    |    1 |Multimode clock gating check is disabled.                                                                        |
-----------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 141 combo usable cells and 48 sequential usable cells
      Mapping 'aska_dig'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 7 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_46_42' of datapath component 'increment_unsigned_272_328'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_308_42' of datapath component 'increment_unsigned_381_425'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_363_44' of datapath component 'increment_unsigned_68_238'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_45_28' of datapath component 'lt_unsigned_rtlopto_model_329'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_306_26' of datapath component 'lt_unsigned_70_rtlopto_model_426'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_361_27' of datapath component 'lt_unsigned_86_rtlopto_model_240'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'sub_348_35' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_77_38' of datapath component 'increment_unsigned_67_524'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_282_54' of datapath component 'add_unsigned_65_1'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_337_58' of datapath component 'add_unsigned_65_1'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_93_46' of datapath component 'increment_unsigned_455_515'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_137_50' of datapath component 'increment_unsigned_455_515'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_281_42' of datapath component 'increment_unsigned_67_237'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_336_46' of datapath component 'increment_unsigned_67_237'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_139_34' of datapath component 'lt_unsigned_34_1_rtlopto_model_516'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_95_32' of datapath component 'lt_unsigned_34_1_rtlopto_model_516'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_334_28' of datapath component 'lt_unsigned_61_1_rtlopto_model_239'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_279_26' of datapath component 'lt_unsigned_61_1_rtlopto_model_239'.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) aska_dig...
          Done structuring (delay-based) aska_dig
Multi-threaded Virtual Mapping    (7 threads per ST process, 7 of 7 CPUs usable)
          Structuring (delay-based) logic partition in aska_dig...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in aska_dig
        Mapping logic partition in aska_dig...
          Structuring (delay-based) cb_oseq_297...
            Starting partial collapsing (xors only) cb_oseq_297
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq_297
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_297
        Mapping component cb_oseq_297...
          Structuring (delay-based) cb_oseq...
            Starting partial collapsing (xors only) cb_oseq
            Finished partial collapsing.
            Starting partial collapsing  cb_oseq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) cb_seq_296...
          Done structuring (delay-based) cb_seq_296
        Mapping component cb_seq_296...
          Structuring (delay-based) logic partition in aska_npg...
          Done structuring (delay-based) logic partition in aska_npg
        Mapping logic partition in aska_npg...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                       Message Text                        |
--------------------------------------------------------------------------------------
| GB-6   |Info    |   18 |A datapath component has been ungrouped.                   |
| ST-136 |Warning |    1 |Not obtained requested number of super thread servers.     |
|        |        |      |The requested number of cpus are not available on machine. |
--------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:   155 ps
Target path end-point (Port: aska_dig/DAC[0])

           Pin                       Type          Fanout  Load  Arrival   
                                                           (fF)    (ps)    
---------------------------------------------------------------------------
(clock CLK)                <<<  launch                                 0 R 
                                latency                                    
npg1
  cb_seqi
    phase_up_state_reg/clk                                                 
    phase_up_state_reg/q   (u)  unmapped_d_flop        68   32.1           
  cb_seqi/g8_sel0 
  cb_oseqi/cb_seqi_g8_sel0 
    g14359/in_1                                                            
    g14359/z               (u)  unmapped_complex2      64   42.8           
    g14143/in_0                                                            
    g14143/z               (u)  unmapped_complex2       1   10.7           
    g14010/in_0                                                            
    g14010/z               (u)  unmapped_nand2          2 1011.0           
    g13953/in_1                                                            
    g13953/z               (u)  unmapped_or2            1   10.7           
    g13885/in_1                                                            
    g13885/z               (u)  unmapped_or2            1   10.7           
    g13851/in_1                                                            
    g13851/z               (u)  unmapped_or2            1   10.7           
    g13823/in_1                                                            
    g13823/z               (u)  unmapped_or2            1   10.7           
    g13797/in_1                                                            
    g13797/z               (u)  unmapped_or2            7 1064.5           
    g14487/in_0                                                            
    g14487/z               (u)  unmapped_and2           1 1000.3           
  cb_oseqi/DAC[0] 
npg1/DAC[0] 
DAC[0]                     <<<  interconnect                               
                                out port                                   
(ou_del_69_1)                   ext delay                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                     capture                            20000 R 
                                uncertainty                                
---------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Start-point  : npg1/cb_seqi/phase_up_state_reg/clk
End-point    : DAC[0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1684ps.
 
Cost Group 'SPI_CLK' target slack:   290 ps
Target path end-point (Pin: spi1/Rx_data_temp_reg[39]/d)

            Pin                           Type         Fanout Load Arrival   
                                                              (fF)   (ps)    
-----------------------------------------------------------------------------
(clock SPI_CLK)                <<<    launch                             0 R 
(in_del_156_1)                        ext delay                              
SPI_CS                       (i) (u)  in port             127  0.0           
spi1/SPI_CS (i)
  cb_seqi/SPI_CS (i)
    g337/in_0                                                                
    g337/z                     (u)    unmapped_not         40 32.1           
    g338/sel0                                                                
    g338/z                     (u)    unmapped_bmux3        1 10.7           
    Rx_data_temp_reg[39]/d     <<<    unmapped_d_flop                        
    Rx_data_temp_reg[39]/clk          setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock SPI_CLK)                       capture                        20000 R 
                                      latency                                
                                      uncertainty                            
-----------------------------------------------------------------------------
Cost Group   : 'SPI_CLK' (path_group 'SPI_CLK')
Start-point  : SPI_CS
End-point    : spi1/cb_seqi/Rx_data_temp_reg[39]/d

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

The global mapper estimates a slack for this path of 9381ps.
 
          Performing post-condense optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   488        100.0
Excluded from State Retention     488        100.0
    - Will not convert            488        100.0
      - Preserved                   0          0.0
      - Power intent excluded     488        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 11, CPU_Time 11.267669000000001
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:35 (Jul15) |  363.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:11(00:00:11) | 100.0(100.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:35 (Jul15) |  363.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:11(00:00:11) | 100.0(100.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      1623     63904       363
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      1725     62378       851
##>G:Misc                              11
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       11
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'aska_dig' to generic gates.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(synt.tcl) 83: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 295.5 ps std_slew: 61.4 ps std_load: 10.7 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'aska_dig' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 141 combo usable cells and 48 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:35 (Jul15) |  363.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:11(00:00:11) | 100.0(100.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:35 (Jul15) |  363.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:11(00:00:11) | 100.0(100.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 141 combo usable cells and 48 sequential usable cells
      Mapping 'aska_dig'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 7 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) aska_dig...
          Done structuring (delay-based) aska_dig
Multi-threaded Virtual Mapping    (7 threads per ST process, 7 of 7 CPUs usable)
          Structuring (delay-based) logic partition in aska_dig...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in aska_dig
        Mapping logic partition in aska_dig...
          Structuring (delay-based) cb_oseq_299...
          Done structuring (delay-based) cb_oseq_299
        Mapping component cb_oseq_299...
          Structuring (delay-based) cb_seq_298...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_298
        Mapping component cb_seq_298...
          Structuring (delay-based) cb_oseq...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) cb_seq...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'CLK' target slack:   155 ps
Target path end-point (Port: aska_dig/DAC[0])

            Pin                        Type          Fanout  Load  Arrival   
                                                             (fF)    (ps)    
-----------------------------------------------------------------------------
(clock CLK)                  <<<  launch                                 0 R 
                                  latency                                    
npg1
  cb_seqi
    phase_down_state_reg/clk                                                 
    phase_down_state_reg/q   (u)  unmapped_d_flop         4   42.8           
  cb_seqi/g14359_in_0 
  cb_oseqi/cb_seqi_g14359_in_0 
    g14505/in_1                                                              
    g14505/z                 (u)  unmapped_complex2      64   42.8           
    g15122/in_0                                                              
    g15122/z                 (u)  unmapped_complex2       1   10.7           
    g15020/in_1                                                              
    g15020/z                 (u)  unmapped_nand2          2 1011.0           
    g15000/in_1                                                              
    g15000/z                 (u)  unmapped_or2            1   10.7           
    g14992/in_1                                                              
    g14992/z                 (u)  unmapped_or2            1   10.7           
    g14985/in_1                                                              
    g14985/z                 (u)  unmapped_or2            1   10.7           
    g14982/in_1                                                              
    g14982/z                 (u)  unmapped_or2            1   10.7           
    g14980/in_1                                                              
    g14980/z                 (u)  unmapped_or2            7 1064.5           
    g15203/in_0                                                              
    g15203/z                 (u)  unmapped_and2           1 1000.3           
  cb_oseqi/DAC[0] 
npg1/DAC[0] 
DAC[0]                       <<<  interconnect                               
                                  out port                                   
(ou_del_69_1)                     ext delay                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                       capture                            20000 R 
                                  uncertainty                                
-----------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Start-point  : npg1/cb_seqi/phase_down_state_reg/clk
End-point    : DAC[0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1766ps.
 
Cost Group 'SPI_CLK' target slack:   290 ps
Target path end-point (Pin: spi1/Rx_data_temp_reg[33]/d)

            Pin                           Type         Fanout Load Arrival   
                                                              (fF)   (ps)    
-----------------------------------------------------------------------------
(clock SPI_CLK)                <<<    launch                             0 R 
(in_del_156_1)                        ext delay                              
SPI_CS                       (i) (u)  in port             127  0.0           
spi1/SPI_CS (i)
  cb_seqi/SPI_CS (i)
    g550/in_0                                                                
    g550/z                     (u)    unmapped_not         40 32.1           
    g687/sel0                                                                
    g687/z                     (u)    unmapped_bmux3        1 10.7           
    Rx_data_temp_reg[33]/d     <<<    unmapped_d_flop                        
    Rx_data_temp_reg[33]/clk          setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock SPI_CLK)                       capture                        20000 R 
                                      latency                                
                                      uncertainty                            
-----------------------------------------------------------------------------
Cost Group   : 'SPI_CLK' (path_group 'SPI_CLK')
Start-point  : SPI_CS
End-point    : spi1/cb_seqi/Rx_data_temp_reg[33]/d

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

The global mapper estimates a slack for this path of 9381ps.
 
Multi-threaded Technology Mapping (7 threads per ST process, 7 of 7 CPUs usable)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) cb_oseq...
          Done restructuring (delay-based) cb_oseq
        Optimizing component cb_oseq...
          Restructuring (delay-based) cb_seq_298...
          Done restructuring (delay-based) cb_seq_298
        Optimizing component cb_seq_298...
          Restructuring (delay-based) cb_oseq_299...
          Done restructuring (delay-based) cb_oseq_299
        Optimizing component cb_oseq_299...
          Restructuring (delay-based) logic partition in aska_dig...
          Done restructuring (delay-based) logic partition in aska_dig
        Optimizing logic partition in aska_dig...
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                     Type       Fanout Load Slew  Delay Arrival   
                                                     (fF) (ps)  (ps)    (ps)    
--------------------------------------------------------------------------------
(clock SPI_CLK)                 launch                                      0 R 
(in_del_156_1)                  ext delay                      +10000   10000 F 
SPI_CS                     (i)  in port          161  0.0   36     +0   10000 F 
spi1/SPI_CS (i)
  cb_seqi/SPI_CS (i)
    Rx_data_temp_reg[0]/SE <<<  SDFRRQJI3VX1                       +0   10000   
    Rx_data_temp_reg[0]/C       setup                        0   +845   10845 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock SPI_CLK)                 capture                                 20000 R 
                                latency                         +2000   22000 R 
                                uncertainty                     -2000   20000 R 
--------------------------------------------------------------------------------
Cost Group   : 'SPI_CLK' (path_group 'SPI_CLK')
Timing slack :    9155ps 
Start-point  : SPI_CS
End-point    : spi1/cb_seqi/Rx_data_temp_reg[0]/SE

(i) : Net is ideal.

          Pin                    Type       Fanout  Load  Slew  Delay Arrival   
                                                    (fF)  (ps)  (ps)    (ps)    
--------------------------------------------------------------------------------
(clock CLK)                   launch                                        0 R 
                              latency                           +2000    2000 R 
npg1
  cb_seqi
    phase_up_state_reg/C                                     0     +0    2000 R 
    phase_up_state_reg/Q      DFRRQJI3VX1        2   25.2  326   +944    2944 R 
  cb_seqi/g14337_in_1 
  g14505/A                                                         +0    2944   
  g14505/Q                    INJI3VX3           2   19.7  119   +139    3083 F 
  cb_oseqi/cb_seqi_g14337_in_1_BAR 
    g16029/A                                                       +0    3084   
    g16029/Q                  AND2JI3VX4        33  158.6  288   +544    3628 F 
    g15960/A                                                      +29    3657   
    g15960/Q                  AO22JI3VX1         2   41.6  320   +684    4341 F 
    g15909/B                                                       +0    4341   
    g15909/Q                  OR4JI3VX1          1    4.6  136   +394    4736 F 
    g15906/B                                                       +0    4736   
    g15906/Q                  OR4JI3VX1          1    7.2  160   +391    5127 F 
    g15905/A                                                       +0    5127   
    g15905/Q                  OR4JI3VX2          7   72.5  452   +636    5763 F 
    g15898/A                                                       +3    5767   
    g15898/Q                  AND2JI3VX4         1 1000.4 1425  +1525    7292 F 
  cb_oseqi/DAC[5] 
npg1/DAC[5] 
DAC[5]                   <<<  interconnect                1425     +8    7300 F 
                              out port                             +0    7300 F 
(ou_del_64_1)                 ext delay                        +10000   17300 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                   capture                                   20000 R 
                              uncertainty                       -2000   18000 R 
--------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     700ps 
Start-point  : npg1/cb_seqi/phase_up_state_reg/C
End-point    : DAC[5]

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                52394        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           CLK               155      700             20000 
       SPI_CLK               290     9155             20000 

 
Global incremental target info
==============================
Cost Group 'CLK' target slack:    98 ps
Target path end-point (Port: aska_dig/DAC[0])

          Pin                    Type       Fanout  Load  Arrival   
                                                    (fF)    (ps)    
--------------------------------------------------------------------
(clock CLK)              <<<  launch                            0 R 
                              latency                               
npg1
  cb_seqi
    phase_up_state_reg/C                                            
    phase_up_state_reg/Q      DFRRQJI3VX1        2   25.2           
  cb_seqi/g14337_in_1 
  g14505/A                                                          
  g14505/Q                    INJI3VX3           2   19.7           
  cb_oseqi/cb_seqi_g14337_in_1_BAR 
    g16029/A                                                        
    g16029/Q                  AND2JI3VX4        33  158.6           
    g15960/A                                                        
    g15960/Q                  AO22JI3VX1         2   41.6           
    g15909/B                                                        
    g15909/Q                  OR4JI3VX1          1    4.6           
    g15906/B                                                        
    g15906/Q                  OR4JI3VX1          1    7.2           
    g15905/A                                                        
    g15905/Q                  OR4JI3VX2          7   72.5           
    g15903/A                                                        
    g15903/Q                  AND2JI3VX4         1 1000.4           
  cb_oseqi/DAC[0] 
npg1/DAC[0] 
DAC[0]                   <<<  interconnect                          
                              out port                              
(ou_del_69_1)                 ext delay                             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                   capture                       20000 R 
                              uncertainty                           
--------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Start-point  : npg1/cb_seqi/phase_up_state_reg/C
End-point    : DAC[0]

The global mapper estimates a slack for this path of 494ps.
 
Cost Group 'SPI_CLK' target slack:   183 ps
Target path end-point (Pin: spi1/Rx_data_temp_reg[39]/SE (SDFRRQJI3VX1/SE))

           Pin                      Type       Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock SPI_CLK)             <<<  launch                          0 R 
(in_del_156_1)                   ext delay                           
SPI_CS                      (i)  in port          161  0.0           
spi1/SPI_CS (i)
  cb_seqi/SPI_CS (i)
    Rx_data_temp_reg[39]/SE <<<  SDFRRQJI3VX1                        
    Rx_data_temp_reg[39]/C       setup                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock SPI_CLK)                  capture                     20000 R 
                                 latency                             
                                 uncertainty                         
---------------------------------------------------------------------
Cost Group   : 'SPI_CLK' (path_group 'SPI_CLK')
Start-point  : SPI_CS
End-point    : spi1/cb_seqi/Rx_data_temp_reg[39]/SE

(i) : Net is ideal.

The global mapper estimates a slack for this path of 9162ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
Info    : Changing wireload model of a design/subdesign. [TIM-92]
        : Changing wireload model of design 'aska_dig' from 10k to 5k.
        : The change of wireload model will likely change the design's timing slightly.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                     Type       Fanout Load Slew  Delay Arrival   
                                                     (fF) (ps)  (ps)    (ps)    
--------------------------------------------------------------------------------
(clock SPI_CLK)                 launch                                      0 R 
(in_del_156_1)                  ext delay                      +10000   10000 F 
SPI_CS                     (i)  in port          161  0.0   36     +0   10000 F 
spi1/SPI_CS (i)
  cb_seqi/SPI_CS (i)
    Rx_data_temp_reg[0]/SE <<<  SDFRRQJI3VX1                       +0   10000   
    Rx_data_temp_reg[0]/C       setup                        0   +845   10845 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock SPI_CLK)                 capture                                 20000 R 
                                latency                         +2000   22000 R 
                                uncertainty                     -2000   20000 R 
--------------------------------------------------------------------------------
Cost Group   : 'SPI_CLK' (path_group 'SPI_CLK')
Timing slack :    9155ps 
Start-point  : SPI_CS
End-point    : spi1/cb_seqi/Rx_data_temp_reg[0]/SE

(i) : Net is ideal.

           Pin                     Type       Fanout  Load  Slew  Delay Arrival   
                                                      (fF)  (ps)  (ps)    (ps)    
----------------------------------------------------------------------------------
(clock CLK)                     launch                                        0 R 
                                latency                           +2000    2000 R 
npg1
  cb_seqi
    phase_down_state_reg/C                                     0     +0    2000 R 
    phase_down_state_reg/Q      DFRRQJI3VX1        5   28.5  352   +967    2967 R 
  cb_seqi/g14359_in_0 
  cb_oseqi/cb_seqi_g14359_in_0 
    g16029/B                                                         +1    2968   
    g16029/Q                    AND2JI3VX4        33  146.8  382   +595    3563 R 
    g16012/A                                                        +28    3590   
    g16012/Q                    INJI3VX12         32  152.2  156   +506    4097 F 
    g15938/A                                                        +28    4124   
    g15938/Q                    ON21JI3VX2         1 1000.4 4230  +3384    7508 R 
  cb_oseqi/down_switches[31] 
npg1/down_switches[31] 
down_switches[31]          <<<  interconnect                4230     +7    7516 R 
                                out port                             +0    7516 R 
(ou_del_32_1)                   ext delay                        +10000   17516 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                     capture                                   20000 R 
                                uncertainty                       -2000   18000 R 
----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     484ps 
Start-point  : npg1/cb_seqi/phase_down_state_reg/C
End-point    : down_switches[31]

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                Message Text                                  |
-----------------------------------------------------------------------------------------------------------
| PA-7     |Info    |   10 |Resetting power analysis results.                                             |
|          |        |      |All computed switching activities are removed.                                |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                  |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.                        |
|          |        |      |The requested number of cpus are not available on machine.                    |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                                            |
| SYNTH-4  |Info    |    1 |Mapping.                                                                      |
| TIM-92   |Info    |    1 |Changing wireload model of a design/subdesign.                                |
|          |        |      |The change of wireload model will likely change the design's timing slightly. |
-----------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               50714        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           CLK                98      484             20000 
       SPI_CLK               183     9155             20000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'spi1' in module 'aska_dig' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
          There are 1 hierarchical instances automatically ungrouped.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   488        100.0
Excluded from State Retention     488        100.0
    - Will not convert            488        100.0
      - Preserved                   0          0.0
      - Power intent excluded     488        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 4, CPU_Time 3.7443579999999983
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:35 (Jul15) |  363.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:11(00:00:11) |  75.1( 73.3) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:31) |  00:00:03(00:00:04) |  24.9( 26.7) |    9:43:50 (Jul15) |  851.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/aska_dig/fv_map.fv.json' for netlist 'fv/aska_dig/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/aska_dig/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:35 (Jul15) |  363.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:11(00:00:11) |  70.4( 68.8) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:31) |  00:00:03(00:00:04) |  23.4( 25.0) |    9:43:50 (Jul15) |  851.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:01(00:00:01) |   6.2(  6.2) |    9:43:51 (Jul15) |  790.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0036650000000015837
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:35 (Jul15) |  363.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:11(00:00:11) |  70.4( 68.8) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:31) |  00:00:03(00:00:04) |  23.4( 25.0) |    9:43:50 (Jul15) |  851.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:01(00:00:01) |   6.2(  6.2) |    9:43:51 (Jul15) |  790.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:00(00:00:00) |  -0.0(  0.0) |    9:43:51 (Jul15) |  790.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:aska_dig ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:35 (Jul15) |  363.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:11(00:00:11) |  70.4( 68.8) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:31) |  00:00:03(00:00:04) |  23.4( 25.0) |    9:43:50 (Jul15) |  851.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:01(00:00:01) |   6.2(  6.2) |    9:43:51 (Jul15) |  790.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:00(00:00:00) |  -0.0(  0.0) |    9:43:51 (Jul15) |  790.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:51 (Jul15) |  790.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 50708        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                50708        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  50708        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.004171999999996956
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:35 (Jul15) |  363.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:11(00:00:11) |  70.4( 68.8) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:31) |  00:00:03(00:00:04) |  23.4( 25.0) |    9:43:50 (Jul15) |  851.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:01(00:00:01) |   6.2(  6.2) |    9:43:51 (Jul15) |  790.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:00(00:00:00) |  -0.0(  0.0) |    9:43:51 (Jul15) |  790.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:51 (Jul15) |  790.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:00(00:00:00) |  -0.0(  0.0) |    9:43:51 (Jul15) |  790.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:35 (Jul15) |  363.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:11(00:00:11) |  70.4( 68.8) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:46 (Jul15) |  851.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:31) |  00:00:03(00:00:04) |  23.4( 25.0) |    9:43:50 (Jul15) |  851.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:01(00:00:01) |   6.2(  6.2) |    9:43:51 (Jul15) |  790.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:00(00:00:00) |  -0.0(  0.0) |    9:43:51 (Jul15) |  790.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:51 (Jul15) |  790.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:00(00:00:00) |  -0.0(  0.0) |    9:43:51 (Jul15) |  790.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:32) |  00:00:00(00:00:00) |   0.0(  0.0) |    9:43:51 (Jul15) |  790.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      1725     62378       851
##>M:Pre Cleanup                        0         -         -      1725     62378       851
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -      1143     49071       790
##>M:Const Prop                         0       538         0      1143     49071       790
##>M:Cleanup                            0       538         0      1143     49065       790
##>M:MBCI                               0         -         -      1143     49065       790
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        5
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'aska_dig'.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(synt.tcl) 84: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'aska_dig' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 50708        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                50708        0         0         0        0        0
-------------------------------------------------------------------------------
 hi_fo_buf                 50708        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                50708        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  50708        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  50708        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 50708        0         0         0        0        0
 rem_buf                   50682        0         0         0        0        0
 gate_comp                 50676        0         0         0        0        0
 glob_area                 50428        0         0         0        0        0
 area_down                 49906        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        35  (        2 /        2 )  0.04
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        43  (        0 /        0 )  0.00
    seq_res_area         8  (        0 /        0 )  1.32
        io_phase         1  (        0 /        0 )  0.00
       gate_comp        43  (        1 /        1 )  0.09
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        21  (        6 /       21 )  0.01
       area_down        22  (       11 /       11 )  0.04
      size_n_buf         1  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        33  (        0 /        0 )  0.04
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        43  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                49906        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  49906        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  49906        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 49906        0         0         0        0        0
 area_down                 49888        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        33  (        0 /        0 )  0.04
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        43  (        0 /        0 )  0.00
        io_phase         1  (        0 /        0 )  0.00
       gate_comp        42  (        0 /        0 )  0.09
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        18  (        0 /       18 )  0.01
       area_down        22  (        1 /        1 )  0.04
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                49888        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  49888        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                                    Message Text                                                      |
-----------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                                                                                         |
| CFM-5   |Info |    1 |Wrote formal verification information.                                                                                |
| GLO-51  |Info |    1 |Hierarchical instance automatically ungrouped.                                                                        |
|         |     |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent     |
|         |     |      | this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with    |
|         |     |      | setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                               |
| PA-7    |Info |    4 |Resetting power analysis results.                                                                                     |
|         |     |      |All computed switching activities are removed.                                                                        |
| SYNTH-5 |Info |    1 |Done mapping.                                                                                                         |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                                                             |
-----------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'aska_dig'.
        Applying wireload models.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(synt.tcl) 87: insert_tiehilo_cells -high LOGIC1JI3V -low LOGIC0JI3V aska_dig
@file(synt.tcl) 96: write_hdl > genus_output/dig_aska_synth.v
@file(synt.tcl) 97: write_sdc > genus_output/design.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(synt.tcl) 98: write_script > genus_output/design.genus_const.tcl
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

@file(synt.tcl) 102: report_timing > genus_output/synth_timing.rpt	
        Applying wireload models.
        Computing net loads.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(synt.tcl) 103: report_area   > genus_output/synth_area.rpt
@file(synt.tcl) 104: report_gates  > genus_output/synth_gates.rpt	
@file(synt.tcl) 105: report_power  > genus_output/synth_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : aska_dig
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: genus_output/synth_power.rpt
#@ End verbose source ./synt.tcl
WARNING: This version of the tool is 362 days old.
GTD-INFO: Parsing file top.mtarpt...

Lic Summary:
[09:55:51.273315] Cdslmd servers: lic08
[09:55:51.273329] Feature usage summary:
[09:55:51.273330] Genus_Synthesis

Normal exit.