{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761156883224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761156883224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 22 15:14:40 2025 " "Processing started: Wed Oct 22 15:14:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761156883224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761156883224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ula_pjct -c Ula_pjct " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ula_pjct -c Ula_pjct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761156883224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761156883438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761156883438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "D:/Users/TEMP.CIN.007/Documents/Project_ULA/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761156898837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761156898837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_pjct.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_pjct.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ula_pjct " "Found entity 1: Ula_pjct" {  } { { "Ula_pjct.bdf" "" { Schematic "D:/Users/TEMP.CIN.007/Documents/Project_ULA/Ula_pjct.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761156898838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761156898838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ula_pjct " "Elaborating entity \"Ula_pjct\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761156898856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdder:inst01928374 " "Elaborating entity \"FullAdder\" for hierarchy \"FullAdder:inst01928374\"" {  } { { "Ula_pjct.bdf" "inst01928374" { Schematic "D:/Users/TEMP.CIN.007/Documents/Project_ULA/Ula_pjct.bdf" { { 248 264 360 368 "inst01928374" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761156898857 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst6 " "Block or symbol \"OR2\" of instance \"inst6\" overlaps another block or symbol" {  } { { "FullAdder.bdf" "" { Schematic "D:/Users/TEMP.CIN.007/Documents/Project_ULA/FullAdder.bdf" { { 328 576 640 376 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1761156898858 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Coutfa " "Pin \"Coutfa\" is missing source" {  } { { "FullAdder.bdf" "" { Schematic "D:/Users/TEMP.CIN.007/Documents/Project_ULA/FullAdder.bdf" { { 344 632 808 360 "Coutfa" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1761156898858 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst4 " "Primitive \"AND2\" of instance \"inst4\" not used" {  } { { "FullAdder.bdf" "" { Schematic "D:/Users/TEMP.CIN.007/Documents/Project_ULA/FullAdder.bdf" { { 296 448 512 344 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1761156898858 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst5 " "Primitive \"AND2\" of instance \"inst5\" not used" {  } { { "FullAdder.bdf" "" { Schematic "D:/Users/TEMP.CIN.007/Documents/Project_ULA/FullAdder.bdf" { { 368 448 512 416 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1761156898858 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst6 " "Primitive \"OR2\" of instance \"inst6\" not used" {  } { { "FullAdder.bdf" "" { Schematic "D:/Users/TEMP.CIN.007/Documents/Project_ULA/FullAdder.bdf" { { 328 576 640 376 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1761156898858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761156899085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761156899294 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761156899294 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761156899310 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761156899310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761156899310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761156899310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761156899320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 22 15:14:59 2025 " "Processing ended: Wed Oct 22 15:14:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761156899320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761156899320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761156899320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761156899320 ""}
