
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116832                       # Number of seconds simulated
sim_ticks                                116831505909                       # Number of ticks simulated
final_tick                               686662799043                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135706                       # Simulator instruction rate (inst/s)
host_op_rate                                   176523                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6895255                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896324                       # Number of bytes of host memory used
host_seconds                                 16943.75                       # Real time elapsed on the host
sim_insts                                  2299374056                       # Number of instructions simulated
sim_ops                                    2990969434                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1319424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       618752                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1941760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       647040                       # Number of bytes written to this memory
system.physmem.bytes_written::total            647040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10308                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4834                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15170                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5055                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5055                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11293392                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5296106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                16620174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15338                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15338                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30677                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5538232                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5538232                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5538232                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11293392                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5296106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               22158407                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               280171478                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21103769                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18741956                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1828741                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11094583                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10804177                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339661                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52476                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227731818                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119508803                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21103769                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12143838                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24159763                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5585140                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2121334                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13938416                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822523                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    257759876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.522276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.772130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233600113     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096272      0.43%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038174      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1764000      0.68%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3572718      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4330521      1.68%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042663      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565561      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9749854      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    257759876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075324                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.426556                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226166044                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3704564                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24122050                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25111                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3742106                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060223                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134543506                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1306                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3742106                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226433263                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1666620                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1255523                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23868112                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       794250                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134440575                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87759                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       474843                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177471054                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    607861251                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    607861251                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30759855                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18447                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9227                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2521310                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23427324                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4140417                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73929                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       924250                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133939694                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18447                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127185177                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79104                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20232087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42645441                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    257759876                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.493425                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.176570                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203346769     78.89%     78.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22804995      8.85%     87.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11686096      4.53%     92.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6749679      2.62%     94.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7500845      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3757305      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1496864      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350720      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66603      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    257759876                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         232763     47.83%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178873     36.76%     84.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        75021     15.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99828453     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005903      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22221920     17.47%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4119681      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127185177                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.453955                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             486657                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003826                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512695991                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154190527                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124229912                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127671834                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224557                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3901515                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          240                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       111509                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3742106                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1132705                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        62279                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    133958142                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5895                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23427324                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4140417                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9227                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37183                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          503                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821509                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1924344                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126068673                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21947807                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1116504                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26067431                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19483688                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4119624                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.449970                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124264717                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124229912                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71058497                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163985484                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.443407                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433322                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21311495                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833139                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254017770                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.443470                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.293436                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    211799191     83.38%     83.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15996933      6.30%     89.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12512549      4.93%     94.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470903      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114362      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1053760      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4531987      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008378      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1529707      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254017770                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1529707                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386448770                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271663597                       # The number of ROB writes
system.switch_cpus0.timesIdled                6025358                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22411602                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.801715                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.801715                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.356924                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.356924                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583782429                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162021856                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142331977                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               280171478                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25380511                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20574762                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2334301                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10328939                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9617823                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2754655                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       110614                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    219896498                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             141494026                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25380511                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12372478                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31146588                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7113354                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4039982                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13585535                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2332463                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    259831978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.668857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.029485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       228685390     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2171210      0.84%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3939887      1.52%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3647769      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2319635      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1905133      0.73%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1091553      0.42%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1128669      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14942732      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    259831978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090589                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.505027                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       217663619                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6293339                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31073248                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        53075                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4748691                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4407978                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     173673457                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1260                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4748691                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       218219464                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1395776                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3627207                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30535655                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1305179                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     173528626                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        209454                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       565848                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    246132300                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    808322893                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    808322893                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    202700709                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43431582                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39915                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19958                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4834896                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16364613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8479615                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        97924                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1885080                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172392348                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39916                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        162844879                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       137276                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25937249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     54469706                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    259831978                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626731                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299603                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    189606650     72.97%     72.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29717137     11.44%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16005023      6.16%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8100717      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9663777      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3123487      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2930883      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       516728      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       167576      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    259831978                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         490225     59.63%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        169047     20.56%     80.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162797     19.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136942109     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2336074      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19957      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15094196      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8452543      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     162844879                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.581233                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             822069                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005048                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    586481080                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    198369754                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    159327446                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     163666948                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       317897                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3150830                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       108972                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4748691                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         946311                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       134293                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172432264                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9820                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16364613                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8479615                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19958                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117253                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1246726                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1298128                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2544854                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    160497773                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14562500                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2347105                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23014859                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22660202                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8452359                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.572856                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             159327486                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            159327446                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91934680                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        256084219                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.568678                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359002                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    118052681                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    145357157                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27075508                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        39916                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2364019                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    255083287                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569842                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.369521                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    193866476     76.00%     76.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28181908     11.05%     87.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     14617205      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4698962      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      6451653      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2165853      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1247657      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1106450      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2747123      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    255083287                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    118052681                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     145357157                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21584423                       # Number of memory references committed
system.switch_cpus1.commit.loads             13213780                       # Number of loads committed
system.switch_cpus1.commit.membars              19958                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20980900                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        130955435                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2998017                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2747123                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           424768829                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349614064                       # The number of ROB writes
system.switch_cpus1.timesIdled                3399631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20339500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          118052681                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            145357157                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    118052681                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.373275                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.373275                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.421359                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.421359                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       721876278                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      222958357                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      160290253                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         39916                       # number of misc regfile writes
system.l2.replacements                          15170                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           589445                       # Total number of references to valid blocks.
system.l2.sampled_refs                          47938                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.295986                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1996.073052                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.987183                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5201.286715                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.725578                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2419.804802                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          14478.753799                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8644.368870                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.060915                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.158731                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000419                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.073847                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.441857                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.263805                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        40872                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        41153                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   82025                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            23867                       # number of Writeback hits
system.l2.Writeback_hits::total                 23867                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        40872                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        41153                       # number of demand (read+write) hits
system.l2.demand_hits::total                    82025                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        40872                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        41153                       # number of overall hits
system.l2.overall_hits::total                   82025                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10308                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4834                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15170                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10308                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4834                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15170                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10308                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4834                       # number of overall misses
system.l2.overall_misses::total                 15170                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2396553                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1736275762                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2307490                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    833814944                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2574794749                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2396553                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1736275762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2307490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    833814944                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2574794749                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2396553                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1736275762                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2307490                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    833814944                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2574794749                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51180                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        45987                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               97195                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        23867                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23867                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51180                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        45987                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                97195                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51180                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        45987                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               97195                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.201407                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.105117                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.156078                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.201407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.105117                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156078                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.201407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.105117                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156078                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 171182.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168439.635429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 164820.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 172489.645014                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 169729.383586                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 171182.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168439.635429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 164820.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 172489.645014                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169729.383586                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 171182.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168439.635429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 164820.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 172489.645014                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169729.383586                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5055                       # number of writebacks
system.l2.writebacks::total                      5055                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10308                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4834                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15170                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15170                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15170                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1581226                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1135538631                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1492854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    552355004                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1690967715                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1581226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1135538631                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1492854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    552355004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1690967715                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1581226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1135538631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1492854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    552355004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1690967715                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.201407                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.105117                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.156078                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.201407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.105117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156078                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.201407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.105117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156078                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112944.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110160.907159                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 106632.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 114264.585023                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 111467.878378                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 112944.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110160.907159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 106632.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 114264.585023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111467.878378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 112944.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110160.907159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 106632.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 114264.585023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111467.878378                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.987176                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013970517                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874252.341959                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.987176                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022415                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866967                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13938401                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13938401                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13938401                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13938401                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13938401                       # number of overall hits
system.cpu0.icache.overall_hits::total       13938401                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2746923                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2746923                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2746923                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2746923                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2746923                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2746923                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13938416                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13938416                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13938416                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13938416                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13938416                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13938416                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 183128.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 183128.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 183128.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 183128.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 183128.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 183128.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2513153                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2513153                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2513153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2513153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2513153                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2513153                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 179510.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 179510.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 179510.928571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 179510.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 179510.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 179510.928571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51180                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246958106                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51436                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4801.269655                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.061107                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.938893                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.808832                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.191168                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20048823                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20048823                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9229                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9229                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24059257                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24059257                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24059257                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24059257                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       178832                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       178832                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       178832                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        178832                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       178832                       # number of overall misses
system.cpu0.dcache.overall_misses::total       178832                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17643126102                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17643126102                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17643126102                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17643126102                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17643126102                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17643126102                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20227655                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20227655                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24238089                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24238089                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24238089                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24238089                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008841                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008841                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007378                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007378                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007378                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007378                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 98657.545081                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98657.545081                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98657.545081                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98657.545081                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98657.545081                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98657.545081                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        13335                       # number of writebacks
system.cpu0.dcache.writebacks::total            13335                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       127652                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       127652                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       127652                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       127652                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       127652                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       127652                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51180                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51180                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51180                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51180                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51180                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51180                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4489325056                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4489325056                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4489325056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4489325056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4489325056                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4489325056                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002112                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002112                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002112                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002112                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87716.394216                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87716.394216                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87716.394216                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87716.394216                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87716.394216                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87716.394216                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997768                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094914537                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2364826.213823                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997768                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13585520                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13585520                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13585520                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13585520                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13585520                       # number of overall hits
system.cpu1.icache.overall_hits::total       13585520                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2759685                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2759685                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2759685                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2759685                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2759685                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2759685                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13585535                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13585535                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13585535                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13585535                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13585535                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13585535                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       183979                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       183979                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       183979                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       183979                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       183979                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       183979                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2423890                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2423890                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2423890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2423890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2423890                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2423890                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       173135                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       173135                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       173135                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       173135                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       173135                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       173135                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45987                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               183432064                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46243                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3966.699046                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.690677                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.309323                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908948                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091052                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10940059                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10940059                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8332740                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8332740                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19958                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19958                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19958                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19958                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19272799                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19272799                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19272799                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19272799                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       138454                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       138454                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138454                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138454                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138454                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138454                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13623185204                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13623185204                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13623185204                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13623185204                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13623185204                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13623185204                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11078513                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11078513                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8332740                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8332740                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19958                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19958                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19411253                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19411253                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19411253                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19411253                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012498                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007133                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007133                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 98395.027980                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98395.027980                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98395.027980                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98395.027980                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98395.027980                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98395.027980                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10532                       # number of writebacks
system.cpu1.dcache.writebacks::total            10532                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92467                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        92467                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92467                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        92467                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92467                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45987                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45987                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45987                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45987                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45987                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45987                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3556610668                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3556610668                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3556610668                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3556610668                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3556610668                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3556610668                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77339.480027                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77339.480027                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 77339.480027                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 77339.480027                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 77339.480027                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 77339.480027                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
