// Seed: 4153206242
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  assign module_1.id_20 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wor id_4,
    id_38,
    output tri0 id_5,
    input wand id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    input supply0 id_11,
    input tri0 id_12,
    input wand id_13,
    input wire id_14,
    input wire id_15,
    input tri0 id_16,
    input uwire id_17,
    output supply1 id_18,
    input tri id_19,
    output supply1 id_20,
    output tri id_21,
    output supply0 id_22,
    output uwire id_23,
    output supply0 void id_24,
    output wor id_25,
    input wand id_26,
    output supply1 id_27,
    input uwire id_28,
    input wor id_29,
    output wire id_30,
    input uwire id_31,
    output supply0 id_32,
    input wire id_33,
    output wand id_34,
    output supply0 id_35,
    input tri0 id_36
);
  assign id_7  = 1;
  assign id_34 = id_31;
  wire id_39;
  module_0 modCall_1 (id_38);
  wire id_40, id_41;
  wire id_42, id_43 = id_40, id_44;
  wire id_45;
  assign id_38 = 1'b0;
  assign id_21 = -1;
  tri1 id_46, id_47 = 1'b0;
endmodule
