Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 23 09:03:35 2023
| Host         : Gonglingyu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   693 |
|    Minimum number of control sets                        |   693 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2054 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   693 |
| >= 0 to < 4        |    58 |
| >= 4 to < 6        |   109 |
| >= 6 to < 8        |    36 |
| >= 8 to < 10       |    74 |
| >= 10 to < 12      |    35 |
| >= 12 to < 14      |    53 |
| >= 14 to < 16      |    25 |
| >= 16              |   303 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2069 |          696 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1441 |          574 |
| Yes          | No                    | No                     |            7405 |         2056 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6751 |         1800 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                                                                  Enable Signal                                                                                                                  |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                   |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                               | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                   | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                               | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                   | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                          | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                   |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                    |                                                                                                                                                                                                                                         |                1 |              2 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/s2mm_dmac2cdc_fsync_out                                                                                                                                                                     | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                |                1 |              2 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                    |                                                                                                                                                                                                                                         |                1 |              2 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                    | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                           |                1 |              2 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                    | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                           |                1 |              2 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/sobel_g_cols_V_c_U/U_fifo_w12_d8_A_ram/shiftReg_ce                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                      |                3 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                |                2 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                |                1 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                      |                2 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/p_Val2_4_reg_15580                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                         |                1 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                         |                1 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                        | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/sobel_g_cols_V_c_U/mOutPtr[3]_i_1__0_n_1                                                                                                                                                                              | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                       |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                     | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                             |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                              | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/sobel_g_cols_V_c29_U/U_fifo_w12_d2_A_ram/shiftReg_ce                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                   | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                            |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                          |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                       | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                           | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                        | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                               | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                       |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                        | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                       | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/ap_enable_reg_pp0_iter5_reg[0]                                                                                           | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                       |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                           | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                        | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ap_enable_reg_pp0_iter5_reg                                                                                                                  | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                       |                3 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                        | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                   | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/sobel_g_rows_V_c_U/mOutPtr[3]_i_1_n_1                                                                                                                                                                                 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                       |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                               |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                        | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/sobel_g_rows_V_c_U/U_fifo_w11_d8_A_ram/shiftReg_ce                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                          | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                           | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                     | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/sobel_accel_CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ap_enable_reg_pp0_iter5_reg                                                                                                                    | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                       |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                        | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                           | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/start_for_AddWeigxdS_U/mOutPtr[3]_i_1__1_n_1                                                                                                                                                                          | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                       |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                        | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                              | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                               | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                            |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                       |                3 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                           |                4 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                       | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                   | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                       | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                              | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                      |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                             | base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                           | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                     |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                  | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                            | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                3 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                       | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                              | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                      |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                             |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/sobel_accel_CONTROL_BUS_s_axi_U/rdata[7]_i_1_n_1                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                  | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                3 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                               |                                                                                                                                                                                                                                         |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                       |                                                                                                                                                                                                                                         |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                    | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                                     |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                                                         | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                                     |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                3 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                  | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                         | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                3 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                         | base_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                       |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                         | base_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                       | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                              |                3 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo              |                                                                                                                                                                                                                                         |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                         |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                            | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                                                                         |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                               |                                                                                                                                                                                                                                         |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                         | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                  |                3 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                            | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                     |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                             | base_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                    | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                     |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                         | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                     |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                     | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                            |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                    |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                         | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                       | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                3 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                           | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                     |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                               | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                         | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                    |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                     | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                            |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                       |                                                                                                                                                                                                                                         |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                               |                                                                                                                                                                                                                                         |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/p_Val2_4_reg_15580                                                                                                                                                               | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/p_Val2_4_reg_1558                                                                                                                                                        |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                             | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                     | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                  |                1 |              5 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                2 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | base_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                             | base_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                            | base_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                            | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                2 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                           | base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                             | base_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | base_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                            | base_i/smartconnect_1/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | base_i/smartconnect_1/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/CvtColor_U0/CvtColor_U0_p_src_rows_V_read                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                    |                2 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                            | base_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                   | base_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                    |                1 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/AddWeighted_U0_dst_cols_V_read                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                        |                1 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                             | base_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                2 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                             | base_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                2 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                           | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                           | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                         |                2 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | base_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                            | base_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                         | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              7 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                       | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                               |                2 |              7 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |              7 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                        | base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              7 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                |                                                                                                                                                                                                                                         |                2 |              7 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                        | base_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              7 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                         |                2 |              7 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              7 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                             |                3 |              7 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              7 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/sobel_g_rows_V_c28_U/U_fifo_w11_d2_A_ram/shiftReg_ce                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                        | base_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                        | base_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                   | base_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                               |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                              | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                               | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                        |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           | base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/p_Val2_20_reg_9630                                                                                                                                                                                 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/p_Val2_20_reg_963                                                                                                                                                                          |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                | base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_3[0]                                                                     | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                        |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                               | base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                      | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                      |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                  | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                   | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                      | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                            |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                              | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                  | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                               | base_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_3[0]                                                                     | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                               | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                        |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/src_kernel_win_0_va_16_reg_15430                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/src_kernel_win_0_va_2_fu_1740                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                          | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                4 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | base_i/smartconnect_1/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                              | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                          | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                      | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                            |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                   | base_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                               |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                      | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                      |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/p_Val2_16_reg_9630                                                                                                                                                                              | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/p_Val2_16_reg_963                                                                                                                                                                       |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                            | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                         | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                        |                2 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                  | base_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                       |                4 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | base_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                  | base_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                   | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                |                3 |              8 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                              | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                                                                  |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                           |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                          |                4 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/ap_block_pp0_stage0_subdone8_in                                                                                                                                                                    | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                       |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                              | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                                                                  |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                    |                                                                                                                                                                                                                                         |                2 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                               | base_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/CvtColor_1_U0/p_Val2_10_reg_4020                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                              | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                4 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                          |                4 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                           |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                    | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/or_ln658_1_reg_12900                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo              |                                                                                                                                                                                                                                         |                2 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/icmp_ln899_reg_1411[0]_i_1_n_1                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en           | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                    | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf         | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/icmp_ln899_reg_1384[0]_i_1__0_n_1                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                    |                                                                                                                                                                                                                                         |                2 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf         | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en           | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                               | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/icmp_ln899_reg_1384[0]_i_1_n_1                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                      |                                                                                                                                                                                                                                         |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/ap_block_pp0_stage0_subdone8_in                                                                                                                                                                 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                       |                2 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                   | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              9 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/CvtColor_1_U0/ap_CS_fsm_state8                                                                                                                                                                                        | base_i/sobel_accel_1/inst/CvtColor_1_U0/i_0_i_reg_201                                                                                                                                                                                   |                2 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Duplicate_U0/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/mul_ln1118_4_reg_15120                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/ap_CS_fsm_state2                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/ap_CS_fsm_state9                                                                                                                                                                          | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/t_V_reg_318                                                                                                                                                                       |                3 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/ap_CS_fsm_state2                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/ap_CS_fsm_state9                                                                                                                                                                        | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/t_V_reg_318                                                                                                                                                                     |                2 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                                      | base_i/sobel_accel_1/inst/Mat2AXIvideo_U0/t_V_reg_177                                                                                                                                                                                   |                4 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Duplicate_U0/ap_CS_fsm_state5                                                                                                                                                                                         | base_i/sobel_accel_1/inst/Duplicate_U0/t_V_reg_118                                                                                                                                                                                      |                3 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_CS_fsm_state2                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_CS_fsm_state9                                                                                                                                                                 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/t_V_reg_294                                                                                                                                                              |                3 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                3 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/CvtColor_1_U0/Q[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/CvtColor_U0/ap_CS_fsm_state5                                                                                                                                                                                          | base_i/sobel_accel_1/inst/CvtColor_U0/i_0_i_reg_182                                                                                                                                                                                     |                2 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/ap_CS_fsm_state2                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/ap_CS_fsm_state2                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/ap_CS_fsm_state15                                                                                                                                                                               | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/i_0_reg_153                                                                                                                                                                             |                2 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                         |                2 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/CvtColor_U0/Q[1]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/ap_CS_fsm_state15                                                                                                                                                                                  | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/i_0_reg_153                                                                                                                                                                                |                2 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                5 |             10 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/t_V_2_reg_3050                                                                                                                                                                   | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/t_V_2_reg_305                                                                                                                                                            |                4 |             11 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[2]_0[0]                                                                                                                               | base_i/sobel_accel_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/SR[0]                                                                                                                                       |                5 |             11 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/j_0_reg_1640                                                                                                                                                                                       | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/j_0_reg_164                                                                                                                                                                                |                2 |             11 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/j_0_reg_1640                                                                                                                                                                                    | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/j_0_reg_164                                                                                                                                                                             |                3 |             11 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/CvtColor_1_U0/j_0_i_reg_2120                                                                                                                                                                                          | base_i/sobel_accel_1/inst/CvtColor_1_U0/j_0_i_reg_212                                                                                                                                                                                   |                2 |             11 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Duplicate_U0/t_V_3_reg_1290                                                                                                                                                                                           | base_i/sobel_accel_1/inst/Duplicate_U0/t_V_3_reg_129                                                                                                                                                                                    |                3 |             11 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/CvtColor_U0/j_0_i_reg_1930                                                                                                                                                                                            | base_i/sobel_accel_1/inst/CvtColor_U0/j_0_i_reg_193                                                                                                                                                                                     |                3 |             11 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/t_V_2_reg_3290                                                                                                                                                                          | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/t_V_2_reg_329                                                                                                                                                                   |                5 |             11 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/t_V_2_reg_3290                                                                                                                                                                            | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/t_V_2_reg_329                                                                                                                                                                     |                3 |             11 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                         | base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                             | base_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                         | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                             | base_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                             | base_i/smartconnect_1/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                             | base_i/smartconnect_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                        |                2 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                       | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                             | base_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                             | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                    |                                                                                                                                                                                                                                         |                3 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                4 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                            | base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                             | base_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                      | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                5 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                             | base_i/smartconnect_1/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                5 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                          |                2 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                          |                2 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                5 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                             | base_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                        |                2 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                            | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                          |                                                                                                                                                                                                                                         |                2 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                      | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                5 |             12 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                        | base_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                4 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                        | base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                4 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                4 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                2 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                3 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                 | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                4 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                         | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                4 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                3 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                     |                4 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/icmp_ln2527_reg_788_reg[0]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/icmp_ln2527_reg_788_reg[0]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/and_ln118_reg_1455_pp0_iter1_reg0                                                                                                     |                                                                                                                                                                                                                                         |                5 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_addr_reg_14980                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/and_ln118_reg_1428_pp0_iter1_reg0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/p_Result_1_reg_15350                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/xor_ln493_reg_1464[1]_i_1__0_n_1                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/and_ln118_reg_1428_pp0_iter1_reg0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/p_Result_1_reg_15350                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/xor_ln493_reg_1464[1]_i_1_n_1                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                5 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                5 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                8 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                |                6 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                    |                5 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                 | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                4 |             13 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/and_ln118_reg_14280                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/and_ln118_reg_14280                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                           | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                 |                5 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                       | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                        |                6 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                      | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                      | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf           | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/and_ln118_reg_14550                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                       | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                        |                4 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                   |                4 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                  |                6 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                       | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                 |                5 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                           | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                 |                7 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf           | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             14 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                             | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                 |                4 |             15 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/ap_block_pp0_stage0_subdone8_in                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             15 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/sobel_accel_sitodtde_U85/p_16_in                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             15 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/sobel_accel_sitodtde_U81/p_16_in                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             15 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                              | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             15 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                   | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                   | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                              | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                7 |             15 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/ap_block_pp0_stage0_subdone8_in                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             15 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                               | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Duplicate_U0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                2 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                 |                                                                                                                                                                                                                                         |                2 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                               | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                       | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/CvtColor_U0/shiftReg_ce_1                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/CvtColor_U0/shiftReg_ce                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                3 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                               | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                               | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                         | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/CvtColor_1_U0/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/tmp_62_reg_10620                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf         |                                                                                                                                                                                                                                         |                2 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                3 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                         | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                3 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/CvtColor_U0/shiftReg_ce_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                            | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/src_data_stream_0_V_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/src_data_stream_1_V_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/src_data_stream_2_V_U/U_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf         |                                                                                                                                                                                                                                         |                2 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                2 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                            | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Duplicate_U0/internal_full_n_reg[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                         | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                       |                6 |             17 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             17 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                8 |             17 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             17 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                         |                3 |             17 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                               | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                4 |             18 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                  | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                5 |             18 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                        | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                5 |             18 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                               | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                4 |             18 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                        | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                5 |             18 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                         | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                5 |             18 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                  | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                6 |             18 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                         | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                4 |             18 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/mul_ln1118_4_reg_15120                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             19 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_1[0]                                                   |                4 |             19 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                 |                                                                                                                                                                                                                                         |                3 |             19 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                4 |             19 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                              |                                                                                                                                                                                                                                         |                3 |             20 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                         |                3 |             20 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                              |                                                                                                                                                                                                                                         |                3 |             20 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                5 |             21 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                           |                                                                                                                                                                                                                                         |               10 |             21 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                           |                                                                                                                                                                                                                                         |                9 |             21 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                5 |             21 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                         | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                4 |             22 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                   | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                9 |             22 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                         | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                8 |             22 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0        | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                |                4 |             22 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                   | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                6 |             22 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                       | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                        |                5 |             22 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                         |                4 |             23 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                |                                                                                                                                                                                                                                         |                7 |             24 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4]_0                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             24 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                            | base_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                9 |             24 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                             | base_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                7 |             24 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                             | base_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                9 |             24 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4][0]                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             24 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                             | base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |               10 |             24 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                             | base_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |               10 |             24 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                            | base_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |               11 |             24 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                            | base_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |               10 |             24 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                            |                                                                                                                                                                                                                                         |                5 |             24 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                            | base_i/smartconnect_1/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |               10 |             24 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                            |                                                                                                                                                                                                                                         |                6 |             24 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             25 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                       | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                    |                9 |             25 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[1][0]                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             25 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[24]_1[0]                                                                                                                                  | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[24]_2[0]                                                                                                                          |                4 |             25 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/p_0_in                                                                                                                                              | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                       |                7 |             25 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                | base_i/sobel_accel_1/inst/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg[24]_i_1__0_n_1                                                                                                                         |                8 |             25 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                       |                9 |             25 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                       |               10 |             25 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/ap_block_pp0_stage0_subdone8_in                                                                                                                                               | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                       |                5 |             25 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[24]_i_1_n_1                                                                                                                                   | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                       |                4 |             25 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/Range1_all_ones_1_reg_9230                                                                                                                                                                      | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/Range2_V_1_reg_946[37]_i_1_n_1                                                                                                                                                          |               11 |             26 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_15480                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             26 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             26 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             26 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/Range1_all_ones_2_reg_9230                                                                                                                                                                         | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/Range2_V_2_reg_946[37]_i_1_n_1                                                                                                                                                             |               11 |             26 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5][0]                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             26 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                 |                                                                                                                                                                                                                                         |               14 |             26 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                            |                                                                                                                                                                                                                                         |                6 |             27 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/ap_enable_reg_pp0_iter5_reg[0]                                                                                           |                                                                                                                                                                                                                                         |                8 |             28 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                           |                                                                                                                                                                                                                                         |                5 |             28 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/ap_block_pp0_stage0_subdone8_in                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             28 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                   | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                               |               10 |             29 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                               | base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                               |                6 |             29 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/sobel_accel_sitodtde_U85/ce_r                                                                                                                                                                      | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/sobel_accel_sitodtde_U85/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                   |                8 |             31 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/sobel_accel_sitodtde_U81/ce_r                                                                                                                                                                   | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/sobel_accel_sitodtde_U81/sobel_accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                |                8 |             31 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                         | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                       |                8 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/sel                                                                                                                                                 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_5_reg_300                                                                                                                               |                8 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |               10 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                         | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                       |                8 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/t_V_4_reg_2660                                                                                                                                                                                         | base_i/sobel_accel_1/inst/AddWeighted_U0/t_V_4_reg_266                                                                                                                                                                                  |                8 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                         |                                                                                                                                                                                                                                         |               10 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                5 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_akbM_U40/sobel_accel_ama_akbM_DSP48_5_U/E[0]                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                         | base_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                8 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                9 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                             |                                                                                                                                                                                                                                         |               10 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                    | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                7 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                           | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                9 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                9 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |               10 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                   |                                                                                                                                                                                                                                         |               10 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                7 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |               11 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_18_fu_1580                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/Q[1]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                               |                                                                                                                                                                                                                                         |                5 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |               11 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                             |                                                                                                                                                                                                                                         |                9 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                           | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |               10 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_18_fu_1580                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/Q[1]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                         | base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                8 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                         |                                                                                                                                                                                                                                         |               12 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                6 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/ap_CS_fsm_state31                                                                                                                                                                                      | base_i/sobel_accel_1/inst/AddWeighted_U0/t_V_reg_255                                                                                                                                                                                    |                8 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                8 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                8 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                                                                                                                                                      | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                                              |                7 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                    | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |                9 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                  | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                8 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                8 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                  | base_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                5 |             32 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                           |                                                                                                                                                                                                                                         |               11 |             33 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                           |                                                                                                                                                                                                                                         |               12 |             33 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                       | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                        |               12 |             33 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                       | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               14 |             34 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                               |                                                                                                                                                                                                                                         |               10 |             34 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                       | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               14 |             34 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             34 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                         | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                |                6 |             35 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                         | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                |                6 |             35 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             35 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                             | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                    |                7 |             36 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |               13 |             36 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ap_enable_reg_pp0_iter5_reg                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             36 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ap_enable_reg_pp0_iter5_reg                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             36 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                             | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                    |                8 |             36 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |               12 |             36 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                  |                                                                                                                                                                                                                                         |               19 |             37 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |               15 |             38 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                          | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                   |               12 |             38 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                           | base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                   |               15 |             38 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                       | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               15 |             38 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |               11 |             38 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                              |                                                                                                                                                                                                                                         |               13 |             38 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                     | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                7 |             38 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             39 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             39 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                        |                                                                                                                                                                                                                                         |                5 |             39 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                         |                5 |             39 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             39 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             39 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             40 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             40 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                         |                5 |             40 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                         |                5 |             40 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                  | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |                9 |             40 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             40 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                  | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |                8 |             40 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             40 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             40 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             40 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             40 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             40 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             41 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             41 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             41 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             41 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/x_assign_reg_8070                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             42 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                          | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                   |                7 |             42 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/x_assign_reg_8070                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             42 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                          | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                6 |             42 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                    | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                8 |             43 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                    | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                7 |             43 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/ce_r                                                                                                                                                                          | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U91/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_1                                       |               15 |             46 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/ce_r                                                                                                                                                                          | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dmul_vdy_U90/sobel_accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_1                                       |               14 |             46 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             47 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             47 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/E[0]                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             48 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                  | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                          |                8 |             48 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                           | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                7 |             48 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             48 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                           | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |               11 |             48 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                        |                                                                                                                                                                                                                                         |               12 |             48 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                          |                                                                                                                                                                                                                                         |               11 |             48 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             48 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             48 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             48 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                  | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                          |               14 |             48 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             49 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             49 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             49 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             49 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                             |                                                                                                                                                                                                                                         |                7 |             50 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                               | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                            |                8 |             50 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                            |                9 |             50 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                               | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                            |                9 |             50 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                             |                                                                                                                                                                                                                                         |                7 |             50 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                             |                                                                                                                                                                                                                                         |                7 |             50 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                             |                                                                                                                                                                                                                                         |                7 |             50 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                            |                9 |             50 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/ce_r                                                                                                                                                                          | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_uitodwdI_U92/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                       |               14 |             52 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/ce_r                                                                                                                                                                          | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_uitodwdI_U93/sobel_accel_ap_uitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                       |               14 |             52 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |               17 |             53 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                         |               12 |             55 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                         |                                                                                                                                                                                                                                         |               13 |             55 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/F2_2_reg_8440                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               20 |             56 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/F2_4_reg_8440                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               20 |             56 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/Range1_all_ones_2_reg_9230                                                                                                                                                                         |                                                                                                                                                                                                                                         |               26 |             58 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/Range1_all_ones_1_reg_9230                                                                                                                                                                      |                                                                                                                                                                                                                                         |               26 |             58 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               14 |             59 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |               18 |             59 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |               21 |             59 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |               20 |             59 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               18 |             59 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |               23 |             59 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                                                         |               19 |             60 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                                                         |               20 |             60 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/sum_reg_11020                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             63 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/tmp_9_i_i_reg_10970                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             63 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                               |                                                                                                                                                                                                                                         |               20 |             64 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             64 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             64 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                               |                                                                                                                                                                                                                                         |               24 |             64 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               28 |             66 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                     | base_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                             |               17 |             66 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                     | base_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                             |               19 |             66 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                              | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               24 |             67 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |             67 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                          | base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               27 |             67 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |             67 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             67 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                         |               16 |             67 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               15 |             70 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               15 |             70 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | base_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               15 |             73 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             73 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             73 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             73 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             73 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             73 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               23 |             73 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | base_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               14 |             73 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             73 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                               | base_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               15 |             75 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                              | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               17 |             78 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                    | base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               25 |             78 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/F2_6_reg_11630                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               26 |             78 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               16 |             78 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | base_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               16 |             79 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | base_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               15 |             79 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | base_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               16 |             79 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | base_i/smartconnect_1/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               16 |             79 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               15 |             82 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | base_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               16 |             82 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/Range1_all_ones_3_reg_12380                                                                                                                                                                            |                                                                                                                                                                                                                                         |               40 |             91 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                         |               12 |             96 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                         |               12 |             96 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                         |               12 |             96 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                 |                                                                                                                                                                                                                                         |               23 |             98 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |               13 |            104 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                         |               13 |            104 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                         |               13 |            104 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |               13 |            104 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |               13 |            104 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                  |                                                                                                                                                                                                                                         |               13 |            104 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |               13 |            104 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |               13 |            104 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |               13 |            104 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                              |                                                                                                                                                                                                                                         |               22 |            109 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/tmp_8_i_i_reg_10820                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               27 |            126 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/t1_reg_10870                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               26 |            126 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs273_U0/sobel_accel_sitodtde_U81/ce_r                                                                                                                                                                   |                                                                                                                                                                                                                                         |               34 |            138 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/ConvertScaleAbs_U0/sobel_accel_sitodtde_U85/ce_r                                                                                                                                                                      |                                                                                                                                                                                                                                         |               39 |            138 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                 | base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |               30 |            141 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                             | base_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |               28 |            141 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                 | base_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |               28 |            141 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                             | base_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |               30 |            141 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 | base_i/sobel_accel_1/inst/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                       |               71 |            154 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dadd_udo_U88/p_15_in                                                                                                                                                                       |                                                                                                                                                                                                                                         |              122 |            333 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 | base_i/sobel_accel_1/inst/AddWeighted_U0/sobel_accel_dadd_udo_U89/ce_r                                                                                                                                                                          |                                                                                                                                                                                                                                         |              411 |           1362 |
|  base_i/processing_system7_1/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |              700 |           2075 |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


