module timer(disp_clock, en, count_set, valid_draw, v_blank, h_pos, v_pos, disp_red, disp_green, disp_blue);

	input disp_clock, second_clock, en, count_set, valid_draw, v_blank;
	input [9:0] h_pos, v_pos;
	output reg [7:0] disp_red, disp_green, disp_blue;

endmodule