{
    "functionName": "test_ShiftRegister16",
    "className": "TestShiftRegister16",
    "fileName": "/jamesjiang52_&_Bitwise/tests_&_state_&_test_ShiftRegister16.py",
    "projectName": "repos",
    "Label": false,
    "isTest": true,
    "Body": "enable = bw.wire.Wire()\nreset_n = bw.wire.Wire()\nshift_load = bw.wire.Wire()\ndata_1 = bw.wire.Wire()\ndata_2 = bw.wire.Wire()\ndata_3 = bw.wire.Wire()\ndata_4 = bw.wire.Wire()\ndata_5 = bw.wire.Wire()\ndata_6 = bw.wire.Wire()\ndata_7 = bw.wire.Wire()\ndata_8 = bw.wire.Wire()\ndata_9 = bw.wire.Wire()\ndata_10 = bw.wire.Wire()\ndata_11 = bw.wire.Wire()\ndata_12 = bw.wire.Wire()\ndata_13 = bw.wire.Wire()\ndata_14 = bw.wire.Wire()\ndata_15 = bw.wire.Wire()\ndata_16 = bw.wire.Wire()\ndata_serial = bw.wire.Wire()\nclock = bw.wire.Wire()\noutput_1 = bw.wire.Wire()\noutput_2 = bw.wire.Wire()\noutput_3 = bw.wire.Wire()\noutput_4 = bw.wire.Wire()\noutput_5 = bw.wire.Wire()\noutput_6 = bw.wire.Wire()\noutput_7 = bw.wire.Wire()\noutput_8 = bw.wire.Wire()\noutput_9 = bw.wire.Wire()\noutput_10 = bw.wire.Wire()\noutput_11 = bw.wire.Wire()\noutput_12 = bw.wire.Wire()\noutput_13 = bw.wire.Wire()\noutput_14 = bw.wire.Wire()\noutput_15 = bw.wire.Wire()\noutput_16 = bw.wire.Wire()\noutput_serial = bw.wire.Wire()\ndata_bus = bw.wire.Bus16(data_1, data_2, data_3, data_4, data_5, data_6,\n    data_7, data_8, data_9, data_10, data_11, data_12, data_13, data_14,\n    data_15, data_16)\noutput_bus = bw.wire.Bus16(output_1, output_2, output_3, output_4, output_5,\n    output_6, output_7, output_8, output_9, output_10, output_11, output_12,\n    output_13, output_14, output_15, output_16)\na = bw.state.ShiftRegister16(enable, reset_n, shift_load, data_bus,\n    data_serial, clock, output_bus, output_serial)\nenable.value = 1\nreset_n.value = 0\nreset_n.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n    0, 0)\nassert output_serial.value == 0\ndata_1.value = 1\ndata_2.value = 0\ndata_3.value = 0\ndata_4.value = 1\ndata_5.value = 1\ndata_6.value = 0\ndata_7.value = 0\ndata_8.value = 1\ndata_9.value = 1\ndata_10.value = 0\ndata_11.value = 0\ndata_12.value = 1\ndata_13.value = 1\ndata_14.value = 0\ndata_15.value = 0\ndata_16.value = 1\ndata_serial.value = 1\nshift_load.value = 0\nclock.value = 0\nclock.value = 1\nshift_load.value = 1\nassert output_bus.wire_values == (1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0,\n    0, 1)\nassert output_serial.value == 1\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1,\n    0, 0)\nassert output_serial.value == 0\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1,\n    1, 0)\nassert output_serial.value == 0\nreset_n.value = 0\nreset_n.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n    0, 0)\nassert output_serial.value == 0\ndata_1.value = 1\ndata_2.value = 0\ndata_3.value = 0\ndata_4.value = 1\ndata_5.value = 1\ndata_6.value = 0\ndata_7.value = 0\ndata_8.value = 1\ndata_9.value = 1\ndata_10.value = 0\ndata_11.value = 0\ndata_12.value = 1\ndata_13.value = 1\ndata_14.value = 0\ndata_15.value = 0\ndata_16.value = 1\ndata_serial.value = 0\nshift_load.value = 0\nclock.value = 0\nclock.value = 1\nshift_load.value = 1\nassert output_bus.wire_values == (1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0,\n    0, 1)\nassert output_serial.value == 1\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1,\n    0, 0)\nassert output_serial.value == 0\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1,\n    1, 0)\nassert output_serial.value == 0\nenable.value = 0\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1,\n    1, 0)\nassert output_serial.value == 0\nenable.value = 1\nassert output_bus.wire_values == (0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1,\n    1, 0)\nassert output_serial.value == 0\nclock.value = 0\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0,\n    1, 1)\nassert output_serial.value == 1\nenable.value = 0\nclock.value = 0\nenable.value = 1\nassert output_bus.wire_values == (0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0,\n    1, 1)\nassert output_serial.value == 1\nclock.value = 1\nassert output_bus.wire_values == (0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0,\n    0, 1)\nassert output_serial.value == 1\nprint(a.__doc__)\nprint(a)\na(enable=1, clear_n=1, shift_load=0, data_bus=(0, 1, 0, 1, 0, 1, 0, 1, 0, 1,\n    0, 1, 0, 1, 0, 1), data_serial=0, clock=0, output_bus=None,\n    output_serial=None)\nassert output_bus.wire_values == (0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0,\n    0, 1)\nassert output_serial.value == 1\na(clock=1)\nassert output_bus.wire_values == (0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1,\n    0, 1)\nassert output_serial.value == 1\n"
}