 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : fifo
Version: B-2008.09-SP3
Date   : Thu Mar 10 23:22:59 2016
****************************************

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_0/mod0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_0/en (reg_16bit_15)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/sel (mux2_1_16bit_15)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_0/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/S (mux2_1_447)     0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod1/in1 (not1_1791)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod1/out (not1_1791)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod2/in1 (nand2_895)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod2/out (nand2_895)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod4/in1 (not1_1790)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod4/out (not1_1790)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod6/in1 (nor2_447)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod6/out (nor2_447)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod7/in1 (not1_1788)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/mod7/out (not1_1788)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux0/Out (mux2_1_447)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/out<0> (mux2_1_16bit_15)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod0/d (dff_255)              0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod0/U3/Y (INVX1)             0.00       0.86 r
  fifo_reg/reg0/reg_16bit_0/mod0/U4/Y (OR2X1)             0.05       0.90 r
  fifo_reg/reg0/reg_16bit_0/mod0/U5/Y (INVX1)             0.01       0.92 f
  fifo_reg/reg0/reg_16bit_0/mod0/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_0/mod0/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_0/mod5/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_0/en (reg_16bit_15)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/sel (mux2_1_16bit_15)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_0/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/S (mux2_1_442)     0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod1/in1 (not1_1771)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod1/out (not1_1771)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod2/in1 (nand2_885)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod2/out (nand2_885)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod4/in1 (not1_1770)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod4/out (not1_1770)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod6/in1 (nor2_442)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod6/out (nor2_442)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod7/in1 (not1_1768)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/mod7/out (not1_1768)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux5/Out (mux2_1_442)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/out<5> (mux2_1_16bit_15)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod5/d (dff_250)              0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod5/U3/Y (INVX1)             0.00       0.86 r
  fifo_reg/reg0/reg_16bit_0/mod5/U4/Y (OR2X1)             0.05       0.90 r
  fifo_reg/reg0/reg_16bit_0/mod5/U5/Y (INVX1)             0.01       0.92 f
  fifo_reg/reg0/reg_16bit_0/mod5/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_0/mod5/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_0/mod6/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_0/en (reg_16bit_15)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/sel (mux2_1_16bit_15)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_0/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/S (mux2_1_441)     0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod1/in1 (not1_1767)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod1/out (not1_1767)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod2/in1 (nand2_883)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod2/out (nand2_883)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod4/in1 (not1_1766)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod4/out (not1_1766)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod6/in1 (nor2_441)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod6/out (nor2_441)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod7/in1 (not1_1764)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/mod7/out (not1_1764)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux6/Out (mux2_1_441)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/out<6> (mux2_1_16bit_15)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod6/d (dff_249)              0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod6/U3/Y (INVX1)             0.00       0.86 r
  fifo_reg/reg0/reg_16bit_0/mod6/U4/Y (OR2X1)             0.05       0.90 r
  fifo_reg/reg0/reg_16bit_0/mod6/U5/Y (INVX1)             0.01       0.92 f
  fifo_reg/reg0/reg_16bit_0/mod6/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_0/mod6/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_0/mod7/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_0/en (reg_16bit_15)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/sel (mux2_1_16bit_15)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_0/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/S (mux2_1_440)     0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod1/in1 (not1_1763)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod1/out (not1_1763)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod2/in1 (nand2_881)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod2/out (nand2_881)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod4/in1 (not1_1762)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod4/out (not1_1762)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod6/in1 (nor2_440)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod6/out (nor2_440)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod7/in1 (not1_1760)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/mod7/out (not1_1760)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux7/Out (mux2_1_440)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/out<7> (mux2_1_16bit_15)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod7/d (dff_248)              0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod7/U3/Y (INVX1)             0.00       0.86 r
  fifo_reg/reg0/reg_16bit_0/mod7/U4/Y (OR2X1)             0.05       0.90 r
  fifo_reg/reg0/reg_16bit_0/mod7/U5/Y (INVX1)             0.01       0.92 f
  fifo_reg/reg0/reg_16bit_0/mod7/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_0/mod7/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_0/mod8/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_0/en (reg_16bit_15)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/sel (mux2_1_16bit_15)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_0/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/S (mux2_1_439)     0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod1/in1 (not1_1759)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod1/out (not1_1759)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod2/in1 (nand2_879)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod2/out (nand2_879)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod4/in1 (not1_1758)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod4/out (not1_1758)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod6/in1 (nor2_439)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod6/out (nor2_439)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod7/in1 (not1_1756)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/mod7/out (not1_1756)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux8/Out (mux2_1_439)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/out<8> (mux2_1_16bit_15)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod8/d (dff_247)              0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod8/U3/Y (INVX1)             0.00       0.86 r
  fifo_reg/reg0/reg_16bit_0/mod8/U4/Y (OR2X1)             0.05       0.90 r
  fifo_reg/reg0/reg_16bit_0/mod8/U5/Y (INVX1)             0.01       0.92 f
  fifo_reg/reg0/reg_16bit_0/mod8/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_0/mod8/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_0/mod9/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_0/en (reg_16bit_15)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/sel (mux2_1_16bit_15)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_0/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/S (mux2_1_438)     0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod1/in1 (not1_1755)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod1/out (not1_1755)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod2/in1 (nand2_877)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod2/out (nand2_877)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod4/in1 (not1_1754)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod4/out (not1_1754)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod6/in1 (nor2_438)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod6/out (nor2_438)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod7/in1 (not1_1752)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/mod7/out (not1_1752)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux9/Out (mux2_1_438)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/out<9> (mux2_1_16bit_15)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod9/d (dff_246)              0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod9/U3/Y (INVX1)             0.00       0.86 r
  fifo_reg/reg0/reg_16bit_0/mod9/U4/Y (OR2X1)             0.05       0.90 r
  fifo_reg/reg0/reg_16bit_0/mod9/U5/Y (INVX1)             0.01       0.92 f
  fifo_reg/reg0/reg_16bit_0/mod9/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_0/mod9/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_0/mod10/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_0/en (reg_16bit_15)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/sel (mux2_1_16bit_15)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_0/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/S (mux2_1_437)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod1/in1 (not1_1751)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod1/out (not1_1751)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod2/in1 (nand2_875)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod2/out (nand2_875)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod4/in1 (not1_1750)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod4/out (not1_1750)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod6/in1 (nor2_437)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod6/out (nor2_437)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod7/in1 (not1_1748)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/mod7/out (not1_1748)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux10/Out (mux2_1_437)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/out<10> (mux2_1_16bit_15)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod10/d (dff_245)             0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod10/U3/Y (INVX1)            0.00       0.86 r
  fifo_reg/reg0/reg_16bit_0/mod10/U4/Y (OR2X1)            0.05       0.90 r
  fifo_reg/reg0/reg_16bit_0/mod10/U5/Y (INVX1)            0.01       0.92 f
  fifo_reg/reg0/reg_16bit_0/mod10/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_0/mod10/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_0/mod11/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_0/en (reg_16bit_15)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/sel (mux2_1_16bit_15)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_0/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/S (mux2_1_436)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod1/in1 (not1_1747)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod1/out (not1_1747)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod2/in1 (nand2_873)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod2/out (nand2_873)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod4/in1 (not1_1746)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod4/out (not1_1746)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod6/in1 (nor2_436)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod6/out (nor2_436)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod7/in1 (not1_1744)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/mod7/out (not1_1744)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux11/Out (mux2_1_436)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/out<11> (mux2_1_16bit_15)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod11/d (dff_244)             0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod11/U3/Y (INVX1)            0.00       0.86 r
  fifo_reg/reg0/reg_16bit_0/mod11/U4/Y (OR2X1)            0.05       0.90 r
  fifo_reg/reg0/reg_16bit_0/mod11/U5/Y (INVX1)            0.01       0.92 f
  fifo_reg/reg0/reg_16bit_0/mod11/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_0/mod11/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_0/mod12/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_0/en (reg_16bit_15)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/sel (mux2_1_16bit_15)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_0/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/S (mux2_1_435)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod1/in1 (not1_1743)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod1/out (not1_1743)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod2/in1 (nand2_871)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod2/out (nand2_871)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod4/in1 (not1_1742)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod4/out (not1_1742)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod6/in1 (nor2_435)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod6/out (nor2_435)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod7/in1 (not1_1740)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/mod7/out (not1_1740)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux12/Out (mux2_1_435)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/out<12> (mux2_1_16bit_15)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod12/d (dff_243)             0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod12/U3/Y (INVX1)            0.00       0.86 r
  fifo_reg/reg0/reg_16bit_0/mod12/U4/Y (OR2X1)            0.05       0.90 r
  fifo_reg/reg0/reg_16bit_0/mod12/U5/Y (INVX1)            0.01       0.92 f
  fifo_reg/reg0/reg_16bit_0/mod12/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_0/mod12/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_0/mod13/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_0/en (reg_16bit_15)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/sel (mux2_1_16bit_15)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_0/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/S (mux2_1_434)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod1/in1 (not1_1739)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod1/out (not1_1739)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod2/in1 (nand2_869)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod2/out (nand2_869)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod4/in1 (not1_1738)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod4/out (not1_1738)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod6/in1 (nor2_434)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod6/out (nor2_434)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod7/in1 (not1_1736)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/mod7/out (not1_1736)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux13/Out (mux2_1_434)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/out<13> (mux2_1_16bit_15)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod13/d (dff_242)             0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod13/U3/Y (INVX1)            0.00       0.86 r
  fifo_reg/reg0/reg_16bit_0/mod13/U4/Y (OR2X1)            0.05       0.90 r
  fifo_reg/reg0/reg_16bit_0/mod13/U5/Y (INVX1)            0.01       0.92 f
  fifo_reg/reg0/reg_16bit_0/mod13/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_0/mod13/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_0/mod14/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_0/en (reg_16bit_15)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/sel (mux2_1_16bit_15)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_0/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/S (mux2_1_433)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod1/in1 (not1_1735)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod1/out (not1_1735)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod2/in1 (nand2_867)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod2/out (nand2_867)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod4/in1 (not1_1734)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod4/out (not1_1734)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod6/in1 (nor2_433)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod6/out (nor2_433)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod7/in1 (not1_1732)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/mod7/out (not1_1732)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux14/Out (mux2_1_433)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/out<14> (mux2_1_16bit_15)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod14/d (dff_241)             0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod14/U3/Y (INVX1)            0.00       0.86 r
  fifo_reg/reg0/reg_16bit_0/mod14/U4/Y (OR2X1)            0.05       0.90 r
  fifo_reg/reg0/reg_16bit_0/mod14/U5/Y (INVX1)            0.01       0.92 f
  fifo_reg/reg0/reg_16bit_0/mod14/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_0/mod14/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_0/mod15/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_0/en (reg_16bit_15)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/sel (mux2_1_16bit_15)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_0/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_0/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/S (mux2_1_432)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod1/in1 (not1_1731)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod1/out (not1_1731)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod2/in1 (nand2_865)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod2/out (nand2_865)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod4/in1 (not1_1730)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod4/out (not1_1730)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod6/in1 (nor2_432)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod6/out (nor2_432)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod7/in1 (not1_1728)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/mod7/out (not1_1728)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/mux15/Out (mux2_1_432)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod16/out<15> (mux2_1_16bit_15)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod15/d (dff_240)             0.00       0.85 f
  fifo_reg/reg0/reg_16bit_0/mod15/U3/Y (INVX1)            0.00       0.86 r
  fifo_reg/reg0/reg_16bit_0/mod15/U4/Y (OR2X1)            0.05       0.90 r
  fifo_reg/reg0/reg_16bit_0/mod15/U5/Y (INVX1)            0.01       0.92 f
  fifo_reg/reg0/reg_16bit_0/mod15/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_0/mod15/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_1/mod4/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_1/en (reg_16bit_14)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/sel (mux2_1_16bit_14)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_1/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/S (mux2_1_427)     0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod1/in1 (not1_1711)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod1/out (not1_1711)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod2/in1 (nand2_855)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod2/out (nand2_855)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod4/in1 (not1_1710)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod4/out (not1_1710)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod6/in1 (nor2_427)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod6/out (nor2_427)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod7/in1 (not1_1708)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/mod7/out (not1_1708)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux4/Out (mux2_1_427)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/out<4> (mux2_1_16bit_14)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod4/d (dff_235)              0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod4/U3/Y (INVX1)             0.00       0.86 r
  fifo_reg/reg0/reg_16bit_1/mod4/U4/Y (OR2X1)             0.05       0.90 r
  fifo_reg/reg0/reg_16bit_1/mod4/U5/Y (INVX1)             0.01       0.92 f
  fifo_reg/reg0/reg_16bit_1/mod4/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_1/mod4/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_1/mod5/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_1/en (reg_16bit_14)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/sel (mux2_1_16bit_14)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_1/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/S (mux2_1_426)     0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod1/in1 (not1_1707)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod1/out (not1_1707)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod2/in1 (nand2_853)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod2/out (nand2_853)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod4/in1 (not1_1706)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod4/out (not1_1706)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod6/in1 (nor2_426)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod6/out (nor2_426)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod7/in1 (not1_1704)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/mod7/out (not1_1704)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux5/Out (mux2_1_426)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/out<5> (mux2_1_16bit_14)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod5/d (dff_234)              0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod5/U3/Y (INVX1)             0.00       0.86 r
  fifo_reg/reg0/reg_16bit_1/mod5/U4/Y (OR2X1)             0.05       0.90 r
  fifo_reg/reg0/reg_16bit_1/mod5/U5/Y (INVX1)             0.01       0.92 f
  fifo_reg/reg0/reg_16bit_1/mod5/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_1/mod5/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_1/mod6/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_1/en (reg_16bit_14)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/sel (mux2_1_16bit_14)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_1/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/S (mux2_1_425)     0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod1/in1 (not1_1703)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod1/out (not1_1703)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod2/in1 (nand2_851)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod2/out (nand2_851)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod4/in1 (not1_1702)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod4/out (not1_1702)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod6/in1 (nor2_425)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod6/out (nor2_425)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod7/in1 (not1_1700)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/mod7/out (not1_1700)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux6/Out (mux2_1_425)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/out<6> (mux2_1_16bit_14)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod6/d (dff_233)              0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod6/U3/Y (INVX1)             0.00       0.86 r
  fifo_reg/reg0/reg_16bit_1/mod6/U4/Y (OR2X1)             0.05       0.90 r
  fifo_reg/reg0/reg_16bit_1/mod6/U5/Y (INVX1)             0.01       0.92 f
  fifo_reg/reg0/reg_16bit_1/mod6/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_1/mod6/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_1/mod7/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_1/en (reg_16bit_14)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/sel (mux2_1_16bit_14)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_1/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/S (mux2_1_424)     0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod1/in1 (not1_1699)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod1/out (not1_1699)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod2/in1 (nand2_849)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod2/out (nand2_849)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod4/in1 (not1_1698)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod4/out (not1_1698)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod6/in1 (nor2_424)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod6/out (nor2_424)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod7/in1 (not1_1696)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/mod7/out (not1_1696)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux7/Out (mux2_1_424)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/out<7> (mux2_1_16bit_14)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod7/d (dff_232)              0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod7/U3/Y (INVX1)             0.00       0.86 r
  fifo_reg/reg0/reg_16bit_1/mod7/U4/Y (OR2X1)             0.05       0.90 r
  fifo_reg/reg0/reg_16bit_1/mod7/U5/Y (INVX1)             0.01       0.92 f
  fifo_reg/reg0/reg_16bit_1/mod7/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_1/mod7/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_1/mod8/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_1/en (reg_16bit_14)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/sel (mux2_1_16bit_14)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_1/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/S (mux2_1_423)     0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod1/in1 (not1_1695)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod1/out (not1_1695)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod2/in1 (nand2_847)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod2/out (nand2_847)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod4/in1 (not1_1694)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod4/out (not1_1694)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod6/in1 (nor2_423)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod6/out (nor2_423)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod7/in1 (not1_1692)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/mod7/out (not1_1692)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux8/Out (mux2_1_423)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/out<8> (mux2_1_16bit_14)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod8/d (dff_231)              0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod8/U3/Y (INVX1)             0.00       0.86 r
  fifo_reg/reg0/reg_16bit_1/mod8/U4/Y (OR2X1)             0.05       0.90 r
  fifo_reg/reg0/reg_16bit_1/mod8/U5/Y (INVX1)             0.01       0.92 f
  fifo_reg/reg0/reg_16bit_1/mod8/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_1/mod8/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_1/mod9/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_1/en (reg_16bit_14)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/sel (mux2_1_16bit_14)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_1/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/S (mux2_1_422)     0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod1/in1 (not1_1691)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod1/out (not1_1691)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod2/in1 (nand2_845)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod2/out (nand2_845)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod4/in1 (not1_1690)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod4/out (not1_1690)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod6/in1 (nor2_422)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod6/out (nor2_422)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod7/in1 (not1_1688)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/mod7/out (not1_1688)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux9/Out (mux2_1_422)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/out<9> (mux2_1_16bit_14)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod9/d (dff_230)              0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod9/U3/Y (INVX1)             0.00       0.86 r
  fifo_reg/reg0/reg_16bit_1/mod9/U4/Y (OR2X1)             0.05       0.90 r
  fifo_reg/reg0/reg_16bit_1/mod9/U5/Y (INVX1)             0.01       0.92 f
  fifo_reg/reg0/reg_16bit_1/mod9/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_1/mod9/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_1/mod10/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_1/en (reg_16bit_14)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/sel (mux2_1_16bit_14)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_1/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/S (mux2_1_421)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod1/in1 (not1_1687)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod1/out (not1_1687)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod2/in1 (nand2_843)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod2/out (nand2_843)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod4/in1 (not1_1686)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod4/out (not1_1686)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod6/in1 (nor2_421)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod6/out (nor2_421)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod7/in1 (not1_1684)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/mod7/out (not1_1684)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux10/Out (mux2_1_421)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/out<10> (mux2_1_16bit_14)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod10/d (dff_229)             0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod10/U3/Y (INVX1)            0.00       0.86 r
  fifo_reg/reg0/reg_16bit_1/mod10/U4/Y (OR2X1)            0.05       0.90 r
  fifo_reg/reg0/reg_16bit_1/mod10/U5/Y (INVX1)            0.01       0.92 f
  fifo_reg/reg0/reg_16bit_1/mod10/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_1/mod10/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fifo_ctr/fifo_counter_reg<0>
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_reg/reg0/reg_16bit_1/mod11/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_ctr/fifo_counter_reg<0>/CLK (DFFSR)                0.00       0.00 r
  fifo_ctr/fifo_counter_reg<0>/Q (DFFSR)                  0.11       0.11 r
  fifo_ctr/U56/Y (BUFX2)                                  0.05       0.16 r
  fifo_ctr/U34/Y (INVX1)                                  0.05       0.21 f
  fifo_ctr/U32/Y (NAND3X1)                                0.05       0.26 r
  fifo_ctr/U48/Y (BUFX2)                                  0.04       0.29 r
  fifo_ctr/U47/Y (INVX1)                                  0.02       0.31 f
  fifo_ctr/fifo_full (fifo_ctr)                           0.00       0.31 f
  fifo_reg/fifo_full (fifo_reg)                           0.00       0.31 f
  fifo_reg/U1/Y (INVX1)                                   0.00       0.31 r
  fifo_reg/and_0/in1 (and2_8)                             0.00       0.31 r
  fifo_reg/and_0/U1/Y (AND2X1)                            0.07       0.37 r
  fifo_reg/and_0/out (and2_8)                             0.00       0.37 r
  fifo_reg/and_1/in1 (and2_7)                             0.00       0.37 r
  fifo_reg/and_1/U1/Y (AND2X1)                            0.04       0.41 r
  fifo_reg/and_1/out (and2_7)                             0.00       0.41 r
  fifo_reg/reg0/en (reg_64bit_3)                          0.00       0.41 r
  fifo_reg/reg0/U1/Y (INVX1)                              0.04       0.45 f
  fifo_reg/reg0/U2/Y (INVX8)                              0.05       0.50 r
  fifo_reg/reg0/reg_16bit_1/en (reg_16bit_14)             0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/sel (mux2_1_16bit_14)
                                                          0.00       0.50 r
  fifo_reg/reg0/reg_16bit_1/mod16/U1/Y (INVX1)            0.03       0.53 f
  fifo_reg/reg0/reg_16bit_1/mod16/U3/Y (INVX1)            0.15       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/S (mux2_1_420)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod1/in1 (not1_1683)
                                                          0.00       0.67 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod1/U1/Y (INVX1)
                                                          0.07       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod1/out (not1_1683)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod2/in1 (nand2_841)
                                                          0.00       0.74 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod2/U1/Y (AND2X1)
                                                          0.04       0.78 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod2/U2/Y (INVX1)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod2/out (nand2_841)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod4/in1 (not1_1682)
                                                          0.00       0.78 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod4/U1/Y (INVX1)
                                                          0.01       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod4/out (not1_1682)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod6/in1 (nor2_420)
                                                          0.00       0.80 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod6/U1/Y (OR2X1)
                                                          0.05       0.84 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod6/U2/Y (INVX1)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod6/out (nor2_420)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod7/in1 (not1_1680)
                                                          0.00       0.84 r
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod7/U1/Y (INVX1)
                                                          0.01       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/mod7/out (not1_1680)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/mux11/Out (mux2_1_420)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod16/out<11> (mux2_1_16bit_14)
                                                          0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod11/d (dff_228)             0.00       0.85 f
  fifo_reg/reg0/reg_16bit_1/mod11/U3/Y (INVX1)            0.00       0.86 r
  fifo_reg/reg0/reg_16bit_1/mod11/U4/Y (OR2X1)            0.05       0.90 r
  fifo_reg/reg0/reg_16bit_1/mod11/U5/Y (INVX1)            0.01       0.92 f
  fifo_reg/reg0/reg_16bit_1/mod11/state_reg/D (DFFPOSX1)
                                                          0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fifo_reg/reg0/reg_16bit_1/mod11/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


1
