

================================================================
== Vitis HLS Report for 'PE_wrapper_0_4_x1'
================================================================
* Date:           Sun Sep  4 23:22:21 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |       49|  75502537|  0.163 us|  0.252 sec|   49|  75502537|     none|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+
        |                                                                                                        |  Latency (cycles)  |  Iteration  |  Initiation Interval  |   Trip  |          |
        |                                                Loop Name                                               |   min   |    max   |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +--------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+
        |- PE_wrapper_0_4_x1_loop_1_PE_wrapper_0_4_x1_loop_2                                                     |       48|  75502536|  2 ~ 3145939|          -|          -|       24|        no|
        | + PE_wrapper_0_4_x1_loop_3                                                                             |      144|       144|           18|          -|          -|        8|        no|
        |  ++ PE_wrapper_0_4_x1_loop_4                                                                           |       16|        16|            1|          -|          -|       16|        no|
        | + PE_wrapper_0_4_x1_loop_5_PE_wrapper_0_4_x1_loop_7_PE_wrapper_0_4_x1_loop_8_PE_wrapper_0_4_x1_loop_9  |  3145791|   3145791|           67|          3|          3|  1048576|       yes|
        +--------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      532|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     24|     1812|     1062|     -|
|Memory               |        1|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      689|     -|
|Register             |        -|      -|     2599|      384|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|     24|     4411|     2667|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1283  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1284  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1285  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1286   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1287   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1288   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1289   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1290   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1291   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  24| 1812| 1062|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_D_U  |PE_wrapper_0_0_x0_local_D  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln19268_fu_517_p2               |         +|   0|  0|  14|           7|           7|
    |add_ln19271_fu_687_p2               |         +|   0|  0|  28|          21|           1|
    |add_ln691_313_fu_940_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln691_314_fu_1011_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_315_fu_483_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln691_316_fu_499_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln691_317_fu_1133_p2            |         +|   0|  0|  10|           3|           1|
    |add_ln691_318_fu_1073_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_871_p2                 |         +|   0|  0|   9|           2|           1|
    |add_ln890_163_fu_1079_p2            |         +|   0|  0|  16|           9|           1|
    |add_ln890_164_fu_752_p2             |         +|   0|  0|  21|          14|           1|
    |add_ln890_165_fu_758_p2             |         +|   0|  0|  22|          15|           1|
    |add_ln890_fu_437_p2                 |         +|   0|  0|  12|           5|           1|
    |c2_V_57_fu_802_p2                   |         +|   0|  0|  15|           8|           1|
    |empty_2446_fu_1110_p2               |         +|   0|  0|  14|           7|           7|
    |and_ln19271_1_fu_855_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln19271_2_fu_860_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln19271_fu_844_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln19274_1_fu_926_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln19274_fu_920_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln19275_fu_997_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state71_pp0_stage0_iter22  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i273_not_fu_778_p2            |      icmp|   0|  0|   8|           2|           1|
    |cmp_i_i273_not_mid1_fu_890_p2       |      icmp|   0|  0|   8|           2|           1|
    |cmp_i_i279_not_fu_772_p2            |      icmp|   0|  0|  11|           8|           7|
    |cmp_i_i279_not_mid1_fu_815_p2       |      icmp|   0|  0|  11|           8|           7|
    |cmp_i_i_not_fu_784_p2               |      icmp|   0|  0|  10|           6|           5|
    |cmp_i_i_not_mid1_fu_965_p2          |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln19271_fu_533_p2              |      icmp|   0|  0|  15|          21|          22|
    |icmp_ln890121_fu_449_p2             |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_370_fu_477_p2            |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_371_fu_493_p2            |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_372_fu_527_p2            |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_373_fu_734_p2            |      icmp|   0|  0|  12|          15|          14|
    |icmp_ln890_374_fu_838_p2            |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_375_fu_849_p2            |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln890_376_fu_746_p2            |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln890_fu_443_p2                |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0    |        or|   0|  0|   2|           1|           1|
    |brmerge906_fu_796_p2                |        or|   0|  0|   2|           1|           1|
    |brmerge906_mid1_fu_977_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln19271_1_fu_833_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln19271_fu_828_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln19274_1_fu_904_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln19274_2_fu_915_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln19274_fu_877_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln19275_1_fu_952_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln19275_fu_946_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln890_55_fu_1023_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_1017_p2                 |        or|   0|  0|   2|           1|           1|
    |ret_fu_471_p2                       |        or|   0|  0|   6|           6|           3|
    |tmp1_fu_790_p2                      |        or|   0|  0|   2|           1|           1|
    |tmp1_mid1_fu_971_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln19258_fu_455_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln19271_1_fu_821_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln19271_2_fu_864_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln19271_fu_808_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln19274_1_fu_896_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln19274_fu_882_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln19275_1_fu_983_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln19275_fu_957_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln890_325_fu_1003_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln890_326_fu_1029_p3         |    select|   0|  0|   5|           1|           1|
    |select_ln890_327_fu_1037_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln890_328_fu_1085_p3         |    select|   0|  0|   9|           1|           1|
    |select_ln890_329_fu_1093_p3         |    select|   0|  0|  14|           1|           1|
    |select_ln890_330_fu_764_p3          |    select|   0|  0|  15|           1|           1|
    |select_ln890_fu_932_p3              |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln19271_fu_740_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln19274_fu_910_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln19275_fu_991_p2               |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 532|         284|         206|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  49|          9|    1|          9|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter22                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_c2_V_phi_fu_339_p4              |   9|          2|    8|         16|
    |ap_phi_mux_c5_V_phi_fu_350_p4              |   9|          2|    2|          4|
    |ap_phi_mux_c6_V_55_phi_fu_361_p4           |   9|          2|    6|         12|
    |ap_phi_mux_c7_V_55_phi_fu_383_p4           |   9|          2|    4|          8|
    |ap_phi_mux_c8_V_phi_fu_394_p4              |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten13_phi_fu_328_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten41_phi_fu_317_p4  |   9|          2|   15|         30|
    |ap_phi_mux_indvar_flatten79_phi_fu_305_p4  |   9|          2|   21|         42|
    |ap_phi_mux_indvar_flatten_phi_fu_372_p4    |   9|          2|    9|         18|
    |c1_V_reg_268                               |   9|          2|    3|          6|
    |c2_V_reg_335                               |   9|          2|    8|         16|
    |c5_V_reg_346                               |   9|          2|    2|          4|
    |c6_V_55_reg_357                            |   9|          2|    6|         12|
    |c6_V_reg_279                               |   9|          2|    4|          8|
    |c7_V_55_reg_379                            |   9|          2|    4|          8|
    |c7_V_reg_290                               |   9|          2|    5|         10|
    |c8_V_reg_390                               |   9|          2|    5|         10|
    |fifo_A_PE_0_4_x129_blk_n                   |   9|          2|    1|          2|
    |fifo_A_PE_0_5_x130_blk_n                   |   9|          2|    1|          2|
    |fifo_B_PE_0_4_x181_blk_n                   |   9|          2|    1|          2|
    |fifo_B_PE_1_4_x182_blk_n                   |   9|          2|    1|          2|
    |fifo_C_PE_0_4_x1121_blk_n                  |   9|          2|    1|          2|
    |fifo_C_PE_1_4_x1122_blk_n                  |   9|          2|    1|          2|
    |fifo_D_drain_PE_0_4_x1157_blk_n            |   9|          2|    1|          2|
    |grp_fu_401_p0                              |  20|          4|   32|        128|
    |grp_fu_401_p1                              |  20|          4|   32|        128|
    |grp_fu_405_p0                              |  20|          4|   32|        128|
    |grp_fu_405_p1                              |  20|          4|   32|        128|
    |grp_fu_409_p0                              |  14|          3|   32|         96|
    |grp_fu_409_p1                              |  14|          3|   32|         96|
    |grp_fu_413_p0                              |  20|          4|   32|        128|
    |grp_fu_413_p1                              |  20|          4|   32|        128|
    |grp_fu_417_p0                              |  20|          4|   32|        128|
    |grp_fu_417_p1                              |  20|          4|   32|        128|
    |grp_fu_421_p0                              |  20|          4|   32|        128|
    |grp_fu_421_p1                              |  20|          4|   32|        128|
    |grp_fu_425_p0                              |  20|          4|   32|        128|
    |grp_fu_425_p1                              |  20|          4|   32|        128|
    |grp_fu_429_p0                              |  14|          3|   32|         96|
    |grp_fu_429_p1                              |  14|          3|   32|         96|
    |grp_fu_433_p0                              |  14|          3|   32|         96|
    |grp_fu_433_p1                              |  14|          3|   32|         96|
    |indvar_flatten13_reg_324                   |   9|          2|   14|         28|
    |indvar_flatten41_reg_313                   |   9|          2|   15|         30|
    |indvar_flatten79_reg_301                   |   9|          2|   21|         42|
    |indvar_flatten87_reg_257                   |   9|          2|    5|         10|
    |indvar_flatten_reg_368                     |   9|          2|    9|         18|
    |local_D_address1                           |  14|          3|    7|         21|
    |local_D_d1                                 |  14|          3|   32|         96|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 689|        145|  811|       2628|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_1_reg_1537                    |  32|   0|   32|          0|
    |add_2_reg_1542                    |  32|   0|   32|          0|
    |add_3_reg_1547                    |  32|   0|   32|          0|
    |add_4_reg_1552                    |  32|   0|   32|          0|
    |add_5_reg_1557                    |  32|   0|   32|          0|
    |add_6_reg_1562                    |  32|   0|   32|          0|
    |add_7_reg_1567                    |  32|   0|   32|          0|
    |add_ln19271_reg_1266              |  21|   0|   21|          0|
    |add_ln691_315_reg_1155            |   4|   0|    4|          0|
    |add_ln691_318_reg_1446            |   5|   0|    5|          0|
    |add_ln890_164_reg_1376            |  14|   0|   14|          0|
    |add_ln890_reg_1138                |   5|   0|    5|          0|
    |add_reg_1532                      |  32|   0|   32|          0|
    |ap_CS_fsm                         |   8|   0|    8|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |c1_V_reg_268                      |   3|   0|    3|          0|
    |c2_V_reg_335                      |   8|   0|    8|          0|
    |c5_V_reg_346                      |   2|   0|    2|          0|
    |c6_V_55_reg_357                   |   6|   0|    6|          0|
    |c6_V_reg_279                      |   4|   0|    4|          0|
    |c7_V_55_reg_379                   |   4|   0|    4|          0|
    |c7_V_reg_290                      |   5|   0|    5|          0|
    |c8_V_reg_390                      |   5|   0|    5|          0|
    |empty_reg_1411                    |   4|   0|    4|          0|
    |fifo_B_PE_0_4_x181_read_reg_1221  |  32|   0|   32|          0|
    |icmp_ln19271_reg_1177             |   1|   0|    1|          0|
    |icmp_ln890_373_reg_1321           |   1|   0|    1|          0|
    |icmp_ln890_376_reg_1340           |   1|   0|    1|          0|
    |indvar_flatten13_reg_324          |  14|   0|   14|          0|
    |indvar_flatten41_reg_313          |  15|   0|   15|          0|
    |indvar_flatten79_reg_301          |  21|   0|   21|          0|
    |indvar_flatten87_reg_257          |   5|   0|    5|          0|
    |indvar_flatten_reg_368            |   9|   0|    9|          0|
    |local_D_addr_55_reg_1461          |   7|   0|    7|          0|
    |local_D_load_reg_1477             |  32|   0|   32|          0|
    |mul20_reg_1482                    |  32|   0|   32|          0|
    |mul56_1_reg_1487                  |  32|   0|   32|          0|
    |mul56_2_reg_1492                  |  32|   0|   32|          0|
    |mul56_3_reg_1497                  |  32|   0|   32|          0|
    |mul56_4_reg_1502                  |  32|   0|   32|          0|
    |mul56_5_reg_1507                  |  32|   0|   32|          0|
    |mul56_6_reg_1522                  |  32|   0|   32|          0|
    |mul56_7_reg_1527                  |  32|   0|   32|          0|
    |mul_1_reg_1351                    |  32|   0|   32|          0|
    |mul_2_reg_1356                    |  32|   0|   32|          0|
    |mul_3_reg_1361                    |  32|   0|   32|          0|
    |mul_4_reg_1366                    |  32|   0|   32|          0|
    |mul_5_reg_1371                    |  32|   0|   32|          0|
    |mul_6_reg_1467                    |  32|   0|   32|          0|
    |mul_7_reg_1472                    |  32|   0|   32|          0|
    |mul_reg_1346                      |  32|   0|   32|          0|
    |select_ln19258_reg_1146           |   3|   0|    3|          0|
    |select_ln19271_2_reg_1386         |   8|   0|    8|          0|
    |select_ln19275_1_reg_1396         |   1|   0|    1|          0|
    |select_ln890_325_reg_1400         |   6|   0|    6|          0|
    |select_ln890_327_reg_1405         |   4|   0|    4|          0|
    |select_ln890_328_reg_1451         |   9|   0|    9|          0|
    |select_ln890_329_reg_1456         |  14|   0|   14|          0|
    |select_ln890_330_reg_1381         |  15|   0|   15|          0|
    |select_ln890_reg_1391             |   2|   0|    2|          0|
    |tmp_reg_1301                      |  32|   0|   32|          0|
    |v1_V_55_reg_1216                  |  32|   0|   32|          0|
    |v1_V_reg_1261                     |  32|   0|   32|          0|
    |v2_V_769_reg_1231                 |  32|   0|   32|          0|
    |v2_V_769_reg_1231_pp0_iter1_reg   |  32|   0|   32|          0|
    |v2_V_770_reg_1236                 |  32|   0|   32|          0|
    |v2_V_770_reg_1236_pp0_iter1_reg   |  32|   0|   32|          0|
    |v2_V_771_reg_1241                 |  32|   0|   32|          0|
    |v2_V_771_reg_1241_pp0_iter1_reg   |  32|   0|   32|          0|
    |v2_V_772_reg_1246                 |  32|   0|   32|          0|
    |v2_V_772_reg_1246_pp0_iter1_reg   |  32|   0|   32|          0|
    |v2_V_773_reg_1251                 |  32|   0|   32|          0|
    |v2_V_773_reg_1251_pp0_iter1_reg   |  32|   0|   32|          0|
    |v2_V_774_reg_1256                 |  32|   0|   32|          0|
    |v2_V_775_reg_1181                 |  32|   0|   32|          0|
    |v2_V_776_reg_1186                 |  32|   0|   32|          0|
    |v2_V_777_reg_1191                 |  32|   0|   32|          0|
    |v2_V_778_reg_1196                 |  32|   0|   32|          0|
    |v2_V_779_reg_1201                 |  32|   0|   32|          0|
    |v2_V_780_reg_1206                 |  32|   0|   32|          0|
    |v2_V_781_reg_1211                 |  32|   0|   32|          0|
    |v2_V_reg_1226                     |  32|   0|   32|          0|
    |v2_V_reg_1226_pp0_iter1_reg       |  32|   0|   32|          0|
    |xor_ln19271_reg_1333              |   1|   0|    1|          0|
    |zext_ln890_reg_1160               |   4|   0|    7|          3|
    |icmp_ln19271_reg_1177             |  64|  32|    1|          0|
    |local_D_addr_55_reg_1461          |  64|  32|    7|          0|
    |mul56_1_reg_1487                  |  64|  32|   32|          0|
    |mul56_2_reg_1492                  |  64|  32|   32|          0|
    |mul56_3_reg_1497                  |  64|  32|   32|          0|
    |mul56_4_reg_1502                  |  64|  32|   32|          0|
    |mul56_5_reg_1507                  |  64|  32|   32|          0|
    |mul56_6_reg_1522                  |  64|  32|   32|          0|
    |mul56_7_reg_1527                  |  64|  32|   32|          0|
    |select_ln19275_1_reg_1396         |  64|  32|    1|          0|
    |v1_V_reg_1261                     |  64|  32|   32|          0|
    |v2_V_774_reg_1256                 |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2599| 384| 2131|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_0_4_x1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|          PE_wrapper_0_4_x1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|          PE_wrapper_0_4_x1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_0_4_x1|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|          PE_wrapper_0_4_x1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|          PE_wrapper_0_4_x1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|          PE_wrapper_0_4_x1|  return value|
|fifo_A_PE_0_4_x129_dout           |   in|  256|     ap_fifo|         fifo_A_PE_0_4_x129|       pointer|
|fifo_A_PE_0_4_x129_empty_n        |   in|    1|     ap_fifo|         fifo_A_PE_0_4_x129|       pointer|
|fifo_A_PE_0_4_x129_read           |  out|    1|     ap_fifo|         fifo_A_PE_0_4_x129|       pointer|
|fifo_A_PE_0_5_x130_din            |  out|  256|     ap_fifo|         fifo_A_PE_0_5_x130|       pointer|
|fifo_A_PE_0_5_x130_full_n         |   in|    1|     ap_fifo|         fifo_A_PE_0_5_x130|       pointer|
|fifo_A_PE_0_5_x130_write          |  out|    1|     ap_fifo|         fifo_A_PE_0_5_x130|       pointer|
|fifo_B_PE_0_4_x181_dout           |   in|   32|     ap_fifo|         fifo_B_PE_0_4_x181|       pointer|
|fifo_B_PE_0_4_x181_empty_n        |   in|    1|     ap_fifo|         fifo_B_PE_0_4_x181|       pointer|
|fifo_B_PE_0_4_x181_read           |  out|    1|     ap_fifo|         fifo_B_PE_0_4_x181|       pointer|
|fifo_B_PE_1_4_x182_din            |  out|   32|     ap_fifo|         fifo_B_PE_1_4_x182|       pointer|
|fifo_B_PE_1_4_x182_full_n         |   in|    1|     ap_fifo|         fifo_B_PE_1_4_x182|       pointer|
|fifo_B_PE_1_4_x182_write          |  out|    1|     ap_fifo|         fifo_B_PE_1_4_x182|       pointer|
|fifo_C_PE_0_4_x1121_dout          |   in|  256|     ap_fifo|        fifo_C_PE_0_4_x1121|       pointer|
|fifo_C_PE_0_4_x1121_empty_n       |   in|    1|     ap_fifo|        fifo_C_PE_0_4_x1121|       pointer|
|fifo_C_PE_0_4_x1121_read          |  out|    1|     ap_fifo|        fifo_C_PE_0_4_x1121|       pointer|
|fifo_C_PE_1_4_x1122_din           |  out|  256|     ap_fifo|        fifo_C_PE_1_4_x1122|       pointer|
|fifo_C_PE_1_4_x1122_full_n        |   in|    1|     ap_fifo|        fifo_C_PE_1_4_x1122|       pointer|
|fifo_C_PE_1_4_x1122_write         |  out|    1|     ap_fifo|        fifo_C_PE_1_4_x1122|       pointer|
|fifo_D_drain_PE_0_4_x1157_din     |  out|   32|     ap_fifo|  fifo_D_drain_PE_0_4_x1157|       pointer|
|fifo_D_drain_PE_0_4_x1157_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_PE_0_4_x1157|       pointer|
|fifo_D_drain_PE_0_4_x1157_write   |  out|    1|     ap_fifo|  fifo_D_drain_PE_0_4_x1157|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

