
T3_L40_UART_TransferDMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c7c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08002d88  08002d88  00012d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002df0  08002df0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002df0  08002df0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002df0  08002df0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002df0  08002df0  00012df0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002df4  08002df4  00012df4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002df8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  20000070  08002e68  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000158  08002e68  00020158  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007b80  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a65  00000000  00000000  00027c19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000700  00000000  00000000  00029680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000648  00000000  00000000  00029d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017379  00000000  00000000  0002a3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000874f  00000000  00000000  00041741  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082909  00000000  00000000  00049e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cc799  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001df4  00000000  00000000  000cc7ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d70 	.word	0x08002d70

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002d70 	.word	0x08002d70

0800014c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000152:	4b08      	ldr	r3, [pc, #32]	; (8000174 <MX_DMA_Init+0x28>)
 8000154:	695b      	ldr	r3, [r3, #20]
 8000156:	4a07      	ldr	r2, [pc, #28]	; (8000174 <MX_DMA_Init+0x28>)
 8000158:	f043 0301 	orr.w	r3, r3, #1
 800015c:	6153      	str	r3, [r2, #20]
 800015e:	4b05      	ldr	r3, [pc, #20]	; (8000174 <MX_DMA_Init+0x28>)
 8000160:	695b      	ldr	r3, [r3, #20]
 8000162:	f003 0301 	and.w	r3, r3, #1
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]

}
 800016a:	bf00      	nop
 800016c:	370c      	adds	r7, #12
 800016e:	46bd      	mov	sp, r7
 8000170:	bc80      	pop	{r7}
 8000172:	4770      	bx	lr
 8000174:	40021000 	.word	0x40021000

08000178 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b088      	sub	sp, #32
 800017c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800017e:	f107 0310 	add.w	r3, r7, #16
 8000182:	2200      	movs	r2, #0
 8000184:	601a      	str	r2, [r3, #0]
 8000186:	605a      	str	r2, [r3, #4]
 8000188:	609a      	str	r2, [r3, #8]
 800018a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800018c:	4b2d      	ldr	r3, [pc, #180]	; (8000244 <MX_GPIO_Init+0xcc>)
 800018e:	699b      	ldr	r3, [r3, #24]
 8000190:	4a2c      	ldr	r2, [pc, #176]	; (8000244 <MX_GPIO_Init+0xcc>)
 8000192:	f043 0310 	orr.w	r3, r3, #16
 8000196:	6193      	str	r3, [r2, #24]
 8000198:	4b2a      	ldr	r3, [pc, #168]	; (8000244 <MX_GPIO_Init+0xcc>)
 800019a:	699b      	ldr	r3, [r3, #24]
 800019c:	f003 0310 	and.w	r3, r3, #16
 80001a0:	60fb      	str	r3, [r7, #12]
 80001a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80001a4:	4b27      	ldr	r3, [pc, #156]	; (8000244 <MX_GPIO_Init+0xcc>)
 80001a6:	699b      	ldr	r3, [r3, #24]
 80001a8:	4a26      	ldr	r2, [pc, #152]	; (8000244 <MX_GPIO_Init+0xcc>)
 80001aa:	f043 0320 	orr.w	r3, r3, #32
 80001ae:	6193      	str	r3, [r2, #24]
 80001b0:	4b24      	ldr	r3, [pc, #144]	; (8000244 <MX_GPIO_Init+0xcc>)
 80001b2:	699b      	ldr	r3, [r3, #24]
 80001b4:	f003 0320 	and.w	r3, r3, #32
 80001b8:	60bb      	str	r3, [r7, #8]
 80001ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001bc:	4b21      	ldr	r3, [pc, #132]	; (8000244 <MX_GPIO_Init+0xcc>)
 80001be:	699b      	ldr	r3, [r3, #24]
 80001c0:	4a20      	ldr	r2, [pc, #128]	; (8000244 <MX_GPIO_Init+0xcc>)
 80001c2:	f043 0304 	orr.w	r3, r3, #4
 80001c6:	6193      	str	r3, [r2, #24]
 80001c8:	4b1e      	ldr	r3, [pc, #120]	; (8000244 <MX_GPIO_Init+0xcc>)
 80001ca:	699b      	ldr	r3, [r3, #24]
 80001cc:	f003 0304 	and.w	r3, r3, #4
 80001d0:	607b      	str	r3, [r7, #4]
 80001d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001d4:	4b1b      	ldr	r3, [pc, #108]	; (8000244 <MX_GPIO_Init+0xcc>)
 80001d6:	699b      	ldr	r3, [r3, #24]
 80001d8:	4a1a      	ldr	r2, [pc, #104]	; (8000244 <MX_GPIO_Init+0xcc>)
 80001da:	f043 0308 	orr.w	r3, r3, #8
 80001de:	6193      	str	r3, [r2, #24]
 80001e0:	4b18      	ldr	r3, [pc, #96]	; (8000244 <MX_GPIO_Init+0xcc>)
 80001e2:	699b      	ldr	r3, [r3, #24]
 80001e4:	f003 0308 	and.w	r3, r3, #8
 80001e8:	603b      	str	r3, [r7, #0]
 80001ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80001ec:	2200      	movs	r2, #0
 80001ee:	2120      	movs	r1, #32
 80001f0:	4815      	ldr	r0, [pc, #84]	; (8000248 <MX_GPIO_Init+0xd0>)
 80001f2:	f000 ffe5 	bl	80011c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80001f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80001fc:	4b13      	ldr	r3, [pc, #76]	; (800024c <MX_GPIO_Init+0xd4>)
 80001fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000200:	2300      	movs	r3, #0
 8000202:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000204:	f107 0310 	add.w	r3, r7, #16
 8000208:	4619      	mov	r1, r3
 800020a:	4811      	ldr	r0, [pc, #68]	; (8000250 <MX_GPIO_Init+0xd8>)
 800020c:	f000 fe54 	bl	8000eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000210:	2320      	movs	r3, #32
 8000212:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000214:	2301      	movs	r3, #1
 8000216:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000218:	2300      	movs	r3, #0
 800021a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800021c:	2302      	movs	r3, #2
 800021e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000220:	f107 0310 	add.w	r3, r7, #16
 8000224:	4619      	mov	r1, r3
 8000226:	4808      	ldr	r0, [pc, #32]	; (8000248 <MX_GPIO_Init+0xd0>)
 8000228:	f000 fe46 	bl	8000eb8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800022c:	2200      	movs	r2, #0
 800022e:	2100      	movs	r1, #0
 8000230:	2028      	movs	r0, #40	; 0x28
 8000232:	f000 fb6c 	bl	800090e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000236:	2028      	movs	r0, #40	; 0x28
 8000238:	f000 fb85 	bl	8000946 <HAL_NVIC_EnableIRQ>

}
 800023c:	bf00      	nop
 800023e:	3720      	adds	r7, #32
 8000240:	46bd      	mov	sp, r7
 8000242:	bd80      	pop	{r7, pc}
 8000244:	40021000 	.word	0x40021000
 8000248:	40010800 	.word	0x40010800
 800024c:	10110000 	.word	0x10110000
 8000250:	40011000 	.word	0x40011000

08000254 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000258:	f000 f9fc 	bl	8000654 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800025c:	f000 f82c 	bl	80002b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000260:	f7ff ff8a 	bl	8000178 <MX_GPIO_Init>
  MX_DMA_Init();
 8000264:	f7ff ff72 	bl	800014c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000268:	f000 f93c 	bl	80004e4 <MX_USART2_UART_Init>
  /* Initialize interrupts */
  MX_NVIC_Init();
 800026c:	f000 f865 	bl	800033a <MX_NVIC_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Length = sprintf((char*)Message,"Hello \r\n");
 8000270:	490c      	ldr	r1, [pc, #48]	; (80002a4 <main+0x50>)
 8000272:	480d      	ldr	r0, [pc, #52]	; (80002a8 <main+0x54>)
 8000274:	f002 f942 	bl	80024fc <siprintf>
 8000278:	4603      	mov	r3, r0
 800027a:	b2da      	uxtb	r2, r3
 800027c:	4b0b      	ldr	r3, [pc, #44]	; (80002ac <main+0x58>)
 800027e:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Transmit_DMA(&huart2,Message,Length);
 8000280:	4b0a      	ldr	r3, [pc, #40]	; (80002ac <main+0x58>)
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	b29b      	uxth	r3, r3
 8000286:	461a      	mov	r2, r3
 8000288:	4907      	ldr	r1, [pc, #28]	; (80002a8 <main+0x54>)
 800028a:	4809      	ldr	r0, [pc, #36]	; (80002b0 <main+0x5c>)
 800028c:	f001 fc54 	bl	8001b38 <HAL_UART_Transmit_DMA>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 8000290:	2120      	movs	r1, #32
 8000292:	4808      	ldr	r0, [pc, #32]	; (80002b4 <main+0x60>)
 8000294:	f000 ffac 	bl	80011f0 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000298:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800029c:	f000 fa3c 	bl	8000718 <HAL_Delay>
	  Length = sprintf((char*)Message,"Hello \r\n");
 80002a0:	e7e6      	b.n	8000270 <main+0x1c>
 80002a2:	bf00      	nop
 80002a4:	08002d88 	.word	0x08002d88
 80002a8:	20000098 	.word	0x20000098
 80002ac:	200000b8 	.word	0x200000b8
 80002b0:	20000100 	.word	0x20000100
 80002b4:	40010800 	.word	0x40010800

080002b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b090      	sub	sp, #64	; 0x40
 80002bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002be:	f107 0318 	add.w	r3, r7, #24
 80002c2:	2228      	movs	r2, #40	; 0x28
 80002c4:	2100      	movs	r1, #0
 80002c6:	4618      	mov	r0, r3
 80002c8:	f002 f910 	bl	80024ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002cc:	1d3b      	adds	r3, r7, #4
 80002ce:	2200      	movs	r2, #0
 80002d0:	601a      	str	r2, [r3, #0]
 80002d2:	605a      	str	r2, [r3, #4]
 80002d4:	609a      	str	r2, [r3, #8]
 80002d6:	60da      	str	r2, [r3, #12]
 80002d8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002da:	2302      	movs	r3, #2
 80002dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002de:	2301      	movs	r3, #1
 80002e0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002e2:	2310      	movs	r3, #16
 80002e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002e6:	2302      	movs	r3, #2
 80002e8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002ea:	2300      	movs	r3, #0
 80002ec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80002ee:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80002f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002f4:	f107 0318 	add.w	r3, r7, #24
 80002f8:	4618      	mov	r0, r3
 80002fa:	f000 ffb5 	bl	8001268 <HAL_RCC_OscConfig>
 80002fe:	4603      	mov	r3, r0
 8000300:	2b00      	cmp	r3, #0
 8000302:	d001      	beq.n	8000308 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000304:	f000 f836 	bl	8000374 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000308:	230f      	movs	r3, #15
 800030a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800030c:	2302      	movs	r3, #2
 800030e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000310:	2300      	movs	r3, #0
 8000312:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000314:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000318:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800031a:	2300      	movs	r3, #0
 800031c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800031e:	1d3b      	adds	r3, r7, #4
 8000320:	2102      	movs	r1, #2
 8000322:	4618      	mov	r0, r3
 8000324:	f001 fa20 	bl	8001768 <HAL_RCC_ClockConfig>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800032e:	f000 f821 	bl	8000374 <Error_Handler>
  }
}
 8000332:	bf00      	nop
 8000334:	3740      	adds	r7, #64	; 0x40
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}

0800033a <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800033a:	b580      	push	{r7, lr}
 800033c:	af00      	add	r7, sp, #0
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800033e:	2200      	movs	r2, #0
 8000340:	2100      	movs	r1, #0
 8000342:	2011      	movs	r0, #17
 8000344:	f000 fae3 	bl	800090e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000348:	2011      	movs	r0, #17
 800034a:	f000 fafc 	bl	8000946 <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800034e:	2200      	movs	r2, #0
 8000350:	2100      	movs	r1, #0
 8000352:	2026      	movs	r0, #38	; 0x26
 8000354:	f000 fadb 	bl	800090e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000358:	2026      	movs	r0, #38	; 0x26
 800035a:	f000 faf4 	bl	8000946 <HAL_NVIC_EnableIRQ>
}
 800035e:	bf00      	nop
 8000360:	bd80      	pop	{r7, pc}

08000362 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000362:	b480      	push	{r7}
 8000364:	b083      	sub	sp, #12
 8000366:	af00      	add	r7, sp, #0
 8000368:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2)
	{

	}
}
 800036a:	bf00      	nop
 800036c:	370c      	adds	r7, #12
 800036e:	46bd      	mov	sp, r7
 8000370:	bc80      	pop	{r7}
 8000372:	4770      	bx	lr

08000374 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000378:	b672      	cpsid	i
}
 800037a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800037c:	e7fe      	b.n	800037c <Error_Handler+0x8>
	...

08000380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000380:	b480      	push	{r7}
 8000382:	b085      	sub	sp, #20
 8000384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000386:	4b15      	ldr	r3, [pc, #84]	; (80003dc <HAL_MspInit+0x5c>)
 8000388:	699b      	ldr	r3, [r3, #24]
 800038a:	4a14      	ldr	r2, [pc, #80]	; (80003dc <HAL_MspInit+0x5c>)
 800038c:	f043 0301 	orr.w	r3, r3, #1
 8000390:	6193      	str	r3, [r2, #24]
 8000392:	4b12      	ldr	r3, [pc, #72]	; (80003dc <HAL_MspInit+0x5c>)
 8000394:	699b      	ldr	r3, [r3, #24]
 8000396:	f003 0301 	and.w	r3, r3, #1
 800039a:	60bb      	str	r3, [r7, #8]
 800039c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800039e:	4b0f      	ldr	r3, [pc, #60]	; (80003dc <HAL_MspInit+0x5c>)
 80003a0:	69db      	ldr	r3, [r3, #28]
 80003a2:	4a0e      	ldr	r2, [pc, #56]	; (80003dc <HAL_MspInit+0x5c>)
 80003a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003a8:	61d3      	str	r3, [r2, #28]
 80003aa:	4b0c      	ldr	r3, [pc, #48]	; (80003dc <HAL_MspInit+0x5c>)
 80003ac:	69db      	ldr	r3, [r3, #28]
 80003ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003b2:	607b      	str	r3, [r7, #4]
 80003b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003b6:	4b0a      	ldr	r3, [pc, #40]	; (80003e0 <HAL_MspInit+0x60>)
 80003b8:	685b      	ldr	r3, [r3, #4]
 80003ba:	60fb      	str	r3, [r7, #12]
 80003bc:	68fb      	ldr	r3, [r7, #12]
 80003be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003c2:	60fb      	str	r3, [r7, #12]
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003ca:	60fb      	str	r3, [r7, #12]
 80003cc:	4a04      	ldr	r2, [pc, #16]	; (80003e0 <HAL_MspInit+0x60>)
 80003ce:	68fb      	ldr	r3, [r7, #12]
 80003d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003d2:	bf00      	nop
 80003d4:	3714      	adds	r7, #20
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bc80      	pop	{r7}
 80003da:	4770      	bx	lr
 80003dc:	40021000 	.word	0x40021000
 80003e0:	40010000 	.word	0x40010000

080003e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003e8:	e7fe      	b.n	80003e8 <NMI_Handler+0x4>

080003ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003ea:	b480      	push	{r7}
 80003ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ee:	e7fe      	b.n	80003ee <HardFault_Handler+0x4>

080003f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003f4:	e7fe      	b.n	80003f4 <MemManage_Handler+0x4>

080003f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003f6:	b480      	push	{r7}
 80003f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003fa:	e7fe      	b.n	80003fa <BusFault_Handler+0x4>

080003fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000400:	e7fe      	b.n	8000400 <UsageFault_Handler+0x4>

08000402 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000402:	b480      	push	{r7}
 8000404:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000406:	bf00      	nop
 8000408:	46bd      	mov	sp, r7
 800040a:	bc80      	pop	{r7}
 800040c:	4770      	bx	lr

0800040e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800040e:	b480      	push	{r7}
 8000410:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000412:	bf00      	nop
 8000414:	46bd      	mov	sp, r7
 8000416:	bc80      	pop	{r7}
 8000418:	4770      	bx	lr

0800041a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800041a:	b480      	push	{r7}
 800041c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800041e:	bf00      	nop
 8000420:	46bd      	mov	sp, r7
 8000422:	bc80      	pop	{r7}
 8000424:	4770      	bx	lr

08000426 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000426:	b580      	push	{r7, lr}
 8000428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800042a:	f000 f959 	bl	80006e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800042e:	bf00      	nop
 8000430:	bd80      	pop	{r7, pc}
	...

08000434 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000438:	4802      	ldr	r0, [pc, #8]	; (8000444 <DMA1_Channel7_IRQHandler+0x10>)
 800043a:	f000 fc09 	bl	8000c50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800043e:	bf00      	nop
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	200000bc 	.word	0x200000bc

08000448 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800044c:	4802      	ldr	r0, [pc, #8]	; (8000458 <USART2_IRQHandler+0x10>)
 800044e:	f001 fbdf 	bl	8001c10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000452:	bf00      	nop
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	20000100 	.word	0x20000100

0800045c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000460:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000464:	f000 fede 	bl	8001224 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000468:	bf00      	nop
 800046a:	bd80      	pop	{r7, pc}

0800046c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b086      	sub	sp, #24
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000474:	4a14      	ldr	r2, [pc, #80]	; (80004c8 <_sbrk+0x5c>)
 8000476:	4b15      	ldr	r3, [pc, #84]	; (80004cc <_sbrk+0x60>)
 8000478:	1ad3      	subs	r3, r2, r3
 800047a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800047c:	697b      	ldr	r3, [r7, #20]
 800047e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000480:	4b13      	ldr	r3, [pc, #76]	; (80004d0 <_sbrk+0x64>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	2b00      	cmp	r3, #0
 8000486:	d102      	bne.n	800048e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000488:	4b11      	ldr	r3, [pc, #68]	; (80004d0 <_sbrk+0x64>)
 800048a:	4a12      	ldr	r2, [pc, #72]	; (80004d4 <_sbrk+0x68>)
 800048c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800048e:	4b10      	ldr	r3, [pc, #64]	; (80004d0 <_sbrk+0x64>)
 8000490:	681a      	ldr	r2, [r3, #0]
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	4413      	add	r3, r2
 8000496:	693a      	ldr	r2, [r7, #16]
 8000498:	429a      	cmp	r2, r3
 800049a:	d207      	bcs.n	80004ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800049c:	f001 fffc 	bl	8002498 <__errno>
 80004a0:	4603      	mov	r3, r0
 80004a2:	220c      	movs	r2, #12
 80004a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80004a6:	f04f 33ff 	mov.w	r3, #4294967295
 80004aa:	e009      	b.n	80004c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80004ac:	4b08      	ldr	r3, [pc, #32]	; (80004d0 <_sbrk+0x64>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80004b2:	4b07      	ldr	r3, [pc, #28]	; (80004d0 <_sbrk+0x64>)
 80004b4:	681a      	ldr	r2, [r3, #0]
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	4413      	add	r3, r2
 80004ba:	4a05      	ldr	r2, [pc, #20]	; (80004d0 <_sbrk+0x64>)
 80004bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80004be:	68fb      	ldr	r3, [r7, #12]
}
 80004c0:	4618      	mov	r0, r3
 80004c2:	3718      	adds	r7, #24
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	20005000 	.word	0x20005000
 80004cc:	00000400 	.word	0x00000400
 80004d0:	2000008c 	.word	0x2000008c
 80004d4:	20000158 	.word	0x20000158

080004d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004dc:	bf00      	nop
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr

080004e4 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004e8:	4b11      	ldr	r3, [pc, #68]	; (8000530 <MX_USART2_UART_Init+0x4c>)
 80004ea:	4a12      	ldr	r2, [pc, #72]	; (8000534 <MX_USART2_UART_Init+0x50>)
 80004ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80004ee:	4b10      	ldr	r3, [pc, #64]	; (8000530 <MX_USART2_UART_Init+0x4c>)
 80004f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80004f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004f6:	4b0e      	ldr	r3, [pc, #56]	; (8000530 <MX_USART2_UART_Init+0x4c>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004fc:	4b0c      	ldr	r3, [pc, #48]	; (8000530 <MX_USART2_UART_Init+0x4c>)
 80004fe:	2200      	movs	r2, #0
 8000500:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000502:	4b0b      	ldr	r3, [pc, #44]	; (8000530 <MX_USART2_UART_Init+0x4c>)
 8000504:	2200      	movs	r2, #0
 8000506:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000508:	4b09      	ldr	r3, [pc, #36]	; (8000530 <MX_USART2_UART_Init+0x4c>)
 800050a:	220c      	movs	r2, #12
 800050c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800050e:	4b08      	ldr	r3, [pc, #32]	; (8000530 <MX_USART2_UART_Init+0x4c>)
 8000510:	2200      	movs	r2, #0
 8000512:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000514:	4b06      	ldr	r3, [pc, #24]	; (8000530 <MX_USART2_UART_Init+0x4c>)
 8000516:	2200      	movs	r2, #0
 8000518:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800051a:	4805      	ldr	r0, [pc, #20]	; (8000530 <MX_USART2_UART_Init+0x4c>)
 800051c:	f001 fabe 	bl	8001a9c <HAL_UART_Init>
 8000520:	4603      	mov	r3, r0
 8000522:	2b00      	cmp	r3, #0
 8000524:	d001      	beq.n	800052a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000526:	f7ff ff25 	bl	8000374 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800052a:	bf00      	nop
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	20000100 	.word	0x20000100
 8000534:	40004400 	.word	0x40004400

08000538 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b088      	sub	sp, #32
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000540:	f107 0310 	add.w	r3, r7, #16
 8000544:	2200      	movs	r2, #0
 8000546:	601a      	str	r2, [r3, #0]
 8000548:	605a      	str	r2, [r3, #4]
 800054a:	609a      	str	r2, [r3, #8]
 800054c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	4a28      	ldr	r2, [pc, #160]	; (80005f4 <HAL_UART_MspInit+0xbc>)
 8000554:	4293      	cmp	r3, r2
 8000556:	d149      	bne.n	80005ec <HAL_UART_MspInit+0xb4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000558:	4b27      	ldr	r3, [pc, #156]	; (80005f8 <HAL_UART_MspInit+0xc0>)
 800055a:	69db      	ldr	r3, [r3, #28]
 800055c:	4a26      	ldr	r2, [pc, #152]	; (80005f8 <HAL_UART_MspInit+0xc0>)
 800055e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000562:	61d3      	str	r3, [r2, #28]
 8000564:	4b24      	ldr	r3, [pc, #144]	; (80005f8 <HAL_UART_MspInit+0xc0>)
 8000566:	69db      	ldr	r3, [r3, #28]
 8000568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800056c:	60fb      	str	r3, [r7, #12]
 800056e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000570:	4b21      	ldr	r3, [pc, #132]	; (80005f8 <HAL_UART_MspInit+0xc0>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	4a20      	ldr	r2, [pc, #128]	; (80005f8 <HAL_UART_MspInit+0xc0>)
 8000576:	f043 0304 	orr.w	r3, r3, #4
 800057a:	6193      	str	r3, [r2, #24]
 800057c:	4b1e      	ldr	r3, [pc, #120]	; (80005f8 <HAL_UART_MspInit+0xc0>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	f003 0304 	and.w	r3, r3, #4
 8000584:	60bb      	str	r3, [r7, #8]
 8000586:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000588:	230c      	movs	r3, #12
 800058a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800058c:	2302      	movs	r3, #2
 800058e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000590:	2302      	movs	r3, #2
 8000592:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000594:	f107 0310 	add.w	r3, r7, #16
 8000598:	4619      	mov	r1, r3
 800059a:	4818      	ldr	r0, [pc, #96]	; (80005fc <HAL_UART_MspInit+0xc4>)
 800059c:	f000 fc8c 	bl	8000eb8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80005a0:	4b17      	ldr	r3, [pc, #92]	; (8000600 <HAL_UART_MspInit+0xc8>)
 80005a2:	4a18      	ldr	r2, [pc, #96]	; (8000604 <HAL_UART_MspInit+0xcc>)
 80005a4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80005a6:	4b16      	ldr	r3, [pc, #88]	; (8000600 <HAL_UART_MspInit+0xc8>)
 80005a8:	2210      	movs	r2, #16
 80005aa:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80005ac:	4b14      	ldr	r3, [pc, #80]	; (8000600 <HAL_UART_MspInit+0xc8>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80005b2:	4b13      	ldr	r3, [pc, #76]	; (8000600 <HAL_UART_MspInit+0xc8>)
 80005b4:	2280      	movs	r2, #128	; 0x80
 80005b6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80005b8:	4b11      	ldr	r3, [pc, #68]	; (8000600 <HAL_UART_MspInit+0xc8>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80005be:	4b10      	ldr	r3, [pc, #64]	; (8000600 <HAL_UART_MspInit+0xc8>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80005c4:	4b0e      	ldr	r3, [pc, #56]	; (8000600 <HAL_UART_MspInit+0xc8>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80005ca:	4b0d      	ldr	r3, [pc, #52]	; (8000600 <HAL_UART_MspInit+0xc8>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80005d0:	480b      	ldr	r0, [pc, #44]	; (8000600 <HAL_UART_MspInit+0xc8>)
 80005d2:	f000 f9d3 	bl	800097c <HAL_DMA_Init>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <HAL_UART_MspInit+0xa8>
    {
      Error_Handler();
 80005dc:	f7ff feca 	bl	8000374 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	4a07      	ldr	r2, [pc, #28]	; (8000600 <HAL_UART_MspInit+0xc8>)
 80005e4:	635a      	str	r2, [r3, #52]	; 0x34
 80005e6:	4a06      	ldr	r2, [pc, #24]	; (8000600 <HAL_UART_MspInit+0xc8>)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80005ec:	bf00      	nop
 80005ee:	3720      	adds	r7, #32
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40004400 	.word	0x40004400
 80005f8:	40021000 	.word	0x40021000
 80005fc:	40010800 	.word	0x40010800
 8000600:	200000bc 	.word	0x200000bc
 8000604:	40020080 	.word	0x40020080

08000608 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000608:	480c      	ldr	r0, [pc, #48]	; (800063c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800060a:	490d      	ldr	r1, [pc, #52]	; (8000640 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800060c:	4a0d      	ldr	r2, [pc, #52]	; (8000644 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800060e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000610:	e002      	b.n	8000618 <LoopCopyDataInit>

08000612 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000612:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000614:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000616:	3304      	adds	r3, #4

08000618 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000618:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800061a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800061c:	d3f9      	bcc.n	8000612 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800061e:	4a0a      	ldr	r2, [pc, #40]	; (8000648 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000620:	4c0a      	ldr	r4, [pc, #40]	; (800064c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000622:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000624:	e001      	b.n	800062a <LoopFillZerobss>

08000626 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000626:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000628:	3204      	adds	r2, #4

0800062a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800062a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800062c:	d3fb      	bcc.n	8000626 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800062e:	f7ff ff53 	bl	80004d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000632:	f001 ff37 	bl	80024a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000636:	f7ff fe0d 	bl	8000254 <main>
  bx lr
 800063a:	4770      	bx	lr
  ldr r0, =_sdata
 800063c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000640:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000644:	08002df8 	.word	0x08002df8
  ldr r2, =_sbss
 8000648:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800064c:	20000158 	.word	0x20000158

08000650 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000650:	e7fe      	b.n	8000650 <ADC1_2_IRQHandler>
	...

08000654 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000658:	4b08      	ldr	r3, [pc, #32]	; (800067c <HAL_Init+0x28>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a07      	ldr	r2, [pc, #28]	; (800067c <HAL_Init+0x28>)
 800065e:	f043 0310 	orr.w	r3, r3, #16
 8000662:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000664:	2003      	movs	r0, #3
 8000666:	f000 f947 	bl	80008f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800066a:	2000      	movs	r0, #0
 800066c:	f000 f808 	bl	8000680 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000670:	f7ff fe86 	bl	8000380 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000674:	2300      	movs	r3, #0
}
 8000676:	4618      	mov	r0, r3
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40022000 	.word	0x40022000

08000680 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000688:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <HAL_InitTick+0x54>)
 800068a:	681a      	ldr	r2, [r3, #0]
 800068c:	4b12      	ldr	r3, [pc, #72]	; (80006d8 <HAL_InitTick+0x58>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	4619      	mov	r1, r3
 8000692:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000696:	fbb3 f3f1 	udiv	r3, r3, r1
 800069a:	fbb2 f3f3 	udiv	r3, r2, r3
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 f95f 	bl	8000962 <HAL_SYSTICK_Config>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006aa:	2301      	movs	r3, #1
 80006ac:	e00e      	b.n	80006cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2b0f      	cmp	r3, #15
 80006b2:	d80a      	bhi.n	80006ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006b4:	2200      	movs	r2, #0
 80006b6:	6879      	ldr	r1, [r7, #4]
 80006b8:	f04f 30ff 	mov.w	r0, #4294967295
 80006bc:	f000 f927 	bl	800090e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006c0:	4a06      	ldr	r2, [pc, #24]	; (80006dc <HAL_InitTick+0x5c>)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006c6:	2300      	movs	r3, #0
 80006c8:	e000      	b.n	80006cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006ca:	2301      	movs	r3, #1
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3708      	adds	r7, #8
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	20000000 	.word	0x20000000
 80006d8:	20000008 	.word	0x20000008
 80006dc:	20000004 	.word	0x20000004

080006e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006e4:	4b05      	ldr	r3, [pc, #20]	; (80006fc <HAL_IncTick+0x1c>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	461a      	mov	r2, r3
 80006ea:	4b05      	ldr	r3, [pc, #20]	; (8000700 <HAL_IncTick+0x20>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4413      	add	r3, r2
 80006f0:	4a03      	ldr	r2, [pc, #12]	; (8000700 <HAL_IncTick+0x20>)
 80006f2:	6013      	str	r3, [r2, #0]
}
 80006f4:	bf00      	nop
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bc80      	pop	{r7}
 80006fa:	4770      	bx	lr
 80006fc:	20000008 	.word	0x20000008
 8000700:	20000144 	.word	0x20000144

08000704 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  return uwTick;
 8000708:	4b02      	ldr	r3, [pc, #8]	; (8000714 <HAL_GetTick+0x10>)
 800070a:	681b      	ldr	r3, [r3, #0]
}
 800070c:	4618      	mov	r0, r3
 800070e:	46bd      	mov	sp, r7
 8000710:	bc80      	pop	{r7}
 8000712:	4770      	bx	lr
 8000714:	20000144 	.word	0x20000144

08000718 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000720:	f7ff fff0 	bl	8000704 <HAL_GetTick>
 8000724:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000730:	d005      	beq.n	800073e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000732:	4b0a      	ldr	r3, [pc, #40]	; (800075c <HAL_Delay+0x44>)
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	461a      	mov	r2, r3
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	4413      	add	r3, r2
 800073c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800073e:	bf00      	nop
 8000740:	f7ff ffe0 	bl	8000704 <HAL_GetTick>
 8000744:	4602      	mov	r2, r0
 8000746:	68bb      	ldr	r3, [r7, #8]
 8000748:	1ad3      	subs	r3, r2, r3
 800074a:	68fa      	ldr	r2, [r7, #12]
 800074c:	429a      	cmp	r2, r3
 800074e:	d8f7      	bhi.n	8000740 <HAL_Delay+0x28>
  {
  }
}
 8000750:	bf00      	nop
 8000752:	bf00      	nop
 8000754:	3710      	adds	r7, #16
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	20000008 	.word	0x20000008

08000760 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000760:	b480      	push	{r7}
 8000762:	b085      	sub	sp, #20
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	f003 0307 	and.w	r3, r3, #7
 800076e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000770:	4b0c      	ldr	r3, [pc, #48]	; (80007a4 <__NVIC_SetPriorityGrouping+0x44>)
 8000772:	68db      	ldr	r3, [r3, #12]
 8000774:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000776:	68ba      	ldr	r2, [r7, #8]
 8000778:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800077c:	4013      	ands	r3, r2
 800077e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000788:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800078c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000790:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000792:	4a04      	ldr	r2, [pc, #16]	; (80007a4 <__NVIC_SetPriorityGrouping+0x44>)
 8000794:	68bb      	ldr	r3, [r7, #8]
 8000796:	60d3      	str	r3, [r2, #12]
}
 8000798:	bf00      	nop
 800079a:	3714      	adds	r7, #20
 800079c:	46bd      	mov	sp, r7
 800079e:	bc80      	pop	{r7}
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	e000ed00 	.word	0xe000ed00

080007a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007ac:	4b04      	ldr	r3, [pc, #16]	; (80007c0 <__NVIC_GetPriorityGrouping+0x18>)
 80007ae:	68db      	ldr	r3, [r3, #12]
 80007b0:	0a1b      	lsrs	r3, r3, #8
 80007b2:	f003 0307 	and.w	r3, r3, #7
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bc80      	pop	{r7}
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	e000ed00 	.word	0xe000ed00

080007c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	4603      	mov	r3, r0
 80007cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	db0b      	blt.n	80007ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007d6:	79fb      	ldrb	r3, [r7, #7]
 80007d8:	f003 021f 	and.w	r2, r3, #31
 80007dc:	4906      	ldr	r1, [pc, #24]	; (80007f8 <__NVIC_EnableIRQ+0x34>)
 80007de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e2:	095b      	lsrs	r3, r3, #5
 80007e4:	2001      	movs	r0, #1
 80007e6:	fa00 f202 	lsl.w	r2, r0, r2
 80007ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007ee:	bf00      	nop
 80007f0:	370c      	adds	r7, #12
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bc80      	pop	{r7}
 80007f6:	4770      	bx	lr
 80007f8:	e000e100 	.word	0xe000e100

080007fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	4603      	mov	r3, r0
 8000804:	6039      	str	r1, [r7, #0]
 8000806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800080c:	2b00      	cmp	r3, #0
 800080e:	db0a      	blt.n	8000826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	b2da      	uxtb	r2, r3
 8000814:	490c      	ldr	r1, [pc, #48]	; (8000848 <__NVIC_SetPriority+0x4c>)
 8000816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800081a:	0112      	lsls	r2, r2, #4
 800081c:	b2d2      	uxtb	r2, r2
 800081e:	440b      	add	r3, r1
 8000820:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000824:	e00a      	b.n	800083c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	b2da      	uxtb	r2, r3
 800082a:	4908      	ldr	r1, [pc, #32]	; (800084c <__NVIC_SetPriority+0x50>)
 800082c:	79fb      	ldrb	r3, [r7, #7]
 800082e:	f003 030f 	and.w	r3, r3, #15
 8000832:	3b04      	subs	r3, #4
 8000834:	0112      	lsls	r2, r2, #4
 8000836:	b2d2      	uxtb	r2, r2
 8000838:	440b      	add	r3, r1
 800083a:	761a      	strb	r2, [r3, #24]
}
 800083c:	bf00      	nop
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	bc80      	pop	{r7}
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	e000e100 	.word	0xe000e100
 800084c:	e000ed00 	.word	0xe000ed00

08000850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000850:	b480      	push	{r7}
 8000852:	b089      	sub	sp, #36	; 0x24
 8000854:	af00      	add	r7, sp, #0
 8000856:	60f8      	str	r0, [r7, #12]
 8000858:	60b9      	str	r1, [r7, #8]
 800085a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	f003 0307 	and.w	r3, r3, #7
 8000862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000864:	69fb      	ldr	r3, [r7, #28]
 8000866:	f1c3 0307 	rsb	r3, r3, #7
 800086a:	2b04      	cmp	r3, #4
 800086c:	bf28      	it	cs
 800086e:	2304      	movcs	r3, #4
 8000870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000872:	69fb      	ldr	r3, [r7, #28]
 8000874:	3304      	adds	r3, #4
 8000876:	2b06      	cmp	r3, #6
 8000878:	d902      	bls.n	8000880 <NVIC_EncodePriority+0x30>
 800087a:	69fb      	ldr	r3, [r7, #28]
 800087c:	3b03      	subs	r3, #3
 800087e:	e000      	b.n	8000882 <NVIC_EncodePriority+0x32>
 8000880:	2300      	movs	r3, #0
 8000882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000884:	f04f 32ff 	mov.w	r2, #4294967295
 8000888:	69bb      	ldr	r3, [r7, #24]
 800088a:	fa02 f303 	lsl.w	r3, r2, r3
 800088e:	43da      	mvns	r2, r3
 8000890:	68bb      	ldr	r3, [r7, #8]
 8000892:	401a      	ands	r2, r3
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000898:	f04f 31ff 	mov.w	r1, #4294967295
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	fa01 f303 	lsl.w	r3, r1, r3
 80008a2:	43d9      	mvns	r1, r3
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008a8:	4313      	orrs	r3, r2
         );
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3724      	adds	r7, #36	; 0x24
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bc80      	pop	{r7}
 80008b2:	4770      	bx	lr

080008b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	3b01      	subs	r3, #1
 80008c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008c4:	d301      	bcc.n	80008ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008c6:	2301      	movs	r3, #1
 80008c8:	e00f      	b.n	80008ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ca:	4a0a      	ldr	r2, [pc, #40]	; (80008f4 <SysTick_Config+0x40>)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	3b01      	subs	r3, #1
 80008d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008d2:	210f      	movs	r1, #15
 80008d4:	f04f 30ff 	mov.w	r0, #4294967295
 80008d8:	f7ff ff90 	bl	80007fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008dc:	4b05      	ldr	r3, [pc, #20]	; (80008f4 <SysTick_Config+0x40>)
 80008de:	2200      	movs	r2, #0
 80008e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008e2:	4b04      	ldr	r3, [pc, #16]	; (80008f4 <SysTick_Config+0x40>)
 80008e4:	2207      	movs	r2, #7
 80008e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008e8:	2300      	movs	r3, #0
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	e000e010 	.word	0xe000e010

080008f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000900:	6878      	ldr	r0, [r7, #4]
 8000902:	f7ff ff2d 	bl	8000760 <__NVIC_SetPriorityGrouping>
}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800090e:	b580      	push	{r7, lr}
 8000910:	b086      	sub	sp, #24
 8000912:	af00      	add	r7, sp, #0
 8000914:	4603      	mov	r3, r0
 8000916:	60b9      	str	r1, [r7, #8]
 8000918:	607a      	str	r2, [r7, #4]
 800091a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800091c:	2300      	movs	r3, #0
 800091e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000920:	f7ff ff42 	bl	80007a8 <__NVIC_GetPriorityGrouping>
 8000924:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000926:	687a      	ldr	r2, [r7, #4]
 8000928:	68b9      	ldr	r1, [r7, #8]
 800092a:	6978      	ldr	r0, [r7, #20]
 800092c:	f7ff ff90 	bl	8000850 <NVIC_EncodePriority>
 8000930:	4602      	mov	r2, r0
 8000932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000936:	4611      	mov	r1, r2
 8000938:	4618      	mov	r0, r3
 800093a:	f7ff ff5f 	bl	80007fc <__NVIC_SetPriority>
}
 800093e:	bf00      	nop
 8000940:	3718      	adds	r7, #24
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}

08000946 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000946:	b580      	push	{r7, lr}
 8000948:	b082      	sub	sp, #8
 800094a:	af00      	add	r7, sp, #0
 800094c:	4603      	mov	r3, r0
 800094e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000954:	4618      	mov	r0, r3
 8000956:	f7ff ff35 	bl	80007c4 <__NVIC_EnableIRQ>
}
 800095a:	bf00      	nop
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}

08000962 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000962:	b580      	push	{r7, lr}
 8000964:	b082      	sub	sp, #8
 8000966:	af00      	add	r7, sp, #0
 8000968:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800096a:	6878      	ldr	r0, [r7, #4]
 800096c:	f7ff ffa2 	bl	80008b4 <SysTick_Config>
 8000970:	4603      	mov	r3, r0
}
 8000972:	4618      	mov	r0, r3
 8000974:	3708      	adds	r7, #8
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
	...

0800097c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800097c:	b480      	push	{r7}
 800097e:	b085      	sub	sp, #20
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000984:	2300      	movs	r3, #0
 8000986:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d101      	bne.n	8000992 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800098e:	2301      	movs	r3, #1
 8000990:	e043      	b.n	8000a1a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	461a      	mov	r2, r3
 8000998:	4b22      	ldr	r3, [pc, #136]	; (8000a24 <HAL_DMA_Init+0xa8>)
 800099a:	4413      	add	r3, r2
 800099c:	4a22      	ldr	r2, [pc, #136]	; (8000a28 <HAL_DMA_Init+0xac>)
 800099e:	fba2 2303 	umull	r2, r3, r2, r3
 80009a2:	091b      	lsrs	r3, r3, #4
 80009a4:	009a      	lsls	r2, r3, #2
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	4a1f      	ldr	r2, [pc, #124]	; (8000a2c <HAL_DMA_Init+0xb0>)
 80009ae:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2202      	movs	r2, #2
 80009b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80009c6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80009ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80009d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	68db      	ldr	r3, [r3, #12]
 80009da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	695b      	ldr	r3, [r3, #20]
 80009e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80009ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	69db      	ldr	r3, [r3, #28]
 80009f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80009f4:	68fa      	ldr	r2, [r7, #12]
 80009f6:	4313      	orrs	r3, r2
 80009f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	68fa      	ldr	r2, [r7, #12]
 8000a00:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	2200      	movs	r2, #0
 8000a06:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	2200      	movs	r2, #0
 8000a14:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000a18:	2300      	movs	r3, #0
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3714      	adds	r7, #20
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bc80      	pop	{r7}
 8000a22:	4770      	bx	lr
 8000a24:	bffdfff8 	.word	0xbffdfff8
 8000a28:	cccccccd 	.word	0xcccccccd
 8000a2c:	40020000 	.word	0x40020000

08000a30 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b086      	sub	sp, #24
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	60f8      	str	r0, [r7, #12]
 8000a38:	60b9      	str	r1, [r7, #8]
 8000a3a:	607a      	str	r2, [r7, #4]
 8000a3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a48:	2b01      	cmp	r3, #1
 8000a4a:	d101      	bne.n	8000a50 <HAL_DMA_Start_IT+0x20>
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	e04a      	b.n	8000ae6 <HAL_DMA_Start_IT+0xb6>
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	2201      	movs	r2, #1
 8000a54:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d13a      	bne.n	8000ad8 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	2202      	movs	r2, #2
 8000a66:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f022 0201 	bic.w	r2, r2, #1
 8000a7e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	687a      	ldr	r2, [r7, #4]
 8000a84:	68b9      	ldr	r1, [r7, #8]
 8000a86:	68f8      	ldr	r0, [r7, #12]
 8000a88:	f000 f9e8 	bl	8000e5c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d008      	beq.n	8000aa6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	681a      	ldr	r2, [r3, #0]
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f042 020e 	orr.w	r2, r2, #14
 8000aa2:	601a      	str	r2, [r3, #0]
 8000aa4:	e00f      	b.n	8000ac6 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	f022 0204 	bic.w	r2, r2, #4
 8000ab4:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	681a      	ldr	r2, [r3, #0]
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f042 020a 	orr.w	r2, r2, #10
 8000ac4:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	681a      	ldr	r2, [r3, #0]
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f042 0201 	orr.w	r2, r2, #1
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	e005      	b.n	8000ae4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	2200      	movs	r2, #0
 8000adc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000ae4:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	3718      	adds	r7, #24
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000aee:	b480      	push	{r7}
 8000af0:	b085      	sub	sp, #20
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000af6:	2300      	movs	r3, #0
 8000af8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b00:	2b02      	cmp	r3, #2
 8000b02:	d008      	beq.n	8000b16 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2204      	movs	r2, #4
 8000b08:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000b12:	2301      	movs	r3, #1
 8000b14:	e020      	b.n	8000b58 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	681a      	ldr	r2, [r3, #0]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f022 020e 	bic.w	r2, r2, #14
 8000b24:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	f022 0201 	bic.w	r2, r2, #1
 8000b34:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b3e:	2101      	movs	r1, #1
 8000b40:	fa01 f202 	lsl.w	r2, r1, r2
 8000b44:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	2201      	movs	r2, #1
 8000b4a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2200      	movs	r2, #0
 8000b52:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3714      	adds	r7, #20
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bc80      	pop	{r7}
 8000b60:	4770      	bx	lr
	...

08000b64 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b76:	2b02      	cmp	r3, #2
 8000b78:	d005      	beq.n	8000b86 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2204      	movs	r2, #4
 8000b7e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000b80:	2301      	movs	r3, #1
 8000b82:	73fb      	strb	r3, [r7, #15]
 8000b84:	e051      	b.n	8000c2a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	681a      	ldr	r2, [r3, #0]
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f022 020e 	bic.w	r2, r2, #14
 8000b94:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	681a      	ldr	r2, [r3, #0]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f022 0201 	bic.w	r2, r2, #1
 8000ba4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a22      	ldr	r2, [pc, #136]	; (8000c34 <HAL_DMA_Abort_IT+0xd0>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d029      	beq.n	8000c04 <HAL_DMA_Abort_IT+0xa0>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a20      	ldr	r2, [pc, #128]	; (8000c38 <HAL_DMA_Abort_IT+0xd4>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d022      	beq.n	8000c00 <HAL_DMA_Abort_IT+0x9c>
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a1f      	ldr	r2, [pc, #124]	; (8000c3c <HAL_DMA_Abort_IT+0xd8>)
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	d01a      	beq.n	8000bfa <HAL_DMA_Abort_IT+0x96>
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a1d      	ldr	r2, [pc, #116]	; (8000c40 <HAL_DMA_Abort_IT+0xdc>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d012      	beq.n	8000bf4 <HAL_DMA_Abort_IT+0x90>
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a1c      	ldr	r2, [pc, #112]	; (8000c44 <HAL_DMA_Abort_IT+0xe0>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d00a      	beq.n	8000bee <HAL_DMA_Abort_IT+0x8a>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a1a      	ldr	r2, [pc, #104]	; (8000c48 <HAL_DMA_Abort_IT+0xe4>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d102      	bne.n	8000be8 <HAL_DMA_Abort_IT+0x84>
 8000be2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000be6:	e00e      	b.n	8000c06 <HAL_DMA_Abort_IT+0xa2>
 8000be8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000bec:	e00b      	b.n	8000c06 <HAL_DMA_Abort_IT+0xa2>
 8000bee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bf2:	e008      	b.n	8000c06 <HAL_DMA_Abort_IT+0xa2>
 8000bf4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bf8:	e005      	b.n	8000c06 <HAL_DMA_Abort_IT+0xa2>
 8000bfa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bfe:	e002      	b.n	8000c06 <HAL_DMA_Abort_IT+0xa2>
 8000c00:	2310      	movs	r3, #16
 8000c02:	e000      	b.n	8000c06 <HAL_DMA_Abort_IT+0xa2>
 8000c04:	2301      	movs	r3, #1
 8000c06:	4a11      	ldr	r2, [pc, #68]	; (8000c4c <HAL_DMA_Abort_IT+0xe8>)
 8000c08:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	2200      	movs	r2, #0
 8000c16:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d003      	beq.n	8000c2a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	4798      	blx	r3
    } 
  }
  return status;
 8000c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3710      	adds	r7, #16
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	40020008 	.word	0x40020008
 8000c38:	4002001c 	.word	0x4002001c
 8000c3c:	40020030 	.word	0x40020030
 8000c40:	40020044 	.word	0x40020044
 8000c44:	40020058 	.word	0x40020058
 8000c48:	4002006c 	.word	0x4002006c
 8000c4c:	40020000 	.word	0x40020000

08000c50 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c6c:	2204      	movs	r2, #4
 8000c6e:	409a      	lsls	r2, r3
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	4013      	ands	r3, r2
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d04f      	beq.n	8000d18 <HAL_DMA_IRQHandler+0xc8>
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	f003 0304 	and.w	r3, r3, #4
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d04a      	beq.n	8000d18 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f003 0320 	and.w	r3, r3, #32
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d107      	bne.n	8000ca0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f022 0204 	bic.w	r2, r2, #4
 8000c9e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a66      	ldr	r2, [pc, #408]	; (8000e40 <HAL_DMA_IRQHandler+0x1f0>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d029      	beq.n	8000cfe <HAL_DMA_IRQHandler+0xae>
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a65      	ldr	r2, [pc, #404]	; (8000e44 <HAL_DMA_IRQHandler+0x1f4>)
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d022      	beq.n	8000cfa <HAL_DMA_IRQHandler+0xaa>
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a63      	ldr	r2, [pc, #396]	; (8000e48 <HAL_DMA_IRQHandler+0x1f8>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d01a      	beq.n	8000cf4 <HAL_DMA_IRQHandler+0xa4>
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a62      	ldr	r2, [pc, #392]	; (8000e4c <HAL_DMA_IRQHandler+0x1fc>)
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	d012      	beq.n	8000cee <HAL_DMA_IRQHandler+0x9e>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a60      	ldr	r2, [pc, #384]	; (8000e50 <HAL_DMA_IRQHandler+0x200>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d00a      	beq.n	8000ce8 <HAL_DMA_IRQHandler+0x98>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a5f      	ldr	r2, [pc, #380]	; (8000e54 <HAL_DMA_IRQHandler+0x204>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d102      	bne.n	8000ce2 <HAL_DMA_IRQHandler+0x92>
 8000cdc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ce0:	e00e      	b.n	8000d00 <HAL_DMA_IRQHandler+0xb0>
 8000ce2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000ce6:	e00b      	b.n	8000d00 <HAL_DMA_IRQHandler+0xb0>
 8000ce8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000cec:	e008      	b.n	8000d00 <HAL_DMA_IRQHandler+0xb0>
 8000cee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000cf2:	e005      	b.n	8000d00 <HAL_DMA_IRQHandler+0xb0>
 8000cf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cf8:	e002      	b.n	8000d00 <HAL_DMA_IRQHandler+0xb0>
 8000cfa:	2340      	movs	r3, #64	; 0x40
 8000cfc:	e000      	b.n	8000d00 <HAL_DMA_IRQHandler+0xb0>
 8000cfe:	2304      	movs	r3, #4
 8000d00:	4a55      	ldr	r2, [pc, #340]	; (8000e58 <HAL_DMA_IRQHandler+0x208>)
 8000d02:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	f000 8094 	beq.w	8000e36 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000d16:	e08e      	b.n	8000e36 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1c:	2202      	movs	r2, #2
 8000d1e:	409a      	lsls	r2, r3
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	4013      	ands	r3, r2
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d056      	beq.n	8000dd6 <HAL_DMA_IRQHandler+0x186>
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	f003 0302 	and.w	r3, r3, #2
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d051      	beq.n	8000dd6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f003 0320 	and.w	r3, r3, #32
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d10b      	bne.n	8000d58 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f022 020a 	bic.w	r2, r2, #10
 8000d4e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	2201      	movs	r2, #1
 8000d54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a38      	ldr	r2, [pc, #224]	; (8000e40 <HAL_DMA_IRQHandler+0x1f0>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d029      	beq.n	8000db6 <HAL_DMA_IRQHandler+0x166>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a37      	ldr	r2, [pc, #220]	; (8000e44 <HAL_DMA_IRQHandler+0x1f4>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d022      	beq.n	8000db2 <HAL_DMA_IRQHandler+0x162>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a35      	ldr	r2, [pc, #212]	; (8000e48 <HAL_DMA_IRQHandler+0x1f8>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d01a      	beq.n	8000dac <HAL_DMA_IRQHandler+0x15c>
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a34      	ldr	r2, [pc, #208]	; (8000e4c <HAL_DMA_IRQHandler+0x1fc>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d012      	beq.n	8000da6 <HAL_DMA_IRQHandler+0x156>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a32      	ldr	r2, [pc, #200]	; (8000e50 <HAL_DMA_IRQHandler+0x200>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d00a      	beq.n	8000da0 <HAL_DMA_IRQHandler+0x150>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a31      	ldr	r2, [pc, #196]	; (8000e54 <HAL_DMA_IRQHandler+0x204>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d102      	bne.n	8000d9a <HAL_DMA_IRQHandler+0x14a>
 8000d94:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000d98:	e00e      	b.n	8000db8 <HAL_DMA_IRQHandler+0x168>
 8000d9a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000d9e:	e00b      	b.n	8000db8 <HAL_DMA_IRQHandler+0x168>
 8000da0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000da4:	e008      	b.n	8000db8 <HAL_DMA_IRQHandler+0x168>
 8000da6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000daa:	e005      	b.n	8000db8 <HAL_DMA_IRQHandler+0x168>
 8000dac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000db0:	e002      	b.n	8000db8 <HAL_DMA_IRQHandler+0x168>
 8000db2:	2320      	movs	r3, #32
 8000db4:	e000      	b.n	8000db8 <HAL_DMA_IRQHandler+0x168>
 8000db6:	2302      	movs	r3, #2
 8000db8:	4a27      	ldr	r2, [pc, #156]	; (8000e58 <HAL_DMA_IRQHandler+0x208>)
 8000dba:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d034      	beq.n	8000e36 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000dd4:	e02f      	b.n	8000e36 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dda:	2208      	movs	r2, #8
 8000ddc:	409a      	lsls	r2, r3
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	4013      	ands	r3, r2
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d028      	beq.n	8000e38 <HAL_DMA_IRQHandler+0x1e8>
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	f003 0308 	and.w	r3, r3, #8
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d023      	beq.n	8000e38 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f022 020e 	bic.w	r2, r2, #14
 8000dfe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e08:	2101      	movs	r1, #1
 8000e0a:	fa01 f202 	lsl.w	r2, r1, r2
 8000e0e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2201      	movs	r2, #1
 8000e14:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2201      	movs	r2, #1
 8000e1a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2200      	movs	r2, #0
 8000e22:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d004      	beq.n	8000e38 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	4798      	blx	r3
    }
  }
  return;
 8000e36:	bf00      	nop
 8000e38:	bf00      	nop
}
 8000e3a:	3710      	adds	r7, #16
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40020008 	.word	0x40020008
 8000e44:	4002001c 	.word	0x4002001c
 8000e48:	40020030 	.word	0x40020030
 8000e4c:	40020044 	.word	0x40020044
 8000e50:	40020058 	.word	0x40020058
 8000e54:	4002006c 	.word	0x4002006c
 8000e58:	40020000 	.word	0x40020000

08000e5c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	60f8      	str	r0, [r7, #12]
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	607a      	str	r2, [r7, #4]
 8000e68:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e72:	2101      	movs	r1, #1
 8000e74:	fa01 f202 	lsl.w	r2, r1, r2
 8000e78:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	683a      	ldr	r2, [r7, #0]
 8000e80:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	2b10      	cmp	r3, #16
 8000e88:	d108      	bne.n	8000e9c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	687a      	ldr	r2, [r7, #4]
 8000e90:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	68ba      	ldr	r2, [r7, #8]
 8000e98:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000e9a:	e007      	b.n	8000eac <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	68ba      	ldr	r2, [r7, #8]
 8000ea2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	687a      	ldr	r2, [r7, #4]
 8000eaa:	60da      	str	r2, [r3, #12]
}
 8000eac:	bf00      	nop
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc80      	pop	{r7}
 8000eb4:	4770      	bx	lr
	...

08000eb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b08b      	sub	sp, #44	; 0x2c
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eca:	e169      	b.n	80011a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ecc:	2201      	movs	r2, #1
 8000ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	69fa      	ldr	r2, [r7, #28]
 8000edc:	4013      	ands	r3, r2
 8000ede:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ee0:	69ba      	ldr	r2, [r7, #24]
 8000ee2:	69fb      	ldr	r3, [r7, #28]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	f040 8158 	bne.w	800119a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	4a9a      	ldr	r2, [pc, #616]	; (8001158 <HAL_GPIO_Init+0x2a0>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d05e      	beq.n	8000fb2 <HAL_GPIO_Init+0xfa>
 8000ef4:	4a98      	ldr	r2, [pc, #608]	; (8001158 <HAL_GPIO_Init+0x2a0>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d875      	bhi.n	8000fe6 <HAL_GPIO_Init+0x12e>
 8000efa:	4a98      	ldr	r2, [pc, #608]	; (800115c <HAL_GPIO_Init+0x2a4>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d058      	beq.n	8000fb2 <HAL_GPIO_Init+0xfa>
 8000f00:	4a96      	ldr	r2, [pc, #600]	; (800115c <HAL_GPIO_Init+0x2a4>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d86f      	bhi.n	8000fe6 <HAL_GPIO_Init+0x12e>
 8000f06:	4a96      	ldr	r2, [pc, #600]	; (8001160 <HAL_GPIO_Init+0x2a8>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d052      	beq.n	8000fb2 <HAL_GPIO_Init+0xfa>
 8000f0c:	4a94      	ldr	r2, [pc, #592]	; (8001160 <HAL_GPIO_Init+0x2a8>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d869      	bhi.n	8000fe6 <HAL_GPIO_Init+0x12e>
 8000f12:	4a94      	ldr	r2, [pc, #592]	; (8001164 <HAL_GPIO_Init+0x2ac>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d04c      	beq.n	8000fb2 <HAL_GPIO_Init+0xfa>
 8000f18:	4a92      	ldr	r2, [pc, #584]	; (8001164 <HAL_GPIO_Init+0x2ac>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d863      	bhi.n	8000fe6 <HAL_GPIO_Init+0x12e>
 8000f1e:	4a92      	ldr	r2, [pc, #584]	; (8001168 <HAL_GPIO_Init+0x2b0>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d046      	beq.n	8000fb2 <HAL_GPIO_Init+0xfa>
 8000f24:	4a90      	ldr	r2, [pc, #576]	; (8001168 <HAL_GPIO_Init+0x2b0>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d85d      	bhi.n	8000fe6 <HAL_GPIO_Init+0x12e>
 8000f2a:	2b12      	cmp	r3, #18
 8000f2c:	d82a      	bhi.n	8000f84 <HAL_GPIO_Init+0xcc>
 8000f2e:	2b12      	cmp	r3, #18
 8000f30:	d859      	bhi.n	8000fe6 <HAL_GPIO_Init+0x12e>
 8000f32:	a201      	add	r2, pc, #4	; (adr r2, 8000f38 <HAL_GPIO_Init+0x80>)
 8000f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f38:	08000fb3 	.word	0x08000fb3
 8000f3c:	08000f8d 	.word	0x08000f8d
 8000f40:	08000f9f 	.word	0x08000f9f
 8000f44:	08000fe1 	.word	0x08000fe1
 8000f48:	08000fe7 	.word	0x08000fe7
 8000f4c:	08000fe7 	.word	0x08000fe7
 8000f50:	08000fe7 	.word	0x08000fe7
 8000f54:	08000fe7 	.word	0x08000fe7
 8000f58:	08000fe7 	.word	0x08000fe7
 8000f5c:	08000fe7 	.word	0x08000fe7
 8000f60:	08000fe7 	.word	0x08000fe7
 8000f64:	08000fe7 	.word	0x08000fe7
 8000f68:	08000fe7 	.word	0x08000fe7
 8000f6c:	08000fe7 	.word	0x08000fe7
 8000f70:	08000fe7 	.word	0x08000fe7
 8000f74:	08000fe7 	.word	0x08000fe7
 8000f78:	08000fe7 	.word	0x08000fe7
 8000f7c:	08000f95 	.word	0x08000f95
 8000f80:	08000fa9 	.word	0x08000fa9
 8000f84:	4a79      	ldr	r2, [pc, #484]	; (800116c <HAL_GPIO_Init+0x2b4>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d013      	beq.n	8000fb2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000f8a:	e02c      	b.n	8000fe6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	623b      	str	r3, [r7, #32]
          break;
 8000f92:	e029      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	3304      	adds	r3, #4
 8000f9a:	623b      	str	r3, [r7, #32]
          break;
 8000f9c:	e024      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	3308      	adds	r3, #8
 8000fa4:	623b      	str	r3, [r7, #32]
          break;
 8000fa6:	e01f      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	330c      	adds	r3, #12
 8000fae:	623b      	str	r3, [r7, #32]
          break;
 8000fb0:	e01a      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d102      	bne.n	8000fc0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000fba:	2304      	movs	r3, #4
 8000fbc:	623b      	str	r3, [r7, #32]
          break;
 8000fbe:	e013      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d105      	bne.n	8000fd4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000fc8:	2308      	movs	r3, #8
 8000fca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	69fa      	ldr	r2, [r7, #28]
 8000fd0:	611a      	str	r2, [r3, #16]
          break;
 8000fd2:	e009      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000fd4:	2308      	movs	r3, #8
 8000fd6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	69fa      	ldr	r2, [r7, #28]
 8000fdc:	615a      	str	r2, [r3, #20]
          break;
 8000fde:	e003      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	623b      	str	r3, [r7, #32]
          break;
 8000fe4:	e000      	b.n	8000fe8 <HAL_GPIO_Init+0x130>
          break;
 8000fe6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000fe8:	69bb      	ldr	r3, [r7, #24]
 8000fea:	2bff      	cmp	r3, #255	; 0xff
 8000fec:	d801      	bhi.n	8000ff2 <HAL_GPIO_Init+0x13a>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	e001      	b.n	8000ff6 <HAL_GPIO_Init+0x13e>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ff8:	69bb      	ldr	r3, [r7, #24]
 8000ffa:	2bff      	cmp	r3, #255	; 0xff
 8000ffc:	d802      	bhi.n	8001004 <HAL_GPIO_Init+0x14c>
 8000ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	e002      	b.n	800100a <HAL_GPIO_Init+0x152>
 8001004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001006:	3b08      	subs	r3, #8
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	210f      	movs	r1, #15
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	fa01 f303 	lsl.w	r3, r1, r3
 8001018:	43db      	mvns	r3, r3
 800101a:	401a      	ands	r2, r3
 800101c:	6a39      	ldr	r1, [r7, #32]
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	fa01 f303 	lsl.w	r3, r1, r3
 8001024:	431a      	orrs	r2, r3
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001032:	2b00      	cmp	r3, #0
 8001034:	f000 80b1 	beq.w	800119a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001038:	4b4d      	ldr	r3, [pc, #308]	; (8001170 <HAL_GPIO_Init+0x2b8>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	4a4c      	ldr	r2, [pc, #304]	; (8001170 <HAL_GPIO_Init+0x2b8>)
 800103e:	f043 0301 	orr.w	r3, r3, #1
 8001042:	6193      	str	r3, [r2, #24]
 8001044:	4b4a      	ldr	r3, [pc, #296]	; (8001170 <HAL_GPIO_Init+0x2b8>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	f003 0301 	and.w	r3, r3, #1
 800104c:	60bb      	str	r3, [r7, #8]
 800104e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001050:	4a48      	ldr	r2, [pc, #288]	; (8001174 <HAL_GPIO_Init+0x2bc>)
 8001052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001054:	089b      	lsrs	r3, r3, #2
 8001056:	3302      	adds	r3, #2
 8001058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800105c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800105e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001060:	f003 0303 	and.w	r3, r3, #3
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	220f      	movs	r2, #15
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	4013      	ands	r3, r2
 8001072:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4a40      	ldr	r2, [pc, #256]	; (8001178 <HAL_GPIO_Init+0x2c0>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d013      	beq.n	80010a4 <HAL_GPIO_Init+0x1ec>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4a3f      	ldr	r2, [pc, #252]	; (800117c <HAL_GPIO_Init+0x2c4>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d00d      	beq.n	80010a0 <HAL_GPIO_Init+0x1e8>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4a3e      	ldr	r2, [pc, #248]	; (8001180 <HAL_GPIO_Init+0x2c8>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d007      	beq.n	800109c <HAL_GPIO_Init+0x1e4>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a3d      	ldr	r2, [pc, #244]	; (8001184 <HAL_GPIO_Init+0x2cc>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d101      	bne.n	8001098 <HAL_GPIO_Init+0x1e0>
 8001094:	2303      	movs	r3, #3
 8001096:	e006      	b.n	80010a6 <HAL_GPIO_Init+0x1ee>
 8001098:	2304      	movs	r3, #4
 800109a:	e004      	b.n	80010a6 <HAL_GPIO_Init+0x1ee>
 800109c:	2302      	movs	r3, #2
 800109e:	e002      	b.n	80010a6 <HAL_GPIO_Init+0x1ee>
 80010a0:	2301      	movs	r3, #1
 80010a2:	e000      	b.n	80010a6 <HAL_GPIO_Init+0x1ee>
 80010a4:	2300      	movs	r3, #0
 80010a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010a8:	f002 0203 	and.w	r2, r2, #3
 80010ac:	0092      	lsls	r2, r2, #2
 80010ae:	4093      	lsls	r3, r2
 80010b0:	68fa      	ldr	r2, [r7, #12]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80010b6:	492f      	ldr	r1, [pc, #188]	; (8001174 <HAL_GPIO_Init+0x2bc>)
 80010b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ba:	089b      	lsrs	r3, r3, #2
 80010bc:	3302      	adds	r3, #2
 80010be:	68fa      	ldr	r2, [r7, #12]
 80010c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d006      	beq.n	80010de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80010d0:	4b2d      	ldr	r3, [pc, #180]	; (8001188 <HAL_GPIO_Init+0x2d0>)
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	492c      	ldr	r1, [pc, #176]	; (8001188 <HAL_GPIO_Init+0x2d0>)
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	4313      	orrs	r3, r2
 80010da:	600b      	str	r3, [r1, #0]
 80010dc:	e006      	b.n	80010ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80010de:	4b2a      	ldr	r3, [pc, #168]	; (8001188 <HAL_GPIO_Init+0x2d0>)
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	69bb      	ldr	r3, [r7, #24]
 80010e4:	43db      	mvns	r3, r3
 80010e6:	4928      	ldr	r1, [pc, #160]	; (8001188 <HAL_GPIO_Init+0x2d0>)
 80010e8:	4013      	ands	r3, r2
 80010ea:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d006      	beq.n	8001106 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80010f8:	4b23      	ldr	r3, [pc, #140]	; (8001188 <HAL_GPIO_Init+0x2d0>)
 80010fa:	685a      	ldr	r2, [r3, #4]
 80010fc:	4922      	ldr	r1, [pc, #136]	; (8001188 <HAL_GPIO_Init+0x2d0>)
 80010fe:	69bb      	ldr	r3, [r7, #24]
 8001100:	4313      	orrs	r3, r2
 8001102:	604b      	str	r3, [r1, #4]
 8001104:	e006      	b.n	8001114 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001106:	4b20      	ldr	r3, [pc, #128]	; (8001188 <HAL_GPIO_Init+0x2d0>)
 8001108:	685a      	ldr	r2, [r3, #4]
 800110a:	69bb      	ldr	r3, [r7, #24]
 800110c:	43db      	mvns	r3, r3
 800110e:	491e      	ldr	r1, [pc, #120]	; (8001188 <HAL_GPIO_Init+0x2d0>)
 8001110:	4013      	ands	r3, r2
 8001112:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800111c:	2b00      	cmp	r3, #0
 800111e:	d006      	beq.n	800112e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001120:	4b19      	ldr	r3, [pc, #100]	; (8001188 <HAL_GPIO_Init+0x2d0>)
 8001122:	689a      	ldr	r2, [r3, #8]
 8001124:	4918      	ldr	r1, [pc, #96]	; (8001188 <HAL_GPIO_Init+0x2d0>)
 8001126:	69bb      	ldr	r3, [r7, #24]
 8001128:	4313      	orrs	r3, r2
 800112a:	608b      	str	r3, [r1, #8]
 800112c:	e006      	b.n	800113c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800112e:	4b16      	ldr	r3, [pc, #88]	; (8001188 <HAL_GPIO_Init+0x2d0>)
 8001130:	689a      	ldr	r2, [r3, #8]
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	43db      	mvns	r3, r3
 8001136:	4914      	ldr	r1, [pc, #80]	; (8001188 <HAL_GPIO_Init+0x2d0>)
 8001138:	4013      	ands	r3, r2
 800113a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001144:	2b00      	cmp	r3, #0
 8001146:	d021      	beq.n	800118c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001148:	4b0f      	ldr	r3, [pc, #60]	; (8001188 <HAL_GPIO_Init+0x2d0>)
 800114a:	68da      	ldr	r2, [r3, #12]
 800114c:	490e      	ldr	r1, [pc, #56]	; (8001188 <HAL_GPIO_Init+0x2d0>)
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	4313      	orrs	r3, r2
 8001152:	60cb      	str	r3, [r1, #12]
 8001154:	e021      	b.n	800119a <HAL_GPIO_Init+0x2e2>
 8001156:	bf00      	nop
 8001158:	10320000 	.word	0x10320000
 800115c:	10310000 	.word	0x10310000
 8001160:	10220000 	.word	0x10220000
 8001164:	10210000 	.word	0x10210000
 8001168:	10120000 	.word	0x10120000
 800116c:	10110000 	.word	0x10110000
 8001170:	40021000 	.word	0x40021000
 8001174:	40010000 	.word	0x40010000
 8001178:	40010800 	.word	0x40010800
 800117c:	40010c00 	.word	0x40010c00
 8001180:	40011000 	.word	0x40011000
 8001184:	40011400 	.word	0x40011400
 8001188:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800118c:	4b0b      	ldr	r3, [pc, #44]	; (80011bc <HAL_GPIO_Init+0x304>)
 800118e:	68da      	ldr	r2, [r3, #12]
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	43db      	mvns	r3, r3
 8001194:	4909      	ldr	r1, [pc, #36]	; (80011bc <HAL_GPIO_Init+0x304>)
 8001196:	4013      	ands	r3, r2
 8001198:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800119a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800119c:	3301      	adds	r3, #1
 800119e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a6:	fa22 f303 	lsr.w	r3, r2, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	f47f ae8e 	bne.w	8000ecc <HAL_GPIO_Init+0x14>
  }
}
 80011b0:	bf00      	nop
 80011b2:	bf00      	nop
 80011b4:	372c      	adds	r7, #44	; 0x2c
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr
 80011bc:	40010400 	.word	0x40010400

080011c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	460b      	mov	r3, r1
 80011ca:	807b      	strh	r3, [r7, #2]
 80011cc:	4613      	mov	r3, r2
 80011ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011d0:	787b      	ldrb	r3, [r7, #1]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d003      	beq.n	80011de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011d6:	887a      	ldrh	r2, [r7, #2]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80011dc:	e003      	b.n	80011e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80011de:	887b      	ldrh	r3, [r7, #2]
 80011e0:	041a      	lsls	r2, r3, #16
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	611a      	str	r2, [r3, #16]
}
 80011e6:	bf00      	nop
 80011e8:	370c      	adds	r7, #12
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr

080011f0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b085      	sub	sp, #20
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	460b      	mov	r3, r1
 80011fa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001202:	887a      	ldrh	r2, [r7, #2]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	4013      	ands	r3, r2
 8001208:	041a      	lsls	r2, r3, #16
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	43d9      	mvns	r1, r3
 800120e:	887b      	ldrh	r3, [r7, #2]
 8001210:	400b      	ands	r3, r1
 8001212:	431a      	orrs	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	611a      	str	r2, [r3, #16]
}
 8001218:	bf00      	nop
 800121a:	3714      	adds	r7, #20
 800121c:	46bd      	mov	sp, r7
 800121e:	bc80      	pop	{r7}
 8001220:	4770      	bx	lr
	...

08001224 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800122e:	4b08      	ldr	r3, [pc, #32]	; (8001250 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001230:	695a      	ldr	r2, [r3, #20]
 8001232:	88fb      	ldrh	r3, [r7, #6]
 8001234:	4013      	ands	r3, r2
 8001236:	2b00      	cmp	r3, #0
 8001238:	d006      	beq.n	8001248 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800123a:	4a05      	ldr	r2, [pc, #20]	; (8001250 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800123c:	88fb      	ldrh	r3, [r7, #6]
 800123e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001240:	88fb      	ldrh	r3, [r7, #6]
 8001242:	4618      	mov	r0, r3
 8001244:	f000 f806 	bl	8001254 <HAL_GPIO_EXTI_Callback>
  }
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40010400 	.word	0x40010400

08001254 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800125e:	bf00      	nop
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	bc80      	pop	{r7}
 8001266:	4770      	bx	lr

08001268 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d101      	bne.n	800127a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	e26c      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	2b00      	cmp	r3, #0
 8001284:	f000 8087 	beq.w	8001396 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001288:	4b92      	ldr	r3, [pc, #584]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f003 030c 	and.w	r3, r3, #12
 8001290:	2b04      	cmp	r3, #4
 8001292:	d00c      	beq.n	80012ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001294:	4b8f      	ldr	r3, [pc, #572]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f003 030c 	and.w	r3, r3, #12
 800129c:	2b08      	cmp	r3, #8
 800129e:	d112      	bne.n	80012c6 <HAL_RCC_OscConfig+0x5e>
 80012a0:	4b8c      	ldr	r3, [pc, #560]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012ac:	d10b      	bne.n	80012c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012ae:	4b89      	ldr	r3, [pc, #548]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d06c      	beq.n	8001394 <HAL_RCC_OscConfig+0x12c>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d168      	bne.n	8001394 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e246      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012ce:	d106      	bne.n	80012de <HAL_RCC_OscConfig+0x76>
 80012d0:	4b80      	ldr	r3, [pc, #512]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a7f      	ldr	r2, [pc, #508]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80012d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012da:	6013      	str	r3, [r2, #0]
 80012dc:	e02e      	b.n	800133c <HAL_RCC_OscConfig+0xd4>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d10c      	bne.n	8001300 <HAL_RCC_OscConfig+0x98>
 80012e6:	4b7b      	ldr	r3, [pc, #492]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a7a      	ldr	r2, [pc, #488]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80012ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012f0:	6013      	str	r3, [r2, #0]
 80012f2:	4b78      	ldr	r3, [pc, #480]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a77      	ldr	r2, [pc, #476]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80012f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012fc:	6013      	str	r3, [r2, #0]
 80012fe:	e01d      	b.n	800133c <HAL_RCC_OscConfig+0xd4>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001308:	d10c      	bne.n	8001324 <HAL_RCC_OscConfig+0xbc>
 800130a:	4b72      	ldr	r3, [pc, #456]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a71      	ldr	r2, [pc, #452]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 8001310:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001314:	6013      	str	r3, [r2, #0]
 8001316:	4b6f      	ldr	r3, [pc, #444]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a6e      	ldr	r2, [pc, #440]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 800131c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001320:	6013      	str	r3, [r2, #0]
 8001322:	e00b      	b.n	800133c <HAL_RCC_OscConfig+0xd4>
 8001324:	4b6b      	ldr	r3, [pc, #428]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a6a      	ldr	r2, [pc, #424]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 800132a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800132e:	6013      	str	r3, [r2, #0]
 8001330:	4b68      	ldr	r3, [pc, #416]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a67      	ldr	r2, [pc, #412]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 8001336:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800133a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d013      	beq.n	800136c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001344:	f7ff f9de 	bl	8000704 <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800134c:	f7ff f9da 	bl	8000704 <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b64      	cmp	r3, #100	; 0x64
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e1fa      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135e:	4b5d      	ldr	r3, [pc, #372]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d0f0      	beq.n	800134c <HAL_RCC_OscConfig+0xe4>
 800136a:	e014      	b.n	8001396 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136c:	f7ff f9ca 	bl	8000704 <HAL_GetTick>
 8001370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001372:	e008      	b.n	8001386 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001374:	f7ff f9c6 	bl	8000704 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b64      	cmp	r3, #100	; 0x64
 8001380:	d901      	bls.n	8001386 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e1e6      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001386:	4b53      	ldr	r3, [pc, #332]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1f0      	bne.n	8001374 <HAL_RCC_OscConfig+0x10c>
 8001392:	e000      	b.n	8001396 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001394:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0302 	and.w	r3, r3, #2
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d063      	beq.n	800146a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013a2:	4b4c      	ldr	r3, [pc, #304]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f003 030c 	and.w	r3, r3, #12
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d00b      	beq.n	80013c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013ae:	4b49      	ldr	r3, [pc, #292]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f003 030c 	and.w	r3, r3, #12
 80013b6:	2b08      	cmp	r3, #8
 80013b8:	d11c      	bne.n	80013f4 <HAL_RCC_OscConfig+0x18c>
 80013ba:	4b46      	ldr	r3, [pc, #280]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d116      	bne.n	80013f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013c6:	4b43      	ldr	r3, [pc, #268]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d005      	beq.n	80013de <HAL_RCC_OscConfig+0x176>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	691b      	ldr	r3, [r3, #16]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d001      	beq.n	80013de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e1ba      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013de:	4b3d      	ldr	r3, [pc, #244]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	695b      	ldr	r3, [r3, #20]
 80013ea:	00db      	lsls	r3, r3, #3
 80013ec:	4939      	ldr	r1, [pc, #228]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80013ee:	4313      	orrs	r3, r2
 80013f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013f2:	e03a      	b.n	800146a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	691b      	ldr	r3, [r3, #16]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d020      	beq.n	800143e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013fc:	4b36      	ldr	r3, [pc, #216]	; (80014d8 <HAL_RCC_OscConfig+0x270>)
 80013fe:	2201      	movs	r2, #1
 8001400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001402:	f7ff f97f 	bl	8000704 <HAL_GetTick>
 8001406:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001408:	e008      	b.n	800141c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800140a:	f7ff f97b 	bl	8000704 <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	2b02      	cmp	r3, #2
 8001416:	d901      	bls.n	800141c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001418:	2303      	movs	r3, #3
 800141a:	e19b      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800141c:	4b2d      	ldr	r3, [pc, #180]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 0302 	and.w	r3, r3, #2
 8001424:	2b00      	cmp	r3, #0
 8001426:	d0f0      	beq.n	800140a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001428:	4b2a      	ldr	r3, [pc, #168]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	695b      	ldr	r3, [r3, #20]
 8001434:	00db      	lsls	r3, r3, #3
 8001436:	4927      	ldr	r1, [pc, #156]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 8001438:	4313      	orrs	r3, r2
 800143a:	600b      	str	r3, [r1, #0]
 800143c:	e015      	b.n	800146a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800143e:	4b26      	ldr	r3, [pc, #152]	; (80014d8 <HAL_RCC_OscConfig+0x270>)
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001444:	f7ff f95e 	bl	8000704 <HAL_GetTick>
 8001448:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144a:	e008      	b.n	800145e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800144c:	f7ff f95a 	bl	8000704 <HAL_GetTick>
 8001450:	4602      	mov	r2, r0
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	2b02      	cmp	r3, #2
 8001458:	d901      	bls.n	800145e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e17a      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800145e:	4b1d      	ldr	r3, [pc, #116]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0302 	and.w	r3, r3, #2
 8001466:	2b00      	cmp	r3, #0
 8001468:	d1f0      	bne.n	800144c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0308 	and.w	r3, r3, #8
 8001472:	2b00      	cmp	r3, #0
 8001474:	d03a      	beq.n	80014ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	699b      	ldr	r3, [r3, #24]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d019      	beq.n	80014b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800147e:	4b17      	ldr	r3, [pc, #92]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 8001480:	2201      	movs	r2, #1
 8001482:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001484:	f7ff f93e 	bl	8000704 <HAL_GetTick>
 8001488:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800148a:	e008      	b.n	800149e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800148c:	f7ff f93a 	bl	8000704 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	2b02      	cmp	r3, #2
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e15a      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800149e:	4b0d      	ldr	r3, [pc, #52]	; (80014d4 <HAL_RCC_OscConfig+0x26c>)
 80014a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d0f0      	beq.n	800148c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80014aa:	2001      	movs	r0, #1
 80014ac:	f000 fad8 	bl	8001a60 <RCC_Delay>
 80014b0:	e01c      	b.n	80014ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014b2:	4b0a      	ldr	r3, [pc, #40]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b8:	f7ff f924 	bl	8000704 <HAL_GetTick>
 80014bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014be:	e00f      	b.n	80014e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014c0:	f7ff f920 	bl	8000704 <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d908      	bls.n	80014e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e140      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
 80014d2:	bf00      	nop
 80014d4:	40021000 	.word	0x40021000
 80014d8:	42420000 	.word	0x42420000
 80014dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014e0:	4b9e      	ldr	r3, [pc, #632]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 80014e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014e4:	f003 0302 	and.w	r3, r3, #2
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1e9      	bne.n	80014c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0304 	and.w	r3, r3, #4
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	f000 80a6 	beq.w	8001646 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014fa:	2300      	movs	r3, #0
 80014fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014fe:	4b97      	ldr	r3, [pc, #604]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 8001500:	69db      	ldr	r3, [r3, #28]
 8001502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001506:	2b00      	cmp	r3, #0
 8001508:	d10d      	bne.n	8001526 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800150a:	4b94      	ldr	r3, [pc, #592]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	4a93      	ldr	r2, [pc, #588]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 8001510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001514:	61d3      	str	r3, [r2, #28]
 8001516:	4b91      	ldr	r3, [pc, #580]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 8001518:	69db      	ldr	r3, [r3, #28]
 800151a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151e:	60bb      	str	r3, [r7, #8]
 8001520:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001522:	2301      	movs	r3, #1
 8001524:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001526:	4b8e      	ldr	r3, [pc, #568]	; (8001760 <HAL_RCC_OscConfig+0x4f8>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800152e:	2b00      	cmp	r3, #0
 8001530:	d118      	bne.n	8001564 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001532:	4b8b      	ldr	r3, [pc, #556]	; (8001760 <HAL_RCC_OscConfig+0x4f8>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a8a      	ldr	r2, [pc, #552]	; (8001760 <HAL_RCC_OscConfig+0x4f8>)
 8001538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800153c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800153e:	f7ff f8e1 	bl	8000704 <HAL_GetTick>
 8001542:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001544:	e008      	b.n	8001558 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001546:	f7ff f8dd 	bl	8000704 <HAL_GetTick>
 800154a:	4602      	mov	r2, r0
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	2b64      	cmp	r3, #100	; 0x64
 8001552:	d901      	bls.n	8001558 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e0fd      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001558:	4b81      	ldr	r3, [pc, #516]	; (8001760 <HAL_RCC_OscConfig+0x4f8>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001560:	2b00      	cmp	r3, #0
 8001562:	d0f0      	beq.n	8001546 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	2b01      	cmp	r3, #1
 800156a:	d106      	bne.n	800157a <HAL_RCC_OscConfig+0x312>
 800156c:	4b7b      	ldr	r3, [pc, #492]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 800156e:	6a1b      	ldr	r3, [r3, #32]
 8001570:	4a7a      	ldr	r2, [pc, #488]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 8001572:	f043 0301 	orr.w	r3, r3, #1
 8001576:	6213      	str	r3, [r2, #32]
 8001578:	e02d      	b.n	80015d6 <HAL_RCC_OscConfig+0x36e>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	68db      	ldr	r3, [r3, #12]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d10c      	bne.n	800159c <HAL_RCC_OscConfig+0x334>
 8001582:	4b76      	ldr	r3, [pc, #472]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 8001584:	6a1b      	ldr	r3, [r3, #32]
 8001586:	4a75      	ldr	r2, [pc, #468]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 8001588:	f023 0301 	bic.w	r3, r3, #1
 800158c:	6213      	str	r3, [r2, #32]
 800158e:	4b73      	ldr	r3, [pc, #460]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 8001590:	6a1b      	ldr	r3, [r3, #32]
 8001592:	4a72      	ldr	r2, [pc, #456]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 8001594:	f023 0304 	bic.w	r3, r3, #4
 8001598:	6213      	str	r3, [r2, #32]
 800159a:	e01c      	b.n	80015d6 <HAL_RCC_OscConfig+0x36e>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	2b05      	cmp	r3, #5
 80015a2:	d10c      	bne.n	80015be <HAL_RCC_OscConfig+0x356>
 80015a4:	4b6d      	ldr	r3, [pc, #436]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 80015a6:	6a1b      	ldr	r3, [r3, #32]
 80015a8:	4a6c      	ldr	r2, [pc, #432]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 80015aa:	f043 0304 	orr.w	r3, r3, #4
 80015ae:	6213      	str	r3, [r2, #32]
 80015b0:	4b6a      	ldr	r3, [pc, #424]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 80015b2:	6a1b      	ldr	r3, [r3, #32]
 80015b4:	4a69      	ldr	r2, [pc, #420]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 80015b6:	f043 0301 	orr.w	r3, r3, #1
 80015ba:	6213      	str	r3, [r2, #32]
 80015bc:	e00b      	b.n	80015d6 <HAL_RCC_OscConfig+0x36e>
 80015be:	4b67      	ldr	r3, [pc, #412]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 80015c0:	6a1b      	ldr	r3, [r3, #32]
 80015c2:	4a66      	ldr	r2, [pc, #408]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 80015c4:	f023 0301 	bic.w	r3, r3, #1
 80015c8:	6213      	str	r3, [r2, #32]
 80015ca:	4b64      	ldr	r3, [pc, #400]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 80015cc:	6a1b      	ldr	r3, [r3, #32]
 80015ce:	4a63      	ldr	r2, [pc, #396]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 80015d0:	f023 0304 	bic.w	r3, r3, #4
 80015d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d015      	beq.n	800160a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015de:	f7ff f891 	bl	8000704 <HAL_GetTick>
 80015e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015e4:	e00a      	b.n	80015fc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015e6:	f7ff f88d 	bl	8000704 <HAL_GetTick>
 80015ea:	4602      	mov	r2, r0
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e0ab      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015fc:	4b57      	ldr	r3, [pc, #348]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 80015fe:	6a1b      	ldr	r3, [r3, #32]
 8001600:	f003 0302 	and.w	r3, r3, #2
 8001604:	2b00      	cmp	r3, #0
 8001606:	d0ee      	beq.n	80015e6 <HAL_RCC_OscConfig+0x37e>
 8001608:	e014      	b.n	8001634 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800160a:	f7ff f87b 	bl	8000704 <HAL_GetTick>
 800160e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001610:	e00a      	b.n	8001628 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001612:	f7ff f877 	bl	8000704 <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001620:	4293      	cmp	r3, r2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e095      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001628:	4b4c      	ldr	r3, [pc, #304]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 800162a:	6a1b      	ldr	r3, [r3, #32]
 800162c:	f003 0302 	and.w	r3, r3, #2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d1ee      	bne.n	8001612 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001634:	7dfb      	ldrb	r3, [r7, #23]
 8001636:	2b01      	cmp	r3, #1
 8001638:	d105      	bne.n	8001646 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800163a:	4b48      	ldr	r3, [pc, #288]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 800163c:	69db      	ldr	r3, [r3, #28]
 800163e:	4a47      	ldr	r2, [pc, #284]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 8001640:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001644:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	69db      	ldr	r3, [r3, #28]
 800164a:	2b00      	cmp	r3, #0
 800164c:	f000 8081 	beq.w	8001752 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001650:	4b42      	ldr	r3, [pc, #264]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f003 030c 	and.w	r3, r3, #12
 8001658:	2b08      	cmp	r3, #8
 800165a:	d061      	beq.n	8001720 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	69db      	ldr	r3, [r3, #28]
 8001660:	2b02      	cmp	r3, #2
 8001662:	d146      	bne.n	80016f2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001664:	4b3f      	ldr	r3, [pc, #252]	; (8001764 <HAL_RCC_OscConfig+0x4fc>)
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800166a:	f7ff f84b 	bl	8000704 <HAL_GetTick>
 800166e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001670:	e008      	b.n	8001684 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001672:	f7ff f847 	bl	8000704 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	2b02      	cmp	r3, #2
 800167e:	d901      	bls.n	8001684 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	e067      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001684:	4b35      	ldr	r3, [pc, #212]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d1f0      	bne.n	8001672 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a1b      	ldr	r3, [r3, #32]
 8001694:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001698:	d108      	bne.n	80016ac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800169a:	4b30      	ldr	r3, [pc, #192]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	492d      	ldr	r1, [pc, #180]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 80016a8:	4313      	orrs	r3, r2
 80016aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016ac:	4b2b      	ldr	r3, [pc, #172]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a19      	ldr	r1, [r3, #32]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016bc:	430b      	orrs	r3, r1
 80016be:	4927      	ldr	r1, [pc, #156]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 80016c0:	4313      	orrs	r3, r2
 80016c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016c4:	4b27      	ldr	r3, [pc, #156]	; (8001764 <HAL_RCC_OscConfig+0x4fc>)
 80016c6:	2201      	movs	r2, #1
 80016c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ca:	f7ff f81b 	bl	8000704 <HAL_GetTick>
 80016ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016d0:	e008      	b.n	80016e4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016d2:	f7ff f817 	bl	8000704 <HAL_GetTick>
 80016d6:	4602      	mov	r2, r0
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d901      	bls.n	80016e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80016e0:	2303      	movs	r3, #3
 80016e2:	e037      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016e4:	4b1d      	ldr	r3, [pc, #116]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d0f0      	beq.n	80016d2 <HAL_RCC_OscConfig+0x46a>
 80016f0:	e02f      	b.n	8001752 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016f2:	4b1c      	ldr	r3, [pc, #112]	; (8001764 <HAL_RCC_OscConfig+0x4fc>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f8:	f7ff f804 	bl	8000704 <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001700:	f7ff f800 	bl	8000704 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b02      	cmp	r3, #2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e020      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001712:	4b12      	ldr	r3, [pc, #72]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d1f0      	bne.n	8001700 <HAL_RCC_OscConfig+0x498>
 800171e:	e018      	b.n	8001752 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	69db      	ldr	r3, [r3, #28]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d101      	bne.n	800172c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001728:	2301      	movs	r3, #1
 800172a:	e013      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800172c:	4b0b      	ldr	r3, [pc, #44]	; (800175c <HAL_RCC_OscConfig+0x4f4>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6a1b      	ldr	r3, [r3, #32]
 800173c:	429a      	cmp	r2, r3
 800173e:	d106      	bne.n	800174e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800174a:	429a      	cmp	r2, r3
 800174c:	d001      	beq.n	8001752 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e000      	b.n	8001754 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001752:	2300      	movs	r3, #0
}
 8001754:	4618      	mov	r0, r3
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	40021000 	.word	0x40021000
 8001760:	40007000 	.word	0x40007000
 8001764:	42420060 	.word	0x42420060

08001768 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d101      	bne.n	800177c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e0d0      	b.n	800191e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800177c:	4b6a      	ldr	r3, [pc, #424]	; (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0307 	and.w	r3, r3, #7
 8001784:	683a      	ldr	r2, [r7, #0]
 8001786:	429a      	cmp	r2, r3
 8001788:	d910      	bls.n	80017ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800178a:	4b67      	ldr	r3, [pc, #412]	; (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f023 0207 	bic.w	r2, r3, #7
 8001792:	4965      	ldr	r1, [pc, #404]	; (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	4313      	orrs	r3, r2
 8001798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800179a:	4b63      	ldr	r3, [pc, #396]	; (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0307 	and.w	r3, r3, #7
 80017a2:	683a      	ldr	r2, [r7, #0]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d001      	beq.n	80017ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e0b8      	b.n	800191e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 0302 	and.w	r3, r3, #2
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d020      	beq.n	80017fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0304 	and.w	r3, r3, #4
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d005      	beq.n	80017d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017c4:	4b59      	ldr	r3, [pc, #356]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	4a58      	ldr	r2, [pc, #352]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80017ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80017ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0308 	and.w	r3, r3, #8
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d005      	beq.n	80017e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017dc:	4b53      	ldr	r3, [pc, #332]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	4a52      	ldr	r2, [pc, #328]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80017e2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80017e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017e8:	4b50      	ldr	r3, [pc, #320]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	494d      	ldr	r1, [pc, #308]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80017f6:	4313      	orrs	r3, r2
 80017f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	2b00      	cmp	r3, #0
 8001804:	d040      	beq.n	8001888 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d107      	bne.n	800181e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800180e:	4b47      	ldr	r3, [pc, #284]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d115      	bne.n	8001846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e07f      	b.n	800191e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	2b02      	cmp	r3, #2
 8001824:	d107      	bne.n	8001836 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001826:	4b41      	ldr	r3, [pc, #260]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d109      	bne.n	8001846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e073      	b.n	800191e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001836:	4b3d      	ldr	r3, [pc, #244]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	2b00      	cmp	r3, #0
 8001840:	d101      	bne.n	8001846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e06b      	b.n	800191e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001846:	4b39      	ldr	r3, [pc, #228]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f023 0203 	bic.w	r2, r3, #3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	4936      	ldr	r1, [pc, #216]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 8001854:	4313      	orrs	r3, r2
 8001856:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001858:	f7fe ff54 	bl	8000704 <HAL_GetTick>
 800185c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800185e:	e00a      	b.n	8001876 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001860:	f7fe ff50 	bl	8000704 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	f241 3288 	movw	r2, #5000	; 0x1388
 800186e:	4293      	cmp	r3, r2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e053      	b.n	800191e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001876:	4b2d      	ldr	r3, [pc, #180]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f003 020c 	and.w	r2, r3, #12
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	429a      	cmp	r2, r3
 8001886:	d1eb      	bne.n	8001860 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001888:	4b27      	ldr	r3, [pc, #156]	; (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0307 	and.w	r3, r3, #7
 8001890:	683a      	ldr	r2, [r7, #0]
 8001892:	429a      	cmp	r2, r3
 8001894:	d210      	bcs.n	80018b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001896:	4b24      	ldr	r3, [pc, #144]	; (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f023 0207 	bic.w	r2, r3, #7
 800189e:	4922      	ldr	r1, [pc, #136]	; (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018a6:	4b20      	ldr	r3, [pc, #128]	; (8001928 <HAL_RCC_ClockConfig+0x1c0>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0307 	and.w	r3, r3, #7
 80018ae:	683a      	ldr	r2, [r7, #0]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d001      	beq.n	80018b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e032      	b.n	800191e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f003 0304 	and.w	r3, r3, #4
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d008      	beq.n	80018d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018c4:	4b19      	ldr	r3, [pc, #100]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	4916      	ldr	r1, [pc, #88]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80018d2:	4313      	orrs	r3, r2
 80018d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0308 	and.w	r3, r3, #8
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d009      	beq.n	80018f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018e2:	4b12      	ldr	r3, [pc, #72]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	00db      	lsls	r3, r3, #3
 80018f0:	490e      	ldr	r1, [pc, #56]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80018f2:	4313      	orrs	r3, r2
 80018f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018f6:	f000 f821 	bl	800193c <HAL_RCC_GetSysClockFreq>
 80018fa:	4602      	mov	r2, r0
 80018fc:	4b0b      	ldr	r3, [pc, #44]	; (800192c <HAL_RCC_ClockConfig+0x1c4>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	091b      	lsrs	r3, r3, #4
 8001902:	f003 030f 	and.w	r3, r3, #15
 8001906:	490a      	ldr	r1, [pc, #40]	; (8001930 <HAL_RCC_ClockConfig+0x1c8>)
 8001908:	5ccb      	ldrb	r3, [r1, r3]
 800190a:	fa22 f303 	lsr.w	r3, r2, r3
 800190e:	4a09      	ldr	r2, [pc, #36]	; (8001934 <HAL_RCC_ClockConfig+0x1cc>)
 8001910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001912:	4b09      	ldr	r3, [pc, #36]	; (8001938 <HAL_RCC_ClockConfig+0x1d0>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4618      	mov	r0, r3
 8001918:	f7fe feb2 	bl	8000680 <HAL_InitTick>

  return HAL_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3710      	adds	r7, #16
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40022000 	.word	0x40022000
 800192c:	40021000 	.word	0x40021000
 8001930:	08002da4 	.word	0x08002da4
 8001934:	20000000 	.word	0x20000000
 8001938:	20000004 	.word	0x20000004

0800193c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800193c:	b490      	push	{r4, r7}
 800193e:	b08a      	sub	sp, #40	; 0x28
 8001940:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001942:	4b2a      	ldr	r3, [pc, #168]	; (80019ec <HAL_RCC_GetSysClockFreq+0xb0>)
 8001944:	1d3c      	adds	r4, r7, #4
 8001946:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001948:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800194c:	f240 2301 	movw	r3, #513	; 0x201
 8001950:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001952:	2300      	movs	r3, #0
 8001954:	61fb      	str	r3, [r7, #28]
 8001956:	2300      	movs	r3, #0
 8001958:	61bb      	str	r3, [r7, #24]
 800195a:	2300      	movs	r3, #0
 800195c:	627b      	str	r3, [r7, #36]	; 0x24
 800195e:	2300      	movs	r3, #0
 8001960:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001962:	2300      	movs	r3, #0
 8001964:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001966:	4b22      	ldr	r3, [pc, #136]	; (80019f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	f003 030c 	and.w	r3, r3, #12
 8001972:	2b04      	cmp	r3, #4
 8001974:	d002      	beq.n	800197c <HAL_RCC_GetSysClockFreq+0x40>
 8001976:	2b08      	cmp	r3, #8
 8001978:	d003      	beq.n	8001982 <HAL_RCC_GetSysClockFreq+0x46>
 800197a:	e02d      	b.n	80019d8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800197c:	4b1d      	ldr	r3, [pc, #116]	; (80019f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800197e:	623b      	str	r3, [r7, #32]
      break;
 8001980:	e02d      	b.n	80019de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	0c9b      	lsrs	r3, r3, #18
 8001986:	f003 030f 	and.w	r3, r3, #15
 800198a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800198e:	4413      	add	r3, r2
 8001990:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001994:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d013      	beq.n	80019c8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019a0:	4b13      	ldr	r3, [pc, #76]	; (80019f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	0c5b      	lsrs	r3, r3, #17
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80019ae:	4413      	add	r3, r2
 80019b0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80019b4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	4a0e      	ldr	r2, [pc, #56]	; (80019f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80019ba:	fb02 f203 	mul.w	r2, r2, r3
 80019be:	69bb      	ldr	r3, [r7, #24]
 80019c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80019c4:	627b      	str	r3, [r7, #36]	; 0x24
 80019c6:	e004      	b.n	80019d2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	4a0b      	ldr	r2, [pc, #44]	; (80019f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80019cc:	fb02 f303 	mul.w	r3, r2, r3
 80019d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80019d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d4:	623b      	str	r3, [r7, #32]
      break;
 80019d6:	e002      	b.n	80019de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019d8:	4b06      	ldr	r3, [pc, #24]	; (80019f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80019da:	623b      	str	r3, [r7, #32]
      break;
 80019dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019de:	6a3b      	ldr	r3, [r7, #32]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3728      	adds	r7, #40	; 0x28
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bc90      	pop	{r4, r7}
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	08002d94 	.word	0x08002d94
 80019f0:	40021000 	.word	0x40021000
 80019f4:	007a1200 	.word	0x007a1200
 80019f8:	003d0900 	.word	0x003d0900

080019fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a00:	4b02      	ldr	r3, [pc, #8]	; (8001a0c <HAL_RCC_GetHCLKFreq+0x10>)
 8001a02:	681b      	ldr	r3, [r3, #0]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bc80      	pop	{r7}
 8001a0a:	4770      	bx	lr
 8001a0c:	20000000 	.word	0x20000000

08001a10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a14:	f7ff fff2 	bl	80019fc <HAL_RCC_GetHCLKFreq>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	4b05      	ldr	r3, [pc, #20]	; (8001a30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	0a1b      	lsrs	r3, r3, #8
 8001a20:	f003 0307 	and.w	r3, r3, #7
 8001a24:	4903      	ldr	r1, [pc, #12]	; (8001a34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a26:	5ccb      	ldrb	r3, [r1, r3]
 8001a28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40021000 	.word	0x40021000
 8001a34:	08002db4 	.word	0x08002db4

08001a38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a3c:	f7ff ffde 	bl	80019fc <HAL_RCC_GetHCLKFreq>
 8001a40:	4602      	mov	r2, r0
 8001a42:	4b05      	ldr	r3, [pc, #20]	; (8001a58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	0adb      	lsrs	r3, r3, #11
 8001a48:	f003 0307 	and.w	r3, r3, #7
 8001a4c:	4903      	ldr	r1, [pc, #12]	; (8001a5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a4e:	5ccb      	ldrb	r3, [r1, r3]
 8001a50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	08002db4 	.word	0x08002db4

08001a60 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a68:	4b0a      	ldr	r3, [pc, #40]	; (8001a94 <RCC_Delay+0x34>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a0a      	ldr	r2, [pc, #40]	; (8001a98 <RCC_Delay+0x38>)
 8001a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a72:	0a5b      	lsrs	r3, r3, #9
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	fb02 f303 	mul.w	r3, r2, r3
 8001a7a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a7c:	bf00      	nop
  }
  while (Delay --);
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	1e5a      	subs	r2, r3, #1
 8001a82:	60fa      	str	r2, [r7, #12]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d1f9      	bne.n	8001a7c <RCC_Delay+0x1c>
}
 8001a88:	bf00      	nop
 8001a8a:	bf00      	nop
 8001a8c:	3714      	adds	r7, #20
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr
 8001a94:	20000000 	.word	0x20000000
 8001a98:	10624dd3 	.word	0x10624dd3

08001a9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d101      	bne.n	8001aae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e03f      	b.n	8001b2e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d106      	bne.n	8001ac8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f7fe fd38 	bl	8000538 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2224      	movs	r2, #36	; 0x24
 8001acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	68da      	ldr	r2, [r3, #12]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ade:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	f000 fc4b 	bl	800237c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	691a      	ldr	r2, [r3, #16]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001af4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	695a      	ldr	r2, [r3, #20]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	68da      	ldr	r2, [r3, #12]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2220      	movs	r2, #32
 8001b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2220      	movs	r2, #32
 8001b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
	...

08001b38 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	4613      	mov	r3, r2
 8001b44:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	2b20      	cmp	r3, #32
 8001b50:	d153      	bne.n	8001bfa <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d002      	beq.n	8001b5e <HAL_UART_Transmit_DMA+0x26>
 8001b58:	88fb      	ldrh	r3, [r7, #6]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e04c      	b.n	8001bfc <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d101      	bne.n	8001b70 <HAL_UART_Transmit_DMA+0x38>
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	e045      	b.n	8001bfc <HAL_UART_Transmit_DMA+0xc4>
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2201      	movs	r2, #1
 8001b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8001b78:	68ba      	ldr	r2, [r7, #8]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	88fa      	ldrh	r2, [r7, #6]
 8001b82:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	88fa      	ldrh	r2, [r7, #6]
 8001b88:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2221      	movs	r2, #33	; 0x21
 8001b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b9c:	4a19      	ldr	r2, [pc, #100]	; (8001c04 <HAL_UART_Transmit_DMA+0xcc>)
 8001b9e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ba4:	4a18      	ldr	r2, [pc, #96]	; (8001c08 <HAL_UART_Transmit_DMA+0xd0>)
 8001ba6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bac:	4a17      	ldr	r2, [pc, #92]	; (8001c0c <HAL_UART_Transmit_DMA+0xd4>)
 8001bae:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 8001bb8:	f107 0308 	add.w	r3, r7, #8
 8001bbc:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	6819      	ldr	r1, [r3, #0]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	3304      	adds	r3, #4
 8001bcc:	461a      	mov	r2, r3
 8001bce:	88fb      	ldrh	r3, [r7, #6]
 8001bd0:	f7fe ff2e 	bl	8000a30 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001bdc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	695a      	ldr	r2, [r3, #20]
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001bf4:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	e000      	b.n	8001bfc <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8001bfa:	2302      	movs	r3, #2
  }
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3718      	adds	r7, #24
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	08001fb1 	.word	0x08001fb1
 8001c08:	08002003 	.word	0x08002003
 8001c0c:	0800201f 	.word	0x0800201f

08001c10 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b08a      	sub	sp, #40	; 0x28
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	695b      	ldr	r3, [r3, #20]
 8001c2e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8001c30:	2300      	movs	r3, #0
 8001c32:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3a:	f003 030f 	and.w	r3, r3, #15
 8001c3e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d10d      	bne.n	8001c62 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c48:	f003 0320 	and.w	r3, r3, #32
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d008      	beq.n	8001c62 <HAL_UART_IRQHandler+0x52>
 8001c50:	6a3b      	ldr	r3, [r7, #32]
 8001c52:	f003 0320 	and.w	r3, r3, #32
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d003      	beq.n	8001c62 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f000 fae5 	bl	800222a <UART_Receive_IT>
      return;
 8001c60:	e17b      	b.n	8001f5a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	f000 80b1 	beq.w	8001dcc <HAL_UART_IRQHandler+0x1bc>
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	f003 0301 	and.w	r3, r3, #1
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d105      	bne.n	8001c80 <HAL_UART_IRQHandler+0x70>
 8001c74:	6a3b      	ldr	r3, [r7, #32]
 8001c76:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	f000 80a6 	beq.w	8001dcc <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d00a      	beq.n	8001ca0 <HAL_UART_IRQHandler+0x90>
 8001c8a:	6a3b      	ldr	r3, [r7, #32]
 8001c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d005      	beq.n	8001ca0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c98:	f043 0201 	orr.w	r2, r3, #1
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca2:	f003 0304 	and.w	r3, r3, #4
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d00a      	beq.n	8001cc0 <HAL_UART_IRQHandler+0xb0>
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d005      	beq.n	8001cc0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb8:	f043 0202 	orr.w	r2, r3, #2
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d00a      	beq.n	8001ce0 <HAL_UART_IRQHandler+0xd0>
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	f003 0301 	and.w	r3, r3, #1
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d005      	beq.n	8001ce0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd8:	f043 0204 	orr.w	r2, r3, #4
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce2:	f003 0308 	and.w	r3, r3, #8
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d00f      	beq.n	8001d0a <HAL_UART_IRQHandler+0xfa>
 8001cea:	6a3b      	ldr	r3, [r7, #32]
 8001cec:	f003 0320 	and.w	r3, r3, #32
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d104      	bne.n	8001cfe <HAL_UART_IRQHandler+0xee>
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d005      	beq.n	8001d0a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d02:	f043 0208 	orr.w	r2, r3, #8
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	f000 811e 	beq.w	8001f50 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d16:	f003 0320 	and.w	r3, r3, #32
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d007      	beq.n	8001d2e <HAL_UART_IRQHandler+0x11e>
 8001d1e:	6a3b      	ldr	r3, [r7, #32]
 8001d20:	f003 0320 	and.w	r3, r3, #32
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d002      	beq.n	8001d2e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f000 fa7e 	bl	800222a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	695b      	ldr	r3, [r3, #20]
 8001d34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	bf14      	ite	ne
 8001d3c:	2301      	movne	r3, #1
 8001d3e:	2300      	moveq	r3, #0
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d48:	f003 0308 	and.w	r3, r3, #8
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d102      	bne.n	8001d56 <HAL_UART_IRQHandler+0x146>
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d031      	beq.n	8001dba <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f000 f9c0 	bl	80020dc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	695b      	ldr	r3, [r3, #20]
 8001d62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d023      	beq.n	8001db2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	695a      	ldr	r2, [r3, #20]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d78:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d013      	beq.n	8001daa <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d86:	4a76      	ldr	r2, [pc, #472]	; (8001f60 <HAL_UART_IRQHandler+0x350>)
 8001d88:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7fe fee8 	bl	8000b64 <HAL_DMA_Abort_IT>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d016      	beq.n	8001dc8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001da4:	4610      	mov	r0, r2
 8001da6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001da8:	e00e      	b.n	8001dc8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f000 f8ec 	bl	8001f88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001db0:	e00a      	b.n	8001dc8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f000 f8e8 	bl	8001f88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001db8:	e006      	b.n	8001dc8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 f8e4 	bl	8001f88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8001dc6:	e0c3      	b.n	8001f50 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001dc8:	bf00      	nop
    return;
 8001dca:	e0c1      	b.n	8001f50 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	f040 80a1 	bne.w	8001f18 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8001dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd8:	f003 0310 	and.w	r3, r3, #16
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	f000 809b 	beq.w	8001f18 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8001de2:	6a3b      	ldr	r3, [r7, #32]
 8001de4:	f003 0310 	and.w	r3, r3, #16
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f000 8095 	beq.w	8001f18 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	60fb      	str	r3, [r7, #12]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	60fb      	str	r3, [r7, #12]
 8001e02:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	695b      	ldr	r3, [r3, #20]
 8001e0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d04e      	beq.n	8001eb0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8001e1c:	8a3b      	ldrh	r3, [r7, #16]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	f000 8098 	beq.w	8001f54 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001e28:	8a3a      	ldrh	r2, [r7, #16]
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	f080 8092 	bcs.w	8001f54 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	8a3a      	ldrh	r2, [r7, #16]
 8001e34:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	2b20      	cmp	r3, #32
 8001e3e:	d02b      	beq.n	8001e98 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	68da      	ldr	r2, [r3, #12]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e4e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	695a      	ldr	r2, [r3, #20]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f022 0201 	bic.w	r2, r2, #1
 8001e5e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	695a      	ldr	r2, [r3, #20]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001e6e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2220      	movs	r2, #32
 8001e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	68da      	ldr	r2, [r3, #12]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f022 0210 	bic.w	r2, r2, #16
 8001e8c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7fe fe2b 	bl	8000aee <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f000 f876 	bl	8001f9a <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8001eae:	e051      	b.n	8001f54 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d047      	beq.n	8001f58 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8001ec8:	8a7b      	ldrh	r3, [r7, #18]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d044      	beq.n	8001f58 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	68da      	ldr	r2, [r3, #12]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001edc:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	695a      	ldr	r2, [r3, #20]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f022 0201 	bic.w	r2, r2, #1
 8001eec:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2220      	movs	r2, #32
 8001ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	68da      	ldr	r2, [r3, #12]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f022 0210 	bic.w	r2, r2, #16
 8001f0a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001f0c:	8a7b      	ldrh	r3, [r7, #18]
 8001f0e:	4619      	mov	r1, r3
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f000 f842 	bl	8001f9a <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8001f16:	e01f      	b.n	8001f58 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d008      	beq.n	8001f34 <HAL_UART_IRQHandler+0x324>
 8001f22:	6a3b      	ldr	r3, [r7, #32]
 8001f24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d003      	beq.n	8001f34 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f000 f915 	bl	800215c <UART_Transmit_IT>
    return;
 8001f32:	e012      	b.n	8001f5a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d00d      	beq.n	8001f5a <HAL_UART_IRQHandler+0x34a>
 8001f3e:	6a3b      	ldr	r3, [r7, #32]
 8001f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d008      	beq.n	8001f5a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f000 f956 	bl	80021fa <UART_EndTransmit_IT>
    return;
 8001f4e:	e004      	b.n	8001f5a <HAL_UART_IRQHandler+0x34a>
    return;
 8001f50:	bf00      	nop
 8001f52:	e002      	b.n	8001f5a <HAL_UART_IRQHandler+0x34a>
      return;
 8001f54:	bf00      	nop
 8001f56:	e000      	b.n	8001f5a <HAL_UART_IRQHandler+0x34a>
      return;
 8001f58:	bf00      	nop
  }
}
 8001f5a:	3728      	adds	r7, #40	; 0x28
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	08002135 	.word	0x08002135

08001f64 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr

08001f76 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f76:	b480      	push	{r7}
 8001f78:	b083      	sub	sp, #12
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8001f7e:	bf00      	nop
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr

08001f88 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001f90:	bf00      	nop
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr

08001f9a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001fa6:	bf00      	nop
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr

08001fb0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fbc:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0320 	and.w	r3, r3, #32
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d113      	bne.n	8001ff4 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2200      	movs	r2, #0
 8001fd0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	695a      	ldr	r2, [r3, #20]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fe0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	68da      	ldr	r2, [r3, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ff0:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8001ff2:	e002      	b.n	8001ffa <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f7fe f9b4 	bl	8000362 <HAL_UART_TxCpltCallback>
}
 8001ffa:	bf00      	nop
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b084      	sub	sp, #16
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800200e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8002010:	68f8      	ldr	r0, [r7, #12]
 8002012:	f7ff ffa7 	bl	8001f64 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002016:	bf00      	nop
 8002018:	3710      	adds	r7, #16
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b084      	sub	sp, #16
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002026:	2300      	movs	r3, #0
 8002028:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	695b      	ldr	r3, [r3, #20]
 8002036:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800203a:	2b00      	cmp	r3, #0
 800203c:	bf14      	ite	ne
 800203e:	2301      	movne	r3, #1
 8002040:	2300      	moveq	r3, #0
 8002042:	b2db      	uxtb	r3, r3
 8002044:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b21      	cmp	r3, #33	; 0x21
 8002050:	d108      	bne.n	8002064 <UART_DMAError+0x46>
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d005      	beq.n	8002064 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	2200      	movs	r2, #0
 800205c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800205e:	68b8      	ldr	r0, [r7, #8]
 8002060:	f000 f827 	bl	80020b2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	695b      	ldr	r3, [r3, #20]
 800206a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800206e:	2b00      	cmp	r3, #0
 8002070:	bf14      	ite	ne
 8002072:	2301      	movne	r3, #1
 8002074:	2300      	moveq	r3, #0
 8002076:	b2db      	uxtb	r3, r3
 8002078:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b22      	cmp	r3, #34	; 0x22
 8002084:	d108      	bne.n	8002098 <UART_DMAError+0x7a>
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d005      	beq.n	8002098 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	2200      	movs	r2, #0
 8002090:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002092:	68b8      	ldr	r0, [r7, #8]
 8002094:	f000 f822 	bl	80020dc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209c:	f043 0210 	orr.w	r2, r3, #16
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80020a4:	68b8      	ldr	r0, [r7, #8]
 80020a6:	f7ff ff6f 	bl	8001f88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80020aa:	bf00      	nop
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80020b2:	b480      	push	{r7}
 80020b4:	b083      	sub	sp, #12
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	68da      	ldr	r2, [r3, #12]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80020c8:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2220      	movs	r2, #32
 80020ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80020d2:	bf00      	nop
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr

080020dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	68da      	ldr	r2, [r3, #12]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80020f2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	695a      	ldr	r2, [r3, #20]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f022 0201 	bic.w	r2, r2, #1
 8002102:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002108:	2b01      	cmp	r3, #1
 800210a:	d107      	bne.n	800211c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	68da      	ldr	r2, [r3, #12]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f022 0210 	bic.w	r2, r2, #16
 800211a:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2220      	movs	r2, #32
 8002120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2200      	movs	r2, #0
 8002128:	631a      	str	r2, [r3, #48]	; 0x30
}
 800212a:	bf00      	nop
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	bc80      	pop	{r7}
 8002132:	4770      	bx	lr

08002134 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002140:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2200      	movs	r2, #0
 8002146:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2200      	movs	r2, #0
 800214c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800214e:	68f8      	ldr	r0, [r7, #12]
 8002150:	f7ff ff1a 	bl	8001f88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002154:	bf00      	nop
 8002156:	3710      	adds	r7, #16
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}

0800215c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800215c:	b480      	push	{r7}
 800215e:	b085      	sub	sp, #20
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800216a:	b2db      	uxtb	r3, r3
 800216c:	2b21      	cmp	r3, #33	; 0x21
 800216e:	d13e      	bne.n	80021ee <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002178:	d114      	bne.n	80021a4 <UART_Transmit_IT+0x48>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	691b      	ldr	r3, [r3, #16]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d110      	bne.n	80021a4 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6a1b      	ldr	r3, [r3, #32]
 8002186:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	881b      	ldrh	r3, [r3, #0]
 800218c:	461a      	mov	r2, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002196:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a1b      	ldr	r3, [r3, #32]
 800219c:	1c9a      	adds	r2, r3, #2
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	621a      	str	r2, [r3, #32]
 80021a2:	e008      	b.n	80021b6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	1c59      	adds	r1, r3, #1
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	6211      	str	r1, [r2, #32]
 80021ae:	781a      	ldrb	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80021ba:	b29b      	uxth	r3, r3
 80021bc:	3b01      	subs	r3, #1
 80021be:	b29b      	uxth	r3, r3
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	4619      	mov	r1, r3
 80021c4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d10f      	bne.n	80021ea <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	68da      	ldr	r2, [r3, #12]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68da      	ldr	r2, [r3, #12]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80021ea:	2300      	movs	r3, #0
 80021ec:	e000      	b.n	80021f0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80021ee:	2302      	movs	r3, #2
  }
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3714      	adds	r7, #20
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bc80      	pop	{r7}
 80021f8:	4770      	bx	lr

080021fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68da      	ldr	r2, [r3, #12]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002210:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2220      	movs	r2, #32
 8002216:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f7fe f8a1 	bl	8000362 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}

0800222a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b086      	sub	sp, #24
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002238:	b2db      	uxtb	r3, r3
 800223a:	2b22      	cmp	r3, #34	; 0x22
 800223c:	f040 8099 	bne.w	8002372 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002248:	d117      	bne.n	800227a <UART_Receive_IT+0x50>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	691b      	ldr	r3, [r3, #16]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d113      	bne.n	800227a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002252:	2300      	movs	r3, #0
 8002254:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	b29b      	uxth	r3, r3
 8002264:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002268:	b29a      	uxth	r2, r3
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002272:	1c9a      	adds	r2, r3, #2
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	629a      	str	r2, [r3, #40]	; 0x28
 8002278:	e026      	b.n	80022c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8002280:	2300      	movs	r3, #0
 8002282:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800228c:	d007      	beq.n	800229e <UART_Receive_IT+0x74>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d10a      	bne.n	80022ac <UART_Receive_IT+0x82>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d106      	bne.n	80022ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	701a      	strb	r2, [r3, #0]
 80022aa:	e008      	b.n	80022be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80022b8:	b2da      	uxtb	r2, r3
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c2:	1c5a      	adds	r2, r3, #1
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	3b01      	subs	r3, #1
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	4619      	mov	r1, r3
 80022d6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d148      	bne.n	800236e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	68da      	ldr	r2, [r3, #12]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 0220 	bic.w	r2, r2, #32
 80022ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	68da      	ldr	r2, [r3, #12]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	695a      	ldr	r2, [r3, #20]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0201 	bic.w	r2, r2, #1
 800230a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2220      	movs	r2, #32
 8002310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002318:	2b01      	cmp	r3, #1
 800231a:	d123      	bne.n	8002364 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68da      	ldr	r2, [r3, #12]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f022 0210 	bic.w	r2, r2, #16
 8002330:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0310 	and.w	r3, r3, #16
 800233c:	2b10      	cmp	r3, #16
 800233e:	d10a      	bne.n	8002356 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002340:	2300      	movs	r3, #0
 8002342:	60fb      	str	r3, [r7, #12]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800235a:	4619      	mov	r1, r3
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f7ff fe1c 	bl	8001f9a <HAL_UARTEx_RxEventCallback>
 8002362:	e002      	b.n	800236a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f7ff fe06 	bl	8001f76 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800236a:	2300      	movs	r3, #0
 800236c:	e002      	b.n	8002374 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800236e:	2300      	movs	r3, #0
 8002370:	e000      	b.n	8002374 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8002372:	2302      	movs	r3, #2
  }
}
 8002374:	4618      	mov	r0, r3
 8002376:	3718      	adds	r7, #24
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}

0800237c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	68da      	ldr	r2, [r3, #12]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	430a      	orrs	r2, r1
 8002398:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	689a      	ldr	r2, [r3, #8]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	431a      	orrs	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	695b      	ldr	r3, [r3, #20]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80023b6:	f023 030c 	bic.w	r3, r3, #12
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	6812      	ldr	r2, [r2, #0]
 80023be:	68b9      	ldr	r1, [r7, #8]
 80023c0:	430b      	orrs	r3, r1
 80023c2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	695b      	ldr	r3, [r3, #20]
 80023ca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	699a      	ldr	r2, [r3, #24]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	430a      	orrs	r2, r1
 80023d8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a2c      	ldr	r2, [pc, #176]	; (8002490 <UART_SetConfig+0x114>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d103      	bne.n	80023ec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80023e4:	f7ff fb28 	bl	8001a38 <HAL_RCC_GetPCLK2Freq>
 80023e8:	60f8      	str	r0, [r7, #12]
 80023ea:	e002      	b.n	80023f2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80023ec:	f7ff fb10 	bl	8001a10 <HAL_RCC_GetPCLK1Freq>
 80023f0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	4613      	mov	r3, r2
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	4413      	add	r3, r2
 80023fa:	009a      	lsls	r2, r3, #2
 80023fc:	441a      	add	r2, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	fbb2 f3f3 	udiv	r3, r2, r3
 8002408:	4a22      	ldr	r2, [pc, #136]	; (8002494 <UART_SetConfig+0x118>)
 800240a:	fba2 2303 	umull	r2, r3, r2, r3
 800240e:	095b      	lsrs	r3, r3, #5
 8002410:	0119      	lsls	r1, r3, #4
 8002412:	68fa      	ldr	r2, [r7, #12]
 8002414:	4613      	mov	r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	4413      	add	r3, r2
 800241a:	009a      	lsls	r2, r3, #2
 800241c:	441a      	add	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	fbb2 f2f3 	udiv	r2, r2, r3
 8002428:	4b1a      	ldr	r3, [pc, #104]	; (8002494 <UART_SetConfig+0x118>)
 800242a:	fba3 0302 	umull	r0, r3, r3, r2
 800242e:	095b      	lsrs	r3, r3, #5
 8002430:	2064      	movs	r0, #100	; 0x64
 8002432:	fb00 f303 	mul.w	r3, r0, r3
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	011b      	lsls	r3, r3, #4
 800243a:	3332      	adds	r3, #50	; 0x32
 800243c:	4a15      	ldr	r2, [pc, #84]	; (8002494 <UART_SetConfig+0x118>)
 800243e:	fba2 2303 	umull	r2, r3, r2, r3
 8002442:	095b      	lsrs	r3, r3, #5
 8002444:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002448:	4419      	add	r1, r3
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	4613      	mov	r3, r2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	4413      	add	r3, r2
 8002452:	009a      	lsls	r2, r3, #2
 8002454:	441a      	add	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002460:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <UART_SetConfig+0x118>)
 8002462:	fba3 0302 	umull	r0, r3, r3, r2
 8002466:	095b      	lsrs	r3, r3, #5
 8002468:	2064      	movs	r0, #100	; 0x64
 800246a:	fb00 f303 	mul.w	r3, r0, r3
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	011b      	lsls	r3, r3, #4
 8002472:	3332      	adds	r3, #50	; 0x32
 8002474:	4a07      	ldr	r2, [pc, #28]	; (8002494 <UART_SetConfig+0x118>)
 8002476:	fba2 2303 	umull	r2, r3, r2, r3
 800247a:	095b      	lsrs	r3, r3, #5
 800247c:	f003 020f 	and.w	r2, r3, #15
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	440a      	add	r2, r1
 8002486:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002488:	bf00      	nop
 800248a:	3710      	adds	r7, #16
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40013800 	.word	0x40013800
 8002494:	51eb851f 	.word	0x51eb851f

08002498 <__errno>:
 8002498:	4b01      	ldr	r3, [pc, #4]	; (80024a0 <__errno+0x8>)
 800249a:	6818      	ldr	r0, [r3, #0]
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	2000000c 	.word	0x2000000c

080024a4 <__libc_init_array>:
 80024a4:	b570      	push	{r4, r5, r6, lr}
 80024a6:	2600      	movs	r6, #0
 80024a8:	4d0c      	ldr	r5, [pc, #48]	; (80024dc <__libc_init_array+0x38>)
 80024aa:	4c0d      	ldr	r4, [pc, #52]	; (80024e0 <__libc_init_array+0x3c>)
 80024ac:	1b64      	subs	r4, r4, r5
 80024ae:	10a4      	asrs	r4, r4, #2
 80024b0:	42a6      	cmp	r6, r4
 80024b2:	d109      	bne.n	80024c8 <__libc_init_array+0x24>
 80024b4:	f000 fc5c 	bl	8002d70 <_init>
 80024b8:	2600      	movs	r6, #0
 80024ba:	4d0a      	ldr	r5, [pc, #40]	; (80024e4 <__libc_init_array+0x40>)
 80024bc:	4c0a      	ldr	r4, [pc, #40]	; (80024e8 <__libc_init_array+0x44>)
 80024be:	1b64      	subs	r4, r4, r5
 80024c0:	10a4      	asrs	r4, r4, #2
 80024c2:	42a6      	cmp	r6, r4
 80024c4:	d105      	bne.n	80024d2 <__libc_init_array+0x2e>
 80024c6:	bd70      	pop	{r4, r5, r6, pc}
 80024c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80024cc:	4798      	blx	r3
 80024ce:	3601      	adds	r6, #1
 80024d0:	e7ee      	b.n	80024b0 <__libc_init_array+0xc>
 80024d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80024d6:	4798      	blx	r3
 80024d8:	3601      	adds	r6, #1
 80024da:	e7f2      	b.n	80024c2 <__libc_init_array+0x1e>
 80024dc:	08002df0 	.word	0x08002df0
 80024e0:	08002df0 	.word	0x08002df0
 80024e4:	08002df0 	.word	0x08002df0
 80024e8:	08002df4 	.word	0x08002df4

080024ec <memset>:
 80024ec:	4603      	mov	r3, r0
 80024ee:	4402      	add	r2, r0
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d100      	bne.n	80024f6 <memset+0xa>
 80024f4:	4770      	bx	lr
 80024f6:	f803 1b01 	strb.w	r1, [r3], #1
 80024fa:	e7f9      	b.n	80024f0 <memset+0x4>

080024fc <siprintf>:
 80024fc:	b40e      	push	{r1, r2, r3}
 80024fe:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002502:	b500      	push	{lr}
 8002504:	b09c      	sub	sp, #112	; 0x70
 8002506:	ab1d      	add	r3, sp, #116	; 0x74
 8002508:	9002      	str	r0, [sp, #8]
 800250a:	9006      	str	r0, [sp, #24]
 800250c:	9107      	str	r1, [sp, #28]
 800250e:	9104      	str	r1, [sp, #16]
 8002510:	4808      	ldr	r0, [pc, #32]	; (8002534 <siprintf+0x38>)
 8002512:	4909      	ldr	r1, [pc, #36]	; (8002538 <siprintf+0x3c>)
 8002514:	f853 2b04 	ldr.w	r2, [r3], #4
 8002518:	9105      	str	r1, [sp, #20]
 800251a:	6800      	ldr	r0, [r0, #0]
 800251c:	a902      	add	r1, sp, #8
 800251e:	9301      	str	r3, [sp, #4]
 8002520:	f000 f868 	bl	80025f4 <_svfiprintf_r>
 8002524:	2200      	movs	r2, #0
 8002526:	9b02      	ldr	r3, [sp, #8]
 8002528:	701a      	strb	r2, [r3, #0]
 800252a:	b01c      	add	sp, #112	; 0x70
 800252c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002530:	b003      	add	sp, #12
 8002532:	4770      	bx	lr
 8002534:	2000000c 	.word	0x2000000c
 8002538:	ffff0208 	.word	0xffff0208

0800253c <__ssputs_r>:
 800253c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002540:	688e      	ldr	r6, [r1, #8]
 8002542:	4682      	mov	sl, r0
 8002544:	429e      	cmp	r6, r3
 8002546:	460c      	mov	r4, r1
 8002548:	4690      	mov	r8, r2
 800254a:	461f      	mov	r7, r3
 800254c:	d838      	bhi.n	80025c0 <__ssputs_r+0x84>
 800254e:	898a      	ldrh	r2, [r1, #12]
 8002550:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002554:	d032      	beq.n	80025bc <__ssputs_r+0x80>
 8002556:	6825      	ldr	r5, [r4, #0]
 8002558:	6909      	ldr	r1, [r1, #16]
 800255a:	3301      	adds	r3, #1
 800255c:	eba5 0901 	sub.w	r9, r5, r1
 8002560:	6965      	ldr	r5, [r4, #20]
 8002562:	444b      	add	r3, r9
 8002564:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002568:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800256c:	106d      	asrs	r5, r5, #1
 800256e:	429d      	cmp	r5, r3
 8002570:	bf38      	it	cc
 8002572:	461d      	movcc	r5, r3
 8002574:	0553      	lsls	r3, r2, #21
 8002576:	d531      	bpl.n	80025dc <__ssputs_r+0xa0>
 8002578:	4629      	mov	r1, r5
 800257a:	f000 fb53 	bl	8002c24 <_malloc_r>
 800257e:	4606      	mov	r6, r0
 8002580:	b950      	cbnz	r0, 8002598 <__ssputs_r+0x5c>
 8002582:	230c      	movs	r3, #12
 8002584:	f04f 30ff 	mov.w	r0, #4294967295
 8002588:	f8ca 3000 	str.w	r3, [sl]
 800258c:	89a3      	ldrh	r3, [r4, #12]
 800258e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002592:	81a3      	strh	r3, [r4, #12]
 8002594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002598:	464a      	mov	r2, r9
 800259a:	6921      	ldr	r1, [r4, #16]
 800259c:	f000 face 	bl	8002b3c <memcpy>
 80025a0:	89a3      	ldrh	r3, [r4, #12]
 80025a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80025a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025aa:	81a3      	strh	r3, [r4, #12]
 80025ac:	6126      	str	r6, [r4, #16]
 80025ae:	444e      	add	r6, r9
 80025b0:	6026      	str	r6, [r4, #0]
 80025b2:	463e      	mov	r6, r7
 80025b4:	6165      	str	r5, [r4, #20]
 80025b6:	eba5 0509 	sub.w	r5, r5, r9
 80025ba:	60a5      	str	r5, [r4, #8]
 80025bc:	42be      	cmp	r6, r7
 80025be:	d900      	bls.n	80025c2 <__ssputs_r+0x86>
 80025c0:	463e      	mov	r6, r7
 80025c2:	4632      	mov	r2, r6
 80025c4:	4641      	mov	r1, r8
 80025c6:	6820      	ldr	r0, [r4, #0]
 80025c8:	f000 fac6 	bl	8002b58 <memmove>
 80025cc:	68a3      	ldr	r3, [r4, #8]
 80025ce:	6822      	ldr	r2, [r4, #0]
 80025d0:	1b9b      	subs	r3, r3, r6
 80025d2:	4432      	add	r2, r6
 80025d4:	2000      	movs	r0, #0
 80025d6:	60a3      	str	r3, [r4, #8]
 80025d8:	6022      	str	r2, [r4, #0]
 80025da:	e7db      	b.n	8002594 <__ssputs_r+0x58>
 80025dc:	462a      	mov	r2, r5
 80025de:	f000 fb7b 	bl	8002cd8 <_realloc_r>
 80025e2:	4606      	mov	r6, r0
 80025e4:	2800      	cmp	r0, #0
 80025e6:	d1e1      	bne.n	80025ac <__ssputs_r+0x70>
 80025e8:	4650      	mov	r0, sl
 80025ea:	6921      	ldr	r1, [r4, #16]
 80025ec:	f000 face 	bl	8002b8c <_free_r>
 80025f0:	e7c7      	b.n	8002582 <__ssputs_r+0x46>
	...

080025f4 <_svfiprintf_r>:
 80025f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025f8:	4698      	mov	r8, r3
 80025fa:	898b      	ldrh	r3, [r1, #12]
 80025fc:	4607      	mov	r7, r0
 80025fe:	061b      	lsls	r3, r3, #24
 8002600:	460d      	mov	r5, r1
 8002602:	4614      	mov	r4, r2
 8002604:	b09d      	sub	sp, #116	; 0x74
 8002606:	d50e      	bpl.n	8002626 <_svfiprintf_r+0x32>
 8002608:	690b      	ldr	r3, [r1, #16]
 800260a:	b963      	cbnz	r3, 8002626 <_svfiprintf_r+0x32>
 800260c:	2140      	movs	r1, #64	; 0x40
 800260e:	f000 fb09 	bl	8002c24 <_malloc_r>
 8002612:	6028      	str	r0, [r5, #0]
 8002614:	6128      	str	r0, [r5, #16]
 8002616:	b920      	cbnz	r0, 8002622 <_svfiprintf_r+0x2e>
 8002618:	230c      	movs	r3, #12
 800261a:	603b      	str	r3, [r7, #0]
 800261c:	f04f 30ff 	mov.w	r0, #4294967295
 8002620:	e0d1      	b.n	80027c6 <_svfiprintf_r+0x1d2>
 8002622:	2340      	movs	r3, #64	; 0x40
 8002624:	616b      	str	r3, [r5, #20]
 8002626:	2300      	movs	r3, #0
 8002628:	9309      	str	r3, [sp, #36]	; 0x24
 800262a:	2320      	movs	r3, #32
 800262c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002630:	2330      	movs	r3, #48	; 0x30
 8002632:	f04f 0901 	mov.w	r9, #1
 8002636:	f8cd 800c 	str.w	r8, [sp, #12]
 800263a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80027e0 <_svfiprintf_r+0x1ec>
 800263e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002642:	4623      	mov	r3, r4
 8002644:	469a      	mov	sl, r3
 8002646:	f813 2b01 	ldrb.w	r2, [r3], #1
 800264a:	b10a      	cbz	r2, 8002650 <_svfiprintf_r+0x5c>
 800264c:	2a25      	cmp	r2, #37	; 0x25
 800264e:	d1f9      	bne.n	8002644 <_svfiprintf_r+0x50>
 8002650:	ebba 0b04 	subs.w	fp, sl, r4
 8002654:	d00b      	beq.n	800266e <_svfiprintf_r+0x7a>
 8002656:	465b      	mov	r3, fp
 8002658:	4622      	mov	r2, r4
 800265a:	4629      	mov	r1, r5
 800265c:	4638      	mov	r0, r7
 800265e:	f7ff ff6d 	bl	800253c <__ssputs_r>
 8002662:	3001      	adds	r0, #1
 8002664:	f000 80aa 	beq.w	80027bc <_svfiprintf_r+0x1c8>
 8002668:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800266a:	445a      	add	r2, fp
 800266c:	9209      	str	r2, [sp, #36]	; 0x24
 800266e:	f89a 3000 	ldrb.w	r3, [sl]
 8002672:	2b00      	cmp	r3, #0
 8002674:	f000 80a2 	beq.w	80027bc <_svfiprintf_r+0x1c8>
 8002678:	2300      	movs	r3, #0
 800267a:	f04f 32ff 	mov.w	r2, #4294967295
 800267e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002682:	f10a 0a01 	add.w	sl, sl, #1
 8002686:	9304      	str	r3, [sp, #16]
 8002688:	9307      	str	r3, [sp, #28]
 800268a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800268e:	931a      	str	r3, [sp, #104]	; 0x68
 8002690:	4654      	mov	r4, sl
 8002692:	2205      	movs	r2, #5
 8002694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002698:	4851      	ldr	r0, [pc, #324]	; (80027e0 <_svfiprintf_r+0x1ec>)
 800269a:	f000 fa41 	bl	8002b20 <memchr>
 800269e:	9a04      	ldr	r2, [sp, #16]
 80026a0:	b9d8      	cbnz	r0, 80026da <_svfiprintf_r+0xe6>
 80026a2:	06d0      	lsls	r0, r2, #27
 80026a4:	bf44      	itt	mi
 80026a6:	2320      	movmi	r3, #32
 80026a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80026ac:	0711      	lsls	r1, r2, #28
 80026ae:	bf44      	itt	mi
 80026b0:	232b      	movmi	r3, #43	; 0x2b
 80026b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80026b6:	f89a 3000 	ldrb.w	r3, [sl]
 80026ba:	2b2a      	cmp	r3, #42	; 0x2a
 80026bc:	d015      	beq.n	80026ea <_svfiprintf_r+0xf6>
 80026be:	4654      	mov	r4, sl
 80026c0:	2000      	movs	r0, #0
 80026c2:	f04f 0c0a 	mov.w	ip, #10
 80026c6:	9a07      	ldr	r2, [sp, #28]
 80026c8:	4621      	mov	r1, r4
 80026ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80026ce:	3b30      	subs	r3, #48	; 0x30
 80026d0:	2b09      	cmp	r3, #9
 80026d2:	d94e      	bls.n	8002772 <_svfiprintf_r+0x17e>
 80026d4:	b1b0      	cbz	r0, 8002704 <_svfiprintf_r+0x110>
 80026d6:	9207      	str	r2, [sp, #28]
 80026d8:	e014      	b.n	8002704 <_svfiprintf_r+0x110>
 80026da:	eba0 0308 	sub.w	r3, r0, r8
 80026de:	fa09 f303 	lsl.w	r3, r9, r3
 80026e2:	4313      	orrs	r3, r2
 80026e4:	46a2      	mov	sl, r4
 80026e6:	9304      	str	r3, [sp, #16]
 80026e8:	e7d2      	b.n	8002690 <_svfiprintf_r+0x9c>
 80026ea:	9b03      	ldr	r3, [sp, #12]
 80026ec:	1d19      	adds	r1, r3, #4
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	9103      	str	r1, [sp, #12]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	bfbb      	ittet	lt
 80026f6:	425b      	neglt	r3, r3
 80026f8:	f042 0202 	orrlt.w	r2, r2, #2
 80026fc:	9307      	strge	r3, [sp, #28]
 80026fe:	9307      	strlt	r3, [sp, #28]
 8002700:	bfb8      	it	lt
 8002702:	9204      	strlt	r2, [sp, #16]
 8002704:	7823      	ldrb	r3, [r4, #0]
 8002706:	2b2e      	cmp	r3, #46	; 0x2e
 8002708:	d10c      	bne.n	8002724 <_svfiprintf_r+0x130>
 800270a:	7863      	ldrb	r3, [r4, #1]
 800270c:	2b2a      	cmp	r3, #42	; 0x2a
 800270e:	d135      	bne.n	800277c <_svfiprintf_r+0x188>
 8002710:	9b03      	ldr	r3, [sp, #12]
 8002712:	3402      	adds	r4, #2
 8002714:	1d1a      	adds	r2, r3, #4
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	9203      	str	r2, [sp, #12]
 800271a:	2b00      	cmp	r3, #0
 800271c:	bfb8      	it	lt
 800271e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002722:	9305      	str	r3, [sp, #20]
 8002724:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80027f0 <_svfiprintf_r+0x1fc>
 8002728:	2203      	movs	r2, #3
 800272a:	4650      	mov	r0, sl
 800272c:	7821      	ldrb	r1, [r4, #0]
 800272e:	f000 f9f7 	bl	8002b20 <memchr>
 8002732:	b140      	cbz	r0, 8002746 <_svfiprintf_r+0x152>
 8002734:	2340      	movs	r3, #64	; 0x40
 8002736:	eba0 000a 	sub.w	r0, r0, sl
 800273a:	fa03 f000 	lsl.w	r0, r3, r0
 800273e:	9b04      	ldr	r3, [sp, #16]
 8002740:	3401      	adds	r4, #1
 8002742:	4303      	orrs	r3, r0
 8002744:	9304      	str	r3, [sp, #16]
 8002746:	f814 1b01 	ldrb.w	r1, [r4], #1
 800274a:	2206      	movs	r2, #6
 800274c:	4825      	ldr	r0, [pc, #148]	; (80027e4 <_svfiprintf_r+0x1f0>)
 800274e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002752:	f000 f9e5 	bl	8002b20 <memchr>
 8002756:	2800      	cmp	r0, #0
 8002758:	d038      	beq.n	80027cc <_svfiprintf_r+0x1d8>
 800275a:	4b23      	ldr	r3, [pc, #140]	; (80027e8 <_svfiprintf_r+0x1f4>)
 800275c:	bb1b      	cbnz	r3, 80027a6 <_svfiprintf_r+0x1b2>
 800275e:	9b03      	ldr	r3, [sp, #12]
 8002760:	3307      	adds	r3, #7
 8002762:	f023 0307 	bic.w	r3, r3, #7
 8002766:	3308      	adds	r3, #8
 8002768:	9303      	str	r3, [sp, #12]
 800276a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800276c:	4433      	add	r3, r6
 800276e:	9309      	str	r3, [sp, #36]	; 0x24
 8002770:	e767      	b.n	8002642 <_svfiprintf_r+0x4e>
 8002772:	460c      	mov	r4, r1
 8002774:	2001      	movs	r0, #1
 8002776:	fb0c 3202 	mla	r2, ip, r2, r3
 800277a:	e7a5      	b.n	80026c8 <_svfiprintf_r+0xd4>
 800277c:	2300      	movs	r3, #0
 800277e:	f04f 0c0a 	mov.w	ip, #10
 8002782:	4619      	mov	r1, r3
 8002784:	3401      	adds	r4, #1
 8002786:	9305      	str	r3, [sp, #20]
 8002788:	4620      	mov	r0, r4
 800278a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800278e:	3a30      	subs	r2, #48	; 0x30
 8002790:	2a09      	cmp	r2, #9
 8002792:	d903      	bls.n	800279c <_svfiprintf_r+0x1a8>
 8002794:	2b00      	cmp	r3, #0
 8002796:	d0c5      	beq.n	8002724 <_svfiprintf_r+0x130>
 8002798:	9105      	str	r1, [sp, #20]
 800279a:	e7c3      	b.n	8002724 <_svfiprintf_r+0x130>
 800279c:	4604      	mov	r4, r0
 800279e:	2301      	movs	r3, #1
 80027a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80027a4:	e7f0      	b.n	8002788 <_svfiprintf_r+0x194>
 80027a6:	ab03      	add	r3, sp, #12
 80027a8:	9300      	str	r3, [sp, #0]
 80027aa:	462a      	mov	r2, r5
 80027ac:	4638      	mov	r0, r7
 80027ae:	4b0f      	ldr	r3, [pc, #60]	; (80027ec <_svfiprintf_r+0x1f8>)
 80027b0:	a904      	add	r1, sp, #16
 80027b2:	f3af 8000 	nop.w
 80027b6:	1c42      	adds	r2, r0, #1
 80027b8:	4606      	mov	r6, r0
 80027ba:	d1d6      	bne.n	800276a <_svfiprintf_r+0x176>
 80027bc:	89ab      	ldrh	r3, [r5, #12]
 80027be:	065b      	lsls	r3, r3, #25
 80027c0:	f53f af2c 	bmi.w	800261c <_svfiprintf_r+0x28>
 80027c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80027c6:	b01d      	add	sp, #116	; 0x74
 80027c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027cc:	ab03      	add	r3, sp, #12
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	462a      	mov	r2, r5
 80027d2:	4638      	mov	r0, r7
 80027d4:	4b05      	ldr	r3, [pc, #20]	; (80027ec <_svfiprintf_r+0x1f8>)
 80027d6:	a904      	add	r1, sp, #16
 80027d8:	f000 f87c 	bl	80028d4 <_printf_i>
 80027dc:	e7eb      	b.n	80027b6 <_svfiprintf_r+0x1c2>
 80027de:	bf00      	nop
 80027e0:	08002dbc 	.word	0x08002dbc
 80027e4:	08002dc6 	.word	0x08002dc6
 80027e8:	00000000 	.word	0x00000000
 80027ec:	0800253d 	.word	0x0800253d
 80027f0:	08002dc2 	.word	0x08002dc2

080027f4 <_printf_common>:
 80027f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027f8:	4616      	mov	r6, r2
 80027fa:	4699      	mov	r9, r3
 80027fc:	688a      	ldr	r2, [r1, #8]
 80027fe:	690b      	ldr	r3, [r1, #16]
 8002800:	4607      	mov	r7, r0
 8002802:	4293      	cmp	r3, r2
 8002804:	bfb8      	it	lt
 8002806:	4613      	movlt	r3, r2
 8002808:	6033      	str	r3, [r6, #0]
 800280a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800280e:	460c      	mov	r4, r1
 8002810:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002814:	b10a      	cbz	r2, 800281a <_printf_common+0x26>
 8002816:	3301      	adds	r3, #1
 8002818:	6033      	str	r3, [r6, #0]
 800281a:	6823      	ldr	r3, [r4, #0]
 800281c:	0699      	lsls	r1, r3, #26
 800281e:	bf42      	ittt	mi
 8002820:	6833      	ldrmi	r3, [r6, #0]
 8002822:	3302      	addmi	r3, #2
 8002824:	6033      	strmi	r3, [r6, #0]
 8002826:	6825      	ldr	r5, [r4, #0]
 8002828:	f015 0506 	ands.w	r5, r5, #6
 800282c:	d106      	bne.n	800283c <_printf_common+0x48>
 800282e:	f104 0a19 	add.w	sl, r4, #25
 8002832:	68e3      	ldr	r3, [r4, #12]
 8002834:	6832      	ldr	r2, [r6, #0]
 8002836:	1a9b      	subs	r3, r3, r2
 8002838:	42ab      	cmp	r3, r5
 800283a:	dc28      	bgt.n	800288e <_printf_common+0x9a>
 800283c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002840:	1e13      	subs	r3, r2, #0
 8002842:	6822      	ldr	r2, [r4, #0]
 8002844:	bf18      	it	ne
 8002846:	2301      	movne	r3, #1
 8002848:	0692      	lsls	r2, r2, #26
 800284a:	d42d      	bmi.n	80028a8 <_printf_common+0xb4>
 800284c:	4649      	mov	r1, r9
 800284e:	4638      	mov	r0, r7
 8002850:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002854:	47c0      	blx	r8
 8002856:	3001      	adds	r0, #1
 8002858:	d020      	beq.n	800289c <_printf_common+0xa8>
 800285a:	6823      	ldr	r3, [r4, #0]
 800285c:	68e5      	ldr	r5, [r4, #12]
 800285e:	f003 0306 	and.w	r3, r3, #6
 8002862:	2b04      	cmp	r3, #4
 8002864:	bf18      	it	ne
 8002866:	2500      	movne	r5, #0
 8002868:	6832      	ldr	r2, [r6, #0]
 800286a:	f04f 0600 	mov.w	r6, #0
 800286e:	68a3      	ldr	r3, [r4, #8]
 8002870:	bf08      	it	eq
 8002872:	1aad      	subeq	r5, r5, r2
 8002874:	6922      	ldr	r2, [r4, #16]
 8002876:	bf08      	it	eq
 8002878:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800287c:	4293      	cmp	r3, r2
 800287e:	bfc4      	itt	gt
 8002880:	1a9b      	subgt	r3, r3, r2
 8002882:	18ed      	addgt	r5, r5, r3
 8002884:	341a      	adds	r4, #26
 8002886:	42b5      	cmp	r5, r6
 8002888:	d11a      	bne.n	80028c0 <_printf_common+0xcc>
 800288a:	2000      	movs	r0, #0
 800288c:	e008      	b.n	80028a0 <_printf_common+0xac>
 800288e:	2301      	movs	r3, #1
 8002890:	4652      	mov	r2, sl
 8002892:	4649      	mov	r1, r9
 8002894:	4638      	mov	r0, r7
 8002896:	47c0      	blx	r8
 8002898:	3001      	adds	r0, #1
 800289a:	d103      	bne.n	80028a4 <_printf_common+0xb0>
 800289c:	f04f 30ff 	mov.w	r0, #4294967295
 80028a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028a4:	3501      	adds	r5, #1
 80028a6:	e7c4      	b.n	8002832 <_printf_common+0x3e>
 80028a8:	2030      	movs	r0, #48	; 0x30
 80028aa:	18e1      	adds	r1, r4, r3
 80028ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80028b0:	1c5a      	adds	r2, r3, #1
 80028b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80028b6:	4422      	add	r2, r4
 80028b8:	3302      	adds	r3, #2
 80028ba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80028be:	e7c5      	b.n	800284c <_printf_common+0x58>
 80028c0:	2301      	movs	r3, #1
 80028c2:	4622      	mov	r2, r4
 80028c4:	4649      	mov	r1, r9
 80028c6:	4638      	mov	r0, r7
 80028c8:	47c0      	blx	r8
 80028ca:	3001      	adds	r0, #1
 80028cc:	d0e6      	beq.n	800289c <_printf_common+0xa8>
 80028ce:	3601      	adds	r6, #1
 80028d0:	e7d9      	b.n	8002886 <_printf_common+0x92>
	...

080028d4 <_printf_i>:
 80028d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80028d8:	460c      	mov	r4, r1
 80028da:	7e27      	ldrb	r7, [r4, #24]
 80028dc:	4691      	mov	r9, r2
 80028de:	2f78      	cmp	r7, #120	; 0x78
 80028e0:	4680      	mov	r8, r0
 80028e2:	469a      	mov	sl, r3
 80028e4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80028e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80028ea:	d807      	bhi.n	80028fc <_printf_i+0x28>
 80028ec:	2f62      	cmp	r7, #98	; 0x62
 80028ee:	d80a      	bhi.n	8002906 <_printf_i+0x32>
 80028f0:	2f00      	cmp	r7, #0
 80028f2:	f000 80d9 	beq.w	8002aa8 <_printf_i+0x1d4>
 80028f6:	2f58      	cmp	r7, #88	; 0x58
 80028f8:	f000 80a4 	beq.w	8002a44 <_printf_i+0x170>
 80028fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002900:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002904:	e03a      	b.n	800297c <_printf_i+0xa8>
 8002906:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800290a:	2b15      	cmp	r3, #21
 800290c:	d8f6      	bhi.n	80028fc <_printf_i+0x28>
 800290e:	a001      	add	r0, pc, #4	; (adr r0, 8002914 <_printf_i+0x40>)
 8002910:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002914:	0800296d 	.word	0x0800296d
 8002918:	08002981 	.word	0x08002981
 800291c:	080028fd 	.word	0x080028fd
 8002920:	080028fd 	.word	0x080028fd
 8002924:	080028fd 	.word	0x080028fd
 8002928:	080028fd 	.word	0x080028fd
 800292c:	08002981 	.word	0x08002981
 8002930:	080028fd 	.word	0x080028fd
 8002934:	080028fd 	.word	0x080028fd
 8002938:	080028fd 	.word	0x080028fd
 800293c:	080028fd 	.word	0x080028fd
 8002940:	08002a8f 	.word	0x08002a8f
 8002944:	080029b1 	.word	0x080029b1
 8002948:	08002a71 	.word	0x08002a71
 800294c:	080028fd 	.word	0x080028fd
 8002950:	080028fd 	.word	0x080028fd
 8002954:	08002ab1 	.word	0x08002ab1
 8002958:	080028fd 	.word	0x080028fd
 800295c:	080029b1 	.word	0x080029b1
 8002960:	080028fd 	.word	0x080028fd
 8002964:	080028fd 	.word	0x080028fd
 8002968:	08002a79 	.word	0x08002a79
 800296c:	680b      	ldr	r3, [r1, #0]
 800296e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002972:	1d1a      	adds	r2, r3, #4
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	600a      	str	r2, [r1, #0]
 8002978:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800297c:	2301      	movs	r3, #1
 800297e:	e0a4      	b.n	8002aca <_printf_i+0x1f6>
 8002980:	6825      	ldr	r5, [r4, #0]
 8002982:	6808      	ldr	r0, [r1, #0]
 8002984:	062e      	lsls	r6, r5, #24
 8002986:	f100 0304 	add.w	r3, r0, #4
 800298a:	d50a      	bpl.n	80029a2 <_printf_i+0xce>
 800298c:	6805      	ldr	r5, [r0, #0]
 800298e:	600b      	str	r3, [r1, #0]
 8002990:	2d00      	cmp	r5, #0
 8002992:	da03      	bge.n	800299c <_printf_i+0xc8>
 8002994:	232d      	movs	r3, #45	; 0x2d
 8002996:	426d      	negs	r5, r5
 8002998:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800299c:	230a      	movs	r3, #10
 800299e:	485e      	ldr	r0, [pc, #376]	; (8002b18 <_printf_i+0x244>)
 80029a0:	e019      	b.n	80029d6 <_printf_i+0x102>
 80029a2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80029a6:	6805      	ldr	r5, [r0, #0]
 80029a8:	600b      	str	r3, [r1, #0]
 80029aa:	bf18      	it	ne
 80029ac:	b22d      	sxthne	r5, r5
 80029ae:	e7ef      	b.n	8002990 <_printf_i+0xbc>
 80029b0:	680b      	ldr	r3, [r1, #0]
 80029b2:	6825      	ldr	r5, [r4, #0]
 80029b4:	1d18      	adds	r0, r3, #4
 80029b6:	6008      	str	r0, [r1, #0]
 80029b8:	0628      	lsls	r0, r5, #24
 80029ba:	d501      	bpl.n	80029c0 <_printf_i+0xec>
 80029bc:	681d      	ldr	r5, [r3, #0]
 80029be:	e002      	b.n	80029c6 <_printf_i+0xf2>
 80029c0:	0669      	lsls	r1, r5, #25
 80029c2:	d5fb      	bpl.n	80029bc <_printf_i+0xe8>
 80029c4:	881d      	ldrh	r5, [r3, #0]
 80029c6:	2f6f      	cmp	r7, #111	; 0x6f
 80029c8:	bf0c      	ite	eq
 80029ca:	2308      	moveq	r3, #8
 80029cc:	230a      	movne	r3, #10
 80029ce:	4852      	ldr	r0, [pc, #328]	; (8002b18 <_printf_i+0x244>)
 80029d0:	2100      	movs	r1, #0
 80029d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80029d6:	6866      	ldr	r6, [r4, #4]
 80029d8:	2e00      	cmp	r6, #0
 80029da:	bfa8      	it	ge
 80029dc:	6821      	ldrge	r1, [r4, #0]
 80029de:	60a6      	str	r6, [r4, #8]
 80029e0:	bfa4      	itt	ge
 80029e2:	f021 0104 	bicge.w	r1, r1, #4
 80029e6:	6021      	strge	r1, [r4, #0]
 80029e8:	b90d      	cbnz	r5, 80029ee <_printf_i+0x11a>
 80029ea:	2e00      	cmp	r6, #0
 80029ec:	d04d      	beq.n	8002a8a <_printf_i+0x1b6>
 80029ee:	4616      	mov	r6, r2
 80029f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80029f4:	fb03 5711 	mls	r7, r3, r1, r5
 80029f8:	5dc7      	ldrb	r7, [r0, r7]
 80029fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80029fe:	462f      	mov	r7, r5
 8002a00:	42bb      	cmp	r3, r7
 8002a02:	460d      	mov	r5, r1
 8002a04:	d9f4      	bls.n	80029f0 <_printf_i+0x11c>
 8002a06:	2b08      	cmp	r3, #8
 8002a08:	d10b      	bne.n	8002a22 <_printf_i+0x14e>
 8002a0a:	6823      	ldr	r3, [r4, #0]
 8002a0c:	07df      	lsls	r7, r3, #31
 8002a0e:	d508      	bpl.n	8002a22 <_printf_i+0x14e>
 8002a10:	6923      	ldr	r3, [r4, #16]
 8002a12:	6861      	ldr	r1, [r4, #4]
 8002a14:	4299      	cmp	r1, r3
 8002a16:	bfde      	ittt	le
 8002a18:	2330      	movle	r3, #48	; 0x30
 8002a1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002a1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002a22:	1b92      	subs	r2, r2, r6
 8002a24:	6122      	str	r2, [r4, #16]
 8002a26:	464b      	mov	r3, r9
 8002a28:	4621      	mov	r1, r4
 8002a2a:	4640      	mov	r0, r8
 8002a2c:	f8cd a000 	str.w	sl, [sp]
 8002a30:	aa03      	add	r2, sp, #12
 8002a32:	f7ff fedf 	bl	80027f4 <_printf_common>
 8002a36:	3001      	adds	r0, #1
 8002a38:	d14c      	bne.n	8002ad4 <_printf_i+0x200>
 8002a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8002a3e:	b004      	add	sp, #16
 8002a40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a44:	4834      	ldr	r0, [pc, #208]	; (8002b18 <_printf_i+0x244>)
 8002a46:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002a4a:	680e      	ldr	r6, [r1, #0]
 8002a4c:	6823      	ldr	r3, [r4, #0]
 8002a4e:	f856 5b04 	ldr.w	r5, [r6], #4
 8002a52:	061f      	lsls	r7, r3, #24
 8002a54:	600e      	str	r6, [r1, #0]
 8002a56:	d514      	bpl.n	8002a82 <_printf_i+0x1ae>
 8002a58:	07d9      	lsls	r1, r3, #31
 8002a5a:	bf44      	itt	mi
 8002a5c:	f043 0320 	orrmi.w	r3, r3, #32
 8002a60:	6023      	strmi	r3, [r4, #0]
 8002a62:	b91d      	cbnz	r5, 8002a6c <_printf_i+0x198>
 8002a64:	6823      	ldr	r3, [r4, #0]
 8002a66:	f023 0320 	bic.w	r3, r3, #32
 8002a6a:	6023      	str	r3, [r4, #0]
 8002a6c:	2310      	movs	r3, #16
 8002a6e:	e7af      	b.n	80029d0 <_printf_i+0xfc>
 8002a70:	6823      	ldr	r3, [r4, #0]
 8002a72:	f043 0320 	orr.w	r3, r3, #32
 8002a76:	6023      	str	r3, [r4, #0]
 8002a78:	2378      	movs	r3, #120	; 0x78
 8002a7a:	4828      	ldr	r0, [pc, #160]	; (8002b1c <_printf_i+0x248>)
 8002a7c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002a80:	e7e3      	b.n	8002a4a <_printf_i+0x176>
 8002a82:	065e      	lsls	r6, r3, #25
 8002a84:	bf48      	it	mi
 8002a86:	b2ad      	uxthmi	r5, r5
 8002a88:	e7e6      	b.n	8002a58 <_printf_i+0x184>
 8002a8a:	4616      	mov	r6, r2
 8002a8c:	e7bb      	b.n	8002a06 <_printf_i+0x132>
 8002a8e:	680b      	ldr	r3, [r1, #0]
 8002a90:	6826      	ldr	r6, [r4, #0]
 8002a92:	1d1d      	adds	r5, r3, #4
 8002a94:	6960      	ldr	r0, [r4, #20]
 8002a96:	600d      	str	r5, [r1, #0]
 8002a98:	0635      	lsls	r5, r6, #24
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	d501      	bpl.n	8002aa2 <_printf_i+0x1ce>
 8002a9e:	6018      	str	r0, [r3, #0]
 8002aa0:	e002      	b.n	8002aa8 <_printf_i+0x1d4>
 8002aa2:	0671      	lsls	r1, r6, #25
 8002aa4:	d5fb      	bpl.n	8002a9e <_printf_i+0x1ca>
 8002aa6:	8018      	strh	r0, [r3, #0]
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	4616      	mov	r6, r2
 8002aac:	6123      	str	r3, [r4, #16]
 8002aae:	e7ba      	b.n	8002a26 <_printf_i+0x152>
 8002ab0:	680b      	ldr	r3, [r1, #0]
 8002ab2:	1d1a      	adds	r2, r3, #4
 8002ab4:	600a      	str	r2, [r1, #0]
 8002ab6:	681e      	ldr	r6, [r3, #0]
 8002ab8:	2100      	movs	r1, #0
 8002aba:	4630      	mov	r0, r6
 8002abc:	6862      	ldr	r2, [r4, #4]
 8002abe:	f000 f82f 	bl	8002b20 <memchr>
 8002ac2:	b108      	cbz	r0, 8002ac8 <_printf_i+0x1f4>
 8002ac4:	1b80      	subs	r0, r0, r6
 8002ac6:	6060      	str	r0, [r4, #4]
 8002ac8:	6863      	ldr	r3, [r4, #4]
 8002aca:	6123      	str	r3, [r4, #16]
 8002acc:	2300      	movs	r3, #0
 8002ace:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ad2:	e7a8      	b.n	8002a26 <_printf_i+0x152>
 8002ad4:	4632      	mov	r2, r6
 8002ad6:	4649      	mov	r1, r9
 8002ad8:	4640      	mov	r0, r8
 8002ada:	6923      	ldr	r3, [r4, #16]
 8002adc:	47d0      	blx	sl
 8002ade:	3001      	adds	r0, #1
 8002ae0:	d0ab      	beq.n	8002a3a <_printf_i+0x166>
 8002ae2:	6823      	ldr	r3, [r4, #0]
 8002ae4:	079b      	lsls	r3, r3, #30
 8002ae6:	d413      	bmi.n	8002b10 <_printf_i+0x23c>
 8002ae8:	68e0      	ldr	r0, [r4, #12]
 8002aea:	9b03      	ldr	r3, [sp, #12]
 8002aec:	4298      	cmp	r0, r3
 8002aee:	bfb8      	it	lt
 8002af0:	4618      	movlt	r0, r3
 8002af2:	e7a4      	b.n	8002a3e <_printf_i+0x16a>
 8002af4:	2301      	movs	r3, #1
 8002af6:	4632      	mov	r2, r6
 8002af8:	4649      	mov	r1, r9
 8002afa:	4640      	mov	r0, r8
 8002afc:	47d0      	blx	sl
 8002afe:	3001      	adds	r0, #1
 8002b00:	d09b      	beq.n	8002a3a <_printf_i+0x166>
 8002b02:	3501      	adds	r5, #1
 8002b04:	68e3      	ldr	r3, [r4, #12]
 8002b06:	9903      	ldr	r1, [sp, #12]
 8002b08:	1a5b      	subs	r3, r3, r1
 8002b0a:	42ab      	cmp	r3, r5
 8002b0c:	dcf2      	bgt.n	8002af4 <_printf_i+0x220>
 8002b0e:	e7eb      	b.n	8002ae8 <_printf_i+0x214>
 8002b10:	2500      	movs	r5, #0
 8002b12:	f104 0619 	add.w	r6, r4, #25
 8002b16:	e7f5      	b.n	8002b04 <_printf_i+0x230>
 8002b18:	08002dcd 	.word	0x08002dcd
 8002b1c:	08002dde 	.word	0x08002dde

08002b20 <memchr>:
 8002b20:	4603      	mov	r3, r0
 8002b22:	b510      	push	{r4, lr}
 8002b24:	b2c9      	uxtb	r1, r1
 8002b26:	4402      	add	r2, r0
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	d101      	bne.n	8002b32 <memchr+0x12>
 8002b2e:	2000      	movs	r0, #0
 8002b30:	e003      	b.n	8002b3a <memchr+0x1a>
 8002b32:	7804      	ldrb	r4, [r0, #0]
 8002b34:	3301      	adds	r3, #1
 8002b36:	428c      	cmp	r4, r1
 8002b38:	d1f6      	bne.n	8002b28 <memchr+0x8>
 8002b3a:	bd10      	pop	{r4, pc}

08002b3c <memcpy>:
 8002b3c:	440a      	add	r2, r1
 8002b3e:	4291      	cmp	r1, r2
 8002b40:	f100 33ff 	add.w	r3, r0, #4294967295
 8002b44:	d100      	bne.n	8002b48 <memcpy+0xc>
 8002b46:	4770      	bx	lr
 8002b48:	b510      	push	{r4, lr}
 8002b4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002b4e:	4291      	cmp	r1, r2
 8002b50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002b54:	d1f9      	bne.n	8002b4a <memcpy+0xe>
 8002b56:	bd10      	pop	{r4, pc}

08002b58 <memmove>:
 8002b58:	4288      	cmp	r0, r1
 8002b5a:	b510      	push	{r4, lr}
 8002b5c:	eb01 0402 	add.w	r4, r1, r2
 8002b60:	d902      	bls.n	8002b68 <memmove+0x10>
 8002b62:	4284      	cmp	r4, r0
 8002b64:	4623      	mov	r3, r4
 8002b66:	d807      	bhi.n	8002b78 <memmove+0x20>
 8002b68:	1e43      	subs	r3, r0, #1
 8002b6a:	42a1      	cmp	r1, r4
 8002b6c:	d008      	beq.n	8002b80 <memmove+0x28>
 8002b6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002b72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002b76:	e7f8      	b.n	8002b6a <memmove+0x12>
 8002b78:	4601      	mov	r1, r0
 8002b7a:	4402      	add	r2, r0
 8002b7c:	428a      	cmp	r2, r1
 8002b7e:	d100      	bne.n	8002b82 <memmove+0x2a>
 8002b80:	bd10      	pop	{r4, pc}
 8002b82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002b86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002b8a:	e7f7      	b.n	8002b7c <memmove+0x24>

08002b8c <_free_r>:
 8002b8c:	b538      	push	{r3, r4, r5, lr}
 8002b8e:	4605      	mov	r5, r0
 8002b90:	2900      	cmp	r1, #0
 8002b92:	d043      	beq.n	8002c1c <_free_r+0x90>
 8002b94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b98:	1f0c      	subs	r4, r1, #4
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	bfb8      	it	lt
 8002b9e:	18e4      	addlt	r4, r4, r3
 8002ba0:	f000 f8d0 	bl	8002d44 <__malloc_lock>
 8002ba4:	4a1e      	ldr	r2, [pc, #120]	; (8002c20 <_free_r+0x94>)
 8002ba6:	6813      	ldr	r3, [r2, #0]
 8002ba8:	4610      	mov	r0, r2
 8002baa:	b933      	cbnz	r3, 8002bba <_free_r+0x2e>
 8002bac:	6063      	str	r3, [r4, #4]
 8002bae:	6014      	str	r4, [r2, #0]
 8002bb0:	4628      	mov	r0, r5
 8002bb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bb6:	f000 b8cb 	b.w	8002d50 <__malloc_unlock>
 8002bba:	42a3      	cmp	r3, r4
 8002bbc:	d90a      	bls.n	8002bd4 <_free_r+0x48>
 8002bbe:	6821      	ldr	r1, [r4, #0]
 8002bc0:	1862      	adds	r2, r4, r1
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	bf01      	itttt	eq
 8002bc6:	681a      	ldreq	r2, [r3, #0]
 8002bc8:	685b      	ldreq	r3, [r3, #4]
 8002bca:	1852      	addeq	r2, r2, r1
 8002bcc:	6022      	streq	r2, [r4, #0]
 8002bce:	6063      	str	r3, [r4, #4]
 8002bd0:	6004      	str	r4, [r0, #0]
 8002bd2:	e7ed      	b.n	8002bb0 <_free_r+0x24>
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	b10b      	cbz	r3, 8002bde <_free_r+0x52>
 8002bda:	42a3      	cmp	r3, r4
 8002bdc:	d9fa      	bls.n	8002bd4 <_free_r+0x48>
 8002bde:	6811      	ldr	r1, [r2, #0]
 8002be0:	1850      	adds	r0, r2, r1
 8002be2:	42a0      	cmp	r0, r4
 8002be4:	d10b      	bne.n	8002bfe <_free_r+0x72>
 8002be6:	6820      	ldr	r0, [r4, #0]
 8002be8:	4401      	add	r1, r0
 8002bea:	1850      	adds	r0, r2, r1
 8002bec:	4283      	cmp	r3, r0
 8002bee:	6011      	str	r1, [r2, #0]
 8002bf0:	d1de      	bne.n	8002bb0 <_free_r+0x24>
 8002bf2:	6818      	ldr	r0, [r3, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	4401      	add	r1, r0
 8002bf8:	6011      	str	r1, [r2, #0]
 8002bfa:	6053      	str	r3, [r2, #4]
 8002bfc:	e7d8      	b.n	8002bb0 <_free_r+0x24>
 8002bfe:	d902      	bls.n	8002c06 <_free_r+0x7a>
 8002c00:	230c      	movs	r3, #12
 8002c02:	602b      	str	r3, [r5, #0]
 8002c04:	e7d4      	b.n	8002bb0 <_free_r+0x24>
 8002c06:	6820      	ldr	r0, [r4, #0]
 8002c08:	1821      	adds	r1, r4, r0
 8002c0a:	428b      	cmp	r3, r1
 8002c0c:	bf01      	itttt	eq
 8002c0e:	6819      	ldreq	r1, [r3, #0]
 8002c10:	685b      	ldreq	r3, [r3, #4]
 8002c12:	1809      	addeq	r1, r1, r0
 8002c14:	6021      	streq	r1, [r4, #0]
 8002c16:	6063      	str	r3, [r4, #4]
 8002c18:	6054      	str	r4, [r2, #4]
 8002c1a:	e7c9      	b.n	8002bb0 <_free_r+0x24>
 8002c1c:	bd38      	pop	{r3, r4, r5, pc}
 8002c1e:	bf00      	nop
 8002c20:	20000090 	.word	0x20000090

08002c24 <_malloc_r>:
 8002c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c26:	1ccd      	adds	r5, r1, #3
 8002c28:	f025 0503 	bic.w	r5, r5, #3
 8002c2c:	3508      	adds	r5, #8
 8002c2e:	2d0c      	cmp	r5, #12
 8002c30:	bf38      	it	cc
 8002c32:	250c      	movcc	r5, #12
 8002c34:	2d00      	cmp	r5, #0
 8002c36:	4606      	mov	r6, r0
 8002c38:	db01      	blt.n	8002c3e <_malloc_r+0x1a>
 8002c3a:	42a9      	cmp	r1, r5
 8002c3c:	d903      	bls.n	8002c46 <_malloc_r+0x22>
 8002c3e:	230c      	movs	r3, #12
 8002c40:	6033      	str	r3, [r6, #0]
 8002c42:	2000      	movs	r0, #0
 8002c44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c46:	f000 f87d 	bl	8002d44 <__malloc_lock>
 8002c4a:	4921      	ldr	r1, [pc, #132]	; (8002cd0 <_malloc_r+0xac>)
 8002c4c:	680a      	ldr	r2, [r1, #0]
 8002c4e:	4614      	mov	r4, r2
 8002c50:	b99c      	cbnz	r4, 8002c7a <_malloc_r+0x56>
 8002c52:	4f20      	ldr	r7, [pc, #128]	; (8002cd4 <_malloc_r+0xb0>)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	b923      	cbnz	r3, 8002c62 <_malloc_r+0x3e>
 8002c58:	4621      	mov	r1, r4
 8002c5a:	4630      	mov	r0, r6
 8002c5c:	f000 f862 	bl	8002d24 <_sbrk_r>
 8002c60:	6038      	str	r0, [r7, #0]
 8002c62:	4629      	mov	r1, r5
 8002c64:	4630      	mov	r0, r6
 8002c66:	f000 f85d 	bl	8002d24 <_sbrk_r>
 8002c6a:	1c43      	adds	r3, r0, #1
 8002c6c:	d123      	bne.n	8002cb6 <_malloc_r+0x92>
 8002c6e:	230c      	movs	r3, #12
 8002c70:	4630      	mov	r0, r6
 8002c72:	6033      	str	r3, [r6, #0]
 8002c74:	f000 f86c 	bl	8002d50 <__malloc_unlock>
 8002c78:	e7e3      	b.n	8002c42 <_malloc_r+0x1e>
 8002c7a:	6823      	ldr	r3, [r4, #0]
 8002c7c:	1b5b      	subs	r3, r3, r5
 8002c7e:	d417      	bmi.n	8002cb0 <_malloc_r+0x8c>
 8002c80:	2b0b      	cmp	r3, #11
 8002c82:	d903      	bls.n	8002c8c <_malloc_r+0x68>
 8002c84:	6023      	str	r3, [r4, #0]
 8002c86:	441c      	add	r4, r3
 8002c88:	6025      	str	r5, [r4, #0]
 8002c8a:	e004      	b.n	8002c96 <_malloc_r+0x72>
 8002c8c:	6863      	ldr	r3, [r4, #4]
 8002c8e:	42a2      	cmp	r2, r4
 8002c90:	bf0c      	ite	eq
 8002c92:	600b      	streq	r3, [r1, #0]
 8002c94:	6053      	strne	r3, [r2, #4]
 8002c96:	4630      	mov	r0, r6
 8002c98:	f000 f85a 	bl	8002d50 <__malloc_unlock>
 8002c9c:	f104 000b 	add.w	r0, r4, #11
 8002ca0:	1d23      	adds	r3, r4, #4
 8002ca2:	f020 0007 	bic.w	r0, r0, #7
 8002ca6:	1ac2      	subs	r2, r0, r3
 8002ca8:	d0cc      	beq.n	8002c44 <_malloc_r+0x20>
 8002caa:	1a1b      	subs	r3, r3, r0
 8002cac:	50a3      	str	r3, [r4, r2]
 8002cae:	e7c9      	b.n	8002c44 <_malloc_r+0x20>
 8002cb0:	4622      	mov	r2, r4
 8002cb2:	6864      	ldr	r4, [r4, #4]
 8002cb4:	e7cc      	b.n	8002c50 <_malloc_r+0x2c>
 8002cb6:	1cc4      	adds	r4, r0, #3
 8002cb8:	f024 0403 	bic.w	r4, r4, #3
 8002cbc:	42a0      	cmp	r0, r4
 8002cbe:	d0e3      	beq.n	8002c88 <_malloc_r+0x64>
 8002cc0:	1a21      	subs	r1, r4, r0
 8002cc2:	4630      	mov	r0, r6
 8002cc4:	f000 f82e 	bl	8002d24 <_sbrk_r>
 8002cc8:	3001      	adds	r0, #1
 8002cca:	d1dd      	bne.n	8002c88 <_malloc_r+0x64>
 8002ccc:	e7cf      	b.n	8002c6e <_malloc_r+0x4a>
 8002cce:	bf00      	nop
 8002cd0:	20000090 	.word	0x20000090
 8002cd4:	20000094 	.word	0x20000094

08002cd8 <_realloc_r>:
 8002cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cda:	4607      	mov	r7, r0
 8002cdc:	4614      	mov	r4, r2
 8002cde:	460e      	mov	r6, r1
 8002ce0:	b921      	cbnz	r1, 8002cec <_realloc_r+0x14>
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002ce8:	f7ff bf9c 	b.w	8002c24 <_malloc_r>
 8002cec:	b922      	cbnz	r2, 8002cf8 <_realloc_r+0x20>
 8002cee:	f7ff ff4d 	bl	8002b8c <_free_r>
 8002cf2:	4625      	mov	r5, r4
 8002cf4:	4628      	mov	r0, r5
 8002cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cf8:	f000 f830 	bl	8002d5c <_malloc_usable_size_r>
 8002cfc:	42a0      	cmp	r0, r4
 8002cfe:	d20f      	bcs.n	8002d20 <_realloc_r+0x48>
 8002d00:	4621      	mov	r1, r4
 8002d02:	4638      	mov	r0, r7
 8002d04:	f7ff ff8e 	bl	8002c24 <_malloc_r>
 8002d08:	4605      	mov	r5, r0
 8002d0a:	2800      	cmp	r0, #0
 8002d0c:	d0f2      	beq.n	8002cf4 <_realloc_r+0x1c>
 8002d0e:	4631      	mov	r1, r6
 8002d10:	4622      	mov	r2, r4
 8002d12:	f7ff ff13 	bl	8002b3c <memcpy>
 8002d16:	4631      	mov	r1, r6
 8002d18:	4638      	mov	r0, r7
 8002d1a:	f7ff ff37 	bl	8002b8c <_free_r>
 8002d1e:	e7e9      	b.n	8002cf4 <_realloc_r+0x1c>
 8002d20:	4635      	mov	r5, r6
 8002d22:	e7e7      	b.n	8002cf4 <_realloc_r+0x1c>

08002d24 <_sbrk_r>:
 8002d24:	b538      	push	{r3, r4, r5, lr}
 8002d26:	2300      	movs	r3, #0
 8002d28:	4d05      	ldr	r5, [pc, #20]	; (8002d40 <_sbrk_r+0x1c>)
 8002d2a:	4604      	mov	r4, r0
 8002d2c:	4608      	mov	r0, r1
 8002d2e:	602b      	str	r3, [r5, #0]
 8002d30:	f7fd fb9c 	bl	800046c <_sbrk>
 8002d34:	1c43      	adds	r3, r0, #1
 8002d36:	d102      	bne.n	8002d3e <_sbrk_r+0x1a>
 8002d38:	682b      	ldr	r3, [r5, #0]
 8002d3a:	b103      	cbz	r3, 8002d3e <_sbrk_r+0x1a>
 8002d3c:	6023      	str	r3, [r4, #0]
 8002d3e:	bd38      	pop	{r3, r4, r5, pc}
 8002d40:	20000148 	.word	0x20000148

08002d44 <__malloc_lock>:
 8002d44:	4801      	ldr	r0, [pc, #4]	; (8002d4c <__malloc_lock+0x8>)
 8002d46:	f000 b811 	b.w	8002d6c <__retarget_lock_acquire_recursive>
 8002d4a:	bf00      	nop
 8002d4c:	20000150 	.word	0x20000150

08002d50 <__malloc_unlock>:
 8002d50:	4801      	ldr	r0, [pc, #4]	; (8002d58 <__malloc_unlock+0x8>)
 8002d52:	f000 b80c 	b.w	8002d6e <__retarget_lock_release_recursive>
 8002d56:	bf00      	nop
 8002d58:	20000150 	.word	0x20000150

08002d5c <_malloc_usable_size_r>:
 8002d5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d60:	1f18      	subs	r0, r3, #4
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	bfbc      	itt	lt
 8002d66:	580b      	ldrlt	r3, [r1, r0]
 8002d68:	18c0      	addlt	r0, r0, r3
 8002d6a:	4770      	bx	lr

08002d6c <__retarget_lock_acquire_recursive>:
 8002d6c:	4770      	bx	lr

08002d6e <__retarget_lock_release_recursive>:
 8002d6e:	4770      	bx	lr

08002d70 <_init>:
 8002d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d72:	bf00      	nop
 8002d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d76:	bc08      	pop	{r3}
 8002d78:	469e      	mov	lr, r3
 8002d7a:	4770      	bx	lr

08002d7c <_fini>:
 8002d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d7e:	bf00      	nop
 8002d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d82:	bc08      	pop	{r3}
 8002d84:	469e      	mov	lr, r3
 8002d86:	4770      	bx	lr
