Simulator report for drawBackground
Tue Nov 18 12:37:51 2008
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 100.0 us     ;
; Simulation Netlist Size     ; 414 nodes    ;
; Simulation Coverage         ;      61.90 % ;
; Total Number of Transitions ; 165753       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Option                                                                                     ; Setting            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Simulation mode                                                                            ; Functional         ; Timing        ;
; Start time                                                                                 ; 0 ns               ; 0 ns          ;
; Simulation results format                                                                  ; CVWF               ;               ;
; Vector input source                                                                        ; drawBackground.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                 ; On            ;
; Check outputs                                                                              ; Off                ; Off           ;
; Report simulation coverage                                                                 ; On                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                ; Off           ;
; Detect glitches                                                                            ; Off                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                ; Off           ;
; Generate Signal Activity File                                                              ; Off                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto               ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+------------------------------------------------------------------------------------------------------------+
; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      61.90 % ;
; Total nodes checked                                 ; 414          ;
; Total output ports checked                          ; 420          ;
; Total output ports with complete 1/0-value coverage ; 260          ;
; Total output ports with no 1/0-value coverage       ; 139          ;
; Total output ports with no 1-value coverage         ; 141          ;
; Total output ports with no 0-value coverage         ; 158          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                             ; Output Port Name                                                                                                                      ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |drawBackground|p_Q[2]~reg0                                                                                                           ; |drawBackground|p_Q[2]~reg0                                                                                                           ; regout           ;
; |drawBackground|p_Q[1]~reg0                                                                                                           ; |drawBackground|p_Q[1]~reg0                                                                                                           ; regout           ;
; |drawBackground|p_Q[0]~reg0                                                                                                           ; |drawBackground|p_Q[0]~reg0                                                                                                           ; regout           ;
; |drawBackground|clock                                                                                                                 ; |drawBackground|clock                                                                                                                 ; out              ;
; |drawBackground|level_address[0]                                                                                                      ; |drawBackground|level_address[0]                                                                                                      ; pin_out          ;
; |drawBackground|level_address[1]                                                                                                      ; |drawBackground|level_address[1]                                                                                                      ; pin_out          ;
; |drawBackground|level_address[2]                                                                                                      ; |drawBackground|level_address[2]                                                                                                      ; pin_out          ;
; |drawBackground|level_address[3]                                                                                                      ; |drawBackground|level_address[3]                                                                                                      ; pin_out          ;
; |drawBackground|level_address[4]                                                                                                      ; |drawBackground|level_address[4]                                                                                                      ; pin_out          ;
; |drawBackground|level_address[5]                                                                                                      ; |drawBackground|level_address[5]                                                                                                      ; pin_out          ;
; |drawBackground|level_address[6]                                                                                                      ; |drawBackground|level_address[6]                                                                                                      ; pin_out          ;
; |drawBackground|level_address[7]                                                                                                      ; |drawBackground|level_address[7]                                                                                                      ; pin_out          ;
; |drawBackground|level_address[8]                                                                                                      ; |drawBackground|level_address[8]                                                                                                      ; pin_out          ;
; |drawBackground|x[0]                                                                                                                  ; |drawBackground|x[0]                                                                                                                  ; pin_out          ;
; |drawBackground|x[1]                                                                                                                  ; |drawBackground|x[1]                                                                                                                  ; pin_out          ;
; |drawBackground|x[2]                                                                                                                  ; |drawBackground|x[2]                                                                                                                  ; pin_out          ;
; |drawBackground|x[3]                                                                                                                  ; |drawBackground|x[3]                                                                                                                  ; pin_out          ;
; |drawBackground|x[4]                                                                                                                  ; |drawBackground|x[4]                                                                                                                  ; pin_out          ;
; |drawBackground|x[5]                                                                                                                  ; |drawBackground|x[5]                                                                                                                  ; pin_out          ;
; |drawBackground|x[6]                                                                                                                  ; |drawBackground|x[6]                                                                                                                  ; pin_out          ;
; |drawBackground|x[7]                                                                                                                  ; |drawBackground|x[7]                                                                                                                  ; pin_out          ;
; |drawBackground|y[0]                                                                                                                  ; |drawBackground|y[0]                                                                                                                  ; pin_out          ;
; |drawBackground|y[1]                                                                                                                  ; |drawBackground|y[1]                                                                                                                  ; pin_out          ;
; |drawBackground|y[2]                                                                                                                  ; |drawBackground|y[2]                                                                                                                  ; pin_out          ;
; |drawBackground|x_offset[0]                                                                                                           ; |drawBackground|x_offset[0]                                                                                                           ; out              ;
; |drawBackground|x_offset[1]                                                                                                           ; |drawBackground|x_offset[1]                                                                                                           ; out              ;
; |drawBackground|x_offset[2]                                                                                                           ; |drawBackground|x_offset[2]                                                                                                           ; out              ;
; |drawBackground|x_offset[3]                                                                                                           ; |drawBackground|x_offset[3]                                                                                                           ; out              ;
; |drawBackground|x_offset[4]                                                                                                           ; |drawBackground|x_offset[4]                                                                                                           ; out              ;
; |drawBackground|x_offset[5]                                                                                                           ; |drawBackground|x_offset[5]                                                                                                           ; out              ;
; |drawBackground|x_offset[6]                                                                                                           ; |drawBackground|x_offset[6]                                                                                                           ; out              ;
; |drawBackground|plot                                                                                                                  ; |drawBackground|plot                                                                                                                  ; pin_out          ;
; |drawBackground|done                                                                                                                  ; |drawBackground|done                                                                                                                  ; pin_out          ;
; |drawBackground|p_Q[0]                                                                                                                ; |drawBackground|p_Q[0]                                                                                                                ; pin_out          ;
; |drawBackground|p_Q[1]                                                                                                                ; |drawBackground|p_Q[1]                                                                                                                ; pin_out          ;
; |drawBackground|p_Q[2]                                                                                                                ; |drawBackground|p_Q[2]                                                                                                                ; pin_out          ;
; |drawBackground|p_D[0]                                                                                                                ; |drawBackground|p_D[0]                                                                                                                ; pin_out          ;
; |drawBackground|p_D[1]                                                                                                                ; |drawBackground|p_D[1]                                                                                                                ; pin_out          ;
; |drawBackground|p_D[2]                                                                                                                ; |drawBackground|p_D[2]                                                                                                                ; pin_out          ;
; |drawBackground|drawTile:drawTileInst1|Q~0                                                                                            ; |drawBackground|drawTile:drawTileInst1|Q~0                                                                                            ; out              ;
; |drawBackground|drawTile:drawTileInst1|Q~1                                                                                            ; |drawBackground|drawTile:drawTileInst1|Q~1                                                                                            ; out              ;
; |drawBackground|drawTile:drawTileInst1|Q~2                                                                                            ; |drawBackground|drawTile:drawTileInst1|Q~2                                                                                            ; out              ;
; |drawBackground|drawTile:drawTileInst1|Q~3                                                                                            ; |drawBackground|drawTile:drawTileInst1|Q~3                                                                                            ; out              ;
; |drawBackground|drawTile:drawTileInst1|always1~0                                                                                      ; |drawBackground|drawTile:drawTileInst1|always1~0                                                                                      ; out0             ;
; |drawBackground|drawTile:drawTileInst1|D~0                                                                                            ; |drawBackground|drawTile:drawTileInst1|D~0                                                                                            ; out              ;
; |drawBackground|drawTile:drawTileInst1|D~1                                                                                            ; |drawBackground|drawTile:drawTileInst1|D~1                                                                                            ; out              ;
; |drawBackground|drawTile:drawTileInst1|D~2                                                                                            ; |drawBackground|drawTile:drawTileInst1|D~2                                                                                            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|D~4                                                                                            ; |drawBackground|drawTile:drawTileInst1|D~4                                                                                            ; out              ;
; |drawBackground|drawTile:drawTileInst1|D~5                                                                                            ; |drawBackground|drawTile:drawTileInst1|D~5                                                                                            ; out              ;
; |drawBackground|drawTile:drawTileInst1|D.INC_X                                                                                        ; |drawBackground|drawTile:drawTileInst1|D.INC_X                                                                                        ; out0             ;
; |drawBackground|drawTile:drawTileInst1|D.INC_Y                                                                                        ; |drawBackground|drawTile:drawTileInst1|D.INC_Y                                                                                        ; out0             ;
; |drawBackground|drawTile:drawTileInst1|ResetX~0                                                                                       ; |drawBackground|drawTile:drawTileInst1|ResetX~0                                                                                       ; out0             ;
; |drawBackground|drawTile:drawTileInst1|ResetY~0                                                                                       ; |drawBackground|drawTile:drawTileInst1|ResetY~0                                                                                       ; out0             ;
; |drawBackground|drawTile:drawTileInst1|EnableMemCounter                                                                               ; |drawBackground|drawTile:drawTileInst1|EnableMemCounter                                                                               ; out0             ;
; |drawBackground|drawTile:drawTileInst1|Q.IDLE                                                                                         ; |drawBackground|drawTile:drawTileInst1|Q.IDLE                                                                                         ; regout           ;
; |drawBackground|drawTile:drawTileInst1|Q.DRAW                                                                                         ; |drawBackground|drawTile:drawTileInst1|Q.DRAW                                                                                         ; regout           ;
; |drawBackground|drawTile:drawTileInst1|Q.INC_X                                                                                        ; |drawBackground|drawTile:drawTileInst1|Q.INC_X                                                                                        ; regout           ;
; |drawBackground|drawTile:drawTileInst1|Q.INC_Y                                                                                        ; |drawBackground|drawTile:drawTileInst1|Q.INC_Y                                                                                        ; regout           ;
; |drawBackground|drawTile:drawTileInst1|Q~4                                                                                            ; |drawBackground|drawTile:drawTileInst1|Q~4                                                                                            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~1                                                                    ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~1                                                                    ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~2                                                                    ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~2                                                                    ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~3                                                                    ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~3                                                                    ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~4                                                                    ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~4                                                                    ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~5                                                                    ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~5                                                                    ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~6                                                                    ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~6                                                                    ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~8                                                                    ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~8                                                                    ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~9                                                                    ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~9                                                                    ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~10                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~10                                                                   ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~11                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~11                                                                   ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~12                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~12                                                                   ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~13                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~13                                                                   ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[0]                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[0]                                                                   ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[1]                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[1]                                                                   ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[2]                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[2]                                                                   ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[3]                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[3]                                                                   ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[4]                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[4]                                                                   ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[5]                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[5]                                                                   ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~4                                                                    ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~4                                                                    ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~5                                                                    ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~5                                                                    ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~6                                                                    ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~6                                                                    ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~11                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~11                                                                   ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~12                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~12                                                                   ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~13                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~13                                                                   ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[0]                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[0]                                                                   ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[1]                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[1]                                                                   ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[2]                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[2]                                                                   ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~5                                                                    ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~5                                                                    ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~6                                                                    ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~6                                                                    ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~7                                                                    ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~7                                                                    ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~13                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~13                                                                   ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~14                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~14                                                                   ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~15                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~15                                                                   ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[0]                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[0]                                                                   ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[1]                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[1]                                                                   ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[2]                                                                   ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[2]                                                                   ; regout           ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|_~2                                 ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|_~2                                 ; out0             ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|_~2                                 ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|_~2                                 ; out0             ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita0                  ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita0                  ; combout          ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita0                  ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita0~COUT             ; cout             ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita1                  ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita1                  ; combout          ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita1                  ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita1~COUT             ; cout             ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita2                  ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita2                  ; combout          ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita2                  ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita2~COUT             ; cout             ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita3                  ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita3                  ; combout          ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita3                  ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita3~COUT             ; cout             ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita4                  ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_comb_bita4                  ; combout          ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_reg_bit1a[4]                ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[4]                           ; regout           ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_reg_bit1a[3]                ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[3]                           ; regout           ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_reg_bit1a[2]                ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[2]                           ; regout           ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_reg_bit1a[1]                ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1]                           ; regout           ;
; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|counter_reg_bit1a[0]                ; |drawBackground|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0]                           ; regout           ;
; |drawBackground|drawTile:drawTileInst1|Selector0~5                                                                                    ; |drawBackground|drawTile:drawTileInst1|Selector0~5                                                                                    ; out0             ;
; |drawBackground|drawTile:drawTileInst1|Selector0~6                                                                                    ; |drawBackground|drawTile:drawTileInst1|Selector0~6                                                                                    ; out0             ;
; |drawBackground|drawTile:drawTileInst1|Selector0~7                                                                                    ; |drawBackground|drawTile:drawTileInst1|Selector0~7                                                                                    ; out0             ;
; |drawBackground|drawTile:drawTileInst1|Selector1~4                                                                                    ; |drawBackground|drawTile:drawTileInst1|Selector1~4                                                                                    ; out0             ;
; |drawBackground|drawTile:drawTileInst1|Selector1~5                                                                                    ; |drawBackground|drawTile:drawTileInst1|Selector1~5                                                                                    ; out0             ;
; |drawBackground|Decoder0~4                                                                                                            ; |drawBackground|Decoder0~4                                                                                                            ; out0             ;
; |drawBackground|Decoder1~4                                                                                                            ; |drawBackground|Decoder1~4                                                                                                            ; out0             ;
; |drawBackground|Decoder2~4                                                                                                            ; |drawBackground|Decoder2~4                                                                                                            ; out0             ;
; |drawBackground|Decoder3~4                                                                                                            ; |drawBackground|Decoder3~4                                                                                                            ; out0             ;
; |drawBackground|Add0~40                                                                                                               ; |drawBackground|Add0~40                                                                                                               ; out0             ;
; |drawBackground|Add0~41                                                                                                               ; |drawBackground|Add0~41                                                                                                               ; out0             ;
; |drawBackground|Add0~42                                                                                                               ; |drawBackground|Add0~42                                                                                                               ; out0             ;
; |drawBackground|Add0~43                                                                                                               ; |drawBackground|Add0~43                                                                                                               ; out0             ;
; |drawBackground|Add0~44                                                                                                               ; |drawBackground|Add0~44                                                                                                               ; out0             ;
; |drawBackground|Add0~45                                                                                                               ; |drawBackground|Add0~45                                                                                                               ; out0             ;
; |drawBackground|Add0~46                                                                                                               ; |drawBackground|Add0~46                                                                                                               ; out0             ;
; |drawBackground|Add0~47                                                                                                               ; |drawBackground|Add0~47                                                                                                               ; out0             ;
; |drawBackground|Add0~48                                                                                                               ; |drawBackground|Add0~48                                                                                                               ; out0             ;
; |drawBackground|Add0~49                                                                                                               ; |drawBackground|Add0~49                                                                                                               ; out0             ;
; |drawBackground|Add0~50                                                                                                               ; |drawBackground|Add0~50                                                                                                               ; out0             ;
; |drawBackground|Add0~51                                                                                                               ; |drawBackground|Add0~51                                                                                                               ; out0             ;
; |drawBackground|Add0~52                                                                                                               ; |drawBackground|Add0~52                                                                                                               ; out0             ;
; |drawBackground|Add0~53                                                                                                               ; |drawBackground|Add0~53                                                                                                               ; out0             ;
; |drawBackground|Add0~54                                                                                                               ; |drawBackground|Add0~54                                                                                                               ; out0             ;
; |drawBackground|Add0~55                                                                                                               ; |drawBackground|Add0~55                                                                                                               ; out0             ;
; |drawBackground|Add0~56                                                                                                               ; |drawBackground|Add0~56                                                                                                               ; out0             ;
; |drawBackground|Add0~57                                                                                                               ; |drawBackground|Add0~57                                                                                                               ; out0             ;
; |drawBackground|Add0~58                                                                                                               ; |drawBackground|Add0~58                                                                                                               ; out0             ;
; |drawBackground|Add0~59                                                                                                               ; |drawBackground|Add0~59                                                                                                               ; out0             ;
; |drawBackground|Add0~60                                                                                                               ; |drawBackground|Add0~60                                                                                                               ; out0             ;
; |drawBackground|Add0~61                                                                                                               ; |drawBackground|Add0~61                                                                                                               ; out0             ;
; |drawBackground|Add0~62                                                                                                               ; |drawBackground|Add0~62                                                                                                               ; out0             ;
; |drawBackground|Add0~63                                                                                                               ; |drawBackground|Add0~63                                                                                                               ; out0             ;
; |drawBackground|Add0~64                                                                                                               ; |drawBackground|Add0~64                                                                                                               ; out0             ;
; |drawBackground|Add0~65                                                                                                               ; |drawBackground|Add0~65                                                                                                               ; out0             ;
; |drawBackground|Add1~67                                                                                                               ; |drawBackground|Add1~67                                                                                                               ; out0             ;
; |drawBackground|Add1~70                                                                                                               ; |drawBackground|Add1~70                                                                                                               ; out0             ;
; |drawBackground|Add1~72                                                                                                               ; |drawBackground|Add1~72                                                                                                               ; out0             ;
; |drawBackground|Add1~73                                                                                                               ; |drawBackground|Add1~73                                                                                                               ; out0             ;
; |drawBackground|Add1~74                                                                                                               ; |drawBackground|Add1~74                                                                                                               ; out0             ;
; |drawBackground|Add1~77                                                                                                               ; |drawBackground|Add1~77                                                                                                               ; out0             ;
; |drawBackground|Add1~78                                                                                                               ; |drawBackground|Add1~78                                                                                                               ; out0             ;
; |drawBackground|Add1~79                                                                                                               ; |drawBackground|Add1~79                                                                                                               ; out0             ;
; |drawBackground|Add1~82                                                                                                               ; |drawBackground|Add1~82                                                                                                               ; out0             ;
; |drawBackground|Add1~83                                                                                                               ; |drawBackground|Add1~83                                                                                                               ; out0             ;
; |drawBackground|Add1~84                                                                                                               ; |drawBackground|Add1~84                                                                                                               ; out0             ;
; |drawBackground|Add1~85                                                                                                               ; |drawBackground|Add1~85                                                                                                               ; out0             ;
; |drawBackground|Add1~86                                                                                                               ; |drawBackground|Add1~86                                                                                                               ; out0             ;
; |drawBackground|Add1~87                                                                                                               ; |drawBackground|Add1~87                                                                                                               ; out0             ;
; |drawBackground|Add1~88                                                                                                               ; |drawBackground|Add1~88                                                                                                               ; out0             ;
; |drawBackground|Add1~89                                                                                                               ; |drawBackground|Add1~89                                                                                                               ; out0             ;
; |drawBackground|Add1~90                                                                                                               ; |drawBackground|Add1~90                                                                                                               ; out0             ;
; |drawBackground|Add1~91                                                                                                               ; |drawBackground|Add1~91                                                                                                               ; out0             ;
; |drawBackground|Add1~92                                                                                                               ; |drawBackground|Add1~92                                                                                                               ; out0             ;
; |drawBackground|Add1~93                                                                                                               ; |drawBackground|Add1~93                                                                                                               ; out0             ;
; |drawBackground|Add1~94                                                                                                               ; |drawBackground|Add1~94                                                                                                               ; out0             ;
; |drawBackground|Add1~97                                                                                                               ; |drawBackground|Add1~97                                                                                                               ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~40 ; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~40 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41 ; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~42 ; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~42 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43 ; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44 ; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45 ; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46 ; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47 ; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48 ; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49 ; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50 ; |drawBackground|drawTile:drawTileInst1|addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~45            ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~45            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~47            ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~47            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~52            ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~52            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~57            ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~57            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~62            ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~62            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~40            ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~40            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41            ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~42            ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~42            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43            ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44            ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~45            ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~45            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~46            ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~46            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~47            ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~47            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~48            ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~48            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~49            ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~49            ; out0             ;
; |drawBackground|Equal0~33                                                                                                             ; |drawBackground|Equal0~33                                                                                                             ; out0             ;
; |drawBackground|drawTile:drawTileInst1|Equal0~33                                                                                      ; |drawBackground|drawTile:drawTileInst1|Equal0~33                                                                                      ; out0             ;
; |drawBackground|drawTile:drawTileInst1|Equal1~33                                                                                      ; |drawBackground|drawTile:drawTileInst1|Equal1~33                                                                                      ; out0             ;
; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~14                                                                              ; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~14                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~15                                                                              ; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~15                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~18                                                                              ; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~18                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~35                                                                              ; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~35                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~37                                                                              ; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~37                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~38                                                                              ; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~38                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~41                                                                              ; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~41                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]~1                                                                  ; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]~1                                                                  ; out0             ;
; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]                                                                    ; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]                                                                    ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~5                                                                               ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~5                                                                               ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~6                                                                               ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~6                                                                               ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~9                                                                               ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~9                                                                               ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~14                                                                              ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~14                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~15                                                                              ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~15                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~18                                                                              ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~18                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~20                                                                              ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~20                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|result_node[0]~0                                                                  ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|result_node[0]~0                                                                  ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~35                                                                              ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~35                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~37                                                                              ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~37                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~38                                                                              ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~38                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~41                                                                              ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~41                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|result_node[0]~1                                                                  ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|result_node[0]~1                                                                  ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|result_node[0]                                                                    ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|result_node[0]                                                                    ; out0             ;
; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~14                                                                              ; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~14                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~15                                                                              ; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~15                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~18                                                                              ; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~18                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~35                                                                              ; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~35                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~37                                                                              ; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~37                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~38                                                                              ; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~38                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~41                                                                              ; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~41                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|result_node[0]~1                                                                  ; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|result_node[0]~1                                                                  ; out0             ;
; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|result_node[0]                                                                    ; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|result_node[0]                                                                    ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~0                                                                               ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~0                                                                               ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~4                                                                               ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~4                                                                               ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~5                                                                               ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~5                                                                               ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~6                                                                               ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~6                                                                               ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~7                                                                               ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~7                                                                               ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~9                                                                               ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~9                                                                               ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~13                                                                              ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~13                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~14                                                                              ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~14                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~15                                                                              ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~15                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~16                                                                              ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~16                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~18                                                                              ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~18                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~19                                                                              ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~19                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~20                                                                              ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~20                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|result_node[0]~0                                                                  ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|result_node[0]~0                                                                  ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~33                                                                              ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~33                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~35                                                                              ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~35                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~36                                                                              ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~36                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~37                                                                              ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~37                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~38                                                                              ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~38                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~40                                                                              ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~40                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~41                                                                              ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|_~41                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|result_node[0]~1                                                                  ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|result_node[0]~1                                                                  ; out0             ;
; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|result_node[0]                                                                    ; |drawBackground|lpm_mux:Mux1|mux_3nc:auto_generated|result_node[0]                                                                    ; out0             ;
; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~14                                                                              ; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~14                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~15                                                                              ; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~15                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~18                                                                              ; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~18                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~31                                                                              ; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~31                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~41                                                                              ; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~41                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~42                                                                              ; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~42                                                                              ; out0             ;
; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|result_node[0]~1                                                                  ; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|result_node[0]~1                                                                  ; out0             ;
; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|result_node[0]                                                                    ; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|result_node[0]                                                                    ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                           ; Output Port Name                                                                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |drawBackground|resetn                                                                                                              ; |drawBackground|resetn                                                                                                              ; out              ;
; |drawBackground|color[0]                                                                                                            ; |drawBackground|color[0]                                                                                                            ; pin_out          ;
; |drawBackground|color[4]                                                                                                            ; |drawBackground|color[4]                                                                                                            ; pin_out          ;
; |drawBackground|color[6]                                                                                                            ; |drawBackground|color[6]                                                                                                            ; pin_out          ;
; |drawBackground|color[7]                                                                                                            ; |drawBackground|color[7]                                                                                                            ; pin_out          ;
; |drawBackground|level_address[9]                                                                                                    ; |drawBackground|level_address[9]                                                                                                    ; pin_out          ;
; |drawBackground|level_address[10]                                                                                                   ; |drawBackground|level_address[10]                                                                                                   ; pin_out          ;
; |drawBackground|level_address[11]                                                                                                   ; |drawBackground|level_address[11]                                                                                                   ; pin_out          ;
; |drawBackground|level_address[12]                                                                                                   ; |drawBackground|level_address[12]                                                                                                   ; pin_out          ;
; |drawBackground|level_address[13]                                                                                                   ; |drawBackground|level_address[13]                                                                                                   ; pin_out          ;
; |drawBackground|level_address[14]                                                                                                   ; |drawBackground|level_address[14]                                                                                                   ; pin_out          ;
; |drawBackground|tile_code[0]                                                                                                        ; |drawBackground|tile_code[0]                                                                                                        ; out              ;
; |drawBackground|tile_code[1]                                                                                                        ; |drawBackground|tile_code[1]                                                                                                        ; out              ;
; |drawBackground|y[4]                                                                                                                ; |drawBackground|y[4]                                                                                                                ; pin_out          ;
; |drawBackground|y[5]                                                                                                                ; |drawBackground|y[5]                                                                                                                ; pin_out          ;
; |drawBackground|y[6]                                                                                                                ; |drawBackground|y[6]                                                                                                                ; pin_out          ;
; |drawBackground|enable                                                                                                              ; |drawBackground|enable                                                                                                              ; out              ;
; |drawBackground|drawTile:drawTileInst1|Q.000                                                                                        ; |drawBackground|drawTile:drawTileInst1|Q.000                                                                                        ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~0                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~0                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~7                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~7                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[6]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[6]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~0                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~0                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~1                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~1                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~2                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~2                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~3                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~3                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~7                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~7                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~8                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~8                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~9                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~9                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~10                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~10                                                                 ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[3]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[3]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[4]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[4]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[5]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[5]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[6]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[6]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~0                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~0                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~1                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~1                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~2                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~2                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~3                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~3                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~4                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~4                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~8                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~8                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~9                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~9                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~10                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~10                                                                 ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~11                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~11                                                                 ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~12                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~12                                                                 ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[3]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[3]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[4]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[4]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[5]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[5]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[6]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[6]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[7]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[7]                                                                 ; regout           ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita0                ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita0                ; combout          ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita1                ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita1~COUT           ; cout             ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita2                ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita2                ; combout          ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita2                ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita2~COUT           ; cout             ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita3                ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita3                ; combout          ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_reg_bit1a[3]              ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                         ; regout           ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_reg_bit1a[2]              ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                         ; regout           ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_reg_bit1a[1]              ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                         ; regout           ;
; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0                        ; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|q_a[0]                              ; portadataout0    ;
; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4                        ; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|q_a[4]                              ; portadataout0    ;
; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a6                        ; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|q_a[6]                              ; portadataout0    ;
; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a7                        ; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|q_a[7]                              ; portadataout0    ;
; |drawBackground|Add1~75                                                                                                             ; |drawBackground|Add1~75                                                                                                             ; out0             ;
; |drawBackground|Add1~76                                                                                                             ; |drawBackground|Add1~76                                                                                                             ; out0             ;
; |drawBackground|Add1~80                                                                                                             ; |drawBackground|Add1~80                                                                                                             ; out0             ;
; |drawBackground|Add1~81                                                                                                             ; |drawBackground|Add1~81                                                                                                             ; out0             ;
; |drawBackground|Add1~95                                                                                                             ; |drawBackground|Add1~95                                                                                                             ; out0             ;
; |drawBackground|Add1~96                                                                                                             ; |drawBackground|Add1~96                                                                                                             ; out0             ;
; |drawBackground|Add1~98                                                                                                             ; |drawBackground|Add1~98                                                                                                             ; out0             ;
; |drawBackground|Add1~99                                                                                                             ; |drawBackground|Add1~99                                                                                                             ; out0             ;
; |drawBackground|Add1~100                                                                                                            ; |drawBackground|Add1~100                                                                                                            ; out0             ;
; |drawBackground|Add1~101                                                                                                            ; |drawBackground|Add1~101                                                                                                            ; out0             ;
; |drawBackground|Add1~102                                                                                                            ; |drawBackground|Add1~102                                                                                                            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~50 ; |drawBackground|drawTile:drawTileInst1|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~50 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~51 ; |drawBackground|drawTile:drawTileInst1|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~51 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~52 ; |drawBackground|drawTile:drawTileInst1|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~52 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~42          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~42          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~51          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~51          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~52          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~52          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~46          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~46          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~48          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~48          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~49          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~49          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~58          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~58          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~59          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~59          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~60          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~60          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~61          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~61          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47          ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~52          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~52          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~57          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~57          ; out0             ;
; |drawBackground|Equal1~33                                                                                                           ; |drawBackground|Equal1~33                                                                                                           ; out0             ;
; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~19                                                                            ; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~19                                                                            ; out0             ;
; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]~0                                                                ; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]~0                                                                ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~19                                                                            ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~19                                                                            ; out0             ;
; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~19                                                                            ; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~19                                                                            ; out0             ;
; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|result_node[0]~0                                                                ; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|result_node[0]~0                                                                ; out0             ;
; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~19                                                                            ; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~19                                                                            ; out0             ;
; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|result_node[0]~0                                                                ; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|result_node[0]~0                                                                ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][10]                                                                     ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][10]                                                                     ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][9]                                                                      ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][9]                                                                      ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                                      ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                                      ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                                      ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                                      ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][4]                                                                      ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][4]                                                                      ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][3]                                                                      ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][3]                                                                      ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~10                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~10                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~14                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~14                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~17                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~17                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~21                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~21                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~24                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~24                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~27                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~27                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~29                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~29                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~33                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~33                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~36                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~36                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~39                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~39                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~41                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~41                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~44                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~44                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~46                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~46                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~48                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~48                                                                              ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                           ; Output Port Name                                                                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |drawBackground|resetn                                                                                                              ; |drawBackground|resetn                                                                                                              ; out              ;
; |drawBackground|color[0]                                                                                                            ; |drawBackground|color[0]                                                                                                            ; pin_out          ;
; |drawBackground|color[1]                                                                                                            ; |drawBackground|color[1]                                                                                                            ; pin_out          ;
; |drawBackground|color[2]                                                                                                            ; |drawBackground|color[2]                                                                                                            ; pin_out          ;
; |drawBackground|color[3]                                                                                                            ; |drawBackground|color[3]                                                                                                            ; pin_out          ;
; |drawBackground|color[4]                                                                                                            ; |drawBackground|color[4]                                                                                                            ; pin_out          ;
; |drawBackground|color[5]                                                                                                            ; |drawBackground|color[5]                                                                                                            ; pin_out          ;
; |drawBackground|color[6]                                                                                                            ; |drawBackground|color[6]                                                                                                            ; pin_out          ;
; |drawBackground|color[7]                                                                                                            ; |drawBackground|color[7]                                                                                                            ; pin_out          ;
; |drawBackground|color[8]                                                                                                            ; |drawBackground|color[8]                                                                                                            ; pin_out          ;
; |drawBackground|level_address[9]                                                                                                    ; |drawBackground|level_address[9]                                                                                                    ; pin_out          ;
; |drawBackground|level_address[10]                                                                                                   ; |drawBackground|level_address[10]                                                                                                   ; pin_out          ;
; |drawBackground|level_address[11]                                                                                                   ; |drawBackground|level_address[11]                                                                                                   ; pin_out          ;
; |drawBackground|level_address[12]                                                                                                   ; |drawBackground|level_address[12]                                                                                                   ; pin_out          ;
; |drawBackground|level_address[13]                                                                                                   ; |drawBackground|level_address[13]                                                                                                   ; pin_out          ;
; |drawBackground|level_address[14]                                                                                                   ; |drawBackground|level_address[14]                                                                                                   ; pin_out          ;
; |drawBackground|tile_code[0]                                                                                                        ; |drawBackground|tile_code[0]                                                                                                        ; out              ;
; |drawBackground|tile_code[1]                                                                                                        ; |drawBackground|tile_code[1]                                                                                                        ; out              ;
; |drawBackground|y[3]                                                                                                                ; |drawBackground|y[3]                                                                                                                ; pin_out          ;
; |drawBackground|y[4]                                                                                                                ; |drawBackground|y[4]                                                                                                                ; pin_out          ;
; |drawBackground|y[5]                                                                                                                ; |drawBackground|y[5]                                                                                                                ; pin_out          ;
; |drawBackground|y[6]                                                                                                                ; |drawBackground|y[6]                                                                                                                ; pin_out          ;
; |drawBackground|enable                                                                                                              ; |drawBackground|enable                                                                                                              ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~0                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~0                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~7                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q~7                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[6]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:AddressReg|Q[6]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~0                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~0                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~1                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~1                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~2                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~2                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~3                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~3                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~7                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~7                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~8                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~8                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~9                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~9                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~10                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q~10                                                                 ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[3]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[3]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[4]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[4]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[5]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[5]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[6]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:YOffsetReg|Q[6]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~0                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~0                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~1                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~1                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~2                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~2                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~3                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~3                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~4                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~4                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~8                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~8                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~9                                                                  ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~9                                                                  ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~10                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~10                                                                 ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~11                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~11                                                                 ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~12                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q~12                                                                 ; out              ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[3]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[3]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[4]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[4]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[5]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[5]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[6]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[6]                                                                 ; regout           ;
; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[7]                                                                 ; |drawBackground|drawTile:drawTileInst1|nBitRegister:XOffsetReg|Q[7]                                                                 ; regout           ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita0                ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita0~COUT           ; cout             ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita1                ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita1                ; combout          ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita1                ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita1~COUT           ; cout             ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita2                ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita2                ; combout          ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita2                ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita2~COUT           ; cout             ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita3                ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_comb_bita3                ; combout          ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_reg_bit1a[3]              ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3]                         ; regout           ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_reg_bit1a[2]              ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[2]                         ; regout           ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_reg_bit1a[1]              ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1]                         ; regout           ;
; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|counter_reg_bit1a[0]              ; |drawBackground|counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0]                         ; regout           ;
; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a0                        ; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|q_a[0]                              ; portadataout0    ;
; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a1                        ; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|q_a[1]                              ; portadataout0    ;
; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a2                        ; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|q_a[2]                              ; portadataout0    ;
; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a3                        ; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|q_a[3]                              ; portadataout0    ;
; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a4                        ; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|q_a[4]                              ; portadataout0    ;
; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a5                        ; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|q_a[5]                              ; portadataout0    ;
; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a6                        ; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|q_a[6]                              ; portadataout0    ;
; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a7                        ; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|q_a[7]                              ; portadataout0    ;
; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|ram_block1a8                        ; |drawBackground|tileset:tileset0|altsyncram:altsyncram_component|altsyncram_tu81:auto_generated|q_a[8]                              ; portadataout0    ;
; |drawBackground|Add1~75                                                                                                             ; |drawBackground|Add1~75                                                                                                             ; out0             ;
; |drawBackground|Add1~76                                                                                                             ; |drawBackground|Add1~76                                                                                                             ; out0             ;
; |drawBackground|Add1~80                                                                                                             ; |drawBackground|Add1~80                                                                                                             ; out0             ;
; |drawBackground|Add1~81                                                                                                             ; |drawBackground|Add1~81                                                                                                             ; out0             ;
; |drawBackground|Add1~95                                                                                                             ; |drawBackground|Add1~95                                                                                                             ; out0             ;
; |drawBackground|Add1~96                                                                                                             ; |drawBackground|Add1~96                                                                                                             ; out0             ;
; |drawBackground|Add1~98                                                                                                             ; |drawBackground|Add1~98                                                                                                             ; out0             ;
; |drawBackground|Add1~99                                                                                                             ; |drawBackground|Add1~99                                                                                                             ; out0             ;
; |drawBackground|Add1~100                                                                                                            ; |drawBackground|Add1~100                                                                                                            ; out0             ;
; |drawBackground|Add1~101                                                                                                            ; |drawBackground|Add1~101                                                                                                            ; out0             ;
; |drawBackground|Add1~102                                                                                                            ; |drawBackground|Add1~102                                                                                                            ; out0             ;
; |drawBackground|drawTile:drawTileInst1|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~50 ; |drawBackground|drawTile:drawTileInst1|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~50 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~51 ; |drawBackground|drawTile:drawTileInst1|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~51 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~52 ; |drawBackground|drawTile:drawTileInst1|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_llh:auto_generated|op_1~52 ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~40          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~40          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~41          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~42          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~42          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~43          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~44          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~51          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~51          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~52          ; |drawBackground|drawTile:drawTileInst1|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~52          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~46          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~46          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~48          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~48          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~49          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~49          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~58          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~58          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~59          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~59          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~60          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~60          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~61          ; |drawBackground|drawTile:drawTileInst1|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~61          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~45          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~46          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47          ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~47          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~48          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~49          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; |drawBackground|drawTile:drawTileInst1|addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_aig:auto_generated|op_1~50          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~50          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~51          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~52          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~52          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~53          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~54          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~55          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~56          ; out0             ;
; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~57          ; |drawBackground|drawTile:drawTileInst1|addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_big:auto_generated|op_1~57          ; out0             ;
; |drawBackground|Equal1~33                                                                                                           ; |drawBackground|Equal1~33                                                                                                           ; out0             ;
; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~19                                                                            ; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|_~19                                                                            ; out0             ;
; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]~0                                                                ; |drawBackground|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]~0                                                                ; out0             ;
; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~19                                                                            ; |drawBackground|lpm_mux:Mux3|mux_3nc:auto_generated|_~19                                                                            ; out0             ;
; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~19                                                                            ; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|_~19                                                                            ; out0             ;
; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|result_node[0]~0                                                                ; |drawBackground|lpm_mux:Mux2|mux_3nc:auto_generated|result_node[0]~0                                                                ; out0             ;
; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~19                                                                            ; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|_~19                                                                            ; out0             ;
; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|result_node[0]~0                                                                ; |drawBackground|lpm_mux:Mux0|mux_3nc:auto_generated|result_node[0]~0                                                                ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~6                                                                               ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~6                                                                               ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][10]                                                                     ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][10]                                                                     ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][9]                                                                      ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][9]                                                                      ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                                      ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                                      ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                                      ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                                      ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][6]                                                                      ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][6]                                                                      ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                                      ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                                      ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][4]                                                                      ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][4]                                                                      ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][3]                                                                      ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][3]                                                                      ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][2]                                                                      ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|romout[0][2]                                                                      ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~10                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~10                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~14                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~14                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~17                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~17                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~21                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~21                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~24                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~24                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~27                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~27                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~29                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~29                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~33                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~33                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~36                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~36                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~39                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~39                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~41                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~41                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~44                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~44                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~46                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~46                                                                              ; out0             ;
; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~48                                                                              ; |drawBackground|lpm_mult:Mult0|multcore:mult_core|_~48                                                                              ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 18 12:37:48 2008
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off drawBackground -c drawBackground
Info: Using vector source file "C:/Users/Owner/Documents/SKULE/Second Year/first semester/Digital Systems/quartus/project/working/drawBackground/drawBackground.vwf"
Warning: Wrong node type for node "tile_code[0]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "tile_code[1]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "tile_code[2]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      61.90 %
Info: Number of transitions in simulation is 165753
Info: Quartus II Simulator was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 135 megabytes
    Info: Processing ended: Tue Nov 18 12:37:51 2008
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


