; ModuleID = '/llk/IR/drivers/pinctrl/spear/pinctrl-spear1310.c_pt.bc'
source_filename = "../drivers/pinctrl/spear/pinctrl-spear1310.c"
target datalayout = "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armv7-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.platform_driver = type { ptr, ptr, ptr, ptr, ptr, %struct.device_driver, ptr, i8 }
%struct.device_driver = type { ptr, ptr, ptr, ptr, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.of_device_id = type { [32 x i8], [32 x i8], [128 x i8], ptr }
%struct.spear_pinctrl_machdata = type { ptr, i32, ptr, i32, ptr, i32, ptr, ptr, i32, i8, i16, ptr, i32 }
%struct.pinctrl_pin_desc = type { i32, ptr, ptr }
%struct.spear_gpio_pingroup = type { ptr, i32, ptr, i8 }
%struct.spear_function = type { ptr, ptr, i32 }
%struct.spear_pingroup = type { ptr, ptr, i32, ptr, i32 }
%struct.spear_modemux = type { i16, i8, ptr }
%struct.spear_muxreg = type { i16, i32, i32 }

@__initcall__kmod_pinctrl_spear1310__206_2718_spear1310_pinctrl_init3 = internal global ptr @spear1310_pinctrl_init, section ".initcall3.init", align 4
@spear1310_pinctrl_driver = internal global %struct.platform_driver { ptr @spear1310_pinctrl_probe, ptr null, ptr null, ptr null, ptr null, %struct.device_driver { ptr @.str, ptr null, ptr null, ptr null, i8 0, i32 0, ptr @spear1310_pinctrl_of_match, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, ptr null, i8 0 }, align 4
@.str = private unnamed_addr constant [17 x i8] c"spear1310-pinmux\00", align 1
@spear1310_pinctrl_of_match = internal constant [2 x %struct.of_device_id] [%struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"st,spear1310-pinmux\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null }, %struct.of_device_id zeroinitializer], align 4
@spear1310_machdata = internal global %struct.spear_pinctrl_machdata { ptr @spear1310_pins, i32 246, ptr @spear1310_functions, i32 36, ptr @spear1310_pingroups, i32 59, ptr @spear1310_gpio_pingroup, ptr null, i32 90, i8 0, i16 0, ptr null, i32 0 }, align 4
@spear1310_pins = internal constant [246 x %struct.pinctrl_pin_desc] [%struct.pinctrl_pin_desc { i32 0, ptr @.str.1, ptr null }, %struct.pinctrl_pin_desc { i32 1, ptr @.str.2, ptr null }, %struct.pinctrl_pin_desc { i32 2, ptr @.str.3, ptr null }, %struct.pinctrl_pin_desc { i32 3, ptr @.str.4, ptr null }, %struct.pinctrl_pin_desc { i32 4, ptr @.str.5, ptr null }, %struct.pinctrl_pin_desc { i32 5, ptr @.str.6, ptr null }, %struct.pinctrl_pin_desc { i32 6, ptr @.str.7, ptr null }, %struct.pinctrl_pin_desc { i32 7, ptr @.str.8, ptr null }, %struct.pinctrl_pin_desc { i32 8, ptr @.str.9, ptr null }, %struct.pinctrl_pin_desc { i32 9, ptr @.str.10, ptr null }, %struct.pinctrl_pin_desc { i32 10, ptr @.str.11, ptr null }, %struct.pinctrl_pin_desc { i32 11, ptr @.str.12, ptr null }, %struct.pinctrl_pin_desc { i32 12, ptr @.str.13, ptr null }, %struct.pinctrl_pin_desc { i32 13, ptr @.str.14, ptr null }, %struct.pinctrl_pin_desc { i32 14, ptr @.str.15, ptr null }, %struct.pinctrl_pin_desc { i32 15, ptr @.str.16, ptr null }, %struct.pinctrl_pin_desc { i32 16, ptr @.str.17, ptr null }, %struct.pinctrl_pin_desc { i32 17, ptr @.str.18, ptr null }, %struct.pinctrl_pin_desc { i32 18, ptr @.str.19, ptr null }, %struct.pinctrl_pin_desc { i32 19, ptr @.str.20, ptr null }, %struct.pinctrl_pin_desc { i32 20, ptr @.str.21, ptr null }, %struct.pinctrl_pin_desc { i32 21, ptr @.str.22, ptr null }, %struct.pinctrl_pin_desc { i32 22, ptr @.str.23, ptr null }, %struct.pinctrl_pin_desc { i32 23, ptr @.str.24, ptr null }, %struct.pinctrl_pin_desc { i32 24, ptr @.str.25, ptr null }, %struct.pinctrl_pin_desc { i32 25, ptr @.str.26, ptr null }, %struct.pinctrl_pin_desc { i32 26, ptr @.str.27, ptr null }, %struct.pinctrl_pin_desc { i32 27, ptr @.str.28, ptr null }, %struct.pinctrl_pin_desc { i32 28, ptr @.str.29, ptr null }, %struct.pinctrl_pin_desc { i32 29, ptr @.str.30, ptr null }, %struct.pinctrl_pin_desc { i32 30, ptr @.str.31, ptr null }, %struct.pinctrl_pin_desc { i32 31, ptr @.str.32, ptr null }, %struct.pinctrl_pin_desc { i32 32, ptr @.str.33, ptr null }, %struct.pinctrl_pin_desc { i32 33, ptr @.str.34, ptr null }, %struct.pinctrl_pin_desc { i32 34, ptr @.str.35, ptr null }, %struct.pinctrl_pin_desc { i32 35, ptr @.str.36, ptr null }, %struct.pinctrl_pin_desc { i32 36, ptr @.str.37, ptr null }, %struct.pinctrl_pin_desc { i32 37, ptr @.str.38, ptr null }, %struct.pinctrl_pin_desc { i32 38, ptr @.str.39, ptr null }, %struct.pinctrl_pin_desc { i32 39, ptr @.str.40, ptr null }, %struct.pinctrl_pin_desc { i32 40, ptr @.str.41, ptr null }, %struct.pinctrl_pin_desc { i32 41, ptr @.str.42, ptr null }, %struct.pinctrl_pin_desc { i32 42, ptr @.str.43, ptr null }, %struct.pinctrl_pin_desc { i32 43, ptr @.str.44, ptr null }, %struct.pinctrl_pin_desc { i32 44, ptr @.str.45, ptr null }, %struct.pinctrl_pin_desc { i32 45, ptr @.str.46, ptr null }, %struct.pinctrl_pin_desc { i32 46, ptr @.str.47, ptr null }, %struct.pinctrl_pin_desc { i32 47, ptr @.str.48, ptr null }, %struct.pinctrl_pin_desc { i32 48, ptr @.str.49, ptr null }, %struct.pinctrl_pin_desc { i32 49, ptr @.str.50, ptr null }, %struct.pinctrl_pin_desc { i32 50, ptr @.str.51, ptr null }, %struct.pinctrl_pin_desc { i32 51, ptr @.str.52, ptr null }, %struct.pinctrl_pin_desc { i32 52, ptr @.str.53, ptr null }, %struct.pinctrl_pin_desc { i32 53, ptr @.str.54, ptr null }, %struct.pinctrl_pin_desc { i32 54, ptr @.str.55, ptr null }, %struct.pinctrl_pin_desc { i32 55, ptr @.str.56, ptr null }, %struct.pinctrl_pin_desc { i32 56, ptr @.str.57, ptr null }, %struct.pinctrl_pin_desc { i32 57, ptr @.str.58, ptr null }, %struct.pinctrl_pin_desc { i32 58, ptr @.str.59, ptr null }, %struct.pinctrl_pin_desc { i32 59, ptr @.str.60, ptr null }, %struct.pinctrl_pin_desc { i32 60, ptr @.str.61, ptr null }, %struct.pinctrl_pin_desc { i32 61, ptr @.str.62, ptr null }, %struct.pinctrl_pin_desc { i32 62, ptr @.str.63, ptr null }, %struct.pinctrl_pin_desc { i32 63, ptr @.str.64, ptr null }, %struct.pinctrl_pin_desc { i32 64, ptr @.str.65, ptr null }, %struct.pinctrl_pin_desc { i32 65, ptr @.str.66, ptr null }, %struct.pinctrl_pin_desc { i32 66, ptr @.str.67, ptr null }, %struct.pinctrl_pin_desc { i32 67, ptr @.str.68, ptr null }, %struct.pinctrl_pin_desc { i32 68, ptr @.str.69, ptr null }, %struct.pinctrl_pin_desc { i32 69, ptr @.str.70, ptr null }, %struct.pinctrl_pin_desc { i32 70, ptr @.str.71, ptr null }, %struct.pinctrl_pin_desc { i32 71, ptr @.str.72, ptr null }, %struct.pinctrl_pin_desc { i32 72, ptr @.str.73, ptr null }, %struct.pinctrl_pin_desc { i32 73, ptr @.str.74, ptr null }, %struct.pinctrl_pin_desc { i32 74, ptr @.str.75, ptr null }, %struct.pinctrl_pin_desc { i32 75, ptr @.str.76, ptr null }, %struct.pinctrl_pin_desc { i32 76, ptr @.str.77, ptr null }, %struct.pinctrl_pin_desc { i32 77, ptr @.str.78, ptr null }, %struct.pinctrl_pin_desc { i32 78, ptr @.str.79, ptr null }, %struct.pinctrl_pin_desc { i32 79, ptr @.str.80, ptr null }, %struct.pinctrl_pin_desc { i32 80, ptr @.str.81, ptr null }, %struct.pinctrl_pin_desc { i32 81, ptr @.str.82, ptr null }, %struct.pinctrl_pin_desc { i32 82, ptr @.str.83, ptr null }, %struct.pinctrl_pin_desc { i32 83, ptr @.str.84, ptr null }, %struct.pinctrl_pin_desc { i32 84, ptr @.str.85, ptr null }, %struct.pinctrl_pin_desc { i32 85, ptr @.str.86, ptr null }, %struct.pinctrl_pin_desc { i32 86, ptr @.str.87, ptr null }, %struct.pinctrl_pin_desc { i32 87, ptr @.str.88, ptr null }, %struct.pinctrl_pin_desc { i32 88, ptr @.str.89, ptr null }, %struct.pinctrl_pin_desc { i32 89, ptr @.str.90, ptr null }, %struct.pinctrl_pin_desc { i32 90, ptr @.str.91, ptr null }, %struct.pinctrl_pin_desc { i32 91, ptr @.str.92, ptr null }, %struct.pinctrl_pin_desc { i32 92, ptr @.str.93, ptr null }, %struct.pinctrl_pin_desc { i32 93, ptr @.str.94, ptr null }, %struct.pinctrl_pin_desc { i32 94, ptr @.str.95, ptr null }, %struct.pinctrl_pin_desc { i32 95, ptr @.str.96, ptr null }, %struct.pinctrl_pin_desc { i32 96, ptr @.str.97, ptr null }, %struct.pinctrl_pin_desc { i32 97, ptr @.str.98, ptr null }, %struct.pinctrl_pin_desc { i32 98, ptr @.str.99, ptr null }, %struct.pinctrl_pin_desc { i32 99, ptr @.str.100, ptr null }, %struct.pinctrl_pin_desc { i32 100, ptr @.str.101, ptr null }, %struct.pinctrl_pin_desc { i32 101, ptr @.str.102, ptr null }, %struct.pinctrl_pin_desc { i32 102, ptr @.str.103, ptr null }, %struct.pinctrl_pin_desc { i32 103, ptr @.str.104, ptr null }, %struct.pinctrl_pin_desc { i32 104, ptr @.str.105, ptr null }, %struct.pinctrl_pin_desc { i32 105, ptr @.str.106, ptr null }, %struct.pinctrl_pin_desc { i32 106, ptr @.str.107, ptr null }, %struct.pinctrl_pin_desc { i32 107, ptr @.str.108, ptr null }, %struct.pinctrl_pin_desc { i32 108, ptr @.str.109, ptr null }, %struct.pinctrl_pin_desc { i32 109, ptr @.str.110, ptr null }, %struct.pinctrl_pin_desc { i32 110, ptr @.str.111, ptr null }, %struct.pinctrl_pin_desc { i32 111, ptr @.str.112, ptr null }, %struct.pinctrl_pin_desc { i32 112, ptr @.str.113, ptr null }, %struct.pinctrl_pin_desc { i32 113, ptr @.str.114, ptr null }, %struct.pinctrl_pin_desc { i32 114, ptr @.str.115, ptr null }, %struct.pinctrl_pin_desc { i32 115, ptr @.str.116, ptr null }, %struct.pinctrl_pin_desc { i32 116, ptr @.str.117, ptr null }, %struct.pinctrl_pin_desc { i32 117, ptr @.str.118, ptr null }, %struct.pinctrl_pin_desc { i32 118, ptr @.str.119, ptr null }, %struct.pinctrl_pin_desc { i32 119, ptr @.str.120, ptr null }, %struct.pinctrl_pin_desc { i32 120, ptr @.str.121, ptr null }, %struct.pinctrl_pin_desc { i32 121, ptr @.str.122, ptr null }, %struct.pinctrl_pin_desc { i32 122, ptr @.str.123, ptr null }, %struct.pinctrl_pin_desc { i32 123, ptr @.str.124, ptr null }, %struct.pinctrl_pin_desc { i32 124, ptr @.str.125, ptr null }, %struct.pinctrl_pin_desc { i32 125, ptr @.str.126, ptr null }, %struct.pinctrl_pin_desc { i32 126, ptr @.str.127, ptr null }, %struct.pinctrl_pin_desc { i32 127, ptr @.str.128, ptr null }, %struct.pinctrl_pin_desc { i32 128, ptr @.str.129, ptr null }, %struct.pinctrl_pin_desc { i32 129, ptr @.str.130, ptr null }, %struct.pinctrl_pin_desc { i32 130, ptr @.str.131, ptr null }, %struct.pinctrl_pin_desc { i32 131, ptr @.str.132, ptr null }, %struct.pinctrl_pin_desc { i32 132, ptr @.str.133, ptr null }, %struct.pinctrl_pin_desc { i32 133, ptr @.str.134, ptr null }, %struct.pinctrl_pin_desc { i32 134, ptr @.str.135, ptr null }, %struct.pinctrl_pin_desc { i32 135, ptr @.str.136, ptr null }, %struct.pinctrl_pin_desc { i32 136, ptr @.str.137, ptr null }, %struct.pinctrl_pin_desc { i32 137, ptr @.str.138, ptr null }, %struct.pinctrl_pin_desc { i32 138, ptr @.str.139, ptr null }, %struct.pinctrl_pin_desc { i32 139, ptr @.str.140, ptr null }, %struct.pinctrl_pin_desc { i32 140, ptr @.str.141, ptr null }, %struct.pinctrl_pin_desc { i32 141, ptr @.str.142, ptr null }, %struct.pinctrl_pin_desc { i32 142, ptr @.str.143, ptr null }, %struct.pinctrl_pin_desc { i32 143, ptr @.str.144, ptr null }, %struct.pinctrl_pin_desc { i32 144, ptr @.str.145, ptr null }, %struct.pinctrl_pin_desc { i32 145, ptr @.str.146, ptr null }, %struct.pinctrl_pin_desc { i32 146, ptr @.str.147, ptr null }, %struct.pinctrl_pin_desc { i32 147, ptr @.str.148, ptr null }, %struct.pinctrl_pin_desc { i32 148, ptr @.str.149, ptr null }, %struct.pinctrl_pin_desc { i32 149, ptr @.str.150, ptr null }, %struct.pinctrl_pin_desc { i32 150, ptr @.str.151, ptr null }, %struct.pinctrl_pin_desc { i32 151, ptr @.str.152, ptr null }, %struct.pinctrl_pin_desc { i32 152, ptr @.str.153, ptr null }, %struct.pinctrl_pin_desc { i32 153, ptr @.str.154, ptr null }, %struct.pinctrl_pin_desc { i32 154, ptr @.str.155, ptr null }, %struct.pinctrl_pin_desc { i32 155, ptr @.str.156, ptr null }, %struct.pinctrl_pin_desc { i32 156, ptr @.str.157, ptr null }, %struct.pinctrl_pin_desc { i32 157, ptr @.str.158, ptr null }, %struct.pinctrl_pin_desc { i32 158, ptr @.str.159, ptr null }, %struct.pinctrl_pin_desc { i32 159, ptr @.str.160, ptr null }, %struct.pinctrl_pin_desc { i32 160, ptr @.str.161, ptr null }, %struct.pinctrl_pin_desc { i32 161, ptr @.str.162, ptr null }, %struct.pinctrl_pin_desc { i32 162, ptr @.str.163, ptr null }, %struct.pinctrl_pin_desc { i32 163, ptr @.str.164, ptr null }, %struct.pinctrl_pin_desc { i32 164, ptr @.str.165, ptr null }, %struct.pinctrl_pin_desc { i32 165, ptr @.str.166, ptr null }, %struct.pinctrl_pin_desc { i32 166, ptr @.str.167, ptr null }, %struct.pinctrl_pin_desc { i32 167, ptr @.str.168, ptr null }, %struct.pinctrl_pin_desc { i32 168, ptr @.str.169, ptr null }, %struct.pinctrl_pin_desc { i32 169, ptr @.str.170, ptr null }, %struct.pinctrl_pin_desc { i32 170, ptr @.str.171, ptr null }, %struct.pinctrl_pin_desc { i32 171, ptr @.str.172, ptr null }, %struct.pinctrl_pin_desc { i32 172, ptr @.str.173, ptr null }, %struct.pinctrl_pin_desc { i32 173, ptr @.str.174, ptr null }, %struct.pinctrl_pin_desc { i32 174, ptr @.str.175, ptr null }, %struct.pinctrl_pin_desc { i32 175, ptr @.str.176, ptr null }, %struct.pinctrl_pin_desc { i32 176, ptr @.str.177, ptr null }, %struct.pinctrl_pin_desc { i32 177, ptr @.str.178, ptr null }, %struct.pinctrl_pin_desc { i32 178, ptr @.str.179, ptr null }, %struct.pinctrl_pin_desc { i32 179, ptr @.str.180, ptr null }, %struct.pinctrl_pin_desc { i32 180, ptr @.str.181, ptr null }, %struct.pinctrl_pin_desc { i32 181, ptr @.str.182, ptr null }, %struct.pinctrl_pin_desc { i32 182, ptr @.str.183, ptr null }, %struct.pinctrl_pin_desc { i32 183, ptr @.str.184, ptr null }, %struct.pinctrl_pin_desc { i32 184, ptr @.str.185, ptr null }, %struct.pinctrl_pin_desc { i32 185, ptr @.str.186, ptr null }, %struct.pinctrl_pin_desc { i32 186, ptr @.str.187, ptr null }, %struct.pinctrl_pin_desc { i32 187, ptr @.str.188, ptr null }, %struct.pinctrl_pin_desc { i32 188, ptr @.str.189, ptr null }, %struct.pinctrl_pin_desc { i32 189, ptr @.str.190, ptr null }, %struct.pinctrl_pin_desc { i32 190, ptr @.str.191, ptr null }, %struct.pinctrl_pin_desc { i32 191, ptr @.str.192, ptr null }, %struct.pinctrl_pin_desc { i32 192, ptr @.str.193, ptr null }, %struct.pinctrl_pin_desc { i32 193, ptr @.str.194, ptr null }, %struct.pinctrl_pin_desc { i32 194, ptr @.str.195, ptr null }, %struct.pinctrl_pin_desc { i32 195, ptr @.str.196, ptr null }, %struct.pinctrl_pin_desc { i32 196, ptr @.str.197, ptr null }, %struct.pinctrl_pin_desc { i32 197, ptr @.str.198, ptr null }, %struct.pinctrl_pin_desc { i32 198, ptr @.str.199, ptr null }, %struct.pinctrl_pin_desc { i32 199, ptr @.str.200, ptr null }, %struct.pinctrl_pin_desc { i32 200, ptr @.str.201, ptr null }, %struct.pinctrl_pin_desc { i32 201, ptr @.str.202, ptr null }, %struct.pinctrl_pin_desc { i32 202, ptr @.str.203, ptr null }, %struct.pinctrl_pin_desc { i32 203, ptr @.str.204, ptr null }, %struct.pinctrl_pin_desc { i32 204, ptr @.str.205, ptr null }, %struct.pinctrl_pin_desc { i32 205, ptr @.str.206, ptr null }, %struct.pinctrl_pin_desc { i32 206, ptr @.str.207, ptr null }, %struct.pinctrl_pin_desc { i32 207, ptr @.str.208, ptr null }, %struct.pinctrl_pin_desc { i32 208, ptr @.str.209, ptr null }, %struct.pinctrl_pin_desc { i32 209, ptr @.str.210, ptr null }, %struct.pinctrl_pin_desc { i32 210, ptr @.str.211, ptr null }, %struct.pinctrl_pin_desc { i32 211, ptr @.str.212, ptr null }, %struct.pinctrl_pin_desc { i32 212, ptr @.str.213, ptr null }, %struct.pinctrl_pin_desc { i32 213, ptr @.str.214, ptr null }, %struct.pinctrl_pin_desc { i32 214, ptr @.str.215, ptr null }, %struct.pinctrl_pin_desc { i32 215, ptr @.str.216, ptr null }, %struct.pinctrl_pin_desc { i32 216, ptr @.str.217, ptr null }, %struct.pinctrl_pin_desc { i32 217, ptr @.str.218, ptr null }, %struct.pinctrl_pin_desc { i32 218, ptr @.str.219, ptr null }, %struct.pinctrl_pin_desc { i32 219, ptr @.str.220, ptr null }, %struct.pinctrl_pin_desc { i32 220, ptr @.str.221, ptr null }, %struct.pinctrl_pin_desc { i32 221, ptr @.str.222, ptr null }, %struct.pinctrl_pin_desc { i32 222, ptr @.str.223, ptr null }, %struct.pinctrl_pin_desc { i32 223, ptr @.str.224, ptr null }, %struct.pinctrl_pin_desc { i32 224, ptr @.str.225, ptr null }, %struct.pinctrl_pin_desc { i32 225, ptr @.str.226, ptr null }, %struct.pinctrl_pin_desc { i32 226, ptr @.str.227, ptr null }, %struct.pinctrl_pin_desc { i32 227, ptr @.str.228, ptr null }, %struct.pinctrl_pin_desc { i32 228, ptr @.str.229, ptr null }, %struct.pinctrl_pin_desc { i32 229, ptr @.str.230, ptr null }, %struct.pinctrl_pin_desc { i32 230, ptr @.str.231, ptr null }, %struct.pinctrl_pin_desc { i32 231, ptr @.str.232, ptr null }, %struct.pinctrl_pin_desc { i32 232, ptr @.str.233, ptr null }, %struct.pinctrl_pin_desc { i32 233, ptr @.str.234, ptr null }, %struct.pinctrl_pin_desc { i32 234, ptr @.str.235, ptr null }, %struct.pinctrl_pin_desc { i32 235, ptr @.str.236, ptr null }, %struct.pinctrl_pin_desc { i32 236, ptr @.str.237, ptr null }, %struct.pinctrl_pin_desc { i32 237, ptr @.str.238, ptr null }, %struct.pinctrl_pin_desc { i32 238, ptr @.str.239, ptr null }, %struct.pinctrl_pin_desc { i32 239, ptr @.str.240, ptr null }, %struct.pinctrl_pin_desc { i32 240, ptr @.str.241, ptr null }, %struct.pinctrl_pin_desc { i32 241, ptr @.str.242, ptr null }, %struct.pinctrl_pin_desc { i32 242, ptr @.str.243, ptr null }, %struct.pinctrl_pin_desc { i32 243, ptr @.str.244, ptr null }, %struct.pinctrl_pin_desc { i32 244, ptr @.str.245, ptr null }, %struct.pinctrl_pin_desc { i32 245, ptr @.str.246, ptr null }], align 4
@spear1310_functions = internal global [36 x ptr] [ptr @i2c0_function, ptr @ssp0_function, ptr @i2s0_function, ptr @i2s1_function, ptr @clcd_function, ptr @arm_gpio_function, ptr @smi_function, ptr @gmii_function, ptr @rgmii_function, ptr @smii_0_1_2_function, ptr @ras_mii_txclk_function, ptr @nand_function, ptr @keyboard_function, ptr @uart0_function, ptr @gpt0_function, ptr @gpt1_function, ptr @sdhci_function, ptr @cf_function, ptr @xd_function, ptr @touch_xy_function, ptr @uart1_function, ptr @uart2_3_function, ptr @uart4_function, ptr @uart5_function, ptr @rs485_0_1_tdm_0_1_function, ptr @i2c_1_2_function, ptr @i2c3_unction, ptr @i2c_4_5_function, ptr @i2c_6_7_function, ptr @can0_function, ptr @can1_function, ptr @pci_function, ptr @pcie_function, ptr @sata_function, ptr @ssp1_function, ptr @gpt64_function], align 4
@spear1310_pingroups = internal global [59 x ptr] [ptr @i2c0_pingroup, ptr @ssp0_pingroup, ptr @i2s0_pingroup, ptr @i2s1_pingroup, ptr @clcd_pingroup, ptr @clcd_high_res_pingroup, ptr @arm_gpio_pingroup, ptr @smi_2_chips_pingroup, ptr @smi_4_chips_pingroup, ptr @gmii_pingroup, ptr @rgmii_pingroup, ptr @smii_0_1_2_pingroup, ptr @ras_mii_txclk_pingroup, ptr @nand_8bit_pingroup, ptr @nand_16bit_pingroup, ptr @nand_4_chips_pingroup, ptr @keyboard_6x6_pingroup, ptr @keyboard_rowcol6_8_pingroup, ptr @uart0_pingroup, ptr @uart0_modem_pingroup, ptr @gpt0_tmr0_pingroup, ptr @gpt0_tmr1_pingroup, ptr @gpt1_tmr0_pingroup, ptr @gpt1_tmr1_pingroup, ptr @sdhci_pingroup, ptr @cf_pingroup, ptr @xd_pingroup, ptr @touch_xy_pingroup, ptr @ssp0_cs0_pingroup, ptr @ssp0_cs1_2_pingroup, ptr @uart_1_dis_i2c_pingroup, ptr @uart_1_dis_sd_pingroup, ptr @uart_2_3_pingroup, ptr @uart_4_pingroup, ptr @uart_5_pingroup, ptr @rs485_0_1_tdm_0_1_pingroup, ptr @i2c_1_2_pingroup, ptr @i2c3_dis_smi_clcd_pingroup, ptr @i2c3_dis_sd_i2s0_pingroup, ptr @i2c_4_5_dis_smi_pingroup, ptr @i2c4_dis_sd_pingroup, ptr @i2c5_dis_sd_pingroup, ptr @i2c_6_7_dis_kbd_pingroup, ptr @i2c6_dis_sd_pingroup, ptr @i2c7_dis_sd_pingroup, ptr @can0_dis_nor_pingroup, ptr @can0_dis_sd_pingroup, ptr @can1_dis_sd_pingroup, ptr @can1_dis_kbd_pingroup, ptr @pci_pingroup, ptr @pcie0_pingroup, ptr @pcie1_pingroup, ptr @pcie2_pingroup, ptr @sata0_pingroup, ptr @sata1_pingroup, ptr @sata2_pingroup, ptr @ssp1_dis_kbd_pingroup, ptr @ssp1_dis_sd_pingroup, ptr @gpt64_pingroup], align 4
@spear1310_gpio_pingroup = internal global [90 x %struct.spear_gpio_pingroup] [%struct.spear_gpio_pingroup { ptr @i2c0_pins, i32 2, ptr @i2c0_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @ssp0_pins, i32 4, ptr @ssp0_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @ssp0_cs0_pins, i32 1, ptr @ssp0_cs0_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @ssp0_cs1_2_pins, i32 2, ptr @ssp0_cs1_2_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @i2s0_pins, i32 5, ptr @i2s0_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @i2s1_pins, i32 4, ptr @i2s1_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @clcd_pins, i32 30, ptr @clcd_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @clcd_high_res_pins, i32 24, ptr @clcd_high_res_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin18, i32 1, ptr @pin18_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin19, i32 1, ptr @pin19_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin20, i32 1, ptr @pin20_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin21, i32 1, ptr @pin21_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin22, i32 1, ptr @pin22_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin23, i32 1, ptr @pin23_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin143, i32 1, ptr @pin143_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin144, i32 1, ptr @pin144_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin145, i32 1, ptr @pin145_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin146, i32 1, ptr @pin146_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin147, i32 1, ptr @pin147_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin148, i32 1, ptr @pin148_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin149, i32 1, ptr @pin149_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin150, i32 1, ptr @pin150_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin151, i32 1, ptr @pin151_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin152, i32 1, ptr @pin152_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @smi_2_chips_pins, i32 5, ptr @smi_2_chips_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin54, i32 1, ptr @pin54_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin55, i32 1, ptr @pin55_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin56, i32 1, ptr @pin56_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin57, i32 1, ptr @pin57_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin58, i32 1, ptr @pin58_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin59, i32 1, ptr @pin59_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin60, i32 1, ptr @pin60_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin61, i32 1, ptr @pin61_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin62, i32 1, ptr @pin62_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin63, i32 1, ptr @pin63_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin_grp0, i32 2, ptr @pin_grp0_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin_grp1, i32 5, ptr @pin_grp1_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin_grp2, i32 11, ptr @pin_grp2_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin_grp3, i32 8, ptr @pin_grp3_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin_grp4, i32 2, ptr @pin_grp4_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin_grp5, i32 22, ptr @pin_grp5_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin_grp6, i32 8, ptr @pin_grp6_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin_grp7, i32 2, ptr @pin_grp7_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin_grp8, i32 15, ptr @pin_grp8_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @nand_16bit_pins, i32 8, ptr @nand_16bit_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin205, i32 1, ptr @pin205_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin206, i32 1, ptr @pin206_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin211, i32 1, ptr @pin211_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin212, i32 1, ptr @pin212_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin213, i32 1, ptr @pin213_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin214, i32 1, ptr @pin214_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin215, i32 1, ptr @pin215_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin216, i32 1, ptr @pin216_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin217, i32 1, ptr @pin217_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin218, i32 1, ptr @pin218_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin219, i32 1, ptr @pin219_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin220, i32 1, ptr @pin220_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin221, i32 1, ptr @pin221_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin222, i32 1, ptr @pin222_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin223, i32 1, ptr @pin223_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin224, i32 1, ptr @pin224_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin225, i32 1, ptr @pin225_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin226, i32 1, ptr @pin226_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin227, i32 1, ptr @pin227_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin228, i32 1, ptr @pin228_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin229, i32 1, ptr @pin229_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin230, i32 1, ptr @pin230_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin231, i32 1, ptr @pin231_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin232, i32 1, ptr @pin232_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin233, i32 1, ptr @pin233_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin234, i32 1, ptr @pin234_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin235, i32 1, ptr @pin235_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin236, i32 1, ptr @pin236_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin237, i32 1, ptr @pin237_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin238, i32 1, ptr @pin238_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin239, i32 1, ptr @pin239_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin240, i32 1, ptr @pin240_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin241, i32 1, ptr @pin241_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin242, i32 1, ptr @pin242_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin243, i32 1, ptr @pin243_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin244, i32 1, ptr @pin244_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @pin245, i32 1, ptr @pin245_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @keyboard_rowcol6_8_pins, i32 6, ptr @keyboard_rowcol6_8_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @uart0_pins, i32 2, ptr @uart0_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @uart0_modem_pins, i32 6, ptr @uart0_modem_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @gpt0_tmr0_pins, i32 2, ptr @gpt0_tmr0_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @gpt0_tmr1_pins, i32 2, ptr @gpt0_tmr1_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @gpt1_tmr0_pins, i32 2, ptr @gpt1_tmr0_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @gpt1_tmr1_pins, i32 2, ptr @gpt1_tmr1_pins_muxregs, i8 2 }, %struct.spear_gpio_pingroup { ptr @touch_xy_pins, i32 1, ptr @touch_xy_pins_muxregs, i8 2 }], align 4
@.str.1 = private unnamed_addr constant [8 x i8] c"PLGPIO0\00", align 1
@.str.2 = private unnamed_addr constant [8 x i8] c"PLGPIO1\00", align 1
@.str.3 = private unnamed_addr constant [8 x i8] c"PLGPIO2\00", align 1
@.str.4 = private unnamed_addr constant [8 x i8] c"PLGPIO3\00", align 1
@.str.5 = private unnamed_addr constant [8 x i8] c"PLGPIO4\00", align 1
@.str.6 = private unnamed_addr constant [8 x i8] c"PLGPIO5\00", align 1
@.str.7 = private unnamed_addr constant [8 x i8] c"PLGPIO6\00", align 1
@.str.8 = private unnamed_addr constant [8 x i8] c"PLGPIO7\00", align 1
@.str.9 = private unnamed_addr constant [8 x i8] c"PLGPIO8\00", align 1
@.str.10 = private unnamed_addr constant [8 x i8] c"PLGPIO9\00", align 1
@.str.11 = private unnamed_addr constant [9 x i8] c"PLGPIO10\00", align 1
@.str.12 = private unnamed_addr constant [9 x i8] c"PLGPIO11\00", align 1
@.str.13 = private unnamed_addr constant [9 x i8] c"PLGPIO12\00", align 1
@.str.14 = private unnamed_addr constant [9 x i8] c"PLGPIO13\00", align 1
@.str.15 = private unnamed_addr constant [9 x i8] c"PLGPIO14\00", align 1
@.str.16 = private unnamed_addr constant [9 x i8] c"PLGPIO15\00", align 1
@.str.17 = private unnamed_addr constant [9 x i8] c"PLGPIO16\00", align 1
@.str.18 = private unnamed_addr constant [9 x i8] c"PLGPIO17\00", align 1
@.str.19 = private unnamed_addr constant [9 x i8] c"PLGPIO18\00", align 1
@.str.20 = private unnamed_addr constant [9 x i8] c"PLGPIO19\00", align 1
@.str.21 = private unnamed_addr constant [9 x i8] c"PLGPIO20\00", align 1
@.str.22 = private unnamed_addr constant [9 x i8] c"PLGPIO21\00", align 1
@.str.23 = private unnamed_addr constant [9 x i8] c"PLGPIO22\00", align 1
@.str.24 = private unnamed_addr constant [9 x i8] c"PLGPIO23\00", align 1
@.str.25 = private unnamed_addr constant [9 x i8] c"PLGPIO24\00", align 1
@.str.26 = private unnamed_addr constant [9 x i8] c"PLGPIO25\00", align 1
@.str.27 = private unnamed_addr constant [9 x i8] c"PLGPIO26\00", align 1
@.str.28 = private unnamed_addr constant [9 x i8] c"PLGPIO27\00", align 1
@.str.29 = private unnamed_addr constant [9 x i8] c"PLGPIO28\00", align 1
@.str.30 = private unnamed_addr constant [9 x i8] c"PLGPIO29\00", align 1
@.str.31 = private unnamed_addr constant [9 x i8] c"PLGPIO30\00", align 1
@.str.32 = private unnamed_addr constant [9 x i8] c"PLGPIO31\00", align 1
@.str.33 = private unnamed_addr constant [9 x i8] c"PLGPIO32\00", align 1
@.str.34 = private unnamed_addr constant [9 x i8] c"PLGPIO33\00", align 1
@.str.35 = private unnamed_addr constant [9 x i8] c"PLGPIO34\00", align 1
@.str.36 = private unnamed_addr constant [9 x i8] c"PLGPIO35\00", align 1
@.str.37 = private unnamed_addr constant [9 x i8] c"PLGPIO36\00", align 1
@.str.38 = private unnamed_addr constant [9 x i8] c"PLGPIO37\00", align 1
@.str.39 = private unnamed_addr constant [9 x i8] c"PLGPIO38\00", align 1
@.str.40 = private unnamed_addr constant [9 x i8] c"PLGPIO39\00", align 1
@.str.41 = private unnamed_addr constant [9 x i8] c"PLGPIO40\00", align 1
@.str.42 = private unnamed_addr constant [9 x i8] c"PLGPIO41\00", align 1
@.str.43 = private unnamed_addr constant [9 x i8] c"PLGPIO42\00", align 1
@.str.44 = private unnamed_addr constant [9 x i8] c"PLGPIO43\00", align 1
@.str.45 = private unnamed_addr constant [9 x i8] c"PLGPIO44\00", align 1
@.str.46 = private unnamed_addr constant [9 x i8] c"PLGPIO45\00", align 1
@.str.47 = private unnamed_addr constant [9 x i8] c"PLGPIO46\00", align 1
@.str.48 = private unnamed_addr constant [9 x i8] c"PLGPIO47\00", align 1
@.str.49 = private unnamed_addr constant [9 x i8] c"PLGPIO48\00", align 1
@.str.50 = private unnamed_addr constant [9 x i8] c"PLGPIO49\00", align 1
@.str.51 = private unnamed_addr constant [9 x i8] c"PLGPIO50\00", align 1
@.str.52 = private unnamed_addr constant [9 x i8] c"PLGPIO51\00", align 1
@.str.53 = private unnamed_addr constant [9 x i8] c"PLGPIO52\00", align 1
@.str.54 = private unnamed_addr constant [9 x i8] c"PLGPIO53\00", align 1
@.str.55 = private unnamed_addr constant [9 x i8] c"PLGPIO54\00", align 1
@.str.56 = private unnamed_addr constant [9 x i8] c"PLGPIO55\00", align 1
@.str.57 = private unnamed_addr constant [9 x i8] c"PLGPIO56\00", align 1
@.str.58 = private unnamed_addr constant [9 x i8] c"PLGPIO57\00", align 1
@.str.59 = private unnamed_addr constant [9 x i8] c"PLGPIO58\00", align 1
@.str.60 = private unnamed_addr constant [9 x i8] c"PLGPIO59\00", align 1
@.str.61 = private unnamed_addr constant [9 x i8] c"PLGPIO60\00", align 1
@.str.62 = private unnamed_addr constant [9 x i8] c"PLGPIO61\00", align 1
@.str.63 = private unnamed_addr constant [9 x i8] c"PLGPIO62\00", align 1
@.str.64 = private unnamed_addr constant [9 x i8] c"PLGPIO63\00", align 1
@.str.65 = private unnamed_addr constant [9 x i8] c"PLGPIO64\00", align 1
@.str.66 = private unnamed_addr constant [9 x i8] c"PLGPIO65\00", align 1
@.str.67 = private unnamed_addr constant [9 x i8] c"PLGPIO66\00", align 1
@.str.68 = private unnamed_addr constant [9 x i8] c"PLGPIO67\00", align 1
@.str.69 = private unnamed_addr constant [9 x i8] c"PLGPIO68\00", align 1
@.str.70 = private unnamed_addr constant [9 x i8] c"PLGPIO69\00", align 1
@.str.71 = private unnamed_addr constant [9 x i8] c"PLGPIO70\00", align 1
@.str.72 = private unnamed_addr constant [9 x i8] c"PLGPIO71\00", align 1
@.str.73 = private unnamed_addr constant [9 x i8] c"PLGPIO72\00", align 1
@.str.74 = private unnamed_addr constant [9 x i8] c"PLGPIO73\00", align 1
@.str.75 = private unnamed_addr constant [9 x i8] c"PLGPIO74\00", align 1
@.str.76 = private unnamed_addr constant [9 x i8] c"PLGPIO75\00", align 1
@.str.77 = private unnamed_addr constant [9 x i8] c"PLGPIO76\00", align 1
@.str.78 = private unnamed_addr constant [9 x i8] c"PLGPIO77\00", align 1
@.str.79 = private unnamed_addr constant [9 x i8] c"PLGPIO78\00", align 1
@.str.80 = private unnamed_addr constant [9 x i8] c"PLGPIO79\00", align 1
@.str.81 = private unnamed_addr constant [9 x i8] c"PLGPIO80\00", align 1
@.str.82 = private unnamed_addr constant [9 x i8] c"PLGPIO81\00", align 1
@.str.83 = private unnamed_addr constant [9 x i8] c"PLGPIO82\00", align 1
@.str.84 = private unnamed_addr constant [9 x i8] c"PLGPIO83\00", align 1
@.str.85 = private unnamed_addr constant [9 x i8] c"PLGPIO84\00", align 1
@.str.86 = private unnamed_addr constant [9 x i8] c"PLGPIO85\00", align 1
@.str.87 = private unnamed_addr constant [9 x i8] c"PLGPIO86\00", align 1
@.str.88 = private unnamed_addr constant [9 x i8] c"PLGPIO87\00", align 1
@.str.89 = private unnamed_addr constant [9 x i8] c"PLGPIO88\00", align 1
@.str.90 = private unnamed_addr constant [9 x i8] c"PLGPIO89\00", align 1
@.str.91 = private unnamed_addr constant [9 x i8] c"PLGPIO90\00", align 1
@.str.92 = private unnamed_addr constant [9 x i8] c"PLGPIO91\00", align 1
@.str.93 = private unnamed_addr constant [9 x i8] c"PLGPIO92\00", align 1
@.str.94 = private unnamed_addr constant [9 x i8] c"PLGPIO93\00", align 1
@.str.95 = private unnamed_addr constant [9 x i8] c"PLGPIO94\00", align 1
@.str.96 = private unnamed_addr constant [9 x i8] c"PLGPIO95\00", align 1
@.str.97 = private unnamed_addr constant [9 x i8] c"PLGPIO96\00", align 1
@.str.98 = private unnamed_addr constant [9 x i8] c"PLGPIO97\00", align 1
@.str.99 = private unnamed_addr constant [9 x i8] c"PLGPIO98\00", align 1
@.str.100 = private unnamed_addr constant [9 x i8] c"PLGPIO99\00", align 1
@.str.101 = private unnamed_addr constant [10 x i8] c"PLGPIO100\00", align 1
@.str.102 = private unnamed_addr constant [10 x i8] c"PLGPIO101\00", align 1
@.str.103 = private unnamed_addr constant [10 x i8] c"PLGPIO102\00", align 1
@.str.104 = private unnamed_addr constant [10 x i8] c"PLGPIO103\00", align 1
@.str.105 = private unnamed_addr constant [10 x i8] c"PLGPIO104\00", align 1
@.str.106 = private unnamed_addr constant [10 x i8] c"PLGPIO105\00", align 1
@.str.107 = private unnamed_addr constant [10 x i8] c"PLGPIO106\00", align 1
@.str.108 = private unnamed_addr constant [10 x i8] c"PLGPIO107\00", align 1
@.str.109 = private unnamed_addr constant [10 x i8] c"PLGPIO108\00", align 1
@.str.110 = private unnamed_addr constant [10 x i8] c"PLGPIO109\00", align 1
@.str.111 = private unnamed_addr constant [10 x i8] c"PLGPIO110\00", align 1
@.str.112 = private unnamed_addr constant [10 x i8] c"PLGPIO111\00", align 1
@.str.113 = private unnamed_addr constant [10 x i8] c"PLGPIO112\00", align 1
@.str.114 = private unnamed_addr constant [10 x i8] c"PLGPIO113\00", align 1
@.str.115 = private unnamed_addr constant [10 x i8] c"PLGPIO114\00", align 1
@.str.116 = private unnamed_addr constant [10 x i8] c"PLGPIO115\00", align 1
@.str.117 = private unnamed_addr constant [10 x i8] c"PLGPIO116\00", align 1
@.str.118 = private unnamed_addr constant [10 x i8] c"PLGPIO117\00", align 1
@.str.119 = private unnamed_addr constant [10 x i8] c"PLGPIO118\00", align 1
@.str.120 = private unnamed_addr constant [10 x i8] c"PLGPIO119\00", align 1
@.str.121 = private unnamed_addr constant [10 x i8] c"PLGPIO120\00", align 1
@.str.122 = private unnamed_addr constant [10 x i8] c"PLGPIO121\00", align 1
@.str.123 = private unnamed_addr constant [10 x i8] c"PLGPIO122\00", align 1
@.str.124 = private unnamed_addr constant [10 x i8] c"PLGPIO123\00", align 1
@.str.125 = private unnamed_addr constant [10 x i8] c"PLGPIO124\00", align 1
@.str.126 = private unnamed_addr constant [10 x i8] c"PLGPIO125\00", align 1
@.str.127 = private unnamed_addr constant [10 x i8] c"PLGPIO126\00", align 1
@.str.128 = private unnamed_addr constant [10 x i8] c"PLGPIO127\00", align 1
@.str.129 = private unnamed_addr constant [10 x i8] c"PLGPIO128\00", align 1
@.str.130 = private unnamed_addr constant [10 x i8] c"PLGPIO129\00", align 1
@.str.131 = private unnamed_addr constant [10 x i8] c"PLGPIO130\00", align 1
@.str.132 = private unnamed_addr constant [10 x i8] c"PLGPIO131\00", align 1
@.str.133 = private unnamed_addr constant [10 x i8] c"PLGPIO132\00", align 1
@.str.134 = private unnamed_addr constant [10 x i8] c"PLGPIO133\00", align 1
@.str.135 = private unnamed_addr constant [10 x i8] c"PLGPIO134\00", align 1
@.str.136 = private unnamed_addr constant [10 x i8] c"PLGPIO135\00", align 1
@.str.137 = private unnamed_addr constant [10 x i8] c"PLGPIO136\00", align 1
@.str.138 = private unnamed_addr constant [10 x i8] c"PLGPIO137\00", align 1
@.str.139 = private unnamed_addr constant [10 x i8] c"PLGPIO138\00", align 1
@.str.140 = private unnamed_addr constant [10 x i8] c"PLGPIO139\00", align 1
@.str.141 = private unnamed_addr constant [10 x i8] c"PLGPIO140\00", align 1
@.str.142 = private unnamed_addr constant [10 x i8] c"PLGPIO141\00", align 1
@.str.143 = private unnamed_addr constant [10 x i8] c"PLGPIO142\00", align 1
@.str.144 = private unnamed_addr constant [10 x i8] c"PLGPIO143\00", align 1
@.str.145 = private unnamed_addr constant [10 x i8] c"PLGPIO144\00", align 1
@.str.146 = private unnamed_addr constant [10 x i8] c"PLGPIO145\00", align 1
@.str.147 = private unnamed_addr constant [10 x i8] c"PLGPIO146\00", align 1
@.str.148 = private unnamed_addr constant [10 x i8] c"PLGPIO147\00", align 1
@.str.149 = private unnamed_addr constant [10 x i8] c"PLGPIO148\00", align 1
@.str.150 = private unnamed_addr constant [10 x i8] c"PLGPIO149\00", align 1
@.str.151 = private unnamed_addr constant [10 x i8] c"PLGPIO150\00", align 1
@.str.152 = private unnamed_addr constant [10 x i8] c"PLGPIO151\00", align 1
@.str.153 = private unnamed_addr constant [10 x i8] c"PLGPIO152\00", align 1
@.str.154 = private unnamed_addr constant [10 x i8] c"PLGPIO153\00", align 1
@.str.155 = private unnamed_addr constant [10 x i8] c"PLGPIO154\00", align 1
@.str.156 = private unnamed_addr constant [10 x i8] c"PLGPIO155\00", align 1
@.str.157 = private unnamed_addr constant [10 x i8] c"PLGPIO156\00", align 1
@.str.158 = private unnamed_addr constant [10 x i8] c"PLGPIO157\00", align 1
@.str.159 = private unnamed_addr constant [10 x i8] c"PLGPIO158\00", align 1
@.str.160 = private unnamed_addr constant [10 x i8] c"PLGPIO159\00", align 1
@.str.161 = private unnamed_addr constant [10 x i8] c"PLGPIO160\00", align 1
@.str.162 = private unnamed_addr constant [10 x i8] c"PLGPIO161\00", align 1
@.str.163 = private unnamed_addr constant [10 x i8] c"PLGPIO162\00", align 1
@.str.164 = private unnamed_addr constant [10 x i8] c"PLGPIO163\00", align 1
@.str.165 = private unnamed_addr constant [10 x i8] c"PLGPIO164\00", align 1
@.str.166 = private unnamed_addr constant [10 x i8] c"PLGPIO165\00", align 1
@.str.167 = private unnamed_addr constant [10 x i8] c"PLGPIO166\00", align 1
@.str.168 = private unnamed_addr constant [10 x i8] c"PLGPIO167\00", align 1
@.str.169 = private unnamed_addr constant [10 x i8] c"PLGPIO168\00", align 1
@.str.170 = private unnamed_addr constant [10 x i8] c"PLGPIO169\00", align 1
@.str.171 = private unnamed_addr constant [10 x i8] c"PLGPIO170\00", align 1
@.str.172 = private unnamed_addr constant [10 x i8] c"PLGPIO171\00", align 1
@.str.173 = private unnamed_addr constant [10 x i8] c"PLGPIO172\00", align 1
@.str.174 = private unnamed_addr constant [10 x i8] c"PLGPIO173\00", align 1
@.str.175 = private unnamed_addr constant [10 x i8] c"PLGPIO174\00", align 1
@.str.176 = private unnamed_addr constant [10 x i8] c"PLGPIO175\00", align 1
@.str.177 = private unnamed_addr constant [10 x i8] c"PLGPIO176\00", align 1
@.str.178 = private unnamed_addr constant [10 x i8] c"PLGPIO177\00", align 1
@.str.179 = private unnamed_addr constant [10 x i8] c"PLGPIO178\00", align 1
@.str.180 = private unnamed_addr constant [10 x i8] c"PLGPIO179\00", align 1
@.str.181 = private unnamed_addr constant [10 x i8] c"PLGPIO180\00", align 1
@.str.182 = private unnamed_addr constant [10 x i8] c"PLGPIO181\00", align 1
@.str.183 = private unnamed_addr constant [10 x i8] c"PLGPIO182\00", align 1
@.str.184 = private unnamed_addr constant [10 x i8] c"PLGPIO183\00", align 1
@.str.185 = private unnamed_addr constant [10 x i8] c"PLGPIO184\00", align 1
@.str.186 = private unnamed_addr constant [10 x i8] c"PLGPIO185\00", align 1
@.str.187 = private unnamed_addr constant [10 x i8] c"PLGPIO186\00", align 1
@.str.188 = private unnamed_addr constant [10 x i8] c"PLGPIO187\00", align 1
@.str.189 = private unnamed_addr constant [10 x i8] c"PLGPIO188\00", align 1
@.str.190 = private unnamed_addr constant [10 x i8] c"PLGPIO189\00", align 1
@.str.191 = private unnamed_addr constant [10 x i8] c"PLGPIO190\00", align 1
@.str.192 = private unnamed_addr constant [10 x i8] c"PLGPIO191\00", align 1
@.str.193 = private unnamed_addr constant [10 x i8] c"PLGPIO192\00", align 1
@.str.194 = private unnamed_addr constant [10 x i8] c"PLGPIO193\00", align 1
@.str.195 = private unnamed_addr constant [10 x i8] c"PLGPIO194\00", align 1
@.str.196 = private unnamed_addr constant [10 x i8] c"PLGPIO195\00", align 1
@.str.197 = private unnamed_addr constant [10 x i8] c"PLGPIO196\00", align 1
@.str.198 = private unnamed_addr constant [10 x i8] c"PLGPIO197\00", align 1
@.str.199 = private unnamed_addr constant [10 x i8] c"PLGPIO198\00", align 1
@.str.200 = private unnamed_addr constant [10 x i8] c"PLGPIO199\00", align 1
@.str.201 = private unnamed_addr constant [10 x i8] c"PLGPIO200\00", align 1
@.str.202 = private unnamed_addr constant [10 x i8] c"PLGPIO201\00", align 1
@.str.203 = private unnamed_addr constant [10 x i8] c"PLGPIO202\00", align 1
@.str.204 = private unnamed_addr constant [10 x i8] c"PLGPIO203\00", align 1
@.str.205 = private unnamed_addr constant [10 x i8] c"PLGPIO204\00", align 1
@.str.206 = private unnamed_addr constant [10 x i8] c"PLGPIO205\00", align 1
@.str.207 = private unnamed_addr constant [10 x i8] c"PLGPIO206\00", align 1
@.str.208 = private unnamed_addr constant [10 x i8] c"PLGPIO207\00", align 1
@.str.209 = private unnamed_addr constant [10 x i8] c"PLGPIO208\00", align 1
@.str.210 = private unnamed_addr constant [10 x i8] c"PLGPIO209\00", align 1
@.str.211 = private unnamed_addr constant [10 x i8] c"PLGPIO210\00", align 1
@.str.212 = private unnamed_addr constant [10 x i8] c"PLGPIO211\00", align 1
@.str.213 = private unnamed_addr constant [10 x i8] c"PLGPIO212\00", align 1
@.str.214 = private unnamed_addr constant [10 x i8] c"PLGPIO213\00", align 1
@.str.215 = private unnamed_addr constant [10 x i8] c"PLGPIO214\00", align 1
@.str.216 = private unnamed_addr constant [10 x i8] c"PLGPIO215\00", align 1
@.str.217 = private unnamed_addr constant [10 x i8] c"PLGPIO216\00", align 1
@.str.218 = private unnamed_addr constant [10 x i8] c"PLGPIO217\00", align 1
@.str.219 = private unnamed_addr constant [10 x i8] c"PLGPIO218\00", align 1
@.str.220 = private unnamed_addr constant [10 x i8] c"PLGPIO219\00", align 1
@.str.221 = private unnamed_addr constant [10 x i8] c"PLGPIO220\00", align 1
@.str.222 = private unnamed_addr constant [10 x i8] c"PLGPIO221\00", align 1
@.str.223 = private unnamed_addr constant [10 x i8] c"PLGPIO222\00", align 1
@.str.224 = private unnamed_addr constant [10 x i8] c"PLGPIO223\00", align 1
@.str.225 = private unnamed_addr constant [10 x i8] c"PLGPIO224\00", align 1
@.str.226 = private unnamed_addr constant [10 x i8] c"PLGPIO225\00", align 1
@.str.227 = private unnamed_addr constant [10 x i8] c"PLGPIO226\00", align 1
@.str.228 = private unnamed_addr constant [10 x i8] c"PLGPIO227\00", align 1
@.str.229 = private unnamed_addr constant [10 x i8] c"PLGPIO228\00", align 1
@.str.230 = private unnamed_addr constant [10 x i8] c"PLGPIO229\00", align 1
@.str.231 = private unnamed_addr constant [10 x i8] c"PLGPIO230\00", align 1
@.str.232 = private unnamed_addr constant [10 x i8] c"PLGPIO231\00", align 1
@.str.233 = private unnamed_addr constant [10 x i8] c"PLGPIO232\00", align 1
@.str.234 = private unnamed_addr constant [10 x i8] c"PLGPIO233\00", align 1
@.str.235 = private unnamed_addr constant [10 x i8] c"PLGPIO234\00", align 1
@.str.236 = private unnamed_addr constant [10 x i8] c"PLGPIO235\00", align 1
@.str.237 = private unnamed_addr constant [10 x i8] c"PLGPIO236\00", align 1
@.str.238 = private unnamed_addr constant [10 x i8] c"PLGPIO237\00", align 1
@.str.239 = private unnamed_addr constant [10 x i8] c"PLGPIO238\00", align 1
@.str.240 = private unnamed_addr constant [10 x i8] c"PLGPIO239\00", align 1
@.str.241 = private unnamed_addr constant [10 x i8] c"PLGPIO240\00", align 1
@.str.242 = private unnamed_addr constant [10 x i8] c"PLGPIO241\00", align 1
@.str.243 = private unnamed_addr constant [10 x i8] c"PLGPIO242\00", align 1
@.str.244 = private unnamed_addr constant [10 x i8] c"PLGPIO243\00", align 1
@.str.245 = private unnamed_addr constant [10 x i8] c"PLGPIO244\00", align 1
@.str.246 = private unnamed_addr constant [10 x i8] c"PLGPIO245\00", align 1
@i2c0_function = internal global %struct.spear_function { ptr @.str.247, ptr @i2c0_grps, i32 1 }, align 4
@ssp0_function = internal global %struct.spear_function { ptr @.str.249, ptr @ssp0_grps, i32 3 }, align 4
@i2s0_function = internal global %struct.spear_function { ptr @.str.253, ptr @i2s0_grps, i32 1 }, align 4
@i2s1_function = internal global %struct.spear_function { ptr @.str.255, ptr @i2s1_grps, i32 1 }, align 4
@clcd_function = internal global %struct.spear_function { ptr @.str.257, ptr @clcd_grps, i32 2 }, align 4
@arm_gpio_function = internal global %struct.spear_function { ptr @.str.260, ptr @arm_gpio_grps, i32 1 }, align 4
@smi_function = internal global %struct.spear_function { ptr @.str.262, ptr @smi_grps, i32 2 }, align 4
@gmii_function = internal global %struct.spear_function { ptr @.str.265, ptr @gmii_grps, i32 1 }, align 4
@rgmii_function = internal global %struct.spear_function { ptr @.str.267, ptr @rgmii_grps, i32 1 }, align 4
@smii_0_1_2_function = internal global %struct.spear_function { ptr @.str.269, ptr @smii_0_1_2_grps, i32 1 }, align 4
@ras_mii_txclk_function = internal global %struct.spear_function { ptr @.str.271, ptr @ras_mii_txclk_grps, i32 1 }, align 4
@nand_function = internal global %struct.spear_function { ptr @.str.273, ptr @nand_grps, i32 3 }, align 4
@keyboard_function = internal global %struct.spear_function { ptr @.str.277, ptr @keyboard_grps, i32 2 }, align 4
@uart0_function = internal global %struct.spear_function { ptr @.str.280, ptr @uart0_grps, i32 2 }, align 4
@gpt0_function = internal global %struct.spear_function { ptr @.str.283, ptr @gpt0_grps, i32 2 }, align 4
@gpt1_function = internal global %struct.spear_function { ptr @.str.286, ptr @gpt1_grps, i32 2 }, align 4
@sdhci_function = internal global %struct.spear_function { ptr @.str.289, ptr @sdhci_grps, i32 1 }, align 4
@cf_function = internal global %struct.spear_function { ptr @.str.291, ptr @cf_grps, i32 1 }, align 4
@xd_function = internal global %struct.spear_function { ptr @.str.293, ptr @xd_grps, i32 1 }, align 4
@touch_xy_function = internal global %struct.spear_function { ptr @.str.295, ptr @touch_xy_grps, i32 1 }, align 4
@uart1_function = internal global %struct.spear_function { ptr @.str.297, ptr @uart1_grps, i32 2 }, align 4
@uart2_3_function = internal global %struct.spear_function { ptr @.str.300, ptr @uart2_3_grps, i32 1 }, align 4
@uart4_function = internal global %struct.spear_function { ptr @.str.302, ptr @uart4_grps, i32 1 }, align 4
@uart5_function = internal global %struct.spear_function { ptr @.str.304, ptr @uart5_grps, i32 1 }, align 4
@rs485_0_1_tdm_0_1_function = internal global %struct.spear_function { ptr @.str.306, ptr @rs485_0_1_tdm_0_1_grps, i32 1 }, align 4
@i2c_1_2_function = internal global %struct.spear_function { ptr @.str.308, ptr @i2c_1_2_grps, i32 1 }, align 4
@i2c3_unction = internal global %struct.spear_function { ptr @.str.310, ptr @i2c3_grps, i32 2 }, align 4
@i2c_4_5_function = internal global %struct.spear_function { ptr @.str.313, ptr @i2c_4_5_grps, i32 3 }, align 4
@i2c_6_7_function = internal global %struct.spear_function { ptr @.str.317, ptr @i2c_6_7_grps, i32 3 }, align 4
@can0_function = internal global %struct.spear_function { ptr @.str.321, ptr @can0_grps, i32 2 }, align 4
@can1_function = internal global %struct.spear_function { ptr @.str.324, ptr @can1_grps, i32 2 }, align 4
@pci_function = internal global %struct.spear_function { ptr @.str.327, ptr @pci_grps, i32 1 }, align 4
@pcie_function = internal global %struct.spear_function { ptr @.str.329, ptr @pcie_grps, i32 3 }, align 4
@sata_function = internal global %struct.spear_function { ptr @.str.333, ptr @sata_grps, i32 3 }, align 4
@ssp1_function = internal global %struct.spear_function { ptr @.str.337, ptr @ssp1_grps, i32 2 }, align 4
@gpt64_function = internal global %struct.spear_function { ptr @.str.340, ptr @gpt64_grps, i32 1 }, align 4
@.str.247 = private unnamed_addr constant [5 x i8] c"i2c0\00", align 1
@i2c0_grps = internal constant [1 x ptr] [ptr @.str.248], align 4
@.str.248 = private unnamed_addr constant [9 x i8] c"i2c0_grp\00", align 1
@.str.249 = private unnamed_addr constant [5 x i8] c"ssp0\00", align 1
@ssp0_grps = internal constant [3 x ptr] [ptr @.str.250, ptr @.str.251, ptr @.str.252], align 4
@.str.250 = private unnamed_addr constant [9 x i8] c"ssp0_grp\00", align 1
@.str.251 = private unnamed_addr constant [13 x i8] c"ssp0_cs0_grp\00", align 1
@.str.252 = private unnamed_addr constant [15 x i8] c"ssp0_cs1_2_grp\00", align 1
@.str.253 = private unnamed_addr constant [5 x i8] c"i2s0\00", align 1
@i2s0_grps = internal constant [1 x ptr] [ptr @.str.254], align 4
@.str.254 = private unnamed_addr constant [9 x i8] c"i2s0_grp\00", align 1
@.str.255 = private unnamed_addr constant [5 x i8] c"i2s1\00", align 1
@i2s1_grps = internal constant [1 x ptr] [ptr @.str.256], align 4
@.str.256 = private unnamed_addr constant [9 x i8] c"i2s1_grp\00", align 1
@.str.257 = private unnamed_addr constant [5 x i8] c"clcd\00", align 1
@clcd_grps = internal constant [2 x ptr] [ptr @.str.258, ptr @.str.259], align 4
@.str.258 = private unnamed_addr constant [9 x i8] c"clcd_grp\00", align 1
@.str.259 = private unnamed_addr constant [18 x i8] c"clcd_high_res_grp\00", align 1
@.str.260 = private unnamed_addr constant [9 x i8] c"arm_gpio\00", align 1
@arm_gpio_grps = internal constant [1 x ptr] [ptr @.str.261], align 4
@.str.261 = private unnamed_addr constant [13 x i8] c"arm_gpio_grp\00", align 1
@.str.262 = private unnamed_addr constant [4 x i8] c"smi\00", align 1
@smi_grps = internal constant [2 x ptr] [ptr @.str.263, ptr @.str.264], align 4
@.str.263 = private unnamed_addr constant [16 x i8] c"smi_2_chips_grp\00", align 1
@.str.264 = private unnamed_addr constant [16 x i8] c"smi_4_chips_grp\00", align 1
@.str.265 = private unnamed_addr constant [5 x i8] c"gmii\00", align 1
@gmii_grps = internal constant [1 x ptr] [ptr @.str.266], align 4
@.str.266 = private unnamed_addr constant [9 x i8] c"gmii_grp\00", align 1
@.str.267 = private unnamed_addr constant [6 x i8] c"rgmii\00", align 1
@rgmii_grps = internal constant [1 x ptr] [ptr @.str.268], align 4
@.str.268 = private unnamed_addr constant [10 x i8] c"rgmii_grp\00", align 1
@.str.269 = private unnamed_addr constant [11 x i8] c"smii_0_1_2\00", align 1
@smii_0_1_2_grps = internal constant [1 x ptr] [ptr @.str.270], align 4
@.str.270 = private unnamed_addr constant [15 x i8] c"smii_0_1_2_grp\00", align 1
@.str.271 = private unnamed_addr constant [14 x i8] c"ras_mii_txclk\00", align 1
@ras_mii_txclk_grps = internal constant [1 x ptr] [ptr @.str.272], align 4
@.str.272 = private unnamed_addr constant [18 x i8] c"ras_mii_txclk_grp\00", align 1
@.str.273 = private unnamed_addr constant [5 x i8] c"nand\00", align 1
@nand_grps = internal constant [3 x ptr] [ptr @.str.274, ptr @.str.275, ptr @.str.276], align 4
@.str.274 = private unnamed_addr constant [14 x i8] c"nand_8bit_grp\00", align 1
@.str.275 = private unnamed_addr constant [15 x i8] c"nand_16bit_grp\00", align 1
@.str.276 = private unnamed_addr constant [17 x i8] c"nand_4_chips_grp\00", align 1
@.str.277 = private unnamed_addr constant [9 x i8] c"keyboard\00", align 1
@keyboard_grps = internal constant [2 x ptr] [ptr @.str.278, ptr @.str.279], align 4
@.str.278 = private unnamed_addr constant [17 x i8] c"keyboard_6x6_grp\00", align 1
@.str.279 = private unnamed_addr constant [23 x i8] c"keyboard_rowcol6_8_grp\00", align 1
@.str.280 = private unnamed_addr constant [6 x i8] c"uart0\00", align 1
@uart0_grps = internal constant [2 x ptr] [ptr @.str.281, ptr @.str.282], align 4
@.str.281 = private unnamed_addr constant [10 x i8] c"uart0_grp\00", align 1
@.str.282 = private unnamed_addr constant [16 x i8] c"uart0_modem_grp\00", align 1
@.str.283 = private unnamed_addr constant [5 x i8] c"gpt0\00", align 1
@gpt0_grps = internal constant [2 x ptr] [ptr @.str.284, ptr @.str.285], align 4
@.str.284 = private unnamed_addr constant [14 x i8] c"gpt0_tmr0_grp\00", align 1
@.str.285 = private unnamed_addr constant [14 x i8] c"gpt0_tmr1_grp\00", align 1
@.str.286 = private unnamed_addr constant [5 x i8] c"gpt1\00", align 1
@gpt1_grps = internal constant [2 x ptr] [ptr @.str.287, ptr @.str.288], align 4
@.str.287 = private unnamed_addr constant [14 x i8] c"gpt1_tmr1_grp\00", align 1
@.str.288 = private unnamed_addr constant [14 x i8] c"gpt1_tmr0_grp\00", align 1
@.str.289 = private unnamed_addr constant [6 x i8] c"sdhci\00", align 1
@sdhci_grps = internal constant [1 x ptr] [ptr @.str.290], align 4
@.str.290 = private unnamed_addr constant [10 x i8] c"sdhci_grp\00", align 1
@.str.291 = private unnamed_addr constant [3 x i8] c"cf\00", align 1
@cf_grps = internal constant [1 x ptr] [ptr @.str.292], align 4
@.str.292 = private unnamed_addr constant [7 x i8] c"cf_grp\00", align 1
@.str.293 = private unnamed_addr constant [3 x i8] c"xd\00", align 1
@xd_grps = internal constant [1 x ptr] [ptr @.str.294], align 4
@.str.294 = private unnamed_addr constant [7 x i8] c"xd_grp\00", align 1
@.str.295 = private unnamed_addr constant [12 x i8] c"touchscreen\00", align 1
@touch_xy_grps = internal constant [1 x ptr] [ptr @.str.296], align 4
@.str.296 = private unnamed_addr constant [13 x i8] c"touch_xy_grp\00", align 1
@.str.297 = private unnamed_addr constant [6 x i8] c"uart1\00", align 1
@uart1_grps = internal constant [2 x ptr] [ptr @.str.298, ptr @.str.299], align 4
@.str.298 = private unnamed_addr constant [22 x i8] c"uart1_disable_i2c_grp\00", align 1
@.str.299 = private unnamed_addr constant [21 x i8] c"uart1_disable_sd_grp\00", align 1
@.str.300 = private unnamed_addr constant [8 x i8] c"uart2_3\00", align 1
@uart2_3_grps = internal constant [1 x ptr] [ptr @.str.301], align 4
@.str.301 = private unnamed_addr constant [12 x i8] c"uart2_3_grp\00", align 1
@.str.302 = private unnamed_addr constant [6 x i8] c"uart4\00", align 1
@uart4_grps = internal constant [1 x ptr] [ptr @.str.303], align 4
@.str.303 = private unnamed_addr constant [10 x i8] c"uart4_grp\00", align 1
@.str.304 = private unnamed_addr constant [6 x i8] c"uart5\00", align 1
@uart5_grps = internal constant [1 x ptr] [ptr @.str.305], align 4
@.str.305 = private unnamed_addr constant [10 x i8] c"uart5_grp\00", align 1
@.str.306 = private unnamed_addr constant [18 x i8] c"rs485_0_1_tdm_0_1\00", align 1
@rs485_0_1_tdm_0_1_grps = internal constant [1 x ptr] [ptr @.str.307], align 4
@.str.307 = private unnamed_addr constant [22 x i8] c"rs485_0_1_tdm_0_1_grp\00", align 1
@.str.308 = private unnamed_addr constant [8 x i8] c"i2c_1_2\00", align 1
@i2c_1_2_grps = internal constant [1 x ptr] [ptr @.str.309], align 4
@.str.309 = private unnamed_addr constant [12 x i8] c"i2c_1_2_grp\00", align 1
@.str.310 = private unnamed_addr constant [10 x i8] c"i2c3_i2s1\00", align 1
@i2c3_grps = internal constant [2 x ptr] [ptr @.str.311, ptr @.str.312], align 4
@.str.311 = private unnamed_addr constant [22 x i8] c"i2c3_dis_smi_clcd_grp\00", align 1
@.str.312 = private unnamed_addr constant [21 x i8] c"i2c3_dis_sd_i2s0_grp\00", align 1
@.str.313 = private unnamed_addr constant [8 x i8] c"i2c_4_5\00", align 1
@i2c_4_5_grps = internal constant [3 x ptr] [ptr @.str.314, ptr @.str.315, ptr @.str.316], align 4
@.str.314 = private unnamed_addr constant [16 x i8] c"i2c5_dis_sd_grp\00", align 1
@.str.315 = private unnamed_addr constant [16 x i8] c"i2c4_dis_sd_grp\00", align 1
@.str.316 = private unnamed_addr constant [20 x i8] c"i2c_4_5_dis_smi_grp\00", align 1
@.str.317 = private unnamed_addr constant [8 x i8] c"i2c_6_7\00", align 1
@i2c_6_7_grps = internal constant [3 x ptr] [ptr @.str.318, ptr @.str.319, ptr @.str.320], align 4
@.str.318 = private unnamed_addr constant [16 x i8] c"i2c6_dis_sd_grp\00", align 1
@.str.319 = private unnamed_addr constant [16 x i8] c"i2c7_dis_sd_grp\00", align 1
@.str.320 = private unnamed_addr constant [20 x i8] c"i2c_6_7_dis_kbd_grp\00", align 1
@.str.321 = private unnamed_addr constant [5 x i8] c"can0\00", align 1
@can0_grps = internal constant [2 x ptr] [ptr @.str.322, ptr @.str.323], align 4
@.str.322 = private unnamed_addr constant [17 x i8] c"can0_dis_nor_grp\00", align 1
@.str.323 = private unnamed_addr constant [16 x i8] c"can0_dis_sd_grp\00", align 1
@.str.324 = private unnamed_addr constant [5 x i8] c"can1\00", align 1
@can1_grps = internal constant [2 x ptr] [ptr @.str.325, ptr @.str.326], align 4
@.str.325 = private unnamed_addr constant [16 x i8] c"can1_dis_sd_grp\00", align 1
@.str.326 = private unnamed_addr constant [17 x i8] c"can1_dis_kbd_grp\00", align 1
@.str.327 = private unnamed_addr constant [4 x i8] c"pci\00", align 1
@pci_grps = internal constant [1 x ptr] [ptr @.str.328], align 4
@.str.328 = private unnamed_addr constant [8 x i8] c"pci_grp\00", align 1
@.str.329 = private unnamed_addr constant [12 x i8] c"pci_express\00", align 1
@pcie_grps = internal constant [3 x ptr] [ptr @.str.330, ptr @.str.331, ptr @.str.332], align 4
@.str.330 = private unnamed_addr constant [10 x i8] c"pcie0_grp\00", align 1
@.str.331 = private unnamed_addr constant [10 x i8] c"pcie1_grp\00", align 1
@.str.332 = private unnamed_addr constant [10 x i8] c"pcie2_grp\00", align 1
@.str.333 = private unnamed_addr constant [5 x i8] c"sata\00", align 1
@sata_grps = internal constant [3 x ptr] [ptr @.str.334, ptr @.str.335, ptr @.str.336], align 4
@.str.334 = private unnamed_addr constant [10 x i8] c"sata0_grp\00", align 1
@.str.335 = private unnamed_addr constant [10 x i8] c"sata1_grp\00", align 1
@.str.336 = private unnamed_addr constant [10 x i8] c"sata2_grp\00", align 1
@.str.337 = private unnamed_addr constant [5 x i8] c"ssp1\00", align 1
@ssp1_grps = internal constant [2 x ptr] [ptr @.str.338, ptr @.str.339], align 4
@.str.338 = private unnamed_addr constant [17 x i8] c"ssp1_dis_kbd_grp\00", align 1
@.str.339 = private unnamed_addr constant [16 x i8] c"ssp1_dis_sd_grp\00", align 1
@.str.340 = private unnamed_addr constant [6 x i8] c"gpt64\00", align 1
@gpt64_grps = internal constant [1 x ptr] [ptr @.str.341], align 4
@.str.341 = private unnamed_addr constant [10 x i8] c"gpt64_grp\00", align 1
@i2c0_pingroup = internal global %struct.spear_pingroup { ptr @.str.248, ptr @i2c0_pins, i32 2, ptr @i2c0_modemux, i32 1 }, align 4
@ssp0_pingroup = internal global %struct.spear_pingroup { ptr @.str.250, ptr @ssp0_pins, i32 4, ptr @ssp0_modemux, i32 1 }, align 4
@i2s0_pingroup = internal global %struct.spear_pingroup { ptr @.str.254, ptr @i2s0_pins, i32 5, ptr @i2s0_modemux, i32 1 }, align 4
@i2s1_pingroup = internal global %struct.spear_pingroup { ptr @.str.256, ptr @i2s1_pins, i32 4, ptr @i2s1_modemux, i32 1 }, align 4
@clcd_pingroup = internal global %struct.spear_pingroup { ptr @.str.258, ptr @clcd_pins, i32 30, ptr @clcd_modemux, i32 1 }, align 4
@clcd_high_res_pingroup = internal global %struct.spear_pingroup { ptr @.str.259, ptr @clcd_high_res_pins, i32 24, ptr @clcd_high_res_modemux, i32 1 }, align 4
@arm_gpio_pingroup = internal global %struct.spear_pingroup { ptr @.str.261, ptr @arm_gpio_pins, i32 16, ptr @arm_gpio_modemux, i32 1 }, align 4
@smi_2_chips_pingroup = internal global %struct.spear_pingroup { ptr @.str.263, ptr @smi_2_chips_pins, i32 5, ptr @smi_2_chips_modemux, i32 1 }, align 4
@smi_4_chips_pingroup = internal global %struct.spear_pingroup { ptr @.str.264, ptr @smi_4_chips_pins, i32 2, ptr @smi_4_chips_modemux, i32 1 }, align 4
@gmii_pingroup = internal global %struct.spear_pingroup { ptr @.str.266, ptr @gmii_pins, i32 28, ptr @gmii_modemux, i32 1 }, align 4
@rgmii_pingroup = internal global %struct.spear_pingroup { ptr @.str.268, ptr @rgmii_pins, i32 41, ptr @rgmii_modemux, i32 1 }, align 4
@smii_0_1_2_pingroup = internal global %struct.spear_pingroup { ptr @.str.270, ptr @smii_0_1_2_pins, i32 32, ptr @smii_0_1_2_modemux, i32 1 }, align 4
@ras_mii_txclk_pingroup = internal global %struct.spear_pingroup { ptr @.str.272, ptr @ras_mii_txclk_pins, i32 2, ptr @ras_mii_txclk_modemux, i32 1 }, align 4
@nand_8bit_pingroup = internal global %struct.spear_pingroup { ptr @.str.274, ptr @nand_8bit_pins, i32 57, ptr @nand_8bit_modemux, i32 1 }, align 4
@nand_16bit_pingroup = internal global %struct.spear_pingroup { ptr @.str.275, ptr @nand_16bit_pins, i32 8, ptr @nand_16bit_modemux, i32 1 }, align 4
@nand_4_chips_pingroup = internal global %struct.spear_pingroup { ptr @.str.276, ptr @nand_4_chips_pins, i32 4, ptr @nand_4_chips_modemux, i32 1 }, align 4
@keyboard_6x6_pingroup = internal global %struct.spear_pingroup { ptr @.str.278, ptr @keyboard_6x6_pins, i32 12, ptr @keyboard_6x6_modemux, i32 1 }, align 4
@keyboard_rowcol6_8_pingroup = internal global %struct.spear_pingroup { ptr @.str.279, ptr @keyboard_rowcol6_8_pins, i32 6, ptr @keyboard_rowcol6_8_modemux, i32 1 }, align 4
@uart0_pingroup = internal global %struct.spear_pingroup { ptr @.str.281, ptr @uart0_pins, i32 2, ptr @uart0_modemux, i32 1 }, align 4
@uart0_modem_pingroup = internal global %struct.spear_pingroup { ptr @.str.282, ptr @uart0_modem_pins, i32 6, ptr @uart0_modem_modemux, i32 1 }, align 4
@gpt0_tmr0_pingroup = internal global %struct.spear_pingroup { ptr @.str.284, ptr @gpt0_tmr0_pins, i32 2, ptr @gpt0_tmr0_modemux, i32 1 }, align 4
@gpt0_tmr1_pingroup = internal global %struct.spear_pingroup { ptr @.str.285, ptr @gpt0_tmr1_pins, i32 2, ptr @gpt0_tmr1_modemux, i32 1 }, align 4
@gpt1_tmr0_pingroup = internal global %struct.spear_pingroup { ptr @.str.288, ptr @gpt1_tmr0_pins, i32 2, ptr @gpt1_tmr0_modemux, i32 1 }, align 4
@gpt1_tmr1_pingroup = internal global %struct.spear_pingroup { ptr @.str.287, ptr @gpt1_tmr1_pins, i32 2, ptr @gpt1_tmr1_modemux, i32 1 }, align 4
@sdhci_pingroup = internal global %struct.spear_pingroup { ptr @.str.290, ptr @mcif_pins, i32 41, ptr @sdhci_modemux, i32 1 }, align 4
@cf_pingroup = internal global %struct.spear_pingroup { ptr @.str.292, ptr @mcif_pins, i32 41, ptr @cf_modemux, i32 1 }, align 4
@xd_pingroup = internal global %struct.spear_pingroup { ptr @.str.294, ptr @mcif_pins, i32 41, ptr @xd_modemux, i32 1 }, align 4
@touch_xy_pingroup = internal global %struct.spear_pingroup { ptr @.str.296, ptr @touch_xy_pins, i32 1, ptr @touch_xy_modemux, i32 1 }, align 4
@ssp0_cs0_pingroup = internal global %struct.spear_pingroup { ptr @.str.251, ptr @ssp0_cs0_pins, i32 1, ptr @ssp0_cs0_modemux, i32 1 }, align 4
@ssp0_cs1_2_pingroup = internal global %struct.spear_pingroup { ptr @.str.252, ptr @ssp0_cs1_2_pins, i32 2, ptr @ssp0_cs1_2_modemux, i32 1 }, align 4
@uart_1_dis_i2c_pingroup = internal global %struct.spear_pingroup { ptr @.str.298, ptr @uart1_dis_i2c_pins, i32 2, ptr @uart1_dis_i2c_modemux, i32 1 }, align 4
@uart_1_dis_sd_pingroup = internal global %struct.spear_pingroup { ptr @.str.299, ptr @uart1_dis_sd_pins, i32 2, ptr @uart1_dis_sd_modemux, i32 1 }, align 4
@uart_2_3_pingroup = internal global %struct.spear_pingroup { ptr @.str.301, ptr @uart2_3_pins, i32 4, ptr @uart2_3_modemux, i32 1 }, align 4
@uart_4_pingroup = internal global %struct.spear_pingroup { ptr @.str.303, ptr @uart4_pins, i32 2, ptr @uart4_modemux, i32 1 }, align 4
@uart_5_pingroup = internal global %struct.spear_pingroup { ptr @.str.305, ptr @uart5_pins, i32 2, ptr @uart5_modemux, i32 1 }, align 4
@rs485_0_1_tdm_0_1_pingroup = internal global %struct.spear_pingroup { ptr @.str.307, ptr @rs485_0_1_tdm_0_1_pins, i32 22, ptr @rs485_0_1_tdm_0_1_modemux, i32 1 }, align 4
@i2c_1_2_pingroup = internal global %struct.spear_pingroup { ptr @.str.309, ptr @i2c_1_2_pins, i32 4, ptr @i2c_1_2_modemux, i32 1 }, align 4
@i2c3_dis_smi_clcd_pingroup = internal global %struct.spear_pingroup { ptr @.str.311, ptr @i2c3_dis_smi_clcd_pins, i32 2, ptr @i2c3_dis_smi_clcd_modemux, i32 1 }, align 4
@i2c3_dis_sd_i2s0_pingroup = internal global %struct.spear_pingroup { ptr @.str.312, ptr @i2c3_dis_sd_i2s0_pins, i32 2, ptr @i2c3_dis_sd_i2s0_modemux, i32 1 }, align 4
@i2c_4_5_dis_smi_pingroup = internal global %struct.spear_pingroup { ptr @.str.316, ptr @i2c_4_5_dis_smi_pins, i32 4, ptr @i2c_4_5_dis_smi_modemux, i32 1 }, align 4
@i2c4_dis_sd_pingroup = internal global %struct.spear_pingroup { ptr @.str.315, ptr @i2c4_dis_sd_pins, i32 2, ptr @i2c4_dis_sd_modemux, i32 1 }, align 4
@i2c5_dis_sd_pingroup = internal global %struct.spear_pingroup { ptr @.str.314, ptr @i2c5_dis_sd_pins, i32 2, ptr @i2c5_dis_sd_modemux, i32 1 }, align 4
@i2c_6_7_dis_kbd_pingroup = internal global %struct.spear_pingroup { ptr @.str.320, ptr @i2c_6_7_dis_kbd_pins, i32 4, ptr @i2c_6_7_dis_kbd_modemux, i32 1 }, align 4
@i2c6_dis_sd_pingroup = internal global %struct.spear_pingroup { ptr @.str.318, ptr @i2c6_dis_sd_pins, i32 2, ptr @i2c6_dis_sd_modemux, i32 1 }, align 4
@i2c7_dis_sd_pingroup = internal global %struct.spear_pingroup { ptr @.str.319, ptr @i2c7_dis_sd_pins, i32 2, ptr @i2c7_dis_sd_modemux, i32 1 }, align 4
@can0_dis_nor_pingroup = internal global %struct.spear_pingroup { ptr @.str.322, ptr @can0_dis_nor_pins, i32 2, ptr @can0_dis_nor_modemux, i32 1 }, align 4
@can0_dis_sd_pingroup = internal global %struct.spear_pingroup { ptr @.str.323, ptr @can0_dis_sd_pins, i32 2, ptr @can0_dis_sd_modemux, i32 1 }, align 4
@can1_dis_sd_pingroup = internal global %struct.spear_pingroup { ptr @.str.325, ptr @can1_dis_sd_pins, i32 2, ptr @can1_dis_sd_modemux, i32 1 }, align 4
@can1_dis_kbd_pingroup = internal global %struct.spear_pingroup { ptr @.str.326, ptr @can1_dis_kbd_pins, i32 2, ptr @can1_dis_kbd_modemux, i32 1 }, align 4
@pci_pingroup = internal global %struct.spear_pingroup { ptr @.str.328, ptr @pci_pins, i32 63, ptr @pci_modemux, i32 1 }, align 4
@pcie0_pingroup = internal global %struct.spear_pingroup { ptr @.str.330, ptr null, i32 0, ptr @pcie0_modemux, i32 1 }, align 4
@pcie1_pingroup = internal global %struct.spear_pingroup { ptr @.str.331, ptr null, i32 0, ptr @pcie1_modemux, i32 1 }, align 4
@pcie2_pingroup = internal global %struct.spear_pingroup { ptr @.str.332, ptr null, i32 0, ptr @pcie2_modemux, i32 1 }, align 4
@sata0_pingroup = internal global %struct.spear_pingroup { ptr @.str.334, ptr null, i32 0, ptr @sata0_modemux, i32 1 }, align 4
@sata1_pingroup = internal global %struct.spear_pingroup { ptr @.str.335, ptr null, i32 0, ptr @sata1_modemux, i32 1 }, align 4
@sata2_pingroup = internal global %struct.spear_pingroup { ptr @.str.336, ptr null, i32 0, ptr @sata2_modemux, i32 1 }, align 4
@ssp1_dis_kbd_pingroup = internal global %struct.spear_pingroup { ptr @.str.338, ptr @ssp1_dis_kbd_pins, i32 4, ptr @ssp1_dis_kbd_modemux, i32 1 }, align 4
@ssp1_dis_sd_pingroup = internal global %struct.spear_pingroup { ptr @.str.339, ptr @ssp1_dis_sd_pins, i32 4, ptr @ssp1_dis_sd_modemux, i32 1 }, align 4
@gpt64_pingroup = internal global %struct.spear_pingroup { ptr @.str.341, ptr @gpt64_pins, i32 4, ptr @gpt64_modemux, i32 1 }, align 4
@i2c0_pins = internal constant [2 x i32] [i32 102, i32 103], align 4
@i2c0_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @i2c0_muxreg }], align 4
@i2c0_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 4, i32 4 }, %struct.spear_muxreg { i16 1628, i32 4, i32 4 }], align 4
@ssp0_pins = internal constant [4 x i32] [i32 109, i32 110, i32 111, i32 112], align 4
@ssp0_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @ssp0_muxreg }], align 4
@ssp0_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 16, i32 16 }, %struct.spear_muxreg { i16 1628, i32 16, i32 16 }], align 4
@i2s0_pins = internal constant [5 x i32] [i32 104, i32 105, i32 106, i32 107, i32 108], align 4
@i2s0_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @i2s0_muxreg }], align 4
@i2s0_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 8, i32 8 }, %struct.spear_muxreg { i16 1628, i32 8, i32 8 }], align 4
@i2s1_pins = internal constant [4 x i32] [i32 0, i32 1, i32 2, i32 3], align 4
@i2s1_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @i2s1_muxreg }], align 4
@i2s1_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 65536, i32 65536 }, %struct.spear_muxreg { i16 1632, i32 65536, i32 65536 }], align 4
@clcd_pins = internal constant [30 x i32] [i32 113, i32 114, i32 115, i32 116, i32 117, i32 118, i32 119, i32 120, i32 121, i32 122, i32 123, i32 124, i32 125, i32 126, i32 127, i32 128, i32 129, i32 130, i32 131, i32 132, i32 133, i32 134, i32 135, i32 136, i32 137, i32 138, i32 139, i32 140, i32 141, i32 142], align 4
@clcd_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @clcd_muxreg }], align 4
@clcd_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 32, i32 32 }, %struct.spear_muxreg { i16 1628, i32 32, i32 32 }], align 4
@clcd_high_res_pins = internal constant [24 x i32] [i32 30, i32 31, i32 32, i32 33, i32 34, i32 35, i32 36, i32 37, i32 38, i32 39, i32 40, i32 41, i32 42, i32 43, i32 44, i32 45, i32 46, i32 47, i32 48, i32 49, i32 50, i32 51, i32 52, i32 53], align 4
@clcd_high_res_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @clcd_high_res_muxreg }], align 4
@clcd_high_res_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 8, i32 8 }, %struct.spear_muxreg { i16 1632, i32 8, i32 8 }], align 4
@arm_gpio_pins = internal constant [16 x i32] [i32 18, i32 19, i32 20, i32 21, i32 22, i32 23, i32 143, i32 144, i32 145, i32 146, i32 147, i32 148, i32 149, i32 150, i32 151, i32 152], align 4
@arm_gpio_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 4, ptr @arm_gpio_muxreg }], align 4
@arm_gpio_muxreg = internal global [4 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 65472, i32 65472 }, %struct.spear_muxreg { i16 1620, i32 2016, i32 2016 }, %struct.spear_muxreg { i16 1628, i32 65472, i32 65472 }, %struct.spear_muxreg { i16 1632, i32 2016, i32 2016 }], align 4
@smi_2_chips_pins = internal constant [5 x i32] [i32 153, i32 154, i32 155, i32 156, i32 157], align 4
@smi_2_chips_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @smi_2_chips_muxreg }], align 4
@smi_2_chips_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 65536, i32 65536 }, %struct.spear_muxreg { i16 1628, i32 65536, i32 65536 }], align 4
@smi_4_chips_pins = internal constant [2 x i32] [i32 54, i32 55], align 4
@smi_4_chips_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 4, ptr @smi_4_chips_muxreg }], align 4
@smi_4_chips_muxreg = internal global [4 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 65536, i32 65536 }, %struct.spear_muxreg { i16 1620, i32 6, i32 6 }, %struct.spear_muxreg { i16 1628, i32 65536, i32 65536 }, %struct.spear_muxreg { i16 1632, i32 6, i32 6 }], align 4
@gmii_pins = internal constant [28 x i32] [i32 173, i32 174, i32 175, i32 176, i32 177, i32 178, i32 179, i32 180, i32 181, i32 182, i32 183, i32 184, i32 185, i32 186, i32 187, i32 188, i32 189, i32 190, i32 191, i32 192, i32 193, i32 194, i32 195, i32 196, i32 197, i32 198, i32 199, i32 200], align 4
@gmii_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @gmii_muxreg }], align 4
@gmii_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 8126464, i32 8126464 }, %struct.spear_muxreg { i16 1628, i32 8126464, i32 8126464 }], align 4
@rgmii_pins = internal constant [41 x i32] [i32 18, i32 19, i32 20, i32 21, i32 22, i32 23, i32 24, i32 25, i32 26, i32 27, i32 28, i32 29, i32 86, i32 87, i32 88, i32 89, i32 90, i32 91, i32 92, i32 93, i32 94, i32 95, i32 96, i32 97, i32 98, i32 99, i32 175, i32 180, i32 181, i32 182, i32 183, i32 185, i32 188, i32 193, i32 194, i32 195, i32 196, i32 197, i32 198, i32 211, i32 212], align 4
@rgmii_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 6, ptr @rgmii_muxreg }], align 4
@rgmii_muxreg = internal global [6 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 11010048, i32 0 }, %struct.spear_muxreg { i16 1620, i32 125831152, i32 0 }, %struct.spear_muxreg { i16 1624, i32 1879048192, i32 0 }, %struct.spear_muxreg { i16 1628, i32 11010048, i32 11010048 }, %struct.spear_muxreg { i16 1632, i32 125831152, i32 125831152 }, %struct.spear_muxreg { i16 1636, i32 1879048192, i32 1879048192 }], align 4
@smii_0_1_2_pins = internal constant [32 x i32] [i32 24, i32 25, i32 26, i32 27, i32 28, i32 29, i32 30, i32 31, i32 32, i32 33, i32 34, i32 35, i32 36, i32 37, i32 38, i32 39, i32 40, i32 41, i32 42, i32 43, i32 44, i32 45, i32 46, i32 47, i32 48, i32 49, i32 50, i32 51, i32 52, i32 53, i32 54, i32 55], align 4
@smii_0_1_2_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @smii_0_1_2_muxreg }], align 4
@smii_0_1_2_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 24, i32 0 }, %struct.spear_muxreg { i16 1632, i32 24, i32 24 }], align 4
@ras_mii_txclk_pins = internal constant [2 x i32] [i32 98, i32 99], align 4
@ras_mii_txclk_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @ras_mii_txclk_muxreg }], align 4
@ras_mii_txclk_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 4194304, i32 0 }, %struct.spear_muxreg { i16 1632, i32 4194304, i32 4194304 }], align 4
@nand_8bit_pins = internal constant [57 x i32] [i32 56, i32 57, i32 58, i32 59, i32 60, i32 61, i32 62, i32 63, i32 64, i32 65, i32 66, i32 67, i32 68, i32 69, i32 70, i32 71, i32 72, i32 73, i32 74, i32 75, i32 76, i32 77, i32 78, i32 79, i32 80, i32 81, i32 82, i32 83, i32 84, i32 85, i32 158, i32 159, i32 160, i32 161, i32 162, i32 163, i32 164, i32 165, i32 166, i32 167, i32 168, i32 169, i32 170, i32 171, i32 172, i32 201, i32 202, i32 203, i32 204, i32 205, i32 206, i32 207, i32 208, i32 209, i32 210, i32 211, i32 212], align 4
@nand_8bit_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 4, ptr @nand_8bit_muxreg }], align 4
@nand_8bit_muxreg = internal global [4 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 -16646144, i32 -16646144 }, %struct.spear_muxreg { i16 1620, i32 1, i32 1 }, %struct.spear_muxreg { i16 1628, i32 -16646144, i32 -16646144 }, %struct.spear_muxreg { i16 1632, i32 1, i32 1 }], align 4
@nand_16bit_pins = internal constant [8 x i32] [i32 201, i32 202, i32 203, i32 204, i32 207, i32 208, i32 209, i32 210], align 4
@nand_16bit_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @nand_16bit_muxreg }], align 4
@nand_16bit_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 393216, i32 393216 }, %struct.spear_muxreg { i16 1632, i32 393216, i32 393216 }], align 4
@nand_4_chips_pins = internal constant [4 x i32] [i32 205, i32 206, i32 211, i32 212], align 4
@nand_4_chips_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @nand_4_chips_muxreg }], align 4
@nand_4_chips_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 133693440, i32 133693440 }, %struct.spear_muxreg { i16 1632, i32 133693440, i32 133693440 }], align 4
@keyboard_6x6_pins = internal constant [12 x i32] [i32 201, i32 202, i32 203, i32 204, i32 205, i32 206, i32 207, i32 208, i32 209, i32 210, i32 211, i32 212], align 4
@keyboard_6x6_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 1, ptr @keyboard_6x6_muxreg }], align 4
@keyboard_6x6_muxreg = internal global [1 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 134086656, i32 44695552 }], align 4
@keyboard_rowcol6_8_pins = internal constant [6 x i32] [i32 24, i32 25, i32 26, i32 27, i32 28, i32 29], align 4
@keyboard_rowcol6_8_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @keyboard_rowcol6_8_muxreg }], align 4
@keyboard_rowcol6_8_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 16, i32 16 }, %struct.spear_muxreg { i16 1632, i32 16, i32 16 }], align 4
@uart0_pins = internal constant [2 x i32] [i32 100, i32 101], align 4
@uart0_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @uart0_muxreg }], align 4
@uart0_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 2, i32 2 }, %struct.spear_muxreg { i16 1628, i32 2, i32 2 }], align 4
@uart0_modem_pins = internal constant [6 x i32] [i32 12, i32 13, i32 14, i32 15, i32 16, i32 17], align 4
@uart0_modem_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @uart0_modem_muxreg }], align 4
@uart0_modem_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 2048, i32 2048 }, %struct.spear_muxreg { i16 1632, i32 2048, i32 2048 }], align 4
@gpt0_tmr0_pins = internal constant [2 x i32] [i32 10, i32 11], align 4
@gpt0_tmr0_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @gpt0_tmr0_muxreg }], align 4
@gpt0_tmr0_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 4096, i32 4096 }, %struct.spear_muxreg { i16 1632, i32 4096, i32 4096 }], align 4
@gpt0_tmr1_pins = internal constant [2 x i32] [i32 8, i32 9], align 4
@gpt0_tmr1_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @gpt0_tmr1_muxreg }], align 4
@gpt0_tmr1_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 8192, i32 8192 }, %struct.spear_muxreg { i16 1632, i32 8192, i32 8192 }], align 4
@gpt1_tmr0_pins = internal constant [2 x i32] [i32 6, i32 7], align 4
@gpt1_tmr0_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @gpt1_tmr0_muxreg }], align 4
@gpt1_tmr0_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 16384, i32 16384 }, %struct.spear_muxreg { i16 1632, i32 16384, i32 16384 }], align 4
@gpt1_tmr1_pins = internal constant [2 x i32] [i32 4, i32 5], align 4
@gpt1_tmr1_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @gpt1_tmr1_muxreg }], align 4
@gpt1_tmr1_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 32768, i32 32768 }, %struct.spear_muxreg { i16 1632, i32 32768, i32 32768 }], align 4
@mcif_pins = internal constant [41 x i32] [i32 86, i32 87, i32 88, i32 89, i32 90, i32 91, i32 92, i32 93, i32 213, i32 214, i32 215, i32 216, i32 217, i32 218, i32 219, i32 220, i32 221, i32 222, i32 223, i32 224, i32 225, i32 226, i32 227, i32 228, i32 229, i32 230, i32 231, i32 232, i32 233, i32 234, i32 235, i32 236, i32 237, i32 238, i32 239, i32 240, i32 241, i32 242, i32 243, i32 244, i32 245], align 4
@sdhci_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 7, ptr @sdhci_muxreg }], align 4
@sdhci_muxreg = internal global [7 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 8388608, i32 8388608 }, %struct.spear_muxreg { i16 1620, i32 -50331648, i32 -134217728 }, %struct.spear_muxreg { i16 1624, i32 268435455, i32 268435455 }, %struct.spear_muxreg { i16 1628, i32 8388608, i32 8388608 }, %struct.spear_muxreg { i16 1632, i32 -50331648, i32 -50331648 }, %struct.spear_muxreg { i16 1636, i32 268435455, i32 268435455 }, %struct.spear_muxreg { i16 944, i32 96, i32 32 }], align 4
@cf_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 7, ptr @cf_muxreg }], align 4
@cf_muxreg = internal global [7 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 8388608, i32 8388608 }, %struct.spear_muxreg { i16 1620, i32 -50331648, i32 -134217728 }, %struct.spear_muxreg { i16 1624, i32 268435455, i32 268435455 }, %struct.spear_muxreg { i16 1628, i32 8388608, i32 8388608 }, %struct.spear_muxreg { i16 1632, i32 -50331648, i32 -50331648 }, %struct.spear_muxreg { i16 1636, i32 268435455, i32 268435455 }, %struct.spear_muxreg { i16 944, i32 96, i32 64 }], align 4
@xd_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 7, ptr @xd_muxreg }], align 4
@xd_muxreg = internal global [7 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 8388608, i32 8388608 }, %struct.spear_muxreg { i16 1620, i32 -50331648, i32 -134217728 }, %struct.spear_muxreg { i16 1624, i32 268435455, i32 268435455 }, %struct.spear_muxreg { i16 1628, i32 8388608, i32 8388608 }, %struct.spear_muxreg { i16 1632, i32 -50331648, i32 -50331648 }, %struct.spear_muxreg { i16 1636, i32 268435455, i32 268435455 }, %struct.spear_muxreg { i16 944, i32 96, i32 96 }], align 4
@touch_xy_pins = internal constant [1 x i32] [i32 97], align 4
@touch_xy_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @touch_xy_muxreg }], align 4
@touch_xy_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 268435456, i32 268435456 }, %struct.spear_muxreg { i16 1636, i32 268435456, i32 268435456 }], align 4
@ssp0_cs0_pins = internal constant [1 x i32] [i32 96], align 4
@ssp0_cs0_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @ssp0_cs0_muxreg }], align 4
@ssp0_cs0_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 536870912, i32 536870912 }, %struct.spear_muxreg { i16 1636, i32 536870912, i32 536870912 }], align 4
@ssp0_cs1_2_pins = internal constant [2 x i32] [i32 94, i32 95], align 4
@ssp0_cs1_2_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @ssp0_cs1_2_muxreg }], align 4
@ssp0_cs1_2_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 1073741824, i32 1073741824 }, %struct.spear_muxreg { i16 1636, i32 1073741824, i32 1073741824 }], align 4
@uart1_dis_i2c_pins = internal constant [2 x i32] [i32 102, i32 103], align 4
@uart1_dis_i2c_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @uart1_dis_i2c_muxreg }], align 4
@uart1_dis_i2c_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 4, i32 0 }, %struct.spear_muxreg { i16 1628, i32 4, i32 4 }], align 4
@uart1_dis_sd_pins = internal constant [2 x i32] [i32 214, i32 215], align 4
@uart1_dis_sd_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @uart1_dis_sd_muxreg }], align 4
@uart1_dis_sd_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 805306368, i32 0 }, %struct.spear_muxreg { i16 1632, i32 805306368, i32 805306368 }], align 4
@uart2_3_pins = internal constant [4 x i32] [i32 104, i32 105, i32 106, i32 107], align 4
@uart2_3_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @uart2_3_muxreg }], align 4
@uart2_3_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 8, i32 0 }, %struct.spear_muxreg { i16 1628, i32 8, i32 8 }], align 4
@uart4_pins = internal constant [2 x i32] [i32 108, i32 113], align 4
@uart4_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @uart4_muxreg }], align 4
@uart4_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 40, i32 0 }, %struct.spear_muxreg { i16 1628, i32 40, i32 40 }], align 4
@uart5_pins = internal constant [2 x i32] [i32 114, i32 115], align 4
@uart5_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @uart5_muxreg }], align 4
@uart5_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 32, i32 0 }, %struct.spear_muxreg { i16 1628, i32 32, i32 32 }], align 4
@rs485_0_1_tdm_0_1_pins = internal constant [22 x i32] [i32 116, i32 117, i32 118, i32 119, i32 120, i32 121, i32 122, i32 123, i32 124, i32 125, i32 126, i32 127, i32 128, i32 129, i32 130, i32 131, i32 132, i32 133, i32 134, i32 135, i32 136, i32 137], align 4
@rs485_0_1_tdm_0_1_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @rs485_0_1_tdm_0_1_muxreg }], align 4
@rs485_0_1_tdm_0_1_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 32, i32 0 }, %struct.spear_muxreg { i16 1628, i32 32, i32 32 }], align 4
@i2c_1_2_pins = internal constant [4 x i32] [i32 138, i32 139, i32 140, i32 141], align 4
@i2c_1_2_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @i2c_1_2_muxreg }], align 4
@i2c_1_2_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 32, i32 0 }, %struct.spear_muxreg { i16 1628, i32 32, i32 32 }], align 4
@i2c3_dis_smi_clcd_pins = internal constant [2 x i32] [i32 142, i32 153], align 4
@i2c3_dis_smi_clcd_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @i2c3_dis_smi_clcd_muxreg }], align 4
@i2c3_dis_smi_clcd_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 65568, i32 0 }, %struct.spear_muxreg { i16 1628, i32 65568, i32 65568 }], align 4
@i2c3_dis_sd_i2s0_pins = internal constant [2 x i32] [i32 0, i32 216], align 4
@i2c3_dis_sd_i2s0_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @i2c3_dis_sd_i2s0_muxreg }], align 4
@i2c3_dis_sd_i2s0_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 1073807360, i32 0 }, %struct.spear_muxreg { i16 1632, i32 1073807360, i32 1073807360 }], align 4
@i2c_4_5_dis_smi_pins = internal constant [4 x i32] [i32 154, i32 155, i32 156, i32 157], align 4
@i2c_4_5_dis_smi_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @i2c_4_5_dis_smi_muxreg }], align 4
@i2c_4_5_dis_smi_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 65536, i32 0 }, %struct.spear_muxreg { i16 1628, i32 65536, i32 65536 }], align 4
@i2c4_dis_sd_pins = internal constant [2 x i32] [i32 217, i32 218], align 4
@i2c4_dis_sd_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 4, ptr @i2c4_dis_sd_muxreg }], align 4
@i2c4_dis_sd_muxreg = internal global [4 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 -2147483648, i32 0 }, %struct.spear_muxreg { i16 1624, i32 1, i32 0 }, %struct.spear_muxreg { i16 1632, i32 -2147483648, i32 -2147483648 }, %struct.spear_muxreg { i16 1636, i32 1, i32 1 }], align 4
@i2c5_dis_sd_pins = internal constant [2 x i32] [i32 219, i32 220], align 4
@i2c5_dis_sd_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @i2c5_dis_sd_muxreg }], align 4
@i2c5_dis_sd_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 6, i32 0 }, %struct.spear_muxreg { i16 1636, i32 6, i32 6 }], align 4
@i2c_6_7_dis_kbd_pins = internal constant [4 x i32] [i32 207, i32 208, i32 209, i32 210], align 4
@i2c_6_7_dis_kbd_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @i2c_6_7_dis_kbd_muxreg }], align 4
@i2c_6_7_dis_kbd_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 131072, i32 0 }, %struct.spear_muxreg { i16 1632, i32 131072, i32 131072 }], align 4
@i2c6_dis_sd_pins = internal constant [2 x i32] [i32 236, i32 237], align 4
@i2c6_dis_sd_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @i2c6_dis_sd_muxreg }], align 4
@i2c6_dis_sd_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 786432, i32 0 }, %struct.spear_muxreg { i16 1636, i32 786432, i32 786432 }], align 4
@i2c7_dis_sd_pins = internal constant [2 x i32] [i32 238, i32 239], align 4
@i2c7_dis_sd_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @i2c7_dis_sd_muxreg }], align 4
@i2c7_dis_sd_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 3145728, i32 0 }, %struct.spear_muxreg { i16 1636, i32 3145728, i32 3145728 }], align 4
@can0_dis_nor_pins = internal constant [2 x i32] [i32 56, i32 57], align 4
@can0_dis_nor_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 4, ptr @can0_dis_nor_muxreg }], align 4
@can0_dis_nor_muxreg = internal global [4 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 -2147483648, i32 0 }, %struct.spear_muxreg { i16 1620, i32 1, i32 0 }, %struct.spear_muxreg { i16 1628, i32 -2147483648, i32 -2147483648 }, %struct.spear_muxreg { i16 1632, i32 1, i32 1 }], align 4
@can0_dis_sd_pins = internal constant [2 x i32] [i32 240, i32 241], align 4
@can0_dis_sd_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @can0_dis_sd_muxreg }], align 4
@can0_dis_sd_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 12582912, i32 0 }, %struct.spear_muxreg { i16 1636, i32 12582912, i32 12582912 }], align 4
@can1_dis_sd_pins = internal constant [2 x i32] [i32 242, i32 243], align 4
@can1_dis_sd_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @can1_dis_sd_muxreg }], align 4
@can1_dis_sd_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 50331648, i32 0 }, %struct.spear_muxreg { i16 1636, i32 50331648, i32 50331648 }], align 4
@can1_dis_kbd_pins = internal constant [2 x i32] [i32 201, i32 202], align 4
@can1_dis_kbd_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @can1_dis_kbd_muxreg }], align 4
@can1_dis_kbd_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 131072, i32 0 }, %struct.spear_muxreg { i16 1632, i32 131072, i32 131072 }], align 4
@pci_pins = internal constant [63 x i32] [i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23, i32 24, i32 25, i32 26, i32 27, i32 28, i32 29, i32 30, i32 31, i32 32, i32 33, i32 34, i32 35, i32 36, i32 37, i32 38, i32 39, i32 40, i32 41, i32 42, i32 43, i32 44, i32 45, i32 46, i32 47, i32 48, i32 49, i32 50, i32 51, i32 52, i32 53, i32 54, i32 55, i32 86, i32 87, i32 88, i32 89, i32 90, i32 91, i32 92, i32 93, i32 94, i32 95, i32 96, i32 97, i32 98, i32 99], align 4
@pci_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 6, ptr @pci_muxreg }], align 4
@pci_muxreg = internal global [6 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 8388608, i32 0 }, %struct.spear_muxreg { i16 1620, i32 4323326, i32 0 }, %struct.spear_muxreg { i16 1624, i32 1879048192, i32 0 }, %struct.spear_muxreg { i16 1628, i32 8388608, i32 8388608 }, %struct.spear_muxreg { i16 1632, i32 4323326, i32 4323326 }, %struct.spear_muxreg { i16 1636, i32 1879048192, i32 1879048192 }], align 4
@pcie0_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 1, ptr @pcie0_muxreg }], align 4
@pcie0_muxreg = internal global [1 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 932, i32 15, i32 15 }], align 4
@pcie1_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 1, ptr @pcie1_muxreg }], align 4
@pcie1_muxreg = internal global [1 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 932, i32 240, i32 240 }], align 4
@pcie2_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 1, ptr @pcie2_muxreg }], align 4
@pcie2_muxreg = internal global [1 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 932, i32 3840, i32 3840 }], align 4
@sata0_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 1, ptr @sata0_muxreg }], align 4
@sata0_muxreg = internal global [1 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 932, i32 537853952, i32 537853952 }], align 4
@sata1_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 1, ptr @sata1_muxreg }], align 4
@sata1_muxreg = internal global [1 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 932, i32 1089470464, i32 1089470464 }], align 4
@sata2_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 1, ptr @sata2_muxreg }], align 4
@sata2_muxreg = internal global [1 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 932, i32 -1895825408, i32 -1895825408 }], align 4
@ssp1_dis_kbd_pins = internal constant [4 x i32] [i32 203, i32 204, i32 205, i32 206], align 4
@ssp1_dis_kbd_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @ssp1_dis_kbd_muxreg }], align 4
@ssp1_dis_kbd_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 8257536, i32 0 }, %struct.spear_muxreg { i16 1632, i32 8257536, i32 8257536 }], align 4
@ssp1_dis_sd_pins = internal constant [4 x i32] [i32 224, i32 226, i32 227, i32 228], align 4
@ssp1_dis_sd_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @ssp1_dis_sd_muxreg }], align 4
@ssp1_dis_sd_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 1856, i32 0 }, %struct.spear_muxreg { i16 1636, i32 1856, i32 1856 }], align 4
@gpt64_pins = internal constant [4 x i32] [i32 230, i32 231, i32 232, i32 245], align 4
@gpt64_modemux = internal global [1 x %struct.spear_modemux] [%struct.spear_modemux { i16 0, i8 2, ptr @gpt64_muxreg }], align 4
@gpt64_muxreg = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 134246400, i32 0 }, %struct.spear_muxreg { i16 1636, i32 134246400, i32 134246400 }], align 4
@i2c0_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 4, i32 0 }, %struct.spear_muxreg { i16 1628, i32 4, i32 4 }], align 4
@ssp0_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 16, i32 0 }, %struct.spear_muxreg { i16 1628, i32 16, i32 16 }], align 4
@ssp0_cs0_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 536870912, i32 0 }, %struct.spear_muxreg { i16 1636, i32 536870912, i32 536870912 }], align 4
@ssp0_cs1_2_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 1073741824, i32 0 }, %struct.spear_muxreg { i16 1636, i32 1073741824, i32 1073741824 }], align 4
@i2s0_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 8, i32 0 }, %struct.spear_muxreg { i16 1628, i32 8, i32 8 }], align 4
@i2s1_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 65536, i32 0 }, %struct.spear_muxreg { i16 1632, i32 65536, i32 65536 }], align 4
@clcd_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 32, i32 0 }, %struct.spear_muxreg { i16 1628, i32 32, i32 32 }], align 4
@clcd_high_res_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 8, i32 0 }, %struct.spear_muxreg { i16 1632, i32 8, i32 8 }], align 4
@pin18 = internal constant [1 x i32] [i32 18], align 4
@pin18_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 1024, i32 0 }, %struct.spear_muxreg { i16 1628, i32 1024, i32 1024 }], align 4
@pin19 = internal constant [1 x i32] [i32 19], align 4
@pin19_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 512, i32 0 }, %struct.spear_muxreg { i16 1628, i32 512, i32 512 }], align 4
@pin20 = internal constant [1 x i32] [i32 20], align 4
@pin20_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 256, i32 0 }, %struct.spear_muxreg { i16 1628, i32 256, i32 256 }], align 4
@pin21 = internal constant [1 x i32] [i32 21], align 4
@pin21_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 128, i32 0 }, %struct.spear_muxreg { i16 1628, i32 128, i32 128 }], align 4
@pin22 = internal constant [1 x i32] [i32 22], align 4
@pin22_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 64, i32 0 }, %struct.spear_muxreg { i16 1628, i32 64, i32 64 }], align 4
@pin23 = internal constant [1 x i32] [i32 23], align 4
@pin23_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 32, i32 0 }, %struct.spear_muxreg { i16 1628, i32 32, i32 32 }], align 4
@pin143 = internal constant [1 x i32] [i32 143], align 4
@pin143_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 64, i32 0 }, %struct.spear_muxreg { i16 1628, i32 64, i32 64 }], align 4
@pin144 = internal constant [1 x i32] [i32 144], align 4
@pin144_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 128, i32 0 }, %struct.spear_muxreg { i16 1628, i32 128, i32 128 }], align 4
@pin145 = internal constant [1 x i32] [i32 145], align 4
@pin145_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 256, i32 0 }, %struct.spear_muxreg { i16 1628, i32 256, i32 256 }], align 4
@pin146 = internal constant [1 x i32] [i32 146], align 4
@pin146_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 512, i32 0 }, %struct.spear_muxreg { i16 1628, i32 512, i32 512 }], align 4
@pin147 = internal constant [1 x i32] [i32 147], align 4
@pin147_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 1024, i32 0 }, %struct.spear_muxreg { i16 1628, i32 1024, i32 1024 }], align 4
@pin148 = internal constant [1 x i32] [i32 148], align 4
@pin148_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 2048, i32 0 }, %struct.spear_muxreg { i16 1628, i32 2048, i32 2048 }], align 4
@pin149 = internal constant [1 x i32] [i32 149], align 4
@pin149_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 4096, i32 0 }, %struct.spear_muxreg { i16 1628, i32 4096, i32 4096 }], align 4
@pin150 = internal constant [1 x i32] [i32 150], align 4
@pin150_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 8192, i32 0 }, %struct.spear_muxreg { i16 1628, i32 8192, i32 8192 }], align 4
@pin151 = internal constant [1 x i32] [i32 151], align 4
@pin151_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 16384, i32 0 }, %struct.spear_muxreg { i16 1628, i32 16384, i32 16384 }], align 4
@pin152 = internal constant [1 x i32] [i32 152], align 4
@pin152_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 32768, i32 0 }, %struct.spear_muxreg { i16 1628, i32 32768, i32 32768 }], align 4
@smi_2_chips_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 65536, i32 0 }, %struct.spear_muxreg { i16 1628, i32 65536, i32 65536 }], align 4
@pin54 = internal constant [1 x i32] [i32 54], align 4
@pin54_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 4, i32 0 }, %struct.spear_muxreg { i16 1632, i32 4, i32 4 }], align 4
@pin55 = internal constant [1 x i32] [i32 55], align 4
@pin55_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 2, i32 0 }, %struct.spear_muxreg { i16 1632, i32 2, i32 2 }], align 4
@pin56 = internal constant [1 x i32] [i32 56], align 4
@pin56_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 1, i32 0 }, %struct.spear_muxreg { i16 1632, i32 1, i32 1 }], align 4
@pin57 = internal constant [1 x i32] [i32 57], align 4
@pin57_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 -2147483648, i32 0 }, %struct.spear_muxreg { i16 1628, i32 -2147483648, i32 -2147483648 }], align 4
@pin58 = internal constant [1 x i32] [i32 58], align 4
@pin58_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 1073741824, i32 0 }, %struct.spear_muxreg { i16 1628, i32 1073741824, i32 1073741824 }], align 4
@pin59 = internal constant [1 x i32] [i32 59], align 4
@pin59_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 536870912, i32 0 }, %struct.spear_muxreg { i16 1628, i32 536870912, i32 536870912 }], align 4
@pin60 = internal constant [1 x i32] [i32 60], align 4
@pin60_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 268435456, i32 0 }, %struct.spear_muxreg { i16 1628, i32 268435456, i32 268435456 }], align 4
@pin61 = internal constant [1 x i32] [i32 61], align 4
@pin61_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 134217728, i32 0 }, %struct.spear_muxreg { i16 1628, i32 134217728, i32 134217728 }], align 4
@pin62 = internal constant [1 x i32] [i32 62], align 4
@pin62_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 67108864, i32 0 }, %struct.spear_muxreg { i16 1628, i32 67108864, i32 67108864 }], align 4
@pin63 = internal constant [1 x i32] [i32 63], align 4
@pin63_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 33554432, i32 0 }, %struct.spear_muxreg { i16 1628, i32 33554432, i32 33554432 }], align 4
@pin_grp0 = internal constant [2 x i32] [i32 173, i32 174], align 4
@pin_grp0_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 262144, i32 0 }, %struct.spear_muxreg { i16 1628, i32 262144, i32 262144 }], align 4
@pin_grp1 = internal constant [5 x i32] [i32 175, i32 185, i32 188, i32 197, i32 198], align 4
@pin_grp1_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 524288, i32 0 }, %struct.spear_muxreg { i16 1628, i32 524288, i32 524288 }], align 4
@pin_grp2 = internal constant [11 x i32] [i32 176, i32 177, i32 178, i32 179, i32 184, i32 186, i32 187, i32 189, i32 190, i32 191, i32 192], align 4
@pin_grp2_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 1048576, i32 0 }, %struct.spear_muxreg { i16 1628, i32 1048576, i32 1048576 }], align 4
@pin_grp3 = internal constant [8 x i32] [i32 180, i32 181, i32 182, i32 183, i32 193, i32 194, i32 195, i32 196], align 4
@pin_grp3_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 2097152, i32 0 }, %struct.spear_muxreg { i16 1628, i32 2097152, i32 2097152 }], align 4
@pin_grp4 = internal constant [2 x i32] [i32 199, i32 200], align 4
@pin_grp4_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 4194304, i32 0 }, %struct.spear_muxreg { i16 1628, i32 4194304, i32 4194304 }], align 4
@pin_grp5 = internal constant [22 x i32] [i32 64, i32 65, i32 66, i32 67, i32 68, i32 69, i32 70, i32 71, i32 72, i32 73, i32 74, i32 75, i32 76, i32 77, i32 78, i32 79, i32 80, i32 81, i32 82, i32 83, i32 84, i32 85], align 4
@pin_grp5_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 16777216, i32 0 }, %struct.spear_muxreg { i16 1628, i32 16777216, i32 16777216 }], align 4
@pin_grp6 = internal constant [8 x i32] [i32 86, i32 87, i32 88, i32 89, i32 90, i32 91, i32 92, i32 93], align 4
@pin_grp6_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 8388608, i32 0 }, %struct.spear_muxreg { i16 1628, i32 8388608, i32 8388608 }], align 4
@pin_grp7 = internal constant [2 x i32] [i32 98, i32 99], align 4
@pin_grp7_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 4194304, i32 0 }, %struct.spear_muxreg { i16 1632, i32 4194304, i32 4194304 }], align 4
@pin_grp8 = internal constant [15 x i32] [i32 158, i32 159, i32 160, i32 161, i32 162, i32 163, i32 164, i32 165, i32 166, i32 167, i32 168, i32 169, i32 170, i32 171, i32 172], align 4
@pin_grp8_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 131072, i32 0 }, %struct.spear_muxreg { i16 1632, i32 131072, i32 131072 }], align 4
@nand_16bit_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 393216, i32 0 }, %struct.spear_muxreg { i16 1632, i32 393216, i32 393216 }], align 4
@pin205 = internal constant [1 x i32] [i32 205], align 4
@pin205_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 1572864, i32 0 }, %struct.spear_muxreg { i16 1632, i32 1572864, i32 1572864 }], align 4
@pin206 = internal constant [1 x i32] [i32 206], align 4
@pin206_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 6291456, i32 0 }, %struct.spear_muxreg { i16 1632, i32 6291456, i32 6291456 }], align 4
@pin211 = internal constant [1 x i32] [i32 211], align 4
@pin211_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 25165824, i32 0 }, %struct.spear_muxreg { i16 1632, i32 25165824, i32 25165824 }], align 4
@pin212 = internal constant [1 x i32] [i32 212], align 4
@pin212_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 100663296, i32 0 }, %struct.spear_muxreg { i16 1632, i32 100663296, i32 100663296 }], align 4
@pin213 = internal constant [1 x i32] [i32 213], align 4
@pin213_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 134217728, i32 0 }, %struct.spear_muxreg { i16 1632, i32 134217728, i32 134217728 }], align 4
@pin214 = internal constant [1 x i32] [i32 214], align 4
@pin214_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 268435456, i32 0 }, %struct.spear_muxreg { i16 1632, i32 268435456, i32 268435456 }], align 4
@pin215 = internal constant [1 x i32] [i32 215], align 4
@pin215_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 536870912, i32 0 }, %struct.spear_muxreg { i16 1632, i32 536870912, i32 536870912 }], align 4
@pin216 = internal constant [1 x i32] [i32 216], align 4
@pin216_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 1073741824, i32 0 }, %struct.spear_muxreg { i16 1632, i32 1073741824, i32 1073741824 }], align 4
@pin217 = internal constant [1 x i32] [i32 217], align 4
@pin217_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 -2147483648, i32 0 }, %struct.spear_muxreg { i16 1632, i32 -2147483648, i32 -2147483648 }], align 4
@pin218 = internal constant [1 x i32] [i32 218], align 4
@pin218_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 1, i32 0 }, %struct.spear_muxreg { i16 1636, i32 1, i32 1 }], align 4
@pin219 = internal constant [1 x i32] [i32 219], align 4
@pin219_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 2, i32 0 }, %struct.spear_muxreg { i16 1636, i32 2, i32 2 }], align 4
@pin220 = internal constant [1 x i32] [i32 220], align 4
@pin220_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 4, i32 0 }, %struct.spear_muxreg { i16 1636, i32 4, i32 4 }], align 4
@pin221 = internal constant [1 x i32] [i32 221], align 4
@pin221_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 8, i32 0 }, %struct.spear_muxreg { i16 1636, i32 8, i32 8 }], align 4
@pin222 = internal constant [1 x i32] [i32 222], align 4
@pin222_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 16, i32 0 }, %struct.spear_muxreg { i16 1636, i32 16, i32 16 }], align 4
@pin223 = internal constant [1 x i32] [i32 223], align 4
@pin223_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 32, i32 0 }, %struct.spear_muxreg { i16 1636, i32 32, i32 32 }], align 4
@pin224 = internal constant [1 x i32] [i32 224], align 4
@pin224_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 64, i32 0 }, %struct.spear_muxreg { i16 1636, i32 64, i32 64 }], align 4
@pin225 = internal constant [1 x i32] [i32 225], align 4
@pin225_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 128, i32 0 }, %struct.spear_muxreg { i16 1636, i32 128, i32 128 }], align 4
@pin226 = internal constant [1 x i32] [i32 226], align 4
@pin226_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 256, i32 0 }, %struct.spear_muxreg { i16 1636, i32 256, i32 256 }], align 4
@pin227 = internal constant [1 x i32] [i32 227], align 4
@pin227_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 512, i32 0 }, %struct.spear_muxreg { i16 1636, i32 512, i32 512 }], align 4
@pin228 = internal constant [1 x i32] [i32 228], align 4
@pin228_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 1024, i32 0 }, %struct.spear_muxreg { i16 1636, i32 1024, i32 1024 }], align 4
@pin229 = internal constant [1 x i32] [i32 229], align 4
@pin229_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 2048, i32 0 }, %struct.spear_muxreg { i16 1636, i32 2048, i32 2048 }], align 4
@pin230 = internal constant [1 x i32] [i32 230], align 4
@pin230_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 4096, i32 0 }, %struct.spear_muxreg { i16 1636, i32 4096, i32 4096 }], align 4
@pin231 = internal constant [1 x i32] [i32 231], align 4
@pin231_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 8192, i32 0 }, %struct.spear_muxreg { i16 1636, i32 8192, i32 8192 }], align 4
@pin232 = internal constant [1 x i32] [i32 232], align 4
@pin232_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 16384, i32 0 }, %struct.spear_muxreg { i16 1636, i32 16384, i32 16384 }], align 4
@pin233 = internal constant [1 x i32] [i32 233], align 4
@pin233_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 32768, i32 0 }, %struct.spear_muxreg { i16 1636, i32 32768, i32 32768 }], align 4
@pin234 = internal constant [1 x i32] [i32 234], align 4
@pin234_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 65536, i32 0 }, %struct.spear_muxreg { i16 1636, i32 65536, i32 65536 }], align 4
@pin235 = internal constant [1 x i32] [i32 235], align 4
@pin235_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 131072, i32 0 }, %struct.spear_muxreg { i16 1636, i32 131072, i32 131072 }], align 4
@pin236 = internal constant [1 x i32] [i32 236], align 4
@pin236_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 262144, i32 0 }, %struct.spear_muxreg { i16 1636, i32 262144, i32 262144 }], align 4
@pin237 = internal constant [1 x i32] [i32 237], align 4
@pin237_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 524288, i32 0 }, %struct.spear_muxreg { i16 1636, i32 524288, i32 524288 }], align 4
@pin238 = internal constant [1 x i32] [i32 238], align 4
@pin238_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 1048576, i32 0 }, %struct.spear_muxreg { i16 1636, i32 1048576, i32 1048576 }], align 4
@pin239 = internal constant [1 x i32] [i32 239], align 4
@pin239_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 2097152, i32 0 }, %struct.spear_muxreg { i16 1636, i32 2097152, i32 2097152 }], align 4
@pin240 = internal constant [1 x i32] [i32 240], align 4
@pin240_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 4194304, i32 0 }, %struct.spear_muxreg { i16 1636, i32 4194304, i32 4194304 }], align 4
@pin241 = internal constant [1 x i32] [i32 241], align 4
@pin241_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 8388608, i32 0 }, %struct.spear_muxreg { i16 1636, i32 8388608, i32 8388608 }], align 4
@pin242 = internal constant [1 x i32] [i32 242], align 4
@pin242_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 16777216, i32 0 }, %struct.spear_muxreg { i16 1636, i32 16777216, i32 16777216 }], align 4
@pin243 = internal constant [1 x i32] [i32 243], align 4
@pin243_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 33554432, i32 0 }, %struct.spear_muxreg { i16 1636, i32 33554432, i32 33554432 }], align 4
@pin244 = internal constant [1 x i32] [i32 244], align 4
@pin244_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 67108864, i32 0 }, %struct.spear_muxreg { i16 1636, i32 67108864, i32 67108864 }], align 4
@pin245 = internal constant [1 x i32] [i32 245], align 4
@pin245_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1624, i32 134217728, i32 0 }, %struct.spear_muxreg { i16 1636, i32 134217728, i32 134217728 }], align 4
@keyboard_rowcol6_8_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 16, i32 0 }, %struct.spear_muxreg { i16 1632, i32 16, i32 16 }], align 4
@uart0_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1616, i32 2, i32 0 }, %struct.spear_muxreg { i16 1628, i32 2, i32 2 }], align 4
@uart0_modem_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 2048, i32 0 }, %struct.spear_muxreg { i16 1632, i32 2048, i32 2048 }], align 4
@gpt0_tmr0_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 4096, i32 0 }, %struct.spear_muxreg { i16 1632, i32 4096, i32 4096 }], align 4
@gpt0_tmr1_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 8192, i32 0 }, %struct.spear_muxreg { i16 1632, i32 8192, i32 8192 }], align 4
@gpt1_tmr0_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 16384, i32 0 }, %struct.spear_muxreg { i16 1632, i32 16384, i32 16384 }], align 4
@gpt1_tmr1_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 32768, i32 0 }, %struct.spear_muxreg { i16 1632, i32 32768, i32 32768 }], align 4
@touch_xy_pins_muxregs = internal global [2 x %struct.spear_muxreg] [%struct.spear_muxreg { i16 1620, i32 268435456, i32 0 }, %struct.spear_muxreg { i16 1632, i32 268435456, i32 268435456 }], align 4
@llvm.compiler.used = appending global [1 x ptr] [ptr @__initcall__kmod_pinctrl_spear1310__206_2718_spear1310_pinctrl_init3], section "llvm.metadata"

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define internal i32 @spear1310_pinctrl_init() #0 section ".init.text" {
  %1 = tail call i32 @__platform_driver_register(ptr noundef nonnull @spear1310_pinctrl_driver, ptr noundef null) #3
  ret i32 %1
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__platform_driver_register(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sspstrong uwtable(sync)
define internal i32 @spear1310_pinctrl_probe(ptr noundef %0) #2 {
  %2 = tail call i32 @spear_pinctrl_probe(ptr noundef %0, ptr noundef nonnull @spear1310_machdata) #3
  ret i32 %2
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @spear_pinctrl_probe(ptr noundef, ptr noundef) local_unnamed_addr #1

attributes #0 = { cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { null_pointer_is_valid "frame-pointer"="none" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #2 = { nounwind null_pointer_is_valid sspstrong uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1, !2, !3, !4, !5, !6}
!llvm.ident = !{!7}

!0 = !{i32 1, !"wchar_size", i32 2}
!1 = !{i32 1, !"min_enum_size", i32 4}
!2 = !{i32 8, !"branch-target-enforcement", i32 0}
!3 = !{i32 8, !"sign-return-address", i32 0}
!4 = !{i32 8, !"sign-return-address-all", i32 0}
!5 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!6 = !{i32 7, !"uwtable", i32 1}
!7 = !{!"clang version 15.0.0 (/llk/llvm-project-main/clang 126a1f78513fb688819156df98cf7ea83b5e8c18)"}
