21:55:07
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "uart_complete_syn.prj" -log "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Fri Jul 24 21:55:38 2020

#Implementation: uart_complete_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\uart_complete\top.v" (library work)
@E: CG342 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":52:4:52:16|Expecting target variable, found uart_rx_valid -- possible misspelling
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 21:55:38 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 21:55:38 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "uart_complete_syn.prj" -log "uart_complete_Implmnt/uart_complete.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of uart_complete_Implmnt/uart_complete.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Fri Jul 24 21:56:16 2020

#Implementation: uart_complete_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\uart_complete\top.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v":1:7:1:13|Synthesizing module uart_rx in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":1:7:1:13|Synthesizing module uart_tx in library work.

@E: CS153 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":42:48:42:48|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 21:56:16 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 21:56:16 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "uart_complete_syn.prj" -log "uart_complete_Implmnt/uart_complete.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of uart_complete_Implmnt/uart_complete.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Fri Jul 24 21:57:20 2020

#Implementation: uart_complete_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\uart_complete\top.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v":1:7:1:13|Synthesizing module uart_rx in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":1:7:1:13|Synthesizing module uart_tx in library work.

@W: CL118 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":62:8:62:11|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@E: CG389 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":66:11:66:19|Reference to undefined module seven_seg
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 21:57:21 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 21:57:21 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "uart_complete_syn.prj" -log "uart_complete_Implmnt/uart_complete.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of uart_complete_Implmnt/uart_complete.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Fri Jul 24 21:58:11 2020

#Implementation: uart_complete_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\uart_complete\top.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\seven_seg.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v":1:7:1:13|Synthesizing module uart_rx in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":1:7:1:13|Synthesizing module uart_tx in library work.

@W: CL118 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":62:8:62:11|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\seven_seg.v":1:7:1:15|Synthesizing module seven_seg in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Synthesizing module top in library work.

@E: CS168 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":60:55:60:55|Port axis_valid does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 21:58:11 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 21:58:11 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "uart_complete_syn.prj" -log "uart_complete_Implmnt/uart_complete.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of uart_complete_Implmnt/uart_complete.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Fri Jul 24 21:59:09 2020

#Implementation: uart_complete_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\uart_complete\top.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\seven_seg.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v":1:7:1:13|Synthesizing module uart_rx in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":1:7:1:13|Synthesizing module uart_tx in library work.

@W: CL118 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":62:8:62:11|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\seven_seg.v":1:7:1:15|Synthesizing module seven_seg in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 21:59:09 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 21:59:10 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 21:59:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 21:59:11 2020

###########################################################]
Pre-mapping Report

# Fri Jul 24 21:59:11 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                        Clock                     Clock
Clock                              Frequency     Period        Type                         Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                       system_clkgroup           8    
top|i_Clk                          4.1 MHz       245.248       inferred                     Autoconstr_clkgroup_0     78   
uart_tx|state_derived_clock[2]     4.1 MHz       245.248       derived (from top|i_Clk)     Autoconstr_clkgroup_0     137  
===========================================================================================================================

@W: MT531 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":98:0:98:5|Found signal identified as System clock which controls 8 sequential elements including uart_rx.out_data[7:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Found inferred clock top|i_Clk which controls 78 sequential elements including uart_rx.state[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[6:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 21:59:12 2020

###########################################################]
Map & Optimize Report

# Fri Jul 24 21:59:12 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|ROM r_disp2_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|ROM r_disp1_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|ROM r_disp2_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|Found ROM .delname. (in view: work.seven_seg(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|ROM r_disp1_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|Found ROM .delname. (in view: work.seven_seg(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.counter[9:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.index[2:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.r_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.tready is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.state[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[6:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@W: MO129 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":62:8:62:11|Sequential instance uart_tx.next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.34ns		 102 /        85
   2		0h:00m:00s		    -2.34ns		 101 /        85
   3		0h:00m:00s		    -2.34ns		 101 /        85

   4		0h:00m:00s		    -2.34ns		 104 /        85
   5		0h:00m:00s		    -1.53ns		 105 /        85
   6		0h:00m:00s		    -1.53ns		 108 /        85
@N: FX271 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Replicating instance uart_rx.state[0] (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Replicating instance uart_rx.state_nss_0_i[0] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication


   7		0h:00m:00s		    -1.53ns		 109 /        86
@N: FX1016 :"c:\users\seba\documents\go_board\uart_complete\top.v":4:7:4:11|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock uart_tx|state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 86 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
8 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance   
-------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               86         r_uart_char_esr[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\synwork\uart_complete_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock top|i_Clk with period 8.10ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jul 24 21:59:14 2020
#


Top view:               top
Requested Frequency:    123.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.429

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|i_Clk          123.5 MHz     105.0 MHz     8.097         9.526         -1.429     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
top|i_Clk  top|i_Clk  |  8.097       -1.429  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|i_Clk
====================================



Starting Points with Worst Slack
********************************

                       Starting                                          Arrival           
Instance               Reference     Type         Pin     Net            Time        Slack 
                       Clock                                                               
-------------------------------------------------------------------------------------------
uart_tx.index[2]       top|i_Clk     SB_DFFSR     Q       index[2]       0.540       -1.429
uart_tx.r_data[0]      top|i_Clk     SB_DFFE      Q       r_data[0]      0.540       -1.359
uart_tx.r_data[4]      top|i_Clk     SB_DFFE      Q       r_data[4]      0.540       -1.331
uart_tx.r_data[2]      top|i_Clk     SB_DFFE      Q       r_data[2]      0.540       -1.310
uart_tx.r_data[6]      top|i_Clk     SB_DFFE      Q       r_data[6]      0.540       -1.289
uart_tx.counter[0]     top|i_Clk     SB_DFFSR     Q       counter[0]     0.540       -0.714
uart_tx.counter[1]     top|i_Clk     SB_DFFSR     Q       counter[1]     0.540       -0.707
uart_tx.counter[3]     top|i_Clk     SB_DFFSR     Q       counter[3]     0.540       -0.707
uart_tx.state[0]       top|i_Clk     SB_DFF       Q       state[0]       0.540       -0.707
uart_tx.counter[8]     top|i_Clk     SB_DFFSR     Q       counter[8]     0.540       -0.679
===========================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                              Required           
Instance               Reference     Type         Pin     Net                Time         Slack 
                       Clock                                                                    
------------------------------------------------------------------------------------------------
uart_tx.out_data       top|i_Clk     SB_DFF       D       out_data           7.992        -1.429
uart_tx.counter[9]     top|i_Clk     SB_DFFSR     D       counter_RNO[9]     7.992        -0.714
uart_tx.counter[8]     top|i_Clk     SB_DFFSR     D       counter_RNO[8]     7.992        -0.574
uart_tx.counter[7]     top|i_Clk     SB_DFFSR     D       counter_RNO[7]     7.992        -0.433
uart_tx.counter[6]     top|i_Clk     SB_DFFSR     D       counter_RNO[6]     7.992        -0.293
uart_tx.counter[5]     top|i_Clk     SB_DFFSR     D       counter_RNO[5]     7.992        -0.153
uart_tx.counter[4]     top|i_Clk     SB_DFFSR     D       counter_RNO[4]     7.992        -0.013
uart_tx.counter[3]     top|i_Clk     SB_DFFSR     D       counter_RNO[3]     7.992        0.127 
uart_tx.state[1]       top|i_Clk     SB_DFF       D       next_state[1]      7.992        0.258 
uart_tx.counter[2]     top|i_Clk     SB_DFFSR     D       counter_RNO[2]     7.992        0.268 
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.429

    Number of logic level(s):                4
    Starting point:                          uart_tx.index[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
uart_tx.index[2]           SB_DFFSR     Q        Out     0.540     0.540       -         
index[2]                   Net          -        -       1.599     -           6         
uart_tx.out_data_RNO_4     SB_LUT4      I0       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
out_data_RNO_4             Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4      I0       In      -         3.959       -         
uart_tx.out_data_RNO_3     SB_LUT4      O        Out     0.449     4.408       -         
out_data_2_7_ns_1          Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4      I3       In      -         5.779       -         
uart_tx.out_data_RNO_0     SB_LUT4      O        Out     0.316     6.094       -         
out_data_2                 Net          -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4      I0       In      -         7.465       -         
uart_tx.out_data_RNO       SB_LUT4      O        Out     0.449     7.914       -         
out_data                   Net          -        -       1.507     -           1         
uart_tx.out_data           SB_DFF       D        In      -         9.421       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.380

    Number of logic level(s):                4
    Starting point:                          uart_tx.index[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
uart_tx.index[2]           SB_DFFSR     Q        Out     0.540     0.540       -         
index[2]                   Net          -        -       1.599     -           6         
uart_tx.out_data_RNO_5     SB_LUT4      I0       In      -         2.139       -         
uart_tx.out_data_RNO_5     SB_LUT4      O        Out     0.449     2.588       -         
out_data_RNO_5             Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4      I1       In      -         3.959       -         
uart_tx.out_data_RNO_3     SB_LUT4      O        Out     0.400     4.359       -         
out_data_2_7_ns_1          Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4      I3       In      -         5.729       -         
uart_tx.out_data_RNO_0     SB_LUT4      O        Out     0.316     6.045       -         
out_data_2                 Net          -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4      I0       In      -         7.416       -         
uart_tx.out_data_RNO       SB_LUT4      O        Out     0.449     7.865       -         
out_data                   Net          -        -       1.507     -           1         
uart_tx.out_data           SB_DFF       D        In      -         9.372       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.477 is 2.258(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.359

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[0] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[0]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[0]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_4     SB_LUT4     I1       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4     O        Out     0.379     2.518       -         
out_data_RNO_4             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I0       In      -         3.889       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.449     4.338       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.708       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     6.024       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.395       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.844       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.351       -         
========================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.323
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.331

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[4] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[4]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[4]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_4     SB_LUT4     I2       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4     O        Out     0.351     2.490       -         
out_data_RNO_4             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I0       In      -         3.861       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.449     4.309       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.680       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     5.996       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.367       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.816       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.323       -         
========================================================================================
Total path delay (propagation time + setup) of 9.428 is 2.209(23.4%) logic and 7.219(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.310

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[2]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[2]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_5     SB_LUT4     I1       In      -         2.139       -         
uart_tx.out_data_RNO_5     SB_LUT4     O        Out     0.400     2.539       -         
out_data_RNO_5             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I1       In      -         3.910       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.379     4.288       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.659       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     5.975       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.346       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.795       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.302       -         
========================================================================================
Total path delay (propagation time + setup) of 9.407 is 2.188(23.3%) logic and 7.219(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        20 uses
SB_DFF          28 uses
SB_DFFE         16 uses
SB_DFFESR       7 uses
SB_DFFESS       1 use
SB_DFFSR        34 uses
VCC             3 uses
SB_LUT4         110 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   86 (6%)
Total load per clock:
   top|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 110 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 110 = 110 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 21:59:14 2020

###########################################################]


Synthesis exit by 0.
Current Implementation uart_complete_Implmnt its sbt path: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.edf " "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf ...
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.scf
sdc_reader OK C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	24
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	134
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	66
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	48
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	134/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.8 (sec)

Final Design Statistics
    Number of LUTs      	:	134
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	134/1280
    PLBs                        :	30/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|i_Clk | Frequency: 171.53 MHz | Target: 123.46 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 320
used logic cells: 134
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 320
used logic cells: 134
Translating sdc file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 166 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "uart_complete_syn.prj" -log "uart_complete_Implmnt/uart_complete.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of uart_complete_Implmnt/uart_complete.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Fri Jul 24 22:18:18 2020

#Implementation: uart_complete_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\uart_complete\top.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\seven_seg.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\uart_complete\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v":1:7:1:13|Synthesizing module uart_rx in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":1:7:1:13|Synthesizing module uart_tx in library work.

@W: CL118 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":62:8:62:11|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\seven_seg.v":1:7:1:15|Synthesizing module seven_seg in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:18:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:18:19 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:18:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\synwork\uart_complete_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:18:20 2020

###########################################################]
Pre-mapping Report

# Fri Jul 24 22:18:20 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                        Clock                     Clock
Clock                              Frequency     Period        Type                         Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                       system_clkgroup           8    
top|i_Clk                          4.1 MHz       245.248       inferred                     Autoconstr_clkgroup_0     78   
uart_tx|state_derived_clock[2]     4.1 MHz       245.248       derived (from top|i_Clk)     Autoconstr_clkgroup_0     137  
===========================================================================================================================

@W: MT531 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":98:0:98:5|Found signal identified as System clock which controls 8 sequential elements including uart_rx.out_data[7:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Found inferred clock top|i_Clk which controls 78 sequential elements including uart_rx.state[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[6:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 22:18:20 2020

###########################################################]
Map & Optimize Report

# Fri Jul 24 22:18:21 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|ROM r_disp2_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|ROM r_disp1_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|ROM r_disp2_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|Found ROM .delname. (in view: work.seven_seg(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|ROM r_disp1_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|Found ROM .delname. (in view: work.seven_seg(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.counter[9:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.index[2:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.r_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.tready is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.state[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[6:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@W: MO129 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":62:8:62:11|Sequential instance uart_tx.next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.34ns		 102 /        85
   2		0h:00m:00s		    -2.34ns		 101 /        85
   3		0h:00m:00s		    -2.34ns		 101 /        85

   4		0h:00m:00s		    -2.34ns		 104 /        85
   5		0h:00m:00s		    -1.53ns		 105 /        85
   6		0h:00m:00s		    -1.53ns		 108 /        85
@N: FX271 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Replicating instance uart_rx.state[0] (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Replicating instance uart_rx.state_nss_0_i[0] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication


   7		0h:00m:00s		    -1.53ns		 109 /        86
@N: FX1016 :"c:\users\seba\documents\go_board\uart_complete\top.v":4:7:4:11|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock uart_tx|state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 86 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
8 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance   
-------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               86         r_uart_char_esr[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\synwork\uart_complete_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock top|i_Clk with period 8.10ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jul 24 22:18:22 2020
#


Top view:               top
Requested Frequency:    123.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.429

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|i_Clk          123.5 MHz     105.0 MHz     8.097         9.526         -1.429     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
top|i_Clk  top|i_Clk  |  8.097       -1.429  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|i_Clk
====================================



Starting Points with Worst Slack
********************************

                       Starting                                          Arrival           
Instance               Reference     Type         Pin     Net            Time        Slack 
                       Clock                                                               
-------------------------------------------------------------------------------------------
uart_tx.index[2]       top|i_Clk     SB_DFFSR     Q       index[2]       0.540       -1.429
uart_tx.r_data[0]      top|i_Clk     SB_DFFE      Q       r_data[0]      0.540       -1.359
uart_tx.r_data[4]      top|i_Clk     SB_DFFE      Q       r_data[4]      0.540       -1.331
uart_tx.r_data[2]      top|i_Clk     SB_DFFE      Q       r_data[2]      0.540       -1.310
uart_tx.r_data[6]      top|i_Clk     SB_DFFE      Q       r_data[6]      0.540       -1.289
uart_tx.counter[0]     top|i_Clk     SB_DFFSR     Q       counter[0]     0.540       -0.714
uart_tx.counter[1]     top|i_Clk     SB_DFFSR     Q       counter[1]     0.540       -0.707
uart_tx.counter[3]     top|i_Clk     SB_DFFSR     Q       counter[3]     0.540       -0.707
uart_tx.state[0]       top|i_Clk     SB_DFF       Q       state[0]       0.540       -0.707
uart_tx.counter[8]     top|i_Clk     SB_DFFSR     Q       counter[8]     0.540       -0.679
===========================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                              Required           
Instance               Reference     Type         Pin     Net                Time         Slack 
                       Clock                                                                    
------------------------------------------------------------------------------------------------
uart_tx.out_data       top|i_Clk     SB_DFF       D       out_data           7.992        -1.429
uart_tx.counter[9]     top|i_Clk     SB_DFFSR     D       counter_RNO[9]     7.992        -0.714
uart_tx.counter[8]     top|i_Clk     SB_DFFSR     D       counter_RNO[8]     7.992        -0.574
uart_tx.counter[7]     top|i_Clk     SB_DFFSR     D       counter_RNO[7]     7.992        -0.433
uart_tx.counter[6]     top|i_Clk     SB_DFFSR     D       counter_RNO[6]     7.992        -0.293
uart_tx.counter[5]     top|i_Clk     SB_DFFSR     D       counter_RNO[5]     7.992        -0.153
uart_tx.counter[4]     top|i_Clk     SB_DFFSR     D       counter_RNO[4]     7.992        -0.013
uart_tx.counter[3]     top|i_Clk     SB_DFFSR     D       counter_RNO[3]     7.992        0.127 
uart_tx.state[1]       top|i_Clk     SB_DFF       D       next_state[1]      7.992        0.258 
uart_tx.counter[2]     top|i_Clk     SB_DFFSR     D       counter_RNO[2]     7.992        0.268 
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.429

    Number of logic level(s):                4
    Starting point:                          uart_tx.index[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
uart_tx.index[2]           SB_DFFSR     Q        Out     0.540     0.540       -         
index[2]                   Net          -        -       1.599     -           6         
uart_tx.out_data_RNO_4     SB_LUT4      I0       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
out_data_RNO_4             Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4      I0       In      -         3.959       -         
uart_tx.out_data_RNO_3     SB_LUT4      O        Out     0.449     4.408       -         
out_data_2_7_ns_1          Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4      I3       In      -         5.779       -         
uart_tx.out_data_RNO_0     SB_LUT4      O        Out     0.316     6.094       -         
out_data_2                 Net          -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4      I0       In      -         7.465       -         
uart_tx.out_data_RNO       SB_LUT4      O        Out     0.449     7.914       -         
out_data                   Net          -        -       1.507     -           1         
uart_tx.out_data           SB_DFF       D        In      -         9.421       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.380

    Number of logic level(s):                4
    Starting point:                          uart_tx.index[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
uart_tx.index[2]           SB_DFFSR     Q        Out     0.540     0.540       -         
index[2]                   Net          -        -       1.599     -           6         
uart_tx.out_data_RNO_5     SB_LUT4      I0       In      -         2.139       -         
uart_tx.out_data_RNO_5     SB_LUT4      O        Out     0.449     2.588       -         
out_data_RNO_5             Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4      I1       In      -         3.959       -         
uart_tx.out_data_RNO_3     SB_LUT4      O        Out     0.400     4.359       -         
out_data_2_7_ns_1          Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4      I3       In      -         5.729       -         
uart_tx.out_data_RNO_0     SB_LUT4      O        Out     0.316     6.045       -         
out_data_2                 Net          -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4      I0       In      -         7.416       -         
uart_tx.out_data_RNO       SB_LUT4      O        Out     0.449     7.865       -         
out_data                   Net          -        -       1.507     -           1         
uart_tx.out_data           SB_DFF       D        In      -         9.372       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.477 is 2.258(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.359

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[0] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[0]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[0]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_4     SB_LUT4     I1       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4     O        Out     0.379     2.518       -         
out_data_RNO_4             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I0       In      -         3.889       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.449     4.338       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.708       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     6.024       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.395       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.844       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.351       -         
========================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.323
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.331

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[4] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[4]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[4]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_4     SB_LUT4     I2       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4     O        Out     0.351     2.490       -         
out_data_RNO_4             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I0       In      -         3.861       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.449     4.309       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.680       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     5.996       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.367       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.816       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.323       -         
========================================================================================
Total path delay (propagation time + setup) of 9.428 is 2.209(23.4%) logic and 7.219(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.310

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[2]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[2]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_5     SB_LUT4     I1       In      -         2.139       -         
uart_tx.out_data_RNO_5     SB_LUT4     O        Out     0.400     2.539       -         
out_data_RNO_5             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I1       In      -         3.910       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.379     4.288       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.659       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     5.975       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.346       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.795       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.302       -         
========================================================================================
Total path delay (propagation time + setup) of 9.407 is 2.188(23.3%) logic and 7.219(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        20 uses
SB_DFF          28 uses
SB_DFFE         16 uses
SB_DFFESR       7 uses
SB_DFFESS       1 use
SB_DFFSR        34 uses
VCC             3 uses
SB_LUT4         110 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   86 (6%)
Total load per clock:
   top|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 110 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 110 = 110 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 22:18:22 2020

###########################################################]


Synthesis exit by 0.
Current Implementation uart_complete_Implmnt its sbt path: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.edf " "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf ...
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.scf
sdc_reader OK C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	24
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	134
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	66
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	48
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	134/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.0 (sec)

Final Design Statistics
    Number of LUTs      	:	134
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	134/1280
    PLBs                        :	30/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|i_Clk | Frequency: 171.53 MHz | Target: 123.46 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 320
used logic cells: 134
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 320
used logic cells: 134
Translating sdc file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 166 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "uart_complete_syn.prj" -log "uart_complete_Implmnt/uart_complete.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of uart_complete_Implmnt/uart_complete.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Fri Jul 24 22:21:15 2020

#Implementation: uart_complete_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\uart_complete\top.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\seven_seg.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\uart_complete\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v":1:7:1:13|Synthesizing module uart_rx in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":1:7:1:13|Synthesizing module uart_tx in library work.

@W: CL118 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":62:8:62:11|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\seven_seg.v":1:7:1:15|Synthesizing module seven_seg in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:21:15 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:21:15 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:21:15 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\synwork\uart_complete_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:21:17 2020

###########################################################]
Pre-mapping Report

# Fri Jul 24 22:21:17 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                        Clock                     Clock
Clock                              Frequency     Period        Type                         Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                       system_clkgroup           8    
top|i_Clk                          4.1 MHz       245.248       inferred                     Autoconstr_clkgroup_0     78   
uart_tx|state_derived_clock[2]     4.1 MHz       245.248       derived (from top|i_Clk)     Autoconstr_clkgroup_0     137  
===========================================================================================================================

@W: MT531 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":98:0:98:5|Found signal identified as System clock which controls 8 sequential elements including uart_rx.out_data[7:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Found inferred clock top|i_Clk which controls 78 sequential elements including uart_rx.state[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[6:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 22:21:17 2020

###########################################################]
Map & Optimize Report

# Fri Jul 24 22:21:18 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|ROM r_disp2_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|ROM r_disp1_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|ROM r_disp2_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|Found ROM .delname. (in view: work.seven_seg(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|ROM r_disp1_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|Found ROM .delname. (in view: work.seven_seg(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.counter[9:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.index[2:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.r_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.tready is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.state[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[6:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@W: MO129 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":62:8:62:11|Sequential instance uart_tx.next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.34ns		 102 /        85
   2		0h:00m:00s		    -2.34ns		 101 /        85
   3		0h:00m:00s		    -2.34ns		 101 /        85

   4		0h:00m:00s		    -2.34ns		 104 /        85
   5		0h:00m:00s		    -1.53ns		 105 /        85
   6		0h:00m:00s		    -1.53ns		 108 /        85
@N: FX271 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Replicating instance uart_rx.state[0] (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Replicating instance uart_rx.state_nss_0_i[0] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication


   7		0h:00m:00s		    -1.53ns		 109 /        86
@N: FX1016 :"c:\users\seba\documents\go_board\uart_complete\top.v":4:7:4:11|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock uart_tx|state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 86 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
8 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance   
-------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               86         r_uart_char_esr[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\synwork\uart_complete_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock top|i_Clk with period 8.10ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jul 24 22:21:19 2020
#


Top view:               top
Requested Frequency:    123.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.429

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|i_Clk          123.5 MHz     105.0 MHz     8.097         9.526         -1.429     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
top|i_Clk  top|i_Clk  |  8.097       -1.429  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|i_Clk
====================================



Starting Points with Worst Slack
********************************

                       Starting                                          Arrival           
Instance               Reference     Type         Pin     Net            Time        Slack 
                       Clock                                                               
-------------------------------------------------------------------------------------------
uart_tx.index[2]       top|i_Clk     SB_DFFSR     Q       index[2]       0.540       -1.429
uart_tx.r_data[0]      top|i_Clk     SB_DFFE      Q       r_data[0]      0.540       -1.359
uart_tx.r_data[4]      top|i_Clk     SB_DFFE      Q       r_data[4]      0.540       -1.331
uart_tx.r_data[2]      top|i_Clk     SB_DFFE      Q       r_data[2]      0.540       -1.310
uart_tx.r_data[6]      top|i_Clk     SB_DFFE      Q       r_data[6]      0.540       -1.289
uart_tx.counter[0]     top|i_Clk     SB_DFFSR     Q       counter[0]     0.540       -0.714
uart_tx.counter[1]     top|i_Clk     SB_DFFSR     Q       counter[1]     0.540       -0.707
uart_tx.counter[3]     top|i_Clk     SB_DFFSR     Q       counter[3]     0.540       -0.707
uart_tx.state[0]       top|i_Clk     SB_DFF       Q       state[0]       0.540       -0.707
uart_tx.counter[8]     top|i_Clk     SB_DFFSR     Q       counter[8]     0.540       -0.679
===========================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                              Required           
Instance               Reference     Type         Pin     Net                Time         Slack 
                       Clock                                                                    
------------------------------------------------------------------------------------------------
uart_tx.out_data       top|i_Clk     SB_DFF       D       out_data           7.992        -1.429
uart_tx.counter[9]     top|i_Clk     SB_DFFSR     D       counter_RNO[9]     7.992        -0.714
uart_tx.counter[8]     top|i_Clk     SB_DFFSR     D       counter_RNO[8]     7.992        -0.574
uart_tx.counter[7]     top|i_Clk     SB_DFFSR     D       counter_RNO[7]     7.992        -0.433
uart_tx.counter[6]     top|i_Clk     SB_DFFSR     D       counter_RNO[6]     7.992        -0.293
uart_tx.counter[5]     top|i_Clk     SB_DFFSR     D       counter_RNO[5]     7.992        -0.153
uart_tx.counter[4]     top|i_Clk     SB_DFFSR     D       counter_RNO[4]     7.992        -0.013
uart_tx.counter[3]     top|i_Clk     SB_DFFSR     D       counter_RNO[3]     7.992        0.127 
uart_tx.state[1]       top|i_Clk     SB_DFF       D       next_state[1]      7.992        0.258 
uart_tx.counter[2]     top|i_Clk     SB_DFFSR     D       counter_RNO[2]     7.992        0.268 
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.429

    Number of logic level(s):                4
    Starting point:                          uart_tx.index[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
uart_tx.index[2]           SB_DFFSR     Q        Out     0.540     0.540       -         
index[2]                   Net          -        -       1.599     -           6         
uart_tx.out_data_RNO_4     SB_LUT4      I0       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
out_data_RNO_4             Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4      I0       In      -         3.959       -         
uart_tx.out_data_RNO_3     SB_LUT4      O        Out     0.449     4.408       -         
out_data_2_7_ns_1          Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4      I3       In      -         5.779       -         
uart_tx.out_data_RNO_0     SB_LUT4      O        Out     0.316     6.094       -         
out_data_2                 Net          -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4      I0       In      -         7.465       -         
uart_tx.out_data_RNO       SB_LUT4      O        Out     0.449     7.914       -         
out_data                   Net          -        -       1.507     -           1         
uart_tx.out_data           SB_DFF       D        In      -         9.421       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.380

    Number of logic level(s):                4
    Starting point:                          uart_tx.index[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
uart_tx.index[2]           SB_DFFSR     Q        Out     0.540     0.540       -         
index[2]                   Net          -        -       1.599     -           6         
uart_tx.out_data_RNO_5     SB_LUT4      I0       In      -         2.139       -         
uart_tx.out_data_RNO_5     SB_LUT4      O        Out     0.449     2.588       -         
out_data_RNO_5             Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4      I1       In      -         3.959       -         
uart_tx.out_data_RNO_3     SB_LUT4      O        Out     0.400     4.359       -         
out_data_2_7_ns_1          Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4      I3       In      -         5.729       -         
uart_tx.out_data_RNO_0     SB_LUT4      O        Out     0.316     6.045       -         
out_data_2                 Net          -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4      I0       In      -         7.416       -         
uart_tx.out_data_RNO       SB_LUT4      O        Out     0.449     7.865       -         
out_data                   Net          -        -       1.507     -           1         
uart_tx.out_data           SB_DFF       D        In      -         9.372       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.477 is 2.258(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.359

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[0] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[0]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[0]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_4     SB_LUT4     I1       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4     O        Out     0.379     2.518       -         
out_data_RNO_4             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I0       In      -         3.889       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.449     4.338       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.708       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     6.024       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.395       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.844       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.351       -         
========================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.323
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.331

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[4] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[4]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[4]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_4     SB_LUT4     I2       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4     O        Out     0.351     2.490       -         
out_data_RNO_4             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I0       In      -         3.861       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.449     4.309       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.680       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     5.996       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.367       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.816       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.323       -         
========================================================================================
Total path delay (propagation time + setup) of 9.428 is 2.209(23.4%) logic and 7.219(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.310

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[2]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[2]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_5     SB_LUT4     I1       In      -         2.139       -         
uart_tx.out_data_RNO_5     SB_LUT4     O        Out     0.400     2.539       -         
out_data_RNO_5             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I1       In      -         3.910       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.379     4.288       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.659       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     5.975       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.346       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.795       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.302       -         
========================================================================================
Total path delay (propagation time + setup) of 9.407 is 2.188(23.3%) logic and 7.219(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        20 uses
SB_DFF          28 uses
SB_DFFE         16 uses
SB_DFFESR       7 uses
SB_DFFESS       1 use
SB_DFFSR        34 uses
VCC             3 uses
SB_LUT4         110 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   86 (6%)
Total load per clock:
   top|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 110 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 110 = 110 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 22:21:19 2020

###########################################################]


Synthesis exit by 0.
Current Implementation uart_complete_Implmnt its sbt path: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.edf " "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf ...
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.scf
sdc_reader OK C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	24
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	134
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	66
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	48
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	134/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.1 (sec)

Final Design Statistics
    Number of LUTs      	:	134
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	134/1280
    PLBs                        :	30/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|i_Clk | Frequency: 171.53 MHz | Target: 123.46 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 320
used logic cells: 134
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 320
used logic cells: 134
Translating sdc file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 166 
I1212: Iteration  1 :    35 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "uart_complete_syn.prj" -log "uart_complete_Implmnt/uart_complete.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of uart_complete_Implmnt/uart_complete.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Fri Jul 24 22:23:17 2020

#Implementation: uart_complete_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\uart_complete\top.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\seven_seg.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\uart_complete\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v":1:7:1:13|Synthesizing module uart_rx in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":1:7:1:13|Synthesizing module uart_tx in library work.

@W: CL118 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":62:8:62:11|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\seven_seg.v":1:7:1:15|Synthesizing module seven_seg in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:23:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:23:18 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:23:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\synwork\uart_complete_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:23:19 2020

###########################################################]
Pre-mapping Report

# Fri Jul 24 22:23:19 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                        Clock                     Clock
Clock                              Frequency     Period        Type                         Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                       system_clkgroup           8    
top|i_Clk                          4.1 MHz       245.248       inferred                     Autoconstr_clkgroup_0     78   
uart_tx|state_derived_clock[2]     4.1 MHz       245.248       derived (from top|i_Clk)     Autoconstr_clkgroup_0     137  
===========================================================================================================================

@W: MT531 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":98:0:98:5|Found signal identified as System clock which controls 8 sequential elements including uart_rx.out_data[7:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Found inferred clock top|i_Clk which controls 78 sequential elements including uart_rx.state[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[6:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 22:23:20 2020

###########################################################]
Map & Optimize Report

# Fri Jul 24 22:23:20 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|ROM r_disp2_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|ROM r_disp1_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|ROM r_disp2_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|Found ROM .delname. (in view: work.seven_seg(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|ROM r_disp1_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|Found ROM .delname. (in view: work.seven_seg(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.counter[9:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.index[2:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.r_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.tready is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.state[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[6:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@W: MO129 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":62:8:62:11|Sequential instance uart_tx.next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.34ns		 102 /        85
   2		0h:00m:00s		    -2.34ns		 101 /        85
   3		0h:00m:00s		    -2.34ns		 101 /        85

   4		0h:00m:00s		    -2.34ns		 104 /        85
   5		0h:00m:00s		    -1.53ns		 105 /        85
   6		0h:00m:00s		    -1.53ns		 108 /        85
@N: FX271 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Replicating instance uart_rx.state[0] (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Replicating instance uart_rx.state_nss_0_i[0] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication


   7		0h:00m:00s		    -1.53ns		 109 /        86
@N: FX1016 :"c:\users\seba\documents\go_board\uart_complete\top.v":4:7:4:11|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock uart_tx|state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 86 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
8 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance   
-------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               86         r_uart_char_esr[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\synwork\uart_complete_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock top|i_Clk with period 8.10ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jul 24 22:23:21 2020
#


Top view:               top
Requested Frequency:    123.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.429

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|i_Clk          123.5 MHz     105.0 MHz     8.097         9.526         -1.429     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
top|i_Clk  top|i_Clk  |  8.097       -1.429  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|i_Clk
====================================



Starting Points with Worst Slack
********************************

                       Starting                                          Arrival           
Instance               Reference     Type         Pin     Net            Time        Slack 
                       Clock                                                               
-------------------------------------------------------------------------------------------
uart_tx.index[2]       top|i_Clk     SB_DFFSR     Q       index[2]       0.540       -1.429
uart_tx.r_data[0]      top|i_Clk     SB_DFFE      Q       r_data[0]      0.540       -1.359
uart_tx.r_data[4]      top|i_Clk     SB_DFFE      Q       r_data[4]      0.540       -1.331
uart_tx.r_data[2]      top|i_Clk     SB_DFFE      Q       r_data[2]      0.540       -1.310
uart_tx.r_data[6]      top|i_Clk     SB_DFFE      Q       r_data[6]      0.540       -1.289
uart_tx.counter[0]     top|i_Clk     SB_DFFSR     Q       counter[0]     0.540       -0.714
uart_tx.counter[1]     top|i_Clk     SB_DFFSR     Q       counter[1]     0.540       -0.707
uart_tx.counter[3]     top|i_Clk     SB_DFFSR     Q       counter[3]     0.540       -0.707
uart_tx.state[0]       top|i_Clk     SB_DFF       Q       state[0]       0.540       -0.707
uart_tx.counter[8]     top|i_Clk     SB_DFFSR     Q       counter[8]     0.540       -0.679
===========================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                              Required           
Instance               Reference     Type         Pin     Net                Time         Slack 
                       Clock                                                                    
------------------------------------------------------------------------------------------------
uart_tx.out_data       top|i_Clk     SB_DFF       D       out_data           7.992        -1.429
uart_tx.counter[9]     top|i_Clk     SB_DFFSR     D       counter_RNO[9]     7.992        -0.714
uart_tx.counter[8]     top|i_Clk     SB_DFFSR     D       counter_RNO[8]     7.992        -0.574
uart_tx.counter[7]     top|i_Clk     SB_DFFSR     D       counter_RNO[7]     7.992        -0.433
uart_tx.counter[6]     top|i_Clk     SB_DFFSR     D       counter_RNO[6]     7.992        -0.293
uart_tx.counter[5]     top|i_Clk     SB_DFFSR     D       counter_RNO[5]     7.992        -0.153
uart_tx.counter[4]     top|i_Clk     SB_DFFSR     D       counter_RNO[4]     7.992        -0.013
uart_tx.counter[3]     top|i_Clk     SB_DFFSR     D       counter_RNO[3]     7.992        0.127 
uart_tx.state[1]       top|i_Clk     SB_DFF       D       next_state[1]      7.992        0.258 
uart_tx.counter[2]     top|i_Clk     SB_DFFSR     D       counter_RNO[2]     7.992        0.268 
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.429

    Number of logic level(s):                4
    Starting point:                          uart_tx.index[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
uart_tx.index[2]           SB_DFFSR     Q        Out     0.540     0.540       -         
index[2]                   Net          -        -       1.599     -           6         
uart_tx.out_data_RNO_4     SB_LUT4      I0       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
out_data_RNO_4             Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4      I0       In      -         3.959       -         
uart_tx.out_data_RNO_3     SB_LUT4      O        Out     0.449     4.408       -         
out_data_2_7_ns_1          Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4      I3       In      -         5.779       -         
uart_tx.out_data_RNO_0     SB_LUT4      O        Out     0.316     6.094       -         
out_data_2                 Net          -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4      I0       In      -         7.465       -         
uart_tx.out_data_RNO       SB_LUT4      O        Out     0.449     7.914       -         
out_data                   Net          -        -       1.507     -           1         
uart_tx.out_data           SB_DFF       D        In      -         9.421       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.380

    Number of logic level(s):                4
    Starting point:                          uart_tx.index[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
uart_tx.index[2]           SB_DFFSR     Q        Out     0.540     0.540       -         
index[2]                   Net          -        -       1.599     -           6         
uart_tx.out_data_RNO_5     SB_LUT4      I0       In      -         2.139       -         
uart_tx.out_data_RNO_5     SB_LUT4      O        Out     0.449     2.588       -         
out_data_RNO_5             Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4      I1       In      -         3.959       -         
uart_tx.out_data_RNO_3     SB_LUT4      O        Out     0.400     4.359       -         
out_data_2_7_ns_1          Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4      I3       In      -         5.729       -         
uart_tx.out_data_RNO_0     SB_LUT4      O        Out     0.316     6.045       -         
out_data_2                 Net          -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4      I0       In      -         7.416       -         
uart_tx.out_data_RNO       SB_LUT4      O        Out     0.449     7.865       -         
out_data                   Net          -        -       1.507     -           1         
uart_tx.out_data           SB_DFF       D        In      -         9.372       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.477 is 2.258(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.359

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[0] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[0]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[0]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_4     SB_LUT4     I1       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4     O        Out     0.379     2.518       -         
out_data_RNO_4             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I0       In      -         3.889       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.449     4.338       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.708       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     6.024       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.395       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.844       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.351       -         
========================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.323
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.331

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[4] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[4]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[4]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_4     SB_LUT4     I2       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4     O        Out     0.351     2.490       -         
out_data_RNO_4             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I0       In      -         3.861       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.449     4.309       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.680       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     5.996       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.367       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.816       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.323       -         
========================================================================================
Total path delay (propagation time + setup) of 9.428 is 2.209(23.4%) logic and 7.219(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.310

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[2]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[2]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_5     SB_LUT4     I1       In      -         2.139       -         
uart_tx.out_data_RNO_5     SB_LUT4     O        Out     0.400     2.539       -         
out_data_RNO_5             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I1       In      -         3.910       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.379     4.288       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.659       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     5.975       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.346       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.795       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.302       -         
========================================================================================
Total path delay (propagation time + setup) of 9.407 is 2.188(23.3%) logic and 7.219(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        20 uses
SB_DFF          28 uses
SB_DFFE         16 uses
SB_DFFESR       7 uses
SB_DFFESS       1 use
SB_DFFSR        34 uses
VCC             3 uses
SB_LUT4         110 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   86 (6%)
Total load per clock:
   top|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 110 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 110 = 110 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 22:23:21 2020

###########################################################]


Synthesis exit by 0.
Current Implementation uart_complete_Implmnt its sbt path: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.edf " "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf ...
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.scf
sdc_reader OK C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	24
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	134
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	66
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	48
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	134/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.0 (sec)

Final Design Statistics
    Number of LUTs      	:	134
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	134/1280
    PLBs                        :	30/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|i_Clk | Frequency: 171.53 MHz | Target: 123.46 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 320
used logic cells: 134
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 320
used logic cells: 134
Translating sdc file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 166 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "uart_complete_syn.prj" -log "uart_complete_Implmnt/uart_complete.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of uart_complete_Implmnt/uart_complete.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-N4TE8I3

# Fri Jul 24 22:27:53 2020

#Implementation: uart_complete_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\seba\Documents\go_board\uart_complete\top.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v" (library work)
@I::"C:\Users\seba\Documents\go_board\uart_complete\seven_seg.v" (library work)
Verilog syntax check successful!
File C:\Users\seba\Documents\go_board\uart_complete\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v":1:7:1:13|Synthesizing module uart_rx in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":1:7:1:13|Synthesizing module uart_tx in library work.

@W: CL118 :"C:\Users\seba\Documents\go_board\uart_complete\uart_tx.v":62:8:62:11|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\seven_seg.v":1:7:1:15|Synthesizing module seven_seg in library work.

@N: CG364 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\seba\Documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:27:53 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:27:53 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:27:53 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\synwork\uart_complete_comp.srs changed - recompiling
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\seba\Documents\go_board\uart_complete\top.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 24 22:27:55 2020

###########################################################]
Pre-mapping Report

# Fri Jul 24 22:27:55 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete_scck.rpt 
Printing clock  summary report in "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                        Clock                     Clock
Clock                              Frequency     Period        Type                         Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                       system_clkgroup           8    
top|i_Clk                          4.1 MHz       245.248       inferred                     Autoconstr_clkgroup_0     78   
uart_tx|state_derived_clock[2]     4.1 MHz       245.248       derived (from top|i_Clk)     Autoconstr_clkgroup_0     137  
===========================================================================================================================

@W: MT531 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":98:0:98:5|Found signal identified as System clock which controls 8 sequential elements including uart_rx.out_data[7:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Found inferred clock top|i_Clk which controls 78 sequential elements including uart_rx.state[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[6:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 22:27:55 2020

###########################################################]
Map & Optimize Report

# Fri Jul 24 22:27:55 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":72:0:72:5|Net uart_rx.r_valid appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.
@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|ROM r_disp2_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|ROM r_disp1_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|ROM r_disp2_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":51:2:51:5|Found ROM .delname. (in view: work.seven_seg(verilog)) with 16 words by 7 bits.
@W: FA239 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|ROM r_disp1_2[6:0] (in view: work.seven_seg(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\seba\documents\go_board\uart_complete\seven_seg.v":29:2:29:5|Found ROM .delname. (in view: work.seven_seg(verilog)) with 16 words by 7 bits.
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.counter[9:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.index[2:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.r_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.tready is being ignored. 
@W: FX1039 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":26:4:26:9|User-specified initial value defined for instance uart_tx.state[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[6:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@W: MO129 :"c:\users\seba\documents\go_board\uart_complete\uart_tx.v":62:8:62:11|Sequential instance uart_tx.next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.34ns		 102 /        85
   2		0h:00m:00s		    -2.34ns		 101 /        85
   3		0h:00m:00s		    -2.34ns		 101 /        85

   4		0h:00m:00s		    -2.34ns		 104 /        85
   5		0h:00m:00s		    -1.53ns		 105 /        85
   6		0h:00m:00s		    -1.53ns		 108 /        85
@N: FX271 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Replicating instance uart_rx.state[0] (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\users\seba\documents\go_board\uart_complete\uart_rx.v":29:8:29:13|Replicating instance uart_rx.state_nss_0_i[0] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication


   7		0h:00m:00s		    -1.53ns		 109 /        86
@N: FX1016 :"c:\users\seba\documents\go_board\uart_complete\top.v":4:7:4:11|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock uart_tx|state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 86 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
8 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance   
-------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               86         r_uart_char_esr[0]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\synwork\uart_complete_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\uart_complete.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock top|i_Clk with period 8.10ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jul 24 22:27:57 2020
#


Top view:               top
Requested Frequency:    123.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.429

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|i_Clk          123.5 MHz     105.0 MHz     8.097         9.526         -1.429     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------
top|i_Clk  top|i_Clk  |  8.097       -1.429  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|i_Clk
====================================



Starting Points with Worst Slack
********************************

                       Starting                                          Arrival           
Instance               Reference     Type         Pin     Net            Time        Slack 
                       Clock                                                               
-------------------------------------------------------------------------------------------
uart_tx.index[2]       top|i_Clk     SB_DFFSR     Q       index[2]       0.540       -1.429
uart_tx.r_data[0]      top|i_Clk     SB_DFFE      Q       r_data[0]      0.540       -1.359
uart_tx.r_data[4]      top|i_Clk     SB_DFFE      Q       r_data[4]      0.540       -1.331
uart_tx.r_data[2]      top|i_Clk     SB_DFFE      Q       r_data[2]      0.540       -1.310
uart_tx.r_data[6]      top|i_Clk     SB_DFFE      Q       r_data[6]      0.540       -1.289
uart_tx.counter[0]     top|i_Clk     SB_DFFSR     Q       counter[0]     0.540       -0.714
uart_tx.counter[1]     top|i_Clk     SB_DFFSR     Q       counter[1]     0.540       -0.707
uart_tx.counter[3]     top|i_Clk     SB_DFFSR     Q       counter[3]     0.540       -0.707
uart_tx.state[0]       top|i_Clk     SB_DFF       Q       state[0]       0.540       -0.707
uart_tx.counter[8]     top|i_Clk     SB_DFFSR     Q       counter[8]     0.540       -0.679
===========================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                              Required           
Instance               Reference     Type         Pin     Net                Time         Slack 
                       Clock                                                                    
------------------------------------------------------------------------------------------------
uart_tx.out_data       top|i_Clk     SB_DFF       D       out_data           7.992        -1.429
uart_tx.counter[9]     top|i_Clk     SB_DFFSR     D       counter_RNO[9]     7.992        -0.714
uart_tx.counter[8]     top|i_Clk     SB_DFFSR     D       counter_RNO[8]     7.992        -0.574
uart_tx.counter[7]     top|i_Clk     SB_DFFSR     D       counter_RNO[7]     7.992        -0.433
uart_tx.counter[6]     top|i_Clk     SB_DFFSR     D       counter_RNO[6]     7.992        -0.293
uart_tx.counter[5]     top|i_Clk     SB_DFFSR     D       counter_RNO[5]     7.992        -0.153
uart_tx.counter[4]     top|i_Clk     SB_DFFSR     D       counter_RNO[4]     7.992        -0.013
uart_tx.counter[3]     top|i_Clk     SB_DFFSR     D       counter_RNO[3]     7.992        0.127 
uart_tx.state[1]       top|i_Clk     SB_DFF       D       next_state[1]      7.992        0.258 
uart_tx.counter[2]     top|i_Clk     SB_DFFSR     D       counter_RNO[2]     7.992        0.268 
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.429

    Number of logic level(s):                4
    Starting point:                          uart_tx.index[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
uart_tx.index[2]           SB_DFFSR     Q        Out     0.540     0.540       -         
index[2]                   Net          -        -       1.599     -           6         
uart_tx.out_data_RNO_4     SB_LUT4      I0       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
out_data_RNO_4             Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4      I0       In      -         3.959       -         
uart_tx.out_data_RNO_3     SB_LUT4      O        Out     0.449     4.408       -         
out_data_2_7_ns_1          Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4      I3       In      -         5.779       -         
uart_tx.out_data_RNO_0     SB_LUT4      O        Out     0.316     6.094       -         
out_data_2                 Net          -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4      I0       In      -         7.465       -         
uart_tx.out_data_RNO       SB_LUT4      O        Out     0.449     7.914       -         
out_data                   Net          -        -       1.507     -           1         
uart_tx.out_data           SB_DFF       D        In      -         9.421       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.380

    Number of logic level(s):                4
    Starting point:                          uart_tx.index[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
uart_tx.index[2]           SB_DFFSR     Q        Out     0.540     0.540       -         
index[2]                   Net          -        -       1.599     -           6         
uart_tx.out_data_RNO_5     SB_LUT4      I0       In      -         2.139       -         
uart_tx.out_data_RNO_5     SB_LUT4      O        Out     0.449     2.588       -         
out_data_RNO_5             Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4      I1       In      -         3.959       -         
uart_tx.out_data_RNO_3     SB_LUT4      O        Out     0.400     4.359       -         
out_data_2_7_ns_1          Net          -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4      I3       In      -         5.729       -         
uart_tx.out_data_RNO_0     SB_LUT4      O        Out     0.316     6.045       -         
out_data_2                 Net          -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4      I0       In      -         7.416       -         
uart_tx.out_data_RNO       SB_LUT4      O        Out     0.449     7.865       -         
out_data                   Net          -        -       1.507     -           1         
uart_tx.out_data           SB_DFF       D        In      -         9.372       -         
=========================================================================================
Total path delay (propagation time + setup) of 9.477 is 2.258(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.359

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[0] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[0]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[0]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_4     SB_LUT4     I1       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4     O        Out     0.379     2.518       -         
out_data_RNO_4             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I0       In      -         3.889       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.449     4.338       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.708       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     6.024       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.395       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.844       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.351       -         
========================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.323
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.331

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[4] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[4]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[4]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_4     SB_LUT4     I2       In      -         2.139       -         
uart_tx.out_data_RNO_4     SB_LUT4     O        Out     0.351     2.490       -         
out_data_RNO_4             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I0       In      -         3.861       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.449     4.309       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.680       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     5.996       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.367       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.816       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.323       -         
========================================================================================
Total path delay (propagation time + setup) of 9.428 is 2.209(23.4%) logic and 7.219(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.097
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.992

    - Propagation time:                      9.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.310

    Number of logic level(s):                4
    Starting point:                          uart_tx.r_data[2] / Q
    Ending point:                            uart_tx.out_data / D
    The start point is clocked by            top|i_Clk [rising] on pin C
    The end   point is clocked by            top|i_Clk [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
uart_tx.r_data[2]          SB_DFFE     Q        Out     0.540     0.540       -         
r_data[2]                  Net         -        -       1.599     -           1         
uart_tx.out_data_RNO_5     SB_LUT4     I1       In      -         2.139       -         
uart_tx.out_data_RNO_5     SB_LUT4     O        Out     0.400     2.539       -         
out_data_RNO_5             Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_3     SB_LUT4     I1       In      -         3.910       -         
uart_tx.out_data_RNO_3     SB_LUT4     O        Out     0.379     4.288       -         
out_data_2_7_ns_1          Net         -        -       1.371     -           1         
uart_tx.out_data_RNO_0     SB_LUT4     I3       In      -         5.659       -         
uart_tx.out_data_RNO_0     SB_LUT4     O        Out     0.316     5.975       -         
out_data_2                 Net         -        -       1.371     -           1         
uart_tx.out_data_RNO       SB_LUT4     I0       In      -         7.346       -         
uart_tx.out_data_RNO       SB_LUT4     O        Out     0.449     7.795       -         
out_data                   Net         -        -       1.507     -           1         
uart_tx.out_data           SB_DFF      D        In      -         9.302       -         
========================================================================================
Total path delay (propagation time + setup) of 9.407 is 2.188(23.3%) logic and 7.219(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        20 uses
SB_DFF          28 uses
SB_DFFE         16 uses
SB_DFFESR       7 uses
SB_DFFESS       1 use
SB_DFFSR        34 uses
VCC             3 uses
SB_LUT4         110 uses

I/O ports: 19
I/O primitives: 19
SB_GB_IO       1 use
SB_IO          18 uses

I/O Register bits:                  0
Register bits not including I/Os:   86 (6%)
Total load per clock:
   top|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 110 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 110 = 110 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jul 24 22:27:57 2020

###########################################################]


Synthesis exit by 0.
Current Implementation uart_complete_Implmnt its sbt path: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.edf " "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.edf...
Parsing constraint file: C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf ...
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf 
parse file C:/Users/seba/Documents/go_board/uart_complete/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.scf
sdc_reader OK C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/uart_complete.scf
Stored edif netlist at C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	24
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	134
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	66
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	48
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	134/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.5 (sec)

Final Design Statistics
    Number of LUTs      	:	134
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	134/1280
    PLBs                        :	30/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	19/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|i_Clk | Frequency: 171.53 MHz | Target: 123.46 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 320
used logic cells: 134
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 320
used logic cells: 134
Translating sdc file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\router --sdf_file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 166 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\seba\Documents\go_board\uart_complete\uart_complete_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/seba/Documents/go_board/uart_complete/uart_complete_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
22:43:58
