ORAN.WG7.IPC-HRD-Opt7-2.0-v03.00
Technical Specification
O-RAN WG7
Hardware Reference Design Specification for Indoor Picocell
(FR1) with Split Architecture Option 7-2
This is a re-published version of the attached final specification.
For this re-published version, the prior versions of the IPR Policy will apply, except that the previous
requirement for Adopters (as defined in the earlier IPR Policy) to agree to an O-RAN Adopter License
Agreement to access and use Final Specifications shall no longer apply or be required for these Final
Specifications after 1st July 2022.
The copying or incorporation into any other work of part or all of the material available in this
specification in any form without the prior written permission of O-RAN ALLIANCE e.V.  is prohibited,
save that you may print or download extracts of the material on this site for your personal use, or copy
the material on this site for the purpose of sending to individual third parties for their information
provided that you acknowledge O-RAN ALLIANCE as the source of the material and that you inform the
third party that these conditions apply to them and that they must comply with them.

              ORAN.WG7.IPC-HRD-Opt7-2.0-v03.00  Technical Specification
O-RAN WG7 Hardware Reference Design Specification for Indoor Picocell (FR1) with Split Architecture Option 7-2

 Copyright © 2021 by O-RAN ALLIANCE e.V. By using, accessing or downloading any part of this O-RAN specification document, including by copying, saving, distributing, displaying or preparing derivatives of, you agree to be and are bound to the terms of the O-RAN Adopter License Agreement contained in the Annex ZZZ of this specification. All other rights reserved.   O-RAN ALLIANCE e.V. Buschkauler Weg 27, 53347 Alfter, Germany Register of Associations, Bonn VR 11238 VAT ID DE321720189
Copyright © 2021 O-RAN ALLIANCE e.V. All Rights Reserved 1

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 2
Revision History   1 Date Revision Author Description 07/12/2021 V03.00 WG7 Final Published Version
 2
  3
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 3
Contents   1 Revision History ................................................................................................................................................. 2 2 Chapter 1 Introductory Material ..................................................................................................................... 8 3 1.1 Scope ................................................................................................................................................................... 8 4 1.2 References ........................................................................................................................................................... 8 5 1.3 Definitions and Abbreviations ............................................................................................................................ 9 6 1.3.1 Definitions ..................................................................................................................................................... 9 7 1.3.2 Abbreviations ................................................................................................................................................ 9 8 Chapter 2 Hardware Reference Design 1 ..................................................................................................... 13 9 2.1 O-CU Hardware Reference Design .................................................................................................................. 13 10 2.2 O-DU7-2 Hardware Reference Design ............................................................................................................... 13 11 2.2.1 O-DU7-2 High-Level Functional Block Diagram ........................................................................................ 13 12 2.2.2 O-DU7-2 Hardware Design Description ....................................................................................................... 14 13 2.2.3 O-DU7-2 Hardware Components ................................................................................................................. 15 14 2.2.3.1 Digital Processing Unit .......................................................................................................................... 15 15 2.2.3.2 Hardware Accelerator ............................................................................................................................ 16 16 2.2.3.2.1 Accelerator Design Solution 1 ......................................................................................................... 16 17 2.2.3.2.2 Accelerator Design Solution 2 ......................................................................................................... 18 18 2.2.3.2.3 Accelerator Design Solution 3 ......................................................................................................... 21 19 2.2.3.3 Baseboard Management Controller ....................................................................................................... 23 20 2.2.4 Synchronization and Timing ....................................................................................................................... 23 21 2.2.4.1 Synchronization and Timing Design 1 .................................................................................................. 23 22 2.2.4.2 Synchronization and Timing Design 2 .................................................................................................. 24 23 2.2.5 External Interface Ports ............................................................................................................................... 24 24 2.2.6 O-DU7-2 Firmware ....................................................................................................................................... 25 25 2.2.7 Mechanical .................................................................................................................................................. 25 26 2.2.8 Power Unit ................................................................................................................................................... 27 27
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 4
2.2.9 Thermal ....................................................................................................................................................... 28 1 2.2.10 Environmental and Regulations .................................................................................................................. 28 2 2.3 O-RU7-2 Hardware Reference Design ............................................................................................................... 28 3 2.3.1 O-RU7-2 High-Level Functional Block Diagram ......................................................................................... 28 4 2.3.2 O-RU7-2 Hardware Components .................................................................................................................. 28 5 2.3.2.1 Digital Processing Unit .......................................................................................................................... 32 6 2.3.2.2 RF Processing Unit ................................................................................................................................ 35 7 2.3.2.2.1 Transceiver Reference Design ......................................................................................................... 35 8 2.3.2.2.2 Power Amplifier (PA) Reference Design ........................................................................................ 41 9 2.3.2.2.3 Low Noise Amplifier (LNA) Reference Design .............................................................................. 42 10 2.3.2.2.4 RF Switch Reference Design ........................................................................................................... 45 11 2.3.2.2.5 Antenna Reference Design .............................................................................................................. 46 12 2.3.3 Synchronization and Timing ....................................................................................................................... 47 13 2.3.4 External Interface Ports ............................................................................................................................... 50 14 2.3.5 Mechanical .................................................................................................................................................. 51 15 2.3.6 Power Unit ................................................................................................................................................... 52 16 2.3.7 Thermal ....................................................................................................................................................... 53 17 2.3.8 Environmental and Regulations .................................................................................................................. 53 18 2.4 FHGW7-2 Hardware Reference Design ............................................................................................................. 54 19 2.4.1 FHGW7-2 High-Level Functional Block Diagram ....................................................................................... 54 20 2.4.2 FHGW7-2 Hardware Components ................................................................................................................ 55 21 2.4.2.1 Digital Processing Unit .......................................................................................................................... 55 22 2.4.3 Synchronization and Timing ....................................................................................................................... 57 23 2.4.4 External Interface Ports ............................................................................................................................... 58 24 2.4.5 Mechanical .................................................................................................................................................. 59 25 2.4.6 Power ........................................................................................................................................................... 60 26 2.4.7 Thermal ....................................................................................................................................................... 60 27 2.4.8 Environmental and Regulations .................................................................................................................. 60 28
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 5
2.5 FHGW7-2→8 Hardware Reference Design ......................................................................................................... 61 1 2.5.1 FHGW7-2→8 High-Level Functional Block Diagram .................................................................................. 61 2 2.5.2 FHGW7-2→8 Hardware Components ............................................................................................................ 62 3 2.5.2.1 Digital Processing Unit .......................................................................................................................... 62 4 2.5.3 Synchronization and Timing ....................................................................................................................... 64 5 2.5.4 External Interface Ports ............................................................................................................................... 65 6 2.5.5 Mechanical .................................................................................................................................................. 67 7 2.5.6 Power ........................................................................................................................................................... 67 8 2.5.7 Thermal ....................................................................................................................................................... 68 9 2.5.8 Environmental and Regulations .................................................................................................................. 68 10 Annex 1: Parts Reference List .......................................................................................................................... 69 11 Annex 2: FHGW7-2→8 Option 8 CPRI specification reference design .............................................................. 70 12 Annex 3: FHGW7-2→8 Option 8 CPRI spec reference design – Management plane ........................................ 70 13 Annex 4: FHGW7-2→8 management plane reference design ............................................................................. 70 14 Annex ZZZ: O-RAN Adopter License Agreement ........................................................................................ 109 15 Section 1: DEFINITIONS ................................................................................................................................................ 109 16 Section 2: COPYRIGHT LICENSE ................................................................................................................................ 110 17 Section 3: FRAND LICENSE ......................................................................................................................................... 110 18 Section 4: TERM AND TERMINATION ....................................................................................................................... 111 19 Section 5: CONFIDENTIALITY .................................................................................................................................... 111 20 Section 6: INDEMNIFICATION .................................................................................................................................... 111 21 Section 7: LIMITATIONS ON LIABILITY; NO WARRANTY ................................................................................... 111 22 Section 8: ASSIGNMENT ............................................................................................................................................... 112 23 Section 9: THIRD-PARTY BENEFICIARY RIGHTS ................................................................................................... 112 24 Section 10: BINDING ON AFFILIATES ....................................................................................................................... 112 25 Section 11: GENERAL .................................................................................................................................................... 112 26
 27
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 6
Tables 1 Table 2-1: The Processor Feature List ............................................................................................................................... 15 2 Table 2-2: The Memory Channel Feature List .................................................................................................................. 15 3 Table 2-3: Accelerator Hardware Feature List .................................................................................................................. 16 4 Table 2-4: Accelerator Firmware Feature List ................................................................................................................... 17 5 Table 2-5: Accelerator Hardware Component List ............................................................................................................ 19 6 Table 2-6: Accelerator Hardware Feature List .................................................................................................................. 22 7 Table 2-7: Accelerator Firmware Feature List ................................................................................................................... 22 8 Table 2-8: External Port List .............................................................................................................................................. 24 9 Table 2-9: Power supply unit feature list ........................................................................................................................... 28 10 Table 2-10: Environmental Features .................................................................................................................................. 28 11 Table 2-11: Resource requirement for 2T2R O-RU7-2 ....................................................................................................... 32 12 Table 2-12: Resource requirement for 4T4R O-RU7-2 ....................................................................................................... 32 13 Table 2-13: Interface requirements of the Transceiver ...................................................................................................... 35 14 Table 2-14: Payload with DPD in Digital Device (GBPS Rx/Tx) ..................................................................................... 36 15 Table 2-15: Payload with DPD in Transceiver (GBPS Rx/Tx) ......................................................................................... 36 16 Table 2-16: RF specifications in Transceiver .................................................................................................................... 37 17 Table 2-17:  PA Requirements ........................................................................................................................................... 41 18 Table 2-18: Interface requirements of the transmit PA ..................................................................................................... 41 19 Table 2-19: One stage LNA Requirements ........................................................................................................................ 42 20 Table 2-20: Two stage LNA Requirements ....................................................................................................................... 43 21 Table 2-21: Interface requirements of the RF switch ........................................................................................................ 45 22 Table 2-22: RF Switch Requirements ................................................................................................................................ 45 23 Table 2-23: Antenna Requirements ................................................................................................................................... 46 24 Table 2-24: Interface requirements of the clocking ........................................................................................................... 47 25 Table 2-25: Clocking RF requirements .............................................................................................................................. 48 26 Table 2-26: External Port List ............................................................................................................................................ 50 27 Table 2-27: power unite requirement for 2T2R and 4T4R O-RU7-2 .................................................................................. 52 28 Table 2-28: Power unite function ...................................................................................................................................... 52 29 Table 2-29: Environmental Features .................................................................................................................................. 53 30 Table 2-30:  Interface requirements of the FPGA ............................................................................................................. 55 31 Table 2-31: FPGA Resource usage for FHGW7-2 .............................................................................................................. 56 32 Table 2-32: Requirements of the PLL device .................................................................................................................... 57 33 Table 2-33: External Port List ............................................................................................................................................ 58 34 Table 2-34: Requirements of the power unit ..................................................................................................................... 60 35 Table 2-35: Interface Requirements of the FPGA ............................................................................................................. 62 36 Table 2-36: FPGA Resource Usage for FHGW7-2-→8 ........................................................................................................ 63 37 Table 2-37: Requirements of the PLL device .................................................................................................................... 64 38 Table 2-38: External Port List ............................................................................................................................................ 65 39 Table 2-39: Power Unit Requirements .............................................................................................................................. 68 40
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 7
 1 Figures 2 Figure 2-1: O-DU7-2 Functional Block Diagram. ............................................................................................................... 14 3 Figure 2-2: O-DU7-2 Hardware Block Diagram ................................................................................................................. 14 4 Figure 2-3: Accelerator Design 1 without optional NIC Device ....................................................................................... 18 5 Figure 2-4: Accelerator Design 1 with optional NIC Device ............................................................................................ 18 6 Figure 2-5: Example 2-chip FPGA-based Hardware Acceleration in O-DU7-2 ................................................................. 21 7 Figure 2-6: Structured ASIC Accelerator Design .............................................................................................................. 23 8 Figure 2-7: O-DU7-2 Timing Synchronization ................................................................................................................... 24 9 Figure 2-8: HW Acceleration Board Timing and Synchronization ................................................................................... 24 10 Figure 2-9: External interfaces reference design ............................................................................................................... 25 11 Figure 2-10: Mother Board Layout Diagram ..................................................................................................................... 26 12 Figure 2-11: Chassis Mechanical Diagram ........................................................................................................................ 27 13 Figure 2-12: High-Level Functional Block Diagram ......................................................................................................... 28 14 Figure 2-13: 2T2R General Block Diagram with TR switch ............................................................................................. 29 15 Figure 2-14: 4T4R General Block Diagram with TR switch ............................................................................................. 29 16 Figure 2-15: Power estimation for 2T2R O-RU7-2 ............................................................................................................. 31 17 Figure 2-16: Power estimation for 4T4R O-RU7-2 ............................................................................................................. 32 18 Figure 2-17: FPGA Reference Design Diagram ................................................................................................................ 32 19 Figure 2-18: Transceiver Reference Design Diagram (Optional elements are highlighted in Grey ) ............................... 40 20 Figure 2-19: PA Reference Design Diagram ..................................................................................................................... 42 21 Figure 2-20: One Stage LNA Diagram .............................................................................................................................. 44 22 Figure 2-21: Two-Stage LNA Diagram ............................................................................................................................. 44 23 Figure 2-22: RF Switch Reference Design Diagram ......................................................................................................... 46 24 Figure 2-23: Whip Antenna ............................................................................................................................................... 47 25 Figure 2-24: PLL Reference Design Diagram ................................................................................................................... 49 26 Figure 2-25: SFP+ case and connector .............................................................................................................................. 50 27 Figure 2-26: RJ45 interface ............................................................................................................................................... 51 28 Figure 2-27: O-RU7-2 Shell Mechanical Diagram .............................................................................................................. 51 29 Figure 2-28: PoE Reference Design Diagram ................................................................................................................... 53 30 Figure 2-29: FHGW7-2 General Block Diagram ................................................................................................................ 54 31 Figure 2-30: FHGW7-2 Digital Processing Block Diagram ............................................................................................... 56 32 Figure 2-31: CLK reference design for FHGW7-2 ............................................................................................................. 57 33 Figure 2-32: SFP+ case and connector .............................................................................................................................. 58 34 Figure 2-33: RJ45 interface ............................................................................................................................................... 59 35 Figure 2-34: AC power interface ....................................................................................................................................... 59 36 Figure 2-35:  Shell Mechanical Diagram ........................................................................................................................... 59 37 Figure 2-36: FHGW7-2→8 General Block Diagram ............................................................................................................ 61 38 Figure 2-37: FHGW7-2→8 Digital Processing Block Diagram ............................................................................................ 63 39
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 8
Figure 2-38: CLK reference design for FHGW7-2→8 .......................................................................................................... 64 1 Figure 2-39: SFP+ case and connector .............................................................................................................................. 65 2 Figure 2-40: RJ45 interface ............................................................................................................................................... 66 3 Figure 2-41: AC power interface ....................................................................................................................................... 66 4 Figure 2-42:  Shell Mechanical Diagram ........................................................................................................................... 67 5  6
  7
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 9
Chapter 1 Introductory Material 1
1.1 Scope 2 This Technical Specification has been produced by the O-RAN.org. 3 The contents of the present document are subject to continuing work within O-RAN WG7 and may change following 4 formal O-RAN approval. Should the O-RAN.org modify the contents of the present document, it will be re-released by 5 O-RAN Alliance with an identifying change of release date and an increase in version number as follows: 6 Release x.y.z 7 where: 8 x the first digit is incremented for all changes of substance, i.e. technical enhancements, 9 corrections, updates, etc. (the initial approved document will have x=01). 10 y the second digit is incremented when editorial only changes have been incorporated in the 11 document. 12 z the third digit included only in working versions of the document indicating incremental 13 changes during the editing process. This variable is for internal WG7 use only. 14 The present document specifies system requirements and high-level architecture for the FR1 Picocell Indoor 15 deployment scenario as specified in the Deployment Scenarios and Base Station Classes document [1]. 16 In the main body of this specification (in any “chapter”) the information contained therein is informative, unless 17 explicitly described as normative. Information contained in an “Annex” to this specification is always informative 18 unless otherwise marked as normative.  19  20
1.2 References  21 The following documents contain provisions which, through reference in this text, constitute provisions of the present 22 document. 23 [1] ORAN-WG7.DSC.0-V01.00 Technical Specification, ‘Deployment Scenarios and Base Station Classes for White 24 Box Hardware’. https://www.o-ran.org/specifications 25 [2] 3GPP TR 21.905: "Vocabulary for 3GPP Specifications". 26 [3] 3GPP TR 38.104: "NR; Base Station (BS) radio transmission and reception". 27 http://www.3gpp.org/ftp//Specs/archive/38_series/38.104/38104-g10.zip 28 [4] ORAN-WG4.CUS.0-v01.00 Technical Specification, ‘O-RAN Fronthaul Working Group Control, User and 29 Synchronization Plane Specification’. https://www.o-ran.org/specifications 30 [5] 3GPP TS 38.113:"NR: Base Station (BS) Electromagnetic Compatibility (EMC)".  31 http://www.3gpp.org/ftp//Specs/archive/38_series/38.113/38113-f80.zip 32
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 10
[6] ORAN-WG7. IPC. HAR-v01.00 Technical Specification, ‘Indoor Pico Cell Hardware Architecture and 1 Requirement Specification’. https://www.o-ran.org/specifications. 2 [7] ORAN-WG7. IPC. HRD.O8-v03.00 Technical Specification, ‘Indoor Pico Cell BS Hardware Reference Design 3 Specifications with Fronthaul Split Option 8 and FR1’. https://www.o-ran.org/specifications 4  5
1.3 Definitions and Abbreviations 6
1.3.1 Definitions 7 For the purposes of the present document, the terms and definitions given in 3GPP TR 21.905 [1] and the following 8 apply. A term defined in the present document takes precedence over the definition of the same term, if any, in 3GPP 9 TR 21.905 [2]. For the base station classes of Pico, Micro and Macro, the definitions are given in 3GPP TR 38.104 [3]. 10 Carrier Frequency:  Center frequency of the cell.  11 F1 interface:  The open interface between O-CU and O-DU7-2 as defined by 3GPP TS 38.473 between CU and DU.  12 Integrated architecture:  In the integrated architecture, the O-RU and O-DUx are implemented on one platform. Each 13 O-RU and RF front end is associated with one O-DU7-2. They are then aggregated to O-CU and connected by F1 14 interface. 15 Split architecture:  The O-RUx and O-DUx are physically separated from one another in this architecture. A switch 16 may aggregate multiple O-RUxs to one O-DUx.  O-DUx switch and O-RUxs are connected by the fronthaul interface as 17 defined in WG4. 18 Transmission Reception Point (TRxP):  Antenna array with one or more antenna elements available to the network 19 located at a specific geographical location for a specific area. 20 1.3.2 Abbreviations 21 For the purposes of the present document, the abbreviations given in [2] and the following apply.  An abbreviation 22 defined in the present document takes precedence over the definition of the same abbreviation, if any, as in [2]. 23 7-2 Fronthaul interface split option as defined by O-RAN WG4, also referred to as 7-2x 24 3GPP Third Generation Partnership Project 25 5G Fifth-Generation Mobile Communications 26 5GC 5G Core 27 ACS Adjacent Channel Selectivity 28 ADC Analog to Digital Converter 29 ASIC Application Specific Integrated Circuit 30 ATA Advanced Technology Attachment 31 BBDEV Baseband Device 32 BH Backhaul 33 BMC Baseboard Management Controller 34
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 11
BPSK Binary Phase Shift Keying 1 BS Base Station 2 CISPR International Special Committee on Radio Interference 3 CFR Crest Factor Reduction 4 CU Centralized Unit as defined by 3GPP 5 COM Cluster Communication 6 CPRI Common Public Radio Interface 7 CPU Central Processing Unit 8 CRC Cyclic Redundancy Check 9 DAC Digital to Analog Converter 10 DDC Digital Down Conversion 11 DDR Double Data Rate 12 DIMM Dual-Inline-Memory-Modules 13 DL Downlink 14 DPD Digital Pre-Distortion 15 DPDK Data Plane Development Kit 16 DSP Digital Signal Processor 17 DU Distributed Unit as defined by 3GPP 18 DUC Digital Up Conversion 19 ECC Error Correcting Code 20 eCPRI evolved Common Public Radio Interface 21 EMC Electro Magnetic Compatibility 22 EVM Error Vector Magnitude 23 FCC Federal Communications Commission 24 FEC Forward Error Correction 25 FFT Fast Fourier Transform 26 FH Fronthaul 27 FHGW Fronthaul Gateway 28 FHMx Fronthaul Multiplexer with no FH protocol translation, supporting an O-DUx with split option x 29 and an O-RUx with split option x, with currently available options 6à6, 7-2à7-2 and 8à8 30 FHGWx®y Fronthaul Gateway that can translate fronthaul protocol from an O-DUx with split option x to an 31 O-RUy with split option y, with currently available option 7-2à8. 32 FHHL Full Height Half Length 33 FPGA Field Programmable Gate Array 34 GbE Gigabit Ethernet 35 GNSS Global Navigation Satellite System 36 GPP General Purpose Processor 37 GPS Global Positioning System 38 HARQ Hybrid Automatic Repeat request 39 HHHL Half Height Half Length 40 IEEE Institute of Electrical and Electronics Engineers 41
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 12
IFFT Inverse Fast Fourier Transform 1 IMD Inter Modulation Distortion 2 I/O Input/Output 3 JTAG Joint Test Action Group 4 L1 Layer 1 5 LDPC Low-Density Parity Codes 6 LRDIMM Load-Reduced Dual In-line Memory Module 7 LTE Long Term Evolution 8 LVDS Low-Voltage Differential Signaling 9 MAC Media Access Control 10 MCP Multi-Chip Package 11 MH Midhaul 12 MIG Memory Interface Generator 13 MII Media-Independent interface 14 MIMO Multiple Input Multiple Output 15 MU-MIMO Multiple User MIMO 16 NEBS Network Equipment-Building System 17 NetConf Network Configuration Protocol 18 NFV Network Functions Virtualization 19 NIC Network Interface Controller 20 NR New Radio 21 O-CU O-RAN Centralized Unit as defined by O-RAN 22 O-DUx A specific O-RAN Distributed Unit having fronthaul split option x where x may be 6, 7-2 (as 23 defined by WG4) or 8 24 O-RUx A specific O-RAN Radio Unit having fronthaul split option x, where x is 6, 7-2 (as defined by 25 WG4) or 8, and which is used in a configuration where the fronthaul interface is the same at the O-26 DUx 27 OCXO Oven Controlled Crystal Oscillator 28 PCIe Peripheral Component Interface Express 29 PDCP Packet Data Convergence Protocol 30 PHY Physical Layer 31 PMBus Power Management Bus 32 POE Power over Ethernet 33 PPS Pulse Per Second 34 PRACH Physical Random Access Channel 35 QAM Quadrature Amplitude Modulation 36 QPSK Quadrature Phase Shift Keying 37 QSFP Quad Small Form-factor Pluggable 38 RAN Radio Access Network 39 RDIMM Registered Dual In-line Memory Module 40 RF Radio Frequency 41
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 13
RoE Radio over Ethernet 1 RU Radio Unit as defined by 3GPP 2 RX Receiver 3 SATA Serial ATA 4 SDU Service Data Unit 5 SFP Small Form-factor Pluggable 6 SFP+ Small Form-factor Pluggable plus 7 SOC System On Chip 8 SPI Serial Peripheral Interface 9 SSD Solid State Drive 10 TCXO Temperature Compensate Crystal Oscillator 11 TDP Thermal Design Power 12 TR Technical Report  13 TS Technical Specification 14 TX Transmitter 15 UL Uplink 16 USB Universal Serial Bus 17 WG Working Group 18   19
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 14
Chapter 2 Hardware Reference Design 1 1 This chapter describes a white box hardware reference design example for indoor Picocell deployment scenario.  It 2 includes O-CU, O-DU7-2 and FHM7-2/FHGW7-2à8 for IPC deployment scenario. 3
2.1 O-CU Hardware Reference Design  4 The O-CU white box hardware is the platform that perform the O-CU function of upper L2 and L3. The hardware 5 systems specified in this document meet the computing, power and environmental requirements of use cases 6 configurations and feature sets of RAN physical node. These requirements are described in the early hardware 7 requirement specification as well as in the use cases document. The O-CU hardware includes the chassis platform, 8 mother board, peripheral devices and cooling devices. The mother board contains processing unit, memory, the internal 9 I/O interfaces, and external connection ports. The midhaul (MH) and backhaul (BH) interface are used to carry the 10 traffic between O-CU and O-DU7-2 as well as O-CU and core network. The other hardware functional components 11 include: the storage for software, hardware and system debugging interfaces, board management controller, just to name 12 a few; the O-CU designer will make decision based on the specific needs of the implementation. 13 The HW reference design of O-CU is the same as O-DU7-2 except for the need of HW accelerator, thus detail design 14 will be described in O-DU7-2 section 2.2. 15
2.2 O-DU7-2 Hardware Reference Design  16 The O-DU7-2 white box hardware is the platform that performs the O- DU7-2 functions such as upper L1 and lower L2 17 functions. The hardware systems specified in this document meet the computing, power and environmental 18 requirements of use case’s configurations and feature sets of RAN physical node. These requirements are described in 19 the early hardware requirement specification as well as in the use cases document. The O-DU7-2 hardware includes the 20 chassis platform, mother board, peripheral devices and cooling devices. The mother board contains processing unit, 21 memory, the internal I/O interfaces, and external connection ports. The fronthaul and backhaul interface are used to 22 carry the traffic between O-RU7-2/FHM7-2/FHGW7-2®8 and O-DU7-2 as well as O-CU and O-DU7-2. The O-DU7-2 design 23 may also provide an interface for hardware accelerator if that option is preferred. The other hardware functional 24 components include: the storage for software, hardware and system debugging interfaces, board management controller, 25 just to name a few; the O-DU7-2 designer will make decision based on the specific needs of the implementation. 26 Note that the O-DU7-2 HW reference design is also feasible for O-CU and integrated O-CU/ O-DU7-2. 27 2.2.1 O-DU7-2 High-Level Functional Block Diagram 28 Figure 2-1 shows the major functional blocks of O-DU7-2. The digital processing unit handles the baseband processing 29 workload. To make the processing more efficient, an accelerator can be used to assist with the baseband workload 30 processing. The memory devices include the random-access memory (RAM) for temporary storage of data while flash 31 memory is used for codes and logs. The storage device is for persistent storage. The external network cards can be used 32
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 15
for fronthaul or backhaul connection.  The baseboard management controller (BMC) is a microcontroller which 1 monitors hardware operation on motherboard. The clock circuits provide digital processing unit with required clock 2 signals. 3
 4 Figure 2-1: O-DU7-2 Functional Block Diagram. 5 2.2.2 O-DU7-2 Hardware Design Description 6 Figure 2-2 describes the various components and connections inside the O-DU7-2  white box.       7
Digital Processing U nit
DDR RAM
Flash
Memory
Storage
Drives
Ethernet
Card
Clock
Accelerator
Baseboard
Management
Controller
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 16
 1 Figure 2-2: O-DU7-2 Hardware Block Diagram 2 As described in the previous section, the O-DU7-2 hardware can be implemented with difference design choices. Here, 3 we use a SoC design-based as an example which performs most of the workload for O-DU7-2.  The accelerator can be 4 used to perform other functions based on the overall performance requirement. Several Ethernet controllers are also 5 used for front haul link, back haul link and remote console control connection. The other parts include: RAM, flash 6 memory, and hard drive storage. The JTAG and USB ports are provided for hardware debug and local connection if 7 needed. Finally, BMC block is mainly responsible for monitoring the hardware status of the motherboard. 8 2.2.3 O-DU7-2 Hardware Components 9 In this section, we describe the details of the O-DU7-2  hardware component’s requirements, their features and 10 parameters. The component selection is based on the use case requirements which are listed in the hardware architecture 11 and requirements document [6]. 12 2.2.3.1 Digital Processing Unit 13 This example of the digital processing unit in O-DU7-2 is based on the General Purpose Processor (GPP).  14 a. Digital Processing Unit Requirement 15 The GPP requirements are listed in the following table. 16 Table 2-1: The Processor Feature List 17 Item Name Description # of Cores 16

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 17
# of Threads 32 Base Frequency 2.20 GHz Max Turbo Frequency 3.00 GHz Cache 22 MB Thermal Design Power (TDP) 100W Max Memory Size (dependent on memory type) 512 GB Memory Types DDR4 Max # of Memory Channels 4  1 Interfaces: The interface specification on the main board are as follows: 2 Memory Channel Interfaces: The system memory capacity, type and related information are described in the 3 following table. 4  5 Table 2-2: The Memory Channel Feature List 6 Item Name Description Memory Types DDR4 # of Memory Channels 4 ECC LRDIMM Up to 512GB ECC RDIMM Up to 256GB Memory Speed 2666/2400/2133MHz DIMM Sizes 128GB, 64GB, 32GB, 16GB Memory Voltage 1.2 V  7 PCIe:  PCIe Gen 3 should be supported by the processor. There are total of 32 PCIe lanes with 128 Gb/s 8 bandwidth. The 32 PCIe lanes can be divided into two x16 slots by using a riser card.  9 Ethernet:  The system should be capable to offer aggregated 48 Gb/s Ethernet bandwidth. The breakout the 10 ports are discussed in later section. When higher Ethernet bandwidth required, an Ethernet card can be 11 installed in one of the PCIe slot.  12 b. Digital Processing Unit Design 13 The digital processing unit is a system-on-a-chip (SoC) device which is a 64-bit multi-core server class 14 processor. This SoC includes an integrated Platform Controller Hub (PCH), integrated high-speed I/O, 15 Integrated Memory Controllers (IMC), and four integrated 10 Gigabit Ethernet ports. 16 The SOC supports 512-bit wide vector processing instruction set. It also supports hardware virtualization to 17 enable dynamic provisioning of services as communication service providers extend network functions 18 virtualization (NFV). Figure 2-2 shows the major functional blocks of the digital processing unit. 19 2.2.3.2 Hardware Accelerator 20 Hardware accelerators can be used in O-DU7-2 to offload computationally intensive functions and to optimize the 21 performance under varying traffic and loading conditions. The acceleration functional requirements and implementation 22 are system designer’s choice; however, the O-DU7-2 shall meet the minimum system performance requirements under 23 various loading and deployment conditions. In most cases, a Field Programmable Gate Array (FPGA) or Application 24 Specific Integrated Circuit (ASIC) based PCIe card can be used to optimize the system performance. The FPGA(s) are 25 part of a Network Interface Controller (NIC) that further provides connectivity services. 26
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 18
2.2.3.2.1 Accelerator Design Solution 1 1 Channel coding for Low-Density Parity Codes (LDPC) and fronthaul compression requires a significant amount of bit 2 level processing and is well suited to a fine-grained FPGA architecture and/or low cost/power structured ASIC. Options 3 include: 4 • Virtualization: Multi-channel DMA, Virtual machine integration, load balancing functions 5 • Look-aside FEC: LDPC (de)coding, Polar (de)coding, Rate (De)Matcher, (De) Interleaver, Cyclic Redundancy 6 Check (CRC), Hybrid Automatic Repeat request (HARQ) retransmission 7 • Bump-in-wire Fronthaul: compression / decompression for latency and bandwidth reduction 8 a. Accelerator Requirements 9 Hardware and firmware requirements for this accelerator design are given in Table 2-3 and Table 2-4, 10 respectively. 11 Table 2-3: Accelerator Hardware Feature List 12 Item Name Description PCIe (Interface with digital processing unit） Gen4 x16 (and lower) Form factor FHHL Connectivity 2x QSFP28/56
FPGA Logic Elements: 1437K M20K Memory: 139Mb Quad A53 Hard Processor Sub-system NIC Device 100Gb xHAUL for FH, BH & MH traffic shaping. Optional FPGA co-processing. DDR Main 8+8+1GB DDR4 Flash (FPGA images) >=1 Gbit BMC Telemetry, Security, remote upgrade Clocking For O-RAN C1, C2, C3 & C4 Fronthaul eCPRI, RoE IEEE1914.3, O-RAN WG4 GPS SMA for 1 PPS & 10MHz (in/out) Operating Temperature (ambient) NEBS Compliant Power <75W (without optional NIC device) Clock Accuracy Low-Jitter, configurable clock ranging from 10MHz to 750MHz. Option for OCXO (TCXO as standard)  13
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 19
 1 Table 2-4: Accelerator Firmware Feature List 2 Item Name Description Remote system upgrade Securely upgradable FPGA flash image Queuing 64 Queues supported equally split between UL & DL.
LDPC Acceleration
NR LDPC Encoding with, interleaving and rate-matching. NR LDPC Decoding with sub-block de-interleaving function of reverse rate matching.  Early Termination, CRC attachment and HARQ buffering.  5G Throughput: DL 14.8Gbps, UL 3.2Gbps Load Balancing (channel coding) Load balancer distributes the pending encoder/decoder requests to encoder/decoders Descriptor Format (channel coding) Code block based interface. Software enablement by BBDEV API (DPDK) https://www.dpdk.org/ https://doc.dpdk.org/guides/prog_guide/bbdev.html Fronthaul Compression In-line compression/decompression for Mu-Law, block-floating point and quantization according to the O-RAN WG4 specification.
Open programmable acceleration environment
Support for: • FPGA Flashing upgrade • Firmware version reporting • PCIe diagnostics • Ethernet diagnostics • Temperature and voltage telemetry information  3 b. Accelerator Design 4 Figure 2-3 illustrates Accelerator Design 1 without optional NIC Device. Figure 2-4 illustrates the Accelerator 5 Design 1 with optional NIC Device.   6
 7 Figure 2-3: Accelerator Design 1 without optional NIC Device 8
FPGA
Connectivity & L1
Processing.
C1,2,3,4 Sync
Digital
Processing Unit
L3,L2,L1(part)
PCIe G en 4x16
Or lower (200G)
FH 2x2x56Gbps
Or lower
1PPS & 10MHz
SMA
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 20
 1
 2 Figure 2-4: Accelerator Design 1 with optional NIC Device 3 2.2.3.2.2 Accelerator Design Solution 2 4 The O-DU7-2 system is typically implemented using a multi-core processor and one or more hardware accelerators. 5 Parts of O-DU7-2 protocol stack can be implemented in software running on the multi-core processors, some of the 6 computationally intensive L1 and L2 functions are offloaded to FPGA-based or similar hardware accelerators. This is a 7 programmable hardware, which provides both flexibility and high computing capabilities. 8 a. Accelerator Requirement 9 The accelerator unit comprises one or more FPGAs (e.g., two FPGAs), sufficient amount of DDR4 memory, 10 and synchronization circuitry where one of FPGAs is used for L1 functional offload and the other one is used 11 to perform fronthaul connectivity functions/protocols. The FPGA for L1 offload uses dedicated cores for 12 channel encoding/decoding as well as FPGA and processing resources for running L1 functions such as but 13 not limited to rate matching and de-matching, interleaving and scrambling, demodulation and HARQ buffer 14 management as well as OFDM modulation/demodulation and channel estimation.  15 Key features of the FPGA-based accelerator include: 16 • 2X10/25G eCPRI or Ethernet open fronthaul interface 17 • Built-in SyncE/IEEE 1588v2 synchronization + external reference timing 18 • L1 offloading options 19 ‒ LDPC encoding and decoding  20 ‒ Polar encoding and decoding  21 ‒ HARQ management with on board DDR memory (including DDR controller and interfaces) 22 ‒ Other L1 offloading candidates include PRACH detection, MIMO encoding and decoding, 23 channel estimation 24 ‒ Partial or full L1 functions can be offloaded. It is recommended to offload the user-plane 25 channel coding chain and part of or the entire control-plane channel coding chain to the 26 hardware accelerator. 27 • PCIe Gen3 x16, two Gen4 x8, or PCIe Gen3 x16 bifurcated to two Gen3 x8 28 • GPP supported 29
FPGA
Connectivity & L1
Processing.
C1,2,3,4 Sync
Digital
Processing Unit
L3,L2,L1(part)
PCIe G en 4x8
Or lower (100G)
FH 2x2x56Gbps
Or lower
1PPS & 10MHz
SMA
NICPCIe G en 4x8
Or lower (100G)
100Gb
PCIe
Gen4x16
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 21
• Standard PCIe FHHL card (It is assumed that the hardware accelerators further perform NIC functions). 1 • 2x SFP28 for 25G Ethernet 2 • 8GB DDR4 memory for buffering 3 • Power consumption not to exceed 75W 4 The accelerator requirements are summarized in Table 2-5. 5 Table 2-5: Accelerator Hardware Component List 6 Item Name Description for FPGA 1 Description for FPGA 2
SoC Resources
System Logic cells - 930K CLB LUT - 425K SDFEC -8 DSP Slices - 4,272 BRAM - 38.0Mb URAM - 22.5Mb
System Logic cells - 1,143K CLB LUT - 523K CLB Flip-Flops -1,045K DSP Slices - 1,968 BRAM - 34.6Mb URAM - 36.0Mb
Form Factor FHHL PCIe Form Factor
PCIe Interface x8 Gen1, Gen2, Gen3 interface to FPGA 2 and x8 Gen1, Gen2, Gen3 interface to FPGA 1 have x16 to two x8 bifurcation
On Board Memory Total Capacity 4 GB in PL, upgradeable to 8GB Total Capacity 2 GB in PS, upgradeable to 4GB Total Capacity 4 GB in PL, upgradeable to 8GB Total Capacity 2 GB in PS, upgradeable to 4GB
Network Interface(s)  2xSFP28 optical interfaces to FPGA2 (User Configurable, includes 10/25 Ethernet) Other External Interface(s) Micro USB for JTAG support (FPGA programming and debug) and access to BMC Graphical User interface GUI for monitoring the basic board parameters, monitoring temperature alerts, firmware upgrades for BMC
Board Management Controller
• Power sequencing and reset • Field upgrades • FPGA configuration and control • Clock configuration • I2C bus access • USB 2.0 Operating Temperature -5°C - 55°C Power < 75 W
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 22
Clocking Options Low-Jitter, configurable clock ranging from10MHz to 750MHz 1 PPS input and output with assembly option for OCXO and TCXO  1  2  3 The following are the accelerator’s functional and interface requirements. 4 Functional offload requirements: 5 One of the candidate functions for offloading is the LDPC encoder and decoder, which typically consists of 6 computationally intensive and relatively highly power consuming functions. It must be noted that neither 7 software implementation in CPU nor soft FPGA logic implementation would provide a highly power efficient 8 solution while meeting/exceeding 3GPP NR user-plane encoder/decoder throughput and latency requirements, 9 rather a hardened implementation of the FEC functions would be very power efficient. Downlink and uplink 10 throughputs of up to 40Gbps and 18Gbps, respectively, are shown feasible with this architecture. Other 11 candidate L1 functions for acceleration include CRC generation, segmentation, bit-level/sub-block 12 interleaving and scrambling as well as FFT/IFFT processing, for which an FPGA can be used. 13 For other symbol processing L1 functions which require heavy multiply and accumulation operations, FPGAs 14 1 and 2 have DSP blocks that can efficiently perform these operations. Polar encoding and/or decoding on the 15 control-plane can also be offloaded to FPGA 1 resulting in high throughputs and low latencies. 16 Interface requirements: 17 PCIe: PCIe interface is widely used to provide interface between the GPP and hardware accelerators. FPGA 18 devices have dedicated PCIe hard IP which facilitate implementation and quick setup of PCIe interface. They 19 support both PCIe Gen3 x16 or PCIe Gen4 x8, which allow the FPGA device to interface with any GPP 20 supporting either PCIe Gen3 x16 or PCIe Gen4 x8 interface. 21 Fronthaul: FPGA devices can support various speed grades and any fronthaul protocols, customers can use 22 off-the-shelf eCPRI or Ethernet IPs to quickly implement and configure any fronthaul interface protocol. 23 Serial transceivers: FPGA devices have SerDes resources to implement various connectivity speeds (e.g., 33 24 Gb/s) per SerDes, 10G/25G/50G/100G Ethernet connections can use these SerDes resources. 25 Ethernet MAC speed: FPGA devices have hardened implementations of Ethernet MAC that support speeds 26 of 100 Gbps and above. The Ethernet MAC IP allows power-efficient implementation of high speed Ethernet 27 connectivity. In the example shown in Figure 2-3, FPGA 1 and FPGA 2 can use the hard 100Gbps MAC IPs 28 to connect each other, allowing the L1 and fronthaul functions to be distributed across these two FPGAs with 29 less connectivity overhead. For other Ethernet MACs such as 10G/25G Ethernet, they provide soft Ethernet 30 MAC IPs, so when implementing eCPRI or Ethernet fronthaul functions, 10G/25G Ethernet MAC can be 31 used. 32 b. Accelerator Design 33 The hardware accelerator supports GPP. Figure 2-5 illustrates a two-chip acceleration architecture comprising 34 two FPGAs with multi-lane PCIe interfaces toward the CPU and external connectivity toward O-RU7-2(s) via 35 eCPRI and O-CU(s) through GbE connectivity. The example architecture further depicts multi-lane Gen3 or 36 Gen4 PCIe interfaces between each FPGA and the CPU. The FPGAs communicate through high-bandwidth 37 Ethernet (GbE) transport. 38
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 23
 1 Figure 2-5: Example 2-chip FPGA-based Hardware Acceleration in O-DU7-2 2 2.2.3.2.3 Accelerator Design Solution 3 3 Channel coding for LDPC and fronthaul compression requires a significant amount of bit level processing and is well 4 suited to a fine-grained structured ASIC. Features include: 5 • Virtualization: Multi-channel DMA, Virtual machine integration, load balancing functions 6 • Look-aside FEC: Turbo (de)coding, LDPC (de)coding, Rate (De)Matcher, (De) Interleaver, CRC, HARQ 7 retransmission & (de) interleaver. 8 a. Accelerator Requirement 9 Accelerator Hardware and Firmware features are listed in Table 2-6 and Table 2-7, respectively. 10  11 Table 2-6: Accelerator Hardware Feature List 12 Item Name Description PCIe  Gen3 x16 Form factor HHHL DDR  DDR4 (64-bit +ECC), 2667Mbps Interface for HARQ buffering Board Management Controller Telemetry, Security. Power <35W  13  14
FPGA1
(L1 Offload)X86 or ARM-based
CPU
(L2 and Partial L 1)
F1 Interface
Ethernet (10/25G) FPGA2
(Connectivity )
[Bifurcated] PCIe Interface
PCIe G en3x16 (Gen4x8)
100G
Fronthaul Interface
10/25G
Ethernet/eCPRI
Inter-Chip
Interface
100G Ethernet
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 24
 1 Table 2-7: Accelerator Firmware Feature List 2 Item Name Description Queuing 64 Queues supported equally split between UL & DL.
LDPC Acceleration
NR LDPC Encoding with, interleaving and rate-matching. NR LDPC Decoding with sub-block de-interleaving function of reverse rate matching.  Early Termination, CRC attachment and HARQ buffering.  5G Throughput: DL 23Gbps, UL 8Gbps Load Balancing (channel coding) Load balancer distributes the pending encoder/decoder requests to encoder/decoders
Descriptor Format (channel coding) Code block and transport block based interface. Software enablement by BBDEV API (DPDK) https://www.dpdk.org/ https://doc.dpdk.org/guides/prog_guide/bbdev.html  3 b. Accelerator Design 4 The following diagram shows the structured ASIC based accelerator design.  5  6
 7 Figure 2-6: Structured ASIC Accelerator Design 8 2.2.3.3 Baseboard Management Controller 9 BMC is used to perform hardware power control (power on, power off and power cycle), monitor hardware status 10 (temperatures, voltages, etc), monitor Basic I/O System (BIOS)/ Unified Extensible Firmware Interface (UEFI) 11 firmware status, and log system events. It provides remote access via shared or dedicated NIC. System user can do 12 console access via serial or physical/Kernel-based Virtual Machine (KVM). The BMC has dedicated RAM and flash 13 memory. It provides access via serial port or Ethernet port. Figure 2-2 describes the BMC connections with related 14 components. 15
Structured ASIC
LDPC
Code/Transport
Block
Digital
Processing Unit
L3,L2,L1(part)
PCIe G en 3x16
Or lower (100G)
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 25
2.2.4 Synchronization and Timing 1 2.2.4.1 Synchronization and Timing Design 1 2 This section describes the synchronization and timing mechanism that is used in the O-DU7-2. 3 a. Hardware Requirements 4 The O-DU7-2 shall support following timing synchronization methods: 5 1. GPS Synchronization  6 2. Ethernet based IEEE1588V2 Synchronization 7 3. BeiDou Synchronization 8 4. BeiDou and GPS switching 9 b. Hardware Design 10 Depending on the timing distribution topologies used, the O-DU7-2 system clock is able to synchronize with 11 the Grand Master Clock (GMC) using IEEE1588 via either the front haul NIC or backhaul NIC, or 12 synchronizing timing using Global Navigation Satellite System (GNSS). In the case of IEEE1588, the 13 Physical Hardware Clock (PHC) within the NIC is synchronized with the GMC first, then the O-DU7-2 system 14 clock is synchronized with the PHC. The O-DU7-2 is also capable to provide clock to the O-RU7-2 via front 15 haul if needed. When GNSS becomes available to O-DU7-2, it will be able to synchronize the system clock to 16 Coordinated Universal Time (UTC).  Figure 2-7 outlines the O-DU7-2 timing synchronization mechanisms. 17
 18 Figure 2-7: O-DU7-2 Timing Synchronization 19  20 2.2.4.2 Synchronization and Timing Design 2 21 This section describes the synchronization and timing mechanism that is used in the hardware accelerator board. 22 a. Hardware Requirements 23 Each hardware accelerator board that supports connectivity functions (e.g., O-RAN fronthaul) in O-DU7-2 24 must be able to support external synchronization I/O and to receive or transmit 1 PPS reference clock source 25 in order to ensure synchronization across network.  26 b. Hardware Design 27
PHC
NIC
System
Clock
 PHC
NIC
Fr onthaulBac khaul
GNSS
1pps
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 26
The accelerator board can operate in the master or slave mode when supporting IEEE 1588v2 1 timing/synchronization. It can generate 1 PPS reference clock for synchronization in the master mode and can 2 receive the 1 PPS reference clock in the slave mode for internal synchronization. The timing circuitry of the 3 accelerator board is shown in Figure 2-8. Two FPGA SerDes transceivers are used to receive and transmit 4 SyncE TX and RX clocks. 5  6  7
 8 Figure 2-8: HW Acceleration Board Timing and Synchronization 9 2.2.5 External Interface Ports 10 The external interfaces of O-DU7-2 are described below.  11 a. Hardware Requirements 12 The following table shows the external ports or slots that the system provided. 13 Table 2-8: External Port List 14 Item Name Description Ethernet Octave Gigabit Ethernet LAN connectors   Dual 10GbE Base-T Ethernet connectors Dual 10GbE SFP+ Faber Ethernet connectors 2x100G QSFP28 or 2x25G SFP28 USB 2 USB 3.0 ports Serial Port 1 COM port via RJ45 Antenna port 1 SMA connector for GNSS  15 b. Hardware Design 16 The digital processing unit is a SOC device which provides the external ports described in the hardware 17 requirement section. The system includes 2 USB 3.0 ports, and the serial RS232 port that can be used for 18 Console Redirection, e.g. Out-of-Band Management. The system provides eight 1Gbps and four 10Gbps 19 Ethernet ports. There are two or four 25G eCPRI ports in system depends on the accelerator card used.  The 20 system also provides a RF interface to connect GNSS antenna. The following diagram outlines the external 21 interfaces that supported. 22
PLL
FPGA
(IEEE 1588v2
Stack)
SyncE TX Clock
1 PPS
Other Clocks
TCXO/OCXO Reference
GPS (1 PPS)
SerDes
SerDes
SyncE RX Clock
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 27
 1 Figure 2-9: External interfaces reference design 2 2.2.6 O-DU7-2 Firmware 3 BIOS and BMC firmware are needed in the system and shall be installed. 4 2.2.7 Mechanical 5 The mechanical design for mother board, chassis, and cooling are listed in this section. 6 • Mother Board 7 The mechanical layout of the mother board shows the location of major components and interface ports. The 8 following diagram also provides the dimension of the board. 9  10  11
O-DU7-2
GNSS
Antenna
Port
Ethernet
Ports
2 USB 3.0
Ports
Serial Port
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 28
 1 Figure 2-10: Mother Board Layout Diagram 2 • Chassis 3 The 1U rack mount chassis contains the layout of the power supply, Solid State Drive (SSD) and fans. The 4 chassis dimension is showed in following figure. 5

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 29
  1 Figure 2-11: Chassis Mechanical Diagram 2  3  4 c. Cooling 5 The system installs 4x 40x28mm PWM fans for the cooling. Up to 6 fans can be installed if needed. 6 2.2.8 Power Unit 7 In a fully loaded system with two PCIe slots populated with 75W each, the system power consumption should be less 8 than 400W. The total system power requirement shall be kept less than 80% of the power supply capacity.  9 a. Hardware Requirements 10 The power is provided by 500W High-Efficiency power supply with Power Management Bus (PMBus) 1.2. 11 The power support input and output power rails are listed below. 12 AC Input:  100-240V, 50-60Hz, 6.6A max 13 DC Output:  +3.3V: 12A 14 +5V: 15A 15 +5V standby: 3A 16 +12V: 41A 17 -12V: 0.2A 18 b. Hardware Requirements 19

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 30
The O-DU7-2 chassis includes one 500W power supply unit. The power supply unit is auto-switching capable, 1 which enables it to automatically sense and operate at a 100v to 240v input voltage. The power supply unit 2 features are listed in the following table. 3 Table 2-9: Power supply unit feature list 4 Item Name Description Output connectors 24pin/8pin/4+4pin/HDD/I2C Dimension (W x D x H) 3.9 x 7.1 x 1.6 inch  Maximum Output Power  +3.3V: 12A  +5V: 15A  +12V: 41A  -12V: 0.2A  +5Vsb: 3A Rated Input Voltage/Current 100-240Vac / 6.6A max Rated Input Frequency  50-60HZ Inrush current   Less than 30A
2.2.9 Thermal 5 Active cooling with up to 6 fans is integrated in the chassis. 6 The hardware acceleration cards described in Section 2.2.2.2 use passive cooling and a custom heatsink and is equipped 7 with temperature sensors. It is designed to operate in temperatures ranging from -5°C to +55°C.  8 2.2.10 Environmental and Regulations 9 The O-DU7-2 hardware system is RoHS Compliant. The power supply unit is EMC FCC/CISPR Class B compliant. 10 Table 2-10 lists the environmental related features and parameters.   11 Table 2-10: Environmental Features 12 Item Name Description Operating Temperature -5°C to +55°C Non-operating Temperature -40°C to 70°C Operating Relative Humidity 8% to 90% (non-condensing) Non-operating Relative Humidity 5% to 95% (non-condensing) The hardware accelerator described in Section 2.2.2.2 is designed to operate in indoor environments and in 13 temperatures ranging from -5°C to +55°C.  14
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 31
  1
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 32
 1
2.3 O-RU7-2 Hardware Reference Design  2 In this section we describe, the HW reference design of all O-RU7-2 components including block diagram, HW 3 components, synchronization and timing, mechanical design, power supply, thermal, and environment requirements.  4 2.3.1 O-RU7-2 High-Level Functional Block Diagram 5 Figure 2-12 provides a high-level functional block diagram depicting the major HW/SW components.  It also highlights 6 the internal/external interfaces that are required.  This document shows how to implement the system defined by the 7 IPC-HAR [6] document. 8
  9 Figure 2-12: High-Level Functional Block Diagram 10 2.3.2 O-RU7-2 Hardware Components 11 General block diagrams for 2T2R and 4T4R O-RU7-2 examples are shown subsequently.  12 Error! Reference source not found. shows a 2T2R implementation and Error! Reference source not found. shows 13 an 4T4R implementation.  In each of these diagrams, the Digital Processing Unit is further detailed in Error! 14 Reference source not found..  Items under the umbrella of RF Processing Unit, including the Transceiver, RFFE and 15 other RF items are reviewed in additional detail in Error! Reference source not found..  Clock and Synchronization 16
O-RU7-2
RF
Processing
Unit
Digital
Processing
Unit
eCPRI
O-RAN
FH
Timing Unit
To/From
O-DU7-2
Power Unit
Local timing
from CDR
Local timing
from GNSS or
equivalent
GNSS
(optional)
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 33
are reviewed in Error! Reference source not found..  The Power Unit is detailed in Error! Reference source not 1 found.. 2
 3 Figure 2-13:  2T2R General Block Diagram with TR switch 4
 5 Figure 2-14:  4T4R General Block Diagram with TR switch 6  7
Digital Processing Unit
Synchronizer
Port A
Rx0
Tx0
Tx1
Rx1
OR x0
OR x1
SERDES
SPI
SPINetworkCloc k CleanCloc k
TRxRef erence
Transceiver
RFFEbypas s enable
enablePA
RFFE
bypas s enable
enablePA
Power Unit
Clock
Tx enable Rx  enableTR co ntrol
Digital Processing Unit
Synchronizer
Port A
Rx0
Tx0
Tx1
Rx1
OR x0
OR x1
SERDES
SPI
SPINetworkCloc k CleanCloc k
TRxRef erence
Transceiver
RFFEbypas s enable
enablePA
RFFE
bypas s enable
enablePA
RFFEbypas s enable
enable
PA
RFFE
bypas s enable
enable
PA
Rx0
Tx0
Tx1
Rx1
OR x0
OR x1
Power Unit
Clock
Tx enable Rx  enable
TR co ntrol

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 34
In following section, we describe their functionality, interfaces and performance of every block in the RF Processing 1 Unit.  Since device integration is an ongoing activity, chip boundaries may be fluid and some functionalities may move 2 from one block to another or entire functionalities may be absorbed into other blocks.  The sections below describe the 3 functional blocks independent of which physical device they may reside in. 4 2.3.2.1 Digital Processing Unit 5 The digital processing unit of O-RU7-2 is mainly for performing tasks related to FH interface, lower L1, RF interface, 6 and OAM. 7 i. FPGA Solution Design 1 8 The digital processing unit of O-RU7-2 is mainly for performing FH interface, lower L1, RF interface, and OAM 9 functions. 10 a. FPGA Requirement 11 The following items are the main requirement for the O-RU7-2: 12 • Interface requirement: One lane of bi-direction Serdes targeting eCPRI will be @10Gbps for FH split 13 option 7-2. Four lanes of bi-direction JESD204B Serdes will be used for 2T2R. Eight lanes of bi-14 direction JESD204B Serdes will be used for 4T4R 15 • Resource requirement: FPGA resource requirements for 2T2R and 4T4R are shown in Table 2-11 and 16 Table 2-12. 17 Table 2-11: Resource requirement for 2T2R O-RU7-2 18 Module FF LUT BRAM18 DSP Model A 343800 171900 1000 900 IFFT & CP+ 7763 5323 27 23 IFFT & CP- 7763 5323 27 23 PRACH frontend 4000 3000 32 50 DUC 4820 4346 0 108 DDC 4820 4346 0 108 CFR 11470 6136 22 36 DPD 34269 13250 188 87 JESD204B 4314 4285 0 0 Fronthaul(eCPRI) 10000 8000 1 0 Other 8000 5000 100 12 Total 97219 59009 397 447   19 Table 2-12: Resource requirement for 4T4R O-RU7-2 20
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 35
Module FF LUT DSP BRAM18 Resource Mapping 10000 8000 0 102 PreCoding & pilot lns 5000 4000 16 4 IFFT+CP 6466 3952 15 75 Resource De-Mapping 10000 8000 0 181 FFT+CP 6466 3952 15 75 PRACH Filtering 8000 6000 36 16 Sub-Total 45932 33904 82 453 ChFIR 2832 2686 84 0 DUC 5148 3756 36 0 CFR 25676 12372 96 48 DPD 45770 17643 105 217 AGC 1000 600 8 4 DDC 1716 1252 12 0 UL_ChFIR 2832 2686 84 0 JESD2048 9900 11127 0 0 eCPRI 15000 14000 0 50 total 155806 100026 507 772  1 • Processor requirement: For device model A, the processor will be used, one is used for device control 2 and management plane functions, the other one is for Digital Pre-Distortion (DPD) feedback path. For 3 device model C, dual-core ARM cortex-A53 will be used, similarly one is used for device control and 4 management plane functions, the other one is for DPD feedback path. 5 • Power requirement: Power estimations for 2T2R and 4T4R are shown in Figure 2-15 and Figure 2-16. 6
 7

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 36
Figure 2-15: Power estimation for 2T2R O-RU7-2 1
 2 Figure 2-16: Power estimation for 4T4R O-RU7-2 3 • Speed grade, environmental requirement: -2L, 0℃ to 110℃ 4 b. FPGA Design 5 This solution of the digital processing unit incorporates FPGA and a processor. The FPGA handles high 6 speed digital processing such as low L1, FH, DDC, DUC, CFR and so on. All functions are listed in the 7 previous section. The processor is used for hardware device configuration and the OAM function. The FPGA 8 and the processor core can be integrated into one SOC or implemented into two devices. Here the FPGA and 9 the processor core are integrated into one SOC device. 10
 11 Figure 2-17: FPGA Reference Design Diagram 12 For the processor portion, the internal RAM resource may not be enough. So the external DDR is needed to 13 let the processor handle more RAM consuming functions such as operation system or stack protocols like 14 Network Configuration Protocol (NetConf) Client. For the O-RU7-2 design, the DDR3 with 256Mb*16bit 15
Processor
FPGA
SFP+
DDR
Flash
Debug
Transceiver
PLL
MIG
SPI
JESD204B
245.76MHz
1.92MHz
156.25MHz
SPI
IIC
Power:3.3V 2.5V 1.8V 1.35V 1.2V 0.9V
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 37
memory capacity is enough. The interface between the DDR and processor can be memory interface 1 generator (MIG).The external Flash is used to store operation system related files, calibration information 2 of the RF portion, NetConf related files, FPGA firmware and so on. For this O-RU7-2 design, the flash with 3 2Gb memory capacity is enough. The online debug function is performed by external Ethernet PHY with 4 an RJ45 connector. This allows the administrator to visit the internal function of the O-RU7-2 and control it. 5 The interface between the DDR and processor can be Media-Independent interface (MII). The Ethernet 6 PHY device can be very general 100M Ethernet Transceiver. The FPGA has one serdes lane connected to 7 optical module to perform the fronthaul link between O-RU7-2 and O-DU7-2 /FHM7-2.Another 4 serdes lanes 8 of the FPGA are needed to connect one transceiver of the O-RU7-2 to transmit or receive IQ sample by the 9 interface of JESD204B while the FPGA needs synchronized clock signals to work well. The interface 10 between PLL and FPGA should be Low-Voltage Differential Signaling (LVDS). 11
2.3.2.2 RF Processing Unit 12 For the RF processing unit of O-RU7-2, it will perform functionalities of ADC, DAC, LO, down converter, up converter 13 and etc. 14 2.3.2.2.1 Transceiver Reference Design  15 For the O-RU7-2 the sampling function and frequency conversion function can be performed by transceiver. The 16 purpose of using the transceiver is to saving power and size of the PCB. The Transceiver is to convert between high 17 speed baseband data and a low-level RF for both transmit and receive signal chain.  In addition, the transceiver is 18 responsible for orchestration of control signals not limited to the PA enable, LNA enable, LNA bypass as well as other 19 required system level signals.   20 a. Hardware Requirements 21 Include the requirements for this component. 22 • Interface Requirements: The interface requirements for the Transceivers are list in Table 2-13. 23 Table 2-13: Interface requirements of the Transceiver 24 Item Name Description High Speed Data  High speed data represents the baseband information being transmitted or received.  Depending on the configuration of the ORAN device, various bandwidths may be supported leading to a range of payload rates.  Options for data include parallel data paths, JESD204B and JESD204C.  Up to 8 lanes in each direction may be supported although fewer is preferred.  Options such as DPD and numeric precision will impact the payload rate.  Several options are shown in the following table.  All data represents IQ 16-bit (N=16) precision.  Some devices support IQ 12 bit (N’=12) which may reduce the required data rates accordingly.  The tables below assume 1 ORx for 2 TRx.  From Table 2-14 and Table 2-15, the number of lanes required may be determined by dividing the total bit rates shown by the capacity of a lane, typically 12.5 GBPS for JESD204B and 25 GBPS for JESD204C.   Reference Clock (Device Clock) The transceiver should receive a reference for internal clock and LO synthesis needs.  This reference clock can function as the JESD204 Device Clock where the interface is by SERDES.  The specific clock frequency is determined by the operation mode of the
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 38
 transceiver and may range from 1Hz upward. SYSREF  If the transceiver supports SERDES, then it should accept a SYSREF signal from the clock or data source as appropriate.  The number and configuration for the SYSREF is dependent on the operating mode of the transceiver. SYNCB  If the transceiver supports SERDES, then it should also support a SYNCB for each link as appropriate.   Control  Control of the transceiver is by way of 3 or 4 wire SPI or IIC functioning as a slave.  Support for 1.8V control is required and tolerance of 3.3V is preferred.  The transceiver may optionally include a separate SPI master for control of peripheral devices as required. GPIO  The transceiver may optionally include GPIO for controlling peripherals including but not limited to PAs, LNAs and other devices.  These GPIOs should at a minimum support 1.8V outputs but the specifics will be determined by the connected devices.  The GPIO should also support input from peripheral devices.  Input should at a minimum support 1.8V logic with tolerance of 3.3V preferred. Tx Enable  The transceiver should provide an output to support enabling and disabling the external devices in the transmit chain such as a TxVGA (optional) and PA.    Rx Enable The transceiver should provide an output to support enabling and disabling the external devices in the transmit chain such as a RF Front End Module or LNA.   LNA Bypass The transceiver should provide an output to support bypassing the LNA appropriately in the condition of a large blocker if so required. RF Outputs RF outputs including the main Tx signal should support 50 ohm or 100 ohms signalling.  These outputs can be either single ended or differential. RF Inputs RF inputs including the main Rx and the Observation Rx (ORx) (for DPD) should support 50 ohm or 100 ohms signalling.  These inputs can be either single ended or differential.  The device should support at least 1 ORx.  1 Table 2-14: Payload with DPD in Digital Device (GBPS Rx/Tx) 2 Bandwidth (MHz) Parallel JESD204B JESD204C Parallel JESD204B JESD204C  2T2R 4T4R 20 2.95/5.9 3.69/7.37 3.04/6.08 5.9/11.8 7.37/14.75 6.08/12.17 50 5.9/11.8 7.37/14.75 6.08/12.17 11.8/23.59 14.75/29.49 12.17/24.33 100 11.8/23.59 14.75/29.49 12.17/24.33 23.59/47.19 29.49/58.98 24.33/48.66  3 Table 2-15: Payload with DPD in Transceiver (GBPS Rx/Tx) 4 Bandwidth (MHz) Parallel JESD204B JESD204C Parallel JESD204B JESD204C
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 39
 2T2R 4T4R 20 1.97/1.97 2.46/2.46 2.03/2.03 3.93/3.93 4.92/4.92 4.06/4.06 50 3.93/3.93 4.92/4.92 4.06/4.06 7.86/7.86 9.83/9.83 8.11/8.11 100 7.86/7.86 9.83/9.83 8.11/8.11 15.73/15.73 19.66/19.66 16.22/16.22 • Algorithm Requirements: The transceiver is required to provide appropriate algorithms to sustain RF 1 operation including but not limited to Rx AGC, Tx Power control.  DPD and CFR may be included 2 either in the transceiver or in the digital baseband device making the trade-offs in Payload shown in 3 Table 2-11 and Table 2-12. 4 • Device Configuration: The transceiver should support either 2T2R or 4T4R.  In addition, at least one 5 ORx path should be supported.  Additional ORx paths are allowed as required for the application. 6 • Power Dissipation: Total dissipation of the TRx should be less than 6W for 4T4R.   7 • RF Specifications are given in Table 2-16. 8  9 Table 2-16: RF specifications in Transceiver 10 Parameter Symbol Min Typ Max Unit Test Conditions/Comments TRANSMITTERS       Center Frequency  650  6000 MHz  Transmitter Synthesis Bandwidth    450 MHz  Transmitter Large Signal Bandwidth    200 MHz  Transmitter Attenuation Power Control Range   0  32 dB Signal-to-noise ratio (SNR) maintained for attenuation between 0 dB and 20 dB Transmitter Attenuation Power Control Resolution   0.05  dB
Adjacent Channel Leakage Ratio (ACLR)      20 MHz LTE at −12 dBFS
   −66  dB 75 MHz < f ≤ 2800 MHz In Band Noise Floor      0 dB attenuation; in band noise falls 1 dB for each dB of attenuation for attenuation between 0 dB and 20 dB    −154.5  dBm/Hz 600 MHz < f ≤ 3000 MHz Out of Band Noise Floor      0 dB attenuation; 3 × bandwidth/2 offset    −153  dBm/Hz 600 MHz < f ≤ 3000 MHz Maximum Output Power      0 dBFS, continuous wave tone into 50 Ω load, 0 dB transmitter attenuation    6  dBm 600 MHz < f ≤ 3000 MHz Third Order Output Intermodulation OIP3     0 dB transmitter attenuation
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 40
Parameter Symbol Min Typ Max Unit Test Conditions/Comments Intercept Point    27  dBm 600 MHz < f ≤ 5700 MHz Error Vector Magnitude (Third Generation Partnership Project (3GPP) Test Signals)
EVM
1900 MHz LO   0.6  % 50 kHz RF PLL loop bandwidth 3800 MHz LO   0.53  % 300 kHz RF PLL loop bandwidth OBSERV ATION RECEIVER ORx      Center Frequency  450  6000 MHz  Gain Range   30  dB IIP3 improves decibel for decibel for the first 18 dB of gain attenuation; QEC performance optimized for 0 dB to 6 dB of attenuation only Analog Gain Step   0.5  dB For attenuator steps from 0 dB to 6 dB Receiver Bandwidth    450 MHz  Maximum Useable Input Level PHIGH     0 dB attenuation; increases decibel  for decibel with attenuation; continuous wave corresponds to −1 dBFS at ADC    −11  dBm 75 MHz < f ≤ 3000 MHz Integrated Noise   −58.5  dBFS 450 MHz integration bandwidth    −57.5  dBFS 491.52 MHz integration bandwidth Third-Order Input Intermodulation Intercept Point IIP3      Maximum observation receiver gain; test condition: PHigh - 11 dB/tone Narrow Band   1900 MHz  2600 MHz  3800 MHz
     15  16.5  18
    dBm  dBm  dBm

                     Wide Band        1900 MHz 2600 MHz 38000 MHz
   13 11 13
  dBm dBm dBm
IM3 products>130 MHz at baseband; test condition:  PHigh - 11 dB/tone ; 491.52 MSPS Third-Order Intermodulation Product IM3
   −70  dBc 600 MHz < f ≤ 3000 MHz
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 41
Parameter Symbol Min Typ Max Unit Test Conditions/Comments Spurious-Free Dynamic Range SFDR  64  dB Non IMx related spurs, does not include HDx; (PHIGH − 11) dB input signal Harmonic Distortion      (PHIGH − 11) dB input signal Second Order Harmonic Distortion Product HD2  −80  dBc In band HD falls within ±100 MHz    −73  dBc Out of band HD falls within ±225 MHz Third-Order Harmonic Distortion Product HD3  −70  dBc In band HD falls within ±100 MHz    −65  dBc Out of band HD falls within ±225 MHz RECEIVERS       Center Frequency    6000 MHz  Gain Range   30  dB  Analog Gain Step   0.5  dB Attenuator steps from 0 dB to 6 dB    1  dB Attenuator steps from 6 dB to 30 dB Receiver Bandwidth    200 MHz  Maximum Useable Input Level PHIGH     0 dB attenuation, increases decibel  for decibel with attenuation; continuous wave = 1800 MHz; corresponds to −1 dBFS at ADC    −11  dBm 75 MHz < f ≤ 3000 MHz Noise Figure NF     0 dB attenuation, at receiver port    12  dB 600 MHz < f ≤ 3000 MHz Input Third-Order Intercept Point IIP3              Difference Product, 2600 MHz (Wideband) 2600 MHz (Midband) IIP3, d   17 21   dBm dBm  Two (PHIGH − 9) dB tones near band edge Sum Product, 2600 MHz (Wideband_ IIP3, s   20   dBm  Two (PHIGH − 9) dB tones, at bandwidth/6 offset from the LO HD3 HD3     (PHIGH − 6) dB continuous wave tone at bandwidth/6 offset from the LO    −66  dBc 600 MHz < f ≤ 4800 MHz  1 b. Hardware Design 2 For the O-RU7-2 the sampling function and frequency conversion function can be performed by transceiver. 3 Usually the transceiver is integrated by ADC, DAC, LO, down converter, up converter and so on. The block 4 diagram of transceiver design is shown in Figure 2-18. 5
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 42
 1 Figure 2-18: Transceiver Reference Design Diagram (Optional elements are highlighted in Grey) 2 The definition of the input/output lines are as follows: 3 • REF Clock In is the differential reference input to the on-chip synthesizer.  This may also function as the 4 SERDES Device Clock. 5 • SYSREF is a JESD204B/C differential synchronization signal. 6 • Ext LO/Clock Input is an optional input that can be used as an alternate LO or clocking signal. 7 • Rx1 through Rx4 are differential receiver inputs to their respective cores. 8 • Tx1 through Tx4 are differential transmitter output from their respective cores. 9 • ORx1 through ORx4 are differential observation receiver inputs. 10 • SCLK is the serial control clock input. 11 • CSB is the active low device select for the control interface. 12 • SDO is the serial data output for the control interface.  This pin may be omitted for 3-pin control 13 implementations. 14 • SDIO is a bidirectional serial data interface.  In 4-pin mode, this pin functions as the serial data input. 15 • GPIO1 – GPIO# are general purpose IO signals used for interrupts, enables, test mode and resets.  These 16 are used as interface and control for peripheral devices including controllers, TxVGAs, PA, LNA and 17 similar devices where SPI control is too slow. 18 • SYNCIN are differential pins associated with the receiver channels of the JESD204 interface.  In not 19 used, they are typically grounded.  Up to 4 pair may be supported. 20 • SERDES Out are differential JESD204B/C data output interfaces.  Up to 8 lanes may be active. 21
Con trol
Interface
Cloc k,
Sy nchronization
& Synthesis
Decima tion
pFIR
AGC
Tuning
RSSI
Overload
Devi ce M anagement
Receiver Block 4
ADC
Decimation
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Receiver Block 3
ADC
Decimation
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Receiver Block 2
ADC
Decimation
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Receiver Block 1
ADC
Interpolation
pFIR
Tuning
Devi ce M anagement
Transmit Block 4
DAC Interpolation
pFIR
Tuning
Device Management
Transmit Block 3
DAC Interpolation
pFIR
Tuning
Device M anagement
Transmit Block 2
DAC Interpolation
pFIR
Tuning
Device Management
Transmit Block 1
DAC
Decimation
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Obs ervation
Receiver
ADC
JE SD204B/C
Serial Interface
SPI Port
SCLK
CSB
SDO
SDIO
SYNCIN
SERDES  Out
SERDES In
SYNC OUT
CPIO1
GPIO2
GPIO3
GPIO#
Rx4
Rx3
Rx2
Rx1
Tx4
Tx3
Tx2
Tx1
OR x1OR x2
OR x3OR x4
REF Clock InSYS RE F
Ext LO/Clock In
DPD Engi ne
Optional
Features
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 43
• SERDES In are differential JESD204B/C data input interfaces.  Up to 8 lanes may be active. 1 • SYNCOUT are differential pins associated with the transmitter channels of the JESD204 interface.  If 2 not used, do not connect.  Up to 4 pair may be supported. 3 2.3.2.2.2 Power Amplifier (PA) Reference Design  4 The Power Amplifier boosts the RF output to the level required for the base station class. 5 a. Hardware Requirements 6 The PA should have large enough gain to reduce the need for an additional driver.  This will reduce cost and 7 PCB space. The output power should be at least 27dBm (30dBm for 500mW/port to compensate for the loss of 8 switch and antenna filter). The ACLR should be greater than 47dBc according to the related 3GPP test mode. 9 DPD is needed to reduce the power consumption. The P1 dB requirement is closely related to the DPD 10 algorithm. 11 Table 2-17:  PA Requirements 12 Frequency band Band41 Band78 Additional Information Gain >33dB >33dB  P3dB >34dBm >34dBm >37dBm(500mW/port) ACLR>=47dBc with DPD@100MHz NR 27dBm (30dBm for 500mW/port)
Input return loss <-15dB <-15dB  Output return loss <-15dB <-15dB  Switching Speed <1us <1us  HD2 >28dBc >28dBc CW 27dBM HD3 >30dBc >30dBc CW 27dBm  13   14
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 44
 1 • Interface Require  2 The interface requirements of the transmit PA are listed in Table 2-18. 3  4 Table 2-18: Interface requirements of the transmit PA 5 Item Name Description Enable  The enable input should be compatible with 1.8V logic and tolerate 3.3V as required.  A logic high enables the PA.  A logic low disables the device and places it in a minimum dissipation mode. RF Outputs  RF outputs support 50-ohm single ended to properly interface to a directional coupler, isolator, switch or antenna. RF Inputs RF inputs should support 50 ohm, single ended match to the transceiver output or preamp. RF power detector Power detector (optional)  6 • Power Dissipation: Dissipation while enabled should not exceed ~3W. 7  8 b. Hardware Design 9 RFin is the input to the PA, RFout is the output of the PA. Vcc and Vbias are the power inputs of the PA. PAEN is 10 the control pin to disable or enable the PA. The input and output should match to 50 ohm as much as possible 11 to reduce the reflection. Vcc and Vbias need capacitors to reduce the DC power ripples and give a short route to 12 reduce the RF energy leakage. Figure 2-19 shows the details. 13
  14 Figure 2-19: PA Reference Design Diagram 15
RFin RFout
RFEN
Vcc
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 45
2.3.2.2.3 Low Noise Amplifier (LNA) Reference Design  1 The purpose of the LNA is to boost the Rx signal to a level that can nominally interface directly to the transceiver.  This 2 block will typically be a 2-stage amplifier with a 2nd stage bypass.  The frontend will also include a TR switch to shunt 3 any Tx signal to a termination away from the amplifier.   4 a. Hardware Requirements 5 The requirements of the LNA are listed here. 6 • Interface Requirements: The interface requirements of the transmit LNA are listed in Table 2-19. 7 Table 2-19: One stage LNA Requirements 8 Parameter Band 41 Band 78 Additional Information NF <1dB <1dB  Gain >15dB >15dB  P1dB >18dBm >18dBm  Input return loss <-12dB <-12dB  Output return loss <-15dB <-15dB  Switching Speed <1us <1us  IP3 >30dBm >30dBm 2 Tone CW -15dBm K >1 >1 up to f = 12.5 GHz Max input power >15dBm >15dBm   9 • Device Configuration: Single or dual device. 10 • Power Dissipation: Less than 500 mW for a dual when device is fully enabled in receive mode.   11 • RF Specifications: For LNA unit, it should have larger enough gain to reduce extra driver amplifier for 12 cost and PCB space. The NF figure of LNA should small enough to overcome the loss of switch and 13 filter.  14 Table 2-20: Two stage LNA Requirements 15 Frequency band Band41 Band78 Additional Information NF <1 dB <1.5 dB
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 46
Gain High gain >=32 dB Low gain >=16 dB High gain >=32 dB Low gain >=16 dB
P1dB >18dBm >18dBm  Input return loss <-12dB <-12dB  Output return loss <-15dB <-15dB  Switching Speed <1us <1us  IP3 >30dBm >30dBm 2 Tone CW -15dBm K >1 >1 up to f = 12.5 GHz Max input power >15dBm >15dBm   1 b. Hardware Design 2 The reference designs for one stage LNA and two-stage LNA are given. 3 • One stage LNA 4 RFin is the input port of the LNA. RFout is the output of the LNA. Vcc is the power input of the LNA. LNA 5 EN is the control pin to disable or enable the LNA. The input match to 50 ohm as much as possible to 6 reduce the reflection. But for output of the LNA, it is hard to get best Noise figure and the output return loss. 7 Compromise is needed between NF and return loss. Usually the return loss should be around -10dB or -8 12dB. Also is should be very careful to assure the stability of the LNA in a large bandwidth. Vcc needs 9 capacitors to reduce the DC power ripples and give a short route to reduce the RF energy leakage. Figure 10 2-20 shows the details. 11
  12 Figure 2-20: One Stage LNA Diagram 13 • Two stage LNA 14
RFin RFout
LNAEN
Vcc
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 47
RFin is the input port of the LNA. RFout is the output of the LNA. Vcc is the power input of the LNA. LNA 1 EN is the control pin to disable or enable the LNA. The input matches to 50 ohm as much as possible to 2 reduce the reflection. But for output of the LNA, it is hard to get best Noise figure and the output return loss. 3 Compromise is needed between NF and return loss. Usually the return loss should be around -10dB or -4 12dB. Also is should be very careful to assure the stability of the LNA in a large bandwidth. Vcc needs 5 capacitors to reduce the DC power ripples and give a short route to reduce the RF energy leakage. Figure 6 2-21 shows the details. 7
  8 Figure 2-21: Two-Stage LNA Diagram 9 2.3.2.2.4 RF Switch Reference Design  10 For TDD use, the TX and RX links work spiritedly by time duplex. The switch is used to change the RF link according 11 to the TDD duplex. In the TDD TX mode, the switch is switched to connect PA and antenna. In TDD RX mode, the 12 switch is switched to LNA and antenna. 13 a. Hardware Requirements 14 The requirements of the RF switch are listed here. 15 • Interface Requirements 16 The interface requirements of the switch are listed in Table 2-21. 17 Table 2-21: Interface requirements of the RF switch 18 Item Name Description Control  Control the switch working mode  RF COM The port connected to the antenna RF inputs should support 50 ohm, single ended to match the antenna. RF Outputs The port connected to the LNA. RF inputs should support 50 ohm, single ended to match the LNA. RF Inputs The port connected to the PA.
RFin
LNAEN
Vcc
RFout
Vcc
LNAbypass
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 48
RF inputs should support 50 ohm, single ended to match the PA output.  1 • RF Specifications 2 For switch, it should have larger P1dB to not degrade the ACLR or damage the switch itself. The output 3 power should be at least 26dBm (29dBm for 500mW/port) count on the loss of antenna filter so it must 4 have low loss. Also the isolation needs to be high to protect the LNA. Higher HD2 and HD3 are needed to 5 reduce the out of band emissions. 6 Table 2-22: RF Switch Requirements 7 Frequency band Band 41 Band 78 Additional Information Loss <0.8dB <0.8dB  P1dB >36dBm >36dBm >39dBm(500mW/port)
Input return loss <-15dB <-15dB  Output return loss <-15dB <-15dB  Switching Speed <1us <1us  Isolation >30dB >30dB  HD2 >70dBc >70dBc CW 27dBm HD3 >70dBc >70dBc CW 27dBm  8 b. Hardware Design 9 RF Com is the input port of the switch, also can be the output of the switch. RF in is the input of the switch. 10 RF out is the output of the switch. Control 1 and control 2 are the control pin to switch the RFin to RF Com or 11 from RF Com to RF out. Figure 2-22 shows the details. 12
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 49
  1 Figure 2-22: RF Switch Reference Design Diagram 2 2.3.2.2.5 Antenna Reference Design 3 The antenna is used to radiate the TX power on to the air and receive the RX power from the air. For indoor Picocell 4 scenario, the isotropic antenna is the first choice.  5 a. Hardware Requirements 6 The following table shows the antenna requirement for the O-RU7-2. 7  8 Table 2-23: Antenna Requirements 9 Frequency band  Band 41 Band 78 VSWR ≤1.8 ≤1.8 Power capacity ≥1 W ≥2 W Gain ≥2 dBi ≥2.5 dBi Beam width on vertical direction  ≥35° ≥35° pattern roundness on horizontal direction ±3 dB ±3 dB
 10 b. Hardware Design 11 One possible choice of the isotropic antenna is the whip antenna. Following figure shows a design of one kind 12
Control1
Control2
RFin
RFout
RF com

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 50
of whip antenna. 1   2 Figure 2-23: Whip Antenna 3 2.3.3 Synchronization and Timing 4 The purpose of the Clocking device is to accept the network reference clock, typically 1 pps, and generate a jitter free 5 reference clock(s) for other devices in the system including the RF transceiver and digital block.  The clock is typically 6 part of an IEEE 1588 implementation either controlled by an external stack or implemented in the clock device itself 7 which could be part of the baseband implementation. 8 a. Hardware Requirements 9 Hardware requirements are: 10 • Interface Requirements: The interface requirements of the transmit Clocking are listed in Table 11 2-24. 12  13 Table 2-24: Interface requirements of the clocking 14 Item Name Description Reference Clock Input  The clock device should receive a network reference clock from the FPGA/ASIC.  This typically could be a 1pps, 10 MHz or other standard reference as determined by the specific implementation.  More than one input is allowed that may be selected between when the reliability of one reference is compromised.  Standard differential clocking should be used to preserve signal integrity. Control  Control of the transceiver is by way of 3 or 4 wire SPI or IIC functioning as a slave.  Support for 1.8V control is required and tolerance of 3.3V is preferred. Typically, the clock devices will be part of an IEEE1588v2 protocol loop controlled by way of this control interface or other GPIO lines as required by the hardware implementation. Clock Outputs  One or more clock outputs are required to drive the digital device and transceiver clock inputs.  Each output should be independently programmable in frequency to suit the application.  The outputs should nominally be differential to preserve clocking edge and to maximize tolerance of high common mode signals. RF Inputs RF inputs should support 50 ohm or 100 ohms, single ended or differential signalling to match the transceiver output.  15 • Power Dissipation:  Total dissipation should be about less than 2W. 16 • RF Specifications: Clocking RF requirements are given in the following table. 17 Table 2-25: Clocking RF requirements 18 Absolution Phase Noise, Dual Loop Typical Additional Information
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 51
Mode - LVDS OUTPUT  fOUT = 122.88 MHz  Example is using an external 122.88 MHz VCXO (Crystek CVHD-950); reference = 122.88 MHz; channel divider = 10 or 1; PLL2 loop bandwidth (LBW) = 450 kHz. 10 Hz Offset −86 dBc/Hz  100 Hz Offset −106 dBc/Hz  1 kHz Offset −126 dBc/Hz  10 kHz Offset −135 dBc/Hz  100 kHz Offset −139 dBc/Hz  800 kHz Offset −147 dBc/Hz  1 MHz Offset −148 dBc/Hz  10 MHz Offset −157 dBc/Hz  40 MHz Offset −158 dBc/Hz  Absolute Phase Noise, Single Loop Mode – LVDS OUTPUT Typical  LVDS OUTPUT    fOUT = 122.88 MHz  Example is using an external 122.88 MHz reference (SMA100A generator); reference = 122.88 MHz; channel divider = 10; PLL2 LBW = 450 kHz. 10 Hz Offset −111 dBc/Hz  100 Hz Offset −113 dBc/Hz  1 kHz Offset −123 dBc/Hz  10 kHz Offset −135 dBc/Hz  100 kHz Offset −140 dBc/Hz  800 kHz Offset −147 dBc/Hz  1 MHz Offset −148 dBc/Hz  10 MHz Offset −157 dBc/Hz  40 MHz Offset −157 dBc/Hz  CLOCK OUTPUT ADDITIVE TIME JITTER (BUFFER MODE) Typical
Example is using an external 122.88 MHz source driving VCXO inputs (distribution section only, does not include PLL and VCO) fOUT = 122.88 MHz 79 fS Integrated BW = 200 kHz to 5 MHz  101 fS Integrated BW = 200 kHz to 10 MHz
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 52
 140 fS Integrated BW = 12 kHz to 20 MHz  187 fS Integrated BW = 10 kHz to 40 MHz  189 fS Integrated BW = 1 kHz to 40 MHz  176 fS Integrated BW = 1 MHz to 40 MHz  1   2
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 53
 1 b. Hardware Design 2 For the clocking function, it is usually performed by a synchronization IC which may include one or more 3 PLLs. And it also can supply numbers of output port to support different frequency clocking.   4
 5 Figure 2-24: PLL Reference Design Diagram 6 REFA and REFB are differential reference clock inputs from the source to be cleaned up and used as the 7 system reference.  REF_SEL is the control pin used to select between REFA and REFB signals.  LF1 is PLL1 8 external loop filter. VCXO_VT is the VCXO control voltage.  This pin is connected to the voltage control pin 9 of the external VCXO. VCXO_IN are differential signals from the external VCXO.  These typically can be 10 configured for single ended operation as well.  LF2_CAP is the external loop filter capacitor for loop 2.  This 11 cap is connected between this pin and LDO_VCO pin. LDO_VCO is the onchip LDO regular decoupling for 12 the VCO.   RESET(bar) is an active low pin to reset the internal logic to their default states. CS(bar) is an 13 active low chip select for serial control. SCLK/SCL is a serial control port clock for both SPI and I2C.  14 SDIO/SDA is a bidirectional serial data pin for both SPI and I2C. SDO is the serial data out pin for 4-wire 15 mode. OUT0 through OUT13 are differential programmable output clock signals.  These are the primary 16 outputs of this device and provide high performance clock signals to the transceiver, baseband device and 17 other key elements.  This device is also responsible for providing SYSREF to various devices in the system if 18 required.  It may also use an external SYSREF as a source that may be retimed for local timing if necessary. 19 STATUS0/SP0 is a lock detect and other status signal. STATIS1/SP1 is a lock detect and other status signal. 20 SYSREF_IN is an external SYSREF input clock is a differential input representing the JESD204 21 synchronization from the external source.  22 2.3.4 External Interface Ports 23 a. Hardware Requirements 24
VCXO
REFA
REFB
REF_SEL
10-bitDivider
Switch-over control Loop filter
Charge Pump
PFD
PLL 1
LockDet
10-bit Divider
10-bit Divider Charge Pump VCO5-bit Divider Divider÷3, ÷4, ÷5
PLL 2
Loop filterPFD
8-bitDivider
SYNC
x2
SCLKSDOSDIO
RESETCS
LF2_EXT_CAPLDO_VCO
Control Interface(SPI & I2C)Status MonitorLock Detect/ Serial Port AddressStatus_0,1/SP0,1
LockDetect
SPI_SYS_REFRequest
SYSREF REQUEST (CMOS)
SYS_REF GenerationTrigger
DQ DQ
DQ
OUT0
OUT1
OUT2 to OUT 11
OUT12
OUT13
8-bit Divider w/ Coarse DelaySYNC
Fine de layDQ
8-bit Divider w/ Coarse DelaySYNC
Fine de layDQ
8-bit Divider w/ Coarse DelaySYNC
Fine de layDQ
8-bit Divider w/ Coarse DelaySYNC
Fine de layDQ
SYSREF
.........
LF1 VCXO VTVCXOVCXO
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 54
The following table shows the external ports or slots provided by O-RU7-2. 1 Table 2-26: External Port List 2 Port Name Feature Description Fronthaul interface One 10Gbps SFP+ transceiver interface Or one RJ45 Ethernet interface Debug interface RJ45 for debug usage Power interface Two-pin male plug for power cable  3 b. Hardware Design 4 • SFP+ case and connector: The SFP+ case and connector are standardized component on the market; 5 following figure describe the form factor of one SFP case which is integrated with connector. 6
 7 • RJ45 Ethernet interface: The RJ45 Ethernet interface is standardized component on the market; following 8 figure describe the form factor of one RJ45 interface. 9
 10 Figure 2-26: RJ45 interface 11
Figure 2-26: SFP+ case and connector
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 55
2.3.5 Mechanical 1 The shell of O-RU7-2 is showing in the following figure. The O-RU7-2 should be quiet, so it depends on the natural heat 2 dissipation method. Usually the bottom of the shell is built by metal. All hot component should make its surfaces 3 contact to metal shell through thermal pad. 4  5
Figure 2-27: O-RU7-2 Shell Mechanical Diagram 6  7 .  8 2.3.6 Power Unit 9 For Picocell, for the power solution of the O-RU7-2 can be over Ethernet cable (cat5E, cat6A) by POE (POE+, POE++) 10 or directly power cable with fibre. And for the board power solution, LDO and DCDC can be used. 11 a. Hardware Requirements 12 For PA unit, it should have larger enough gain to reduce extra driver amplifier for cost and PCB space. The 13 output power should be at least 27dBm count on the loss of switch and antenna filter. The ACLR should larger 14 than 47dBc according to the related 3GPP test mode. To reduce the power consumption, DPD is needed. And 15 the P1 dB requirement is closely related to the DPD algorithm. 16 Table 2-27: power unite requirement for 2T2R and 4T4R O-RU7-2 17 Module Power consumption

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 56
 2T2R  4T4R  Unit FPGA 9 11 W  Transceiver 5.74 11.48 W  PLL 1.78 1.78 W  PA 5 10 W 0.75 TDD ratio LAN 0.15 0.3 W 0.25 TDD ratio Ethernet PHY 1 1 W  DDR 0.9 0.9 W  Flash 0.1 0.1 W  others 1.65 1.65 W  component total power consumption 25.3 38 W  O-RU7-2 power consumption 29.7 45 W on board power efficiency 0.85  1 Table 2-28: Power unite function 2 Function Priority  Enable/Disable Mandatory  Power good Optional  Input voltage Mandatory 48V Output voltage Mandatory 0.85V 1.2V 1.3V 1.5V 1.8V 2.5V 3.3V 5V 12V etc.  3  4 b. Hardware Design 5 The block diagram of POE reference design is shown in Figure 2-28. Data Pair and Spare Pair are the POE 6 connections on the data transformers used to source the power over Ethernet.  VAUX is a local backup power 7 source if desired.  Isolated Output is the isolated raw output from the PoE sub-circuit. 8  9
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 57
 1 Figure 2-28: PoE Reference Design Diagram 2 2.3.7 Thermal 3 O-RU7-2 will use passive cooling. 4 2.3.8 Environmental and Regulations 5 The O-RU7-2 hardware system is RoHS Compliant. The power supply unit is EMC FCC/CISPR Class B compliant. 6 Table 2-29 lists the environmental related features and parameters.   7 Table 2-29: Environmental Features 8 Item Name Description Operating Temperature -5°C to +55°C Non-operating Temperature -40°C to 70°C Operating Relative Humidity 8% to 90% (non-condensing) Non-operating Relative Humidity 5% to 95% (non-condensing)  9
2.4 FHM7-2 Hardware Reference Design  10 The FHM7-2 is used to bridge the connation between O-DU7-2 and O-RU7-2. It needs to power the O-RU7-2 and 11 reduces the front haul bandwidth.  12
V
IN
Isolated
Power
Supply
Run
~

+
~

-
~

+
~

-
 VPORT          HSGATE                             HSSRC
AUX                                                            PWRGD
Power over Ethernet
Controller
GND
C
PORT
3
.
3
k
 47
nF
V
PORT
 C
PD
0
.
1
uF
V
AUX

(
9
V to
60
V
)
DATA
PAIR
SPARE
PAIR
 Isolated
Output
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 58
2.4.1 FHM7-2 High-Level Functional Block Diagram 1 Figure 2-29 shows the FHM7-2 block diagram for this reference design.  Following sections below describe the 2 functionality, interface and performance for each respective block of the Digital Processing Unit.  As device integration 3 is an ongoing activity, chip boundaries may be fluid and some functionality may move from one block to another or 4 entire functionalities may be absorbed into other blocks.  The sections below describe the functional blocks independent 5 of which physical device they may reside in. 6  7
 8 Figure 2-29: FHM7-2 General Block Diagram 9  10 2.4.2 FHM7-2 Hardware Components 11 2.4.2.1 Digital Processing Unit 12 The FHM7-2 need a lot of high speed interface. And for the shared cell application, the uplink need combining function. 13 i. FPGA Solution Design 1 14 In this section, the requirement and reference design based on FPGA are described. 15
FPGA+ARM
DDR
Flash
CLK
10G
SFP+.1
10G
SFP+.8
25G
SFP+
25G
SFP+
Power
FAN48V
220V
AC
個
RS232
RJ45
Serdes Serdes
Uplink Cascade
Power
interface1
Power
interface8個
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 59
a. FPGA Requirement 1 The requirements are as follows: 2 • Interface requirement are shown in Table 2-30 3 Table 2-30:  Interface requirements of the FPGA 4 Serdes lane At least 8 lanes of bi-direction10Gb Serdes At least 2 lanes of bi-direction25Gb Serdes  5 b. FPGA Design 6 This unit handles multiple high speed interfaces and the digital signal processing. The main chipset is based on 7 FPGA with ARM multi-core processor while FPGA is responsible for high speed data processing and ARM cores 8 are mainly for configuration and management.  9 The FPGA function is shown below: 10 For the uplink processing, the eCPRI interface module is used to receiver eCPRI link form O-RU7-2 and generate 11 the reference frequency and time slot for time and frequency synchronization. Then the eCPRI de-frame module 12 get the uplink IQ bit stream of the time domain the carrier from O-RU7-2. If the uplink IQ stream is compressed, 13 then it needs the de-compression module to translate them into original bit width.  14 After that all the O-RU7-2 uplink IQ streams are combined together and the precondition for the combine function is 15 that each stream from different O-RU7-2 are aligned in time domain. 16 Then the time domain IQ date go to the Low PHY function module to change to frequency domain IQ samples by 17 FFT. Other function is not detailed at here. 18 If the FHM7-2 can support two separate cells then the two cell uplink signal should be aggregated or interleaved 19 together. Then capture the IQ streams in the eCPRI frame and transmitted by eCPRI interface to the O-DU7-2. 20 For the downlink processing, the procedure is much the same with uplink but with an inverse sequence. The 21 difference is that the downlink signal is duplicated with 8 copies and sends to different O-RU7-2. 22 There is also a eCPRI OAM module; actually this module will work with the processor (Arm) to accommodate the 23 OAM of different O-RU7-2 and the FHM7-2 itself. 24
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 60
 1 Figure 2-30: FHM7-2 Digital Processing Block Diagram 2 The resource needed for the FPGA is listed below: 3 Table 2-31: FPGA Resource usage for FHM7-2 4 Device FF LUT URAM BRAM DSP IQ MUX 1000 1000 0 0 0 Cascade 2000 2000 0 0 0 IQ combine 2000 2000 0 32 0 eCPRI deframe*9 63000 63000 0 180 0 eCPRI frame*9 63000 63000 0 180 0 Fronthaul(eCPRI)x10 100000 80000 0 10 0 compress*1 3000 3000 0 24 32 de_compress*8 24000 24000 0 192 208 ethernet_cm 3000 3000 0 15 0 Other 20000 15000 0 200 0  5  6
eCPRI interface
eCPRI interface
eCPRI interface
De- compress
De- compress
De- compress
Buffer
Buffer
Buffer
I/Q combinition
eCPRI frameeCPRI interface
eCPRI de-frame
eCPRI de-frame
eCPRI de-frame
eCPRI interface
eCPRI interface
eCPRI interface
I/Q muxeCPRI interface
Buffer
Buffer
Buffer
Compression
eCPRI de-frame
Other cell aggregation
Other cell aggregation
eCPRIframe
eCPRIframe
eCPRIframe
Ethernet OAM
Other cell
FHGW 7-2-7-2
eCPRI   interface eCPRI   interface
eCPRI   interface
De -   compress De -   compress
De -   compress
Buffer
Buffer
Buffer
I / Q  combiniti on eCPRI  frame eCPRI  interface
eCPRI   de - frame eCPRI   de - frame
eCPRI   de - frame
eCPRI   interface eCPRI   interface
eCPRI   interface
I / Q mux eCPRI  interface
Buffer
Buffer
Buffer
Compress ion
eCPRI de - frame
Other cell  aggregati on
Other cell  aggregati on
eCPRI frame eCPRI frame
eCPRI frame
Ethernet  OAM Other cell
FHGW   7 - 2 - 7 - 2
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 61
2.4.3 Synchronization and Timing 1 In this section we describe the internal and external timing and synchronization that are managed by this 2 entity. 3 a. Hardware Requirements 4 • CLK requirement 5 The FHM7-2 may support some kinds of synchronization method: 6 1) IEEE 1588/SyncE 7 2) Support GPS/GLONASS/GALILEO/BEIDOU 8 So the PLL must support 1pps or eCPRI CDR as the reference frequency.  9 Table 2-32: Requirements of the PLL device 10 Device Description 1PPS Supported Synchronizer number at least 1 Output channel At least 5 VCO integrated Supported
 11 b. Hardware Design 12 This unit is to recover clock from external source and generate the synchronized clock to other devices. Upon 13 scenarios, there will be external sync source via eCPRI. 14
 15 Figure 2-31: CLK reference design for FHM7-2 16 For general FPGA device, each bank may have 4 Serdes channel. It is better to have separated clk to each bank. 17 So two clk of 156.25 MHz are needed for the FHM7-2, which is used for the 8 10G serdes interfaces with O-18 RU7-2. One 390.625MHz is used for 2 25G serdes interface with O-DU7-2 or cascaded FHM7-2. One 125MHz is 19
CLK
Reference clock from FPGA
390.625MHz
390.625MHz
156.25MHz
156.25MHz
125MHz
250MHz
To  FPGA 25G Serdes
To  FPGA 10 Serdes0
To  FPGA 10G Serdes1
For FPGA sys
For DDR function
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 62
used for FPGA system. One 250MHz clk for DDR device function.  One 390.625MHz is used for 25G eCPRI 1 interface between O-DU7-2 and FHM7-2. The input of the CLK module comes from FPGA CDR function which 2 get reference clk from the eCPRI line rate. Usually, one PLL device which is integrated with VCO is needed. 3 2.4.4 External Interface Ports 4 List and provide description of all external interfaces.  5 a. Hardware Requirements 6 The following table shows the external ports or slots provided by FHM7-2. 7 Table 2-33: External Port List 8 Port Name Feature Description Fronthaul interface Eight 10Gbps SFP+  transceiver interfaces Two 25Gbps SFP+  transceiver interfaces Debug interface RJ45 for debug usage Power interface PLUG AC FEMALE for power cable  9 b. Hardware Design 10 • SFP+ case and connector 11 The SFP+ case and connector are standardized component on the market; following figure describes the form 12 factor of one SFP case which is integrated with connector. 13  14  15
Figure 2-32: SFP+ case and connector 16 • RJ45 Ethernet interface 17 The RJ45 Ethernet interface is standardized component on the market; following figure describes the form 18 factor of one RJ45 interface. 19  20  21  22

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 63
 1 Figure 2-33: RJ45 interface 2 • Power interface 3 The 220V AC power connector is standardized component on the market; following figure describes the form 4 factor of one 220V AC power connector. 5  6
 7 Figure 2-34: AC power interface 8 2.4.5 Mechanical 9 The 1U rack mount chassis can contains the layout of the power unit and processing unit. The shell of FHM7-2 is 10 showing in the following figure. The power consumption of FHM7-2 is huge, so it may need a fan to accelerate the heat 11 dissipation.  12

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 64
Figure 2-35:  Shell Mechanical Diagram 1 2.4.6 Power 2 At minimum, fully describe the power consumptions for this white box.  Include all AC/DC input or outputs 3 and their ratings. Not mandatory but if you like you can add summary of all component's power requirement 4 and overall white box. 5 a. Hardware Requirements 6 • Power requirement:  The power solution is divided into two parts.  7 1. Input power module:  This power module must support AC to DC conversion. Usually 8 it converts 220V AC to 48V DC. 9 2. Output power module: It will supply power to the O-RU7-2 connected to the FHM7-2 and 10 also the device on the FHM7-2 itself. 11  12 Table 2-34: Requirements of the power unit 13 Item Description Input voltage AC:100V~264V Output voltage DC: 48V  Output power At least 600W
b. Hardware Design 14 Describe hardware reference design for this power unit. 15 This unit has two main functions which are internal power supply and external/remote power supply. The input 16 power is normally AC (100V to 250V) but DC input could be optional. For remote power supply, it will support 17 -48V DC via either standalone cable or cat-6A cable. 18 Usually a separated AC-DC power supply is used for the 220V to 48V conversion. It is very common power 19 supply on the market. 20 It should have fan to cool itself and handle for easy plug in and out. 21 Then the output power is divided into two portions. One for O-RU7-2 power supply, the other is for the device 22 on the FHM7-2 board. 23 For the on-board power solution, 48V to 12V converter is needed as standard 1/8 brick module. Then the power 24 voltage is further changer to lower level such as 5V, 3.3V, 1.1V, 1.0V and so on by DC/DC or LDO devices. 25 2.4.7 Thermal 26 Active cooling.  27
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 65
2.4.8 Environmental and Regulations 1 The FHM7-2 will fulfil the requirement in 4.6.3 of [6]. 2
2.5 FHGW7-2→8 Hardware Reference Design  3 The FHGW7-2→8 is used to bridge the connation between O-DU7-2 and O-RU8. It needs to power the O-RU8 and reduces 4 the front haul bandwidth.  5 2.5.1 FHGW7-2→8 High-Level Functional Block Diagram 6 Figure 2-36 depicts the FHGW7-2→8 block diagram for this reference design.  Following sections will describe the 7 functionality, interface and performance for each respective block within the figure.  Since device integration is an 8 ongoing activity, chip boundaries may be fluid and some functionality may move from one block to another or entire 9 functionalities may be absorbed into other blocks.  The descriptions below describe the functional blocks independent 10 of which physical device they may reside in. 11  12
 13 Figure 2-36: FHGW7-2→8 General Block Diagram 14
FPGA+Processor
DDR
Flash
CLK
10G
SFP+.1
10G
SFP+.8
25G
SFP+
25G
SFP+
Power
FAN48V
220V
AC
個
RS232
RJ45
Serdes Serdes
Uplink Cascade
Power
interface1
Power
interface8個
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 66
 1 2.5.2 FHGW7-2→8 Hardware Components 2 2.5.2.1 Digital Processing Unit 3 The FHGW7-2→8 need a lot of high speed interface. It would need the function of transforming the FH protocol with 4 split Option 8 to one of with split Option 7-2. This requires availability of the Low PHY function as required by option 5 7-2. For the shared cell application, the uplink will also need a combining function for aggregation and dis aggregation 6 of data. 7 i. FPGA Design Solution 1 8 In this section, the requirement and reference design based on FPGA are described. 9 a. FPGA Requirement 10 • Interface requirement:  Interface requirements for this FPGA design solution are provided in the 11 following table. 12 Table 2-35: Interface Requirements of the FPGA 13 Item Name Description Serdes lane At least 8 lanes of bi-direction10Gb Serdes At least 2 lanes of bi-direction25Gb Serdes  14 b. FPGA Design 15 This unit handles multiple high speed interfaces and the digital signal processing. The main chipset is based 16 on FPGA with multi-core processor while FPGA is responsible for high speed data processing and processor 17 cores are mainly for configuration and management.  18 The FPGA function is shown below: 19 For the uplink processing, the CPRI interface module is used to receive CPRI link from O-RU8 for 20 generation of the reference frequency and time slot for time and frequency synchronization. Then the CPRI 21 de-frame module gets the uplink IQ bit stream of the time domain the carrier from O-RU8. If the uplink IQ 22 stream is compressed, then it needs the de-compression module to translate them into original bit width.  All 23 the O-RU8 uplink IQ streams are combined and the precondition for the combine function is that each stream 24 from different O-RU8 are aligned in time domain.  Then the time domain IQ data go to the Low PHY 25 function module to change to frequency domain IQ samples by performing FFT function.  26 If the FHGW7-2-→8 can support two separate cells then the two cell uplink signal should be aggregated or 27 interleaved together. Then FHGW7-2-→8 should capture the IQ streams in the eCPRI frame and transmit it via 28 eCPRI interface to the O-DU7-2. For the downlink processing, the procedure is very much the same as uplink 29 but in reverse order. The difference is that the downlink signal is duplicated with 8 copies and transmits that 30
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 67
to different O-RU8.  There is also one eCPRI/CPRI OAM module. Actually this module will work with the 1 processor to accommodate the OAM of different O-RU8 and the FHGW7-2-→8 itself. 2
 3 Figure 2-37: FHGW7-2→8 Digital Processing Block Diagram 4 The FPGA resource needed for the FPGA is listed below: 5 Table 2-36: FPGA Resource Usage for FHGW7-2-→8 6 Device FF LUT URAM BRAM DSP IQ MUX 1000 1000 0 0 0 Cascade 2000 2000 0 0 0 IQ combine 2000 2000 0 32 0 eCPRI deframe*2 14000 14000 0 40 0 eCPRI frame*2 14000 14000 0 40 0 CPRI deframe*8 40000 40000 0 0 0 CPRI frame*8 40000 40000 0 0 0 Fronthaul(eCPRI)x2 20000 16000 0 2 0 Fronthaul(CPRI)x8 37890 24804 0 8 0 compress*1 3000 3000 0 24 32 de_compress*8 24000 24000 0 192 208 Ethernet CM 3000 3000 0 15 0 iFFT & CP+ 7763 5323 0 27 23 FFT & CP- 7763 5323 0 27 23
CPRI interface
CPRI interface
CPRI interface
De- compress
De- compress
De- compress
Buffer
Buffer
Buffer
I/Q combinition
eCPRI frameeCPRI interface
CPRI de-frame
CPRI de-frame
CPRI de-frame
CPRI interface
CPRI interface
CPRI interface
I/Q muxeCPRI interface
Buffer
Buffer
Buffer
Compression
eCPRI de-frame
Other cell aggregation
Other cell aggregation
CPRIframe
CPRIframe
CPRIframe
Ethernet OAM
Other cell
FHGW 7-2-8
Low - PHY
Low - PHY
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 68
PRACH front end 4000 3000 0 32 50 Other 20000 15000 0 200 0  1 2.5.3 Synchronization and Timing 2 This section describes the synchronization and timing mechanism that is used in the FHGW7-2→8. 3 a. Hardware Requirements 4 • CLK requirement 5 The FHGW7-2→8 may support some kinds of synchronization method: 6 1) IEEE 1588/SyncE 7 2) Support GPS/GLONASS/GALILEO/BEIDOU 8 So the PLL must support 1pps or eCPRI CDR as the reference frequency.  9 Table 2-37: Requirements of the PLL device 10 Item Name Description 1PPS  Supported
Synchronizer number at least 1 Output channel At least 6 VCO integrated Supported
 11 b. Hardware Design 12 This unit is to recover clock from external source and generate the synchronized clock to other devices. Upon 13 scenarios, there will be external sync source via eCPRI. 14
 15 Figure 2-38: CLK reference design for FHGW7-2→8 16
CLK
Reference clock from FPGA
390.625MHz
390.625MHz
122.88MHz
122.88MHz
125MHz
250MHz
To  FPGA 25G Serdes
To  FPGA 10 Serdes0
To  FPGA 10G Serdes1
For FPGA sys
For DDR function
122.88MHz For Low PHY function
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 69
For general FPGA device, each bank may have four Serdes channels. It is better to have separated CLK signal to 1 each bank. Three CLK signals of 122.88MHz are needed for the FHGW7-2→8. One CLK signal of 125MHz is 2 used for FPGA system, while one CLK signal of 250MHz is used for DDR device function.  One CLK signal of 3 390.625MHz is used for 25G eCPRI interface between O-DU7-2 and FHGW7-2→8, and one CLK signal of 4 122.8MHz is used for low PHY function. The input of the CLK module comes from FPGA CDR function which 5 can get reference CLK from the sync-plane of eCPRI. Usually, one PLL device integrated with VCO and two 6 separated synthesizers is needed. 7 2.5.4 External Interface Ports 8 This section describes the external interface ports that are needed in the FHGW7-2→8. 9 a. Hardware Requirements 10 The following table shows the external ports or slots provided by FHGW7-2→8. 11 Table 2-38: External Port List 12 Port Name Feature Description Fronthaul interface Eight 10Gbps SFP+  transceiver interfaces Two 25Gbps SFP+  transceiver interfaces Debug interface RJ45 for debug usage Power interface PLUG AC FEMALE for power cable  13 b. Hardware Design 14 • SFP+ case and connector 15 The SFP+ case and connector are standardized component on the market; following figure describes the 16 form factor of one SFP case which is integrated with connector. 17  18
Figure 2-39: SFP+ case and connector 19 • RJ45 Ethernet interface 20 The RJ45 Ethernet interface is standardized component on the market; following figure describes the form 21 factor of one RJ45 interface. 22

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 70
 1 Figure 2-40: RJ45 interface 2 • Power interface 3 The 220V AC power connector is standardized component on the market; following figure describes the 4 form factor of one 220V AC power connector. 5  6
Figure 2-41: AC power interface 7   8

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 71
2.5.5 Mechanical 1 The 1U rack mount chassis can contain the layout of the power unit and processing unit. The shell of FHGW7-2→8 is 2 showing in the following figure. The power consumption of FHGW7-2→8 is huge, so it may need a fan to accelerate the 3 heat dissipation.  4
 5 Figure 2-42:  Shell Mechanical Diagram 6 2.5.6 Power 7 At minimum, fully describe the power consumptions for this white box.  Include all AC/DC input or outputs and their 8 ratings. Not mandatory but if you like you can add summary of all component's power requirement and overall white 9 box. 10 a. Hardware Requirements 11 • Power requirement:  The power solution is divided into two parts.  12 1. Input power module 13 This power module must support AC to DC conversion. Usually it converts 220V AC to 48V DC. 14 2. Output power module 15 It will supply power to the O-RU8 connected to the FHGW7-2à8 and also the device on the FHGW7-2→8 16 itself. 17  18  19

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 72
 1  2 Table 2-39: Power Unit Requirements  3 Item Name Description Input voltage AC:100V~264V Output voltage DC: 48V  Output power At least 600W  4 b. Hardware Design 5 This unit has two main functions which are internal power supply and external/remote power supply. The input 6 power is normally AC (100V to 250V) but DC input could be optional. For remote power supply, it will support 7 -48V DC via either standalone cable or cat-6A cable.  Usually a separated AC-DC power supply is used for the 8 220V to 48V conversion. It is very common power supply on the market. It should have fan to cool itself and 9 handle for easy plug in and out. Then the output power is divided into two portions. One for O-RU8 power 10 supply, the other is for the device on the FHGW7-2→8 board.  For the on board power solution, 48V to 12V 11 converter is needed as standard 1/8 brick module. Then the power voltage is further changer to lower level such 12 as 5V, 3.3V, 1.1V, 1.0V and so on by DC/DC or LDO devices. 13 2.5.7 Thermal 14 Active cooling shall be used for this fronthaul gateway.  15 2.5.8 Environmental and Regulations 16 This FHGW7-2→8 will fulfil the requirements as described in 4.6.3 of [6]. 17   18
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 73
Annex 1: Parts Reference List 1 According to WG7 scope and charter, component selection for example implementation of white box hardware is 2 allowed for WG7 but would not be mandatory in any Specification.   3 Recommended O-DU7-2 parts reference is given in table below: 4 No. Part Number Descriptions 1 Intel® Xeon® Processor D-2183IT Intel® Xeon® Skylake D D-2100 SoC processor  2 Intel® I350 Intel® 1GbE x4 Ethernet controller 3 Intel® X557-AT2 Intel® 10GbE x2 Ethernet controller 4 Intel® I210 Intel® 1GbE Ethernet controller 5 ASPEED® AST-2500 ASPEED® BMC controller 6 UniIC® SCQ08GU03H1F1C-26V UniIC® DDR4 8GB  7 Powerleader® MTFDDAK480TDC-1AT1ZABYY Powerleader® SSD 480GB 8 Accelink® RTXM228-551 Accelink® 10Gbps Optical module  5  6   7
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 74
 1
Annex 2 FHGW7-2→8 Option 8 CPRI specification reference 2 design 3 Please refer to “Annex2 - CPRI specification reference design” in O-RAN.WG7.IPC-HRD-Opt8.0-v03.00，4 https://www.o-ran.org/specifications, reuse all contents except to replace the O-DU8 with O-DU7-2, and replace the 5 FHM8 with FHGW7-2→8 . 6  7
Annex 3 FHGW7-2→8 Option 8 CPRI spec reference design – 8 Management plane 9 Please refer to “Annex3 - Option 8 CPRI spec reference design – Management plane” in O-RAN.WG7.IPC-HRD-10 Opt8.0-v02.00，https://www.o-ran.org/specifications, reuse all contents except to replace the O-DU8 with O-DU7-2, and 11 replace the FHM8 with FHGW7-2→8. 12  13
Annex 4 FHGW7-2→8 management plane reference design 14  15 A4.1  Scope 16 This document specifies the management plane reference design for FHGW7-2→8. Except content specify here, 17 other management function is based ORAN WG4 Management Plane Specification and reuse it. 18 A4.2  Reference 19 The following documents contain provisions which, through reference in this text, constitute provisions of the 20 present document. 21 - References are either specific (identified by date of publication, edition number, version number, etc.) or 22 non-specific. 23 - For a specific reference, subsequent revisions do not apply. 24 - For a non-specific reference, the latest version applies. In the case of a reference to a 3GPP document (including 25 a GSM document), a non-specific reference implicitly refers to the latest version of that document in Release 15. 26
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 75
[1] 3GPP TR 21.905: “Vocabulary for 3GPP Specifications” 1 [2] Interface Specification: “CPRI Specification Common Public Radio Interface (CPRI)”, V7.0, October 2015. 2 [3] ORAN-WG4.CUS.0-v03.00 Technical Specification, ‘O-RAN Fronthaul Working Group Control, User and 3 Synchronization Plane Specification’. https://www.o-ran.org/specifications 4 [4] ORAN-WG4.MP.0-v03.00 Technical Specification, ‘O-RAN Fronthaul Working Group Control, Management 5 Plane Specification’. https://www.o-ran.org/specifications 6  7 A4.3  Definitions and Abbreviations 8 For the purposes of the present document, the terms and definitions given in 3GPP TR 21.905 [1] and the 9 following apply. A term defined in the present document takes precedence over the definition of the same term, if any, 10 in 3GPP TR 21.905 [1]. 11 Abbreviations Full name C&M Control and Management CPRI Common Public Radio Interface LOF Lost of Frame LOS Lost of Signal LSB Least Significant Bit M-Plane Management Plane MSB Most Significant Bit O-DU7-2 O-RAN Distributed Unit with split option 7-2 FHGW7-2→8 FHGW between O-DU7-2 and O-RU8 O-RU8 O-RAN Radio Unit with split option 8 RAI Remote Alarm Indication S-Plane Synchronization Plane SAP Service Access Point SDI SAP Defect Indication
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 76
U-Plane User Plane  1 Note: If without clear clarification in this Annex, O-DU always refer to O-DU7-2, FHGW always refers to FHGW7-2 2→8, O-RU always refers to O-RU8. 3 A4.4  High Level Description 4 This specification refers to following architecture model. 5 From the perspective of the lower layer connection protocol, as shown in the following figure, the architecture model 6 includes: 7 - Ethernet/VLAN protocol connection is applied between O-DU7-2 and FHGW7-2→8  8 - Ethernet/VLAN protocol connection is applied between FHGW7-2→8 and FHGW7-2→8  9 - CPRI protocol connection is applied between FHGW7-2→8 and O-RU8 10
 11  Figure 1 Architecture-lower layer connection 12 From M-Plane perspective, as shown in the figure below, this architecture model includes: 13 - NETCONF client is deployed in O-DU7-2 14 - NETCONF server is deployed in FHGW7-2→8 and O-RU8 15 - O-DU and FHGW7-2→8 are connected with NETCONF management protocol 16 - O-DU and O-RU8 are connected with NETCONF management protocol 17

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 77
 1 Figure 2 Architecture M-Plane connection 2 From C-Plane & U-Plane perspective, as shown in the figure below, this architecture model includes: 3 - High-PHY is deployed in O-DU7-2 4 - Low-PHY is deployed in O-RU8 5 - The O-DU and FHGW7-2→8 connect with e-CPRI protocol and split with Option7-2. 6 - The FHGW7-2→8 and FHGW7-2→8 connect with e-CPRI protocol and split with Option7-2. 7 - The FHGW7-2→8 and O-RU8 connect with CPRI protocol and split with Option8. 8

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 78
 1 Figure 3 Architecture C&U-Plane connection 2 The content of this chapter includes the management of FHGW7-2→8 in accordance with the description of the previous 3 architecture model chapter 4 A4.5   Interface Management 5
A4.5.1 CPRI Interface Management 6 The basic properties management of the CPRI interface are in the following section, while the details of U-Plane data 7 flow and transceiver parameter acquisition are in the specification of section 4.3.1. 8 A4.5.1.1 CPRI Interface YANG model 9 Yang model: o-ran-interfaces-cpri.yang 10 The basic properties management of CPRI Interface includes:  11 - The configuration of CPRI protocol version 12 - The configuration of CPRI interface model  13 - The configuration of CPRI line speed rate  14 - The configuration of CPRI link coding parameter  15 - CPRI start pointer configuration of C-Plane and M-Plane 16 - read CPRI status  17

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 79
To make it simple, there are some working assumption about the basic property’s management: 1 1) CPRI interface mode. It is agreed that the northward interface of CPRI link is the master port mode, and the 2 southward interface is the slave port mode. For example, in the case of direct connection, O-DU or FHGW7-2→8 3 southward CPRI interface is master port mode, O-RU8 port is slave port mode; while in the case of cascading, the 4 northward port at the level above the O-RU8 cascade is configured with slave port mode, and the southward port at 5 the level below the O-RU8 concatenation is configured with master port mode. 6 2) CPRI physical layer is in state A when it is ready. To ensure that CPRI link can reach state B and is in physical 7 layer synchronization state, CPRI port shall be configured as follows: 8 a) CPRI line rate configuration is as follows: 9 Table 4 The configuration of CPRI line rate  10 CPRI line bit rate [Mbit/s] Z X W Y B 10137.6  0, 1, ..., 149  0, 1, …, 255 0, 1, …, 15 0, 1, 2, … , 19  0, 1, … , 159 12165.12 0, 1, 2, … , 23 0, 1, … , 191 24330.24  0, 1, 2, … , 47  0, 1, … , 383 b) IQ sampling bits width 11 Table  5 IQ sampling bits width 12 Direction of link Symbol for sample width Range[bits] Downlink M 16 Downlink M 8(with compression algorithm) Uplink M’ 16 Uplink M’ 8(with compression algorithm) c) CPRI link coding 13 1. Link encoding can be configured as： 14 2. 64B/66B 15 3. 64B/66B RS-FEC（optional） 16 d) CPRI protocol version 17 In order to ensure that the CPRI master and slave ports enter the state C, both ends of the CPRI agreement 18 shall use the CPRI protocol version No. 1. "Protocol Version" is defined in the chapter “L1 Inband Protocol” 19 of the CPRI specification. 20 Note: The difference between Protocol Version 1 and 2 is that when Protocol Version = 2, all data (except subchannel 21 Ns = 0 control word BYTES #Z.X.Y Y<=1 and subchannel Ns = 2) need to add perturbation before linear encoding. 22 With Protocol Version = 1, perturbation is not required. For simplicity, use the Protocol Version = 1 configuration. 23 3) To ensure that the master and slave ports of CPRI enter the state D, the control and management channel 24 conventions are configured as follows: 25 a) the control management channel, namely Ethernet channel rate configuration is as follows: 26
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 80
Table6 Ethernet channel rate configuration 1 CPRI line bit rate[Mbit/s] Length of control word[bit] Control word consisting of BYTES# Minimum ethernet bit rate[Mbit/s](#Z.194.0=rr111111)
Maximum ethernet bit rate[Mbit/s](#Z.194.0=rr010100)  10137.6 128 #Z.X.0,#Z.X.1,#Z.X.2,#Z.X.3,#Z.X.4,#Z.X.5,#Z.X.6,#Z.X.7,#Z.X.8,#Z.X.9,#Z.X.10,#Z.X.11,#Z.X.12,#Z.X.13,#Z.X.14,#Z.X.15
7.68 337.92
12165.12 128 #Z.X.0,#Z.X.1,#Z.X.2,#Z.X.3,#Z.X.4,#Z.X.5,#Z.X.6,#Z.X.7,#Z.X.8,#Z.X.9,#Z.X.10,#Z.X.11,#Z.X.12,#Z.X.13,#Z.X.14,#Z.X.15
7.68 337.92
24330.24 128 #Z.X.0,#Z.X.1,#Z.X.2,#Z.X.3,#Z.X.4,#Z.X.5,#Z.X.6,#Z.X.7,#Z.X.8,#Z.X.9,#Z.X.10,#Z.X.11,#Z.X.12,#Z.X.13,#Z.X.14,#Z.X.15
7.68 337.92
b) CPRI C-Plane and M-Plane pointer, pointing to the starting location for fast control and management of 2 Ethernet channels. The Ethernet Pointer is configured as 20 3 4) To ensure that the master and slave ports of CPRI enter state E and State F, the O-RU8 slave port can use the 4 established Ethernet control and management channel to execute the NETCONF Call Home procedure in Chapter 5 4。 6 5) CPRI state conventions 7 1) CPRI starting state 8 A． Standby 9 B． L1 Synchronization and Rate Negotiation 10 C． Protocol Setup 11 D． C&M Plane (L2+) Setup 12 E． Interface and Vendor specific Negotiation 13 F． Operation 14 4. Based on the above CPRI startup states, the M-Plane defines quarriable CPRI startup states, including 15 ENABLE and DISABLE. When the equipment at both ends of the CPRI link enters the F state, the startup 16 state of CPRI is ENABLE state, and the startup state of CPRI is DISABLE state if it is in the A-E state. 17 2) CPRI link status 18 CPRI specification defines the following alarms： 19 A． LOS 20 B． LOF 21 C． SDI 22 D． RAI 23 5. Based on the above CPRI link alarms, the quarriable CPRI link states, including NORMAL and 24 ABNORMAL, are defined at the time of the alarms. If have alarm for the ABNORMAL, otherwise 25 NORMAL. 26
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 81
 1 A4.5.1.2 Initialization CPRI Interface  2 Pre-condition: 3 The M-Plane connection between O-DU and FHGW7-2→8 is established, and the FHGW7-2→8 southward CPRI 4 interface initialization begins. 5 Post-condition: 6 At the end of this procedure, the initialization configuration from the FHGW7-2→8 southward to the CPRI interface 7 is completed. 8 Procedure: 9 1) In the startup phase, according to the definition in the o-ran-interfaces-cpri.yang model, the NETCONF client 10 completed the initialization configuration of basic parameters such as line-bit-rate, sample width, Protocol 11 Version, Pointer P for each FHGW7-2→8 southward CPRI interface. 12 2) During the link establishment procedure of CPRI, Protocol Version, Pointer P and other information are included 13 in the control word of CPRI and sent to O-RU8. 14 A4.5.1.3 Retrieve Transceiver infomation 15 Pre-condition: 16 The M-Plane connection between O-DU and FHGW7-2→8 is established. 17 Post-condition: 18 At the end of this procedure, O-DU obtains the information of FHGW7-2→8 transceiver module. 19 Procedure: 20 1) During startup or hot plug, The FHGW7-2→8 detects transceiver modules and stores data information 21 from transceiver modules in files; 22 2) The NETCONF client obtains the file according to the netconf-yang file upload procedure. 23 3) Exception: 24 l If transceiver module is inserted during the file upload procedure, the contents of files before the 25 procedure or failure will be provided. 26 l If FHGW7-2→8 can not read data from transceiver module, or file does not exist, then FHGW7-2→8 27 does not create file or delete the file created before (note: Te file upload will failure because the 28 file does not exist during the file upload procedure.). 29 A4.5.1.4 Configuration CPRI Interface for U-Plane  30 Pre-condition: 31 The M-Plane connection between O-DU and FHGW7-2→8 is established. 32
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 82
Post-condition: 1 At the end of this procedure, the U-Plane from the FHGW7-2→8 side is managed and configured. Configuration of 2 the U-Plane data flow path between O-DU and FHGW7-2→8 is completed. 3 Procedure: 4 1) The NETCONF client will configure and manage the U-Plane configuration of the FHGW7-2→8 5 southward CPRI interface according to the newly added transport-flow type in the o-ran-processing-6 element.yang model. and set the transport-flow-type to "CPRI INTERFACE ", and carry out 7 corresponding CPRI interface configuration of U-Plane. 8 2) eaxc-id identifies the end-to-end data flow from the processing end of the O-DU to the end of the O-9 RU8 antenna. Configure the data flow path between O-DU and FHGW7-2→8 according to eaxc 10 information. 11 3) The FHGW7-2→8 side completes the mapping from eaxc to the FHGW7-2→8 southward CPRI port. The 12 specific CPRI interface IQ configuration information includes whether to compress IQ data, starting bit 13 position of IQ data, starting bit position of compression information, AGC bit position etc. After 14 completing the IQ configuration procedure of the CPRI interface, the CPRI mapping relationship on the 15 southward CPRI interface is determined. In the case of different cell bandwidth and antenna 16 configuration, different IQ configuration is required on the CPRI interface. 17 A4.6  FHGW7-2→8 U-Plane Routing and Carrier Configuration 18 The target of this chapter is similar to "Chapter 12 Details of O-RU8 Operations" of [4]. 19 U-Plane configuration in this chapter specifically refers to the U-Plane configuration of Option 7-2. Based 20 on the architectural model in Chapter 2. Indoor Pico Cell have a Low PHY function (FFT/iFFT), as well as 21 copy and combine functions, which U-Plane configuration described in this chapter. 22 This chapter presents the configuration of U-Plane message routing between O-DU and FHGW7-2→8. After 23 completing the U-Plane configuration, routing is established between the O-DU and the FHGW7-2→8's U-Plane 24 application endpoints, and IQ data can be exchanged using the U-Plane application protocol defined by [3]. 25 The U-Plane message routing configuration includes: 26 1) eaxc-id address format definition 27 2) U-Plane endpoint addressing 28 3) U-Plane message routing configuration procedure 29  30 A4.6.1 General Description 31
A4.6.1.1 YANG Model Files 32 o-ran-uplane-conf-hub.yang: defining the U-Plane configuration capability of the FHGW7-2→8 . 33
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 83
A4.6.1.2 Specific Conventions 1 Table 8 2  O-RAN M-plane Specification This Specification eAxC_ID subfield bit width Not fixed Fixed Non-delay management service supported Not supported
 3 A4.6.1.3 YANG Model Detail 4 U-Plane configuration model is a user plane configuration of the Low PHY deployed in FHGW7-2→8. The 5 YANG model is defined in o-ran-uplane-conf-hub.yang, which mainly includes: 6 ü List of multiple static TX endpoints: static-low-level-tx-endpoints 7 ü List of multiple static RX endpoints: static-low-level-rx-endpoints 8 ü List of multiple configurable TX endpoints: low-level-tx-endpoints. Each configurable TX endpoint 9 low-level-tx-endpoint map to a static TX endpoint static-low-level-tx-endpoint. 10 ü List of multiple configurable RX endpoints: low-level-rx-endpoints. Each configurable RX endpoint 11 low-level-rx-endpoint map to a static RX endpoint static-low-level-rx-endpoint. 12 ü List of multiple TX links: low-level-tx-links. Each low-level-tx-link, One end link e-CPRI data flow 13 model eth-flow defined in the o-ran-processing-element.yang, the other end link to configurable TX 14 endpoint low-level-tx-endpoint. 15 ü List of multiple RX links: low-level-rx-links. Each RX link low-level-rx-link, one end link to e-CPRI 16 data flow model eth-flow defined in the o-ran-processing-element.yang, the other end link to 17 configurable TX endpoint low-level-rx-endpoint. 18  19
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 84
 1 Figure 1 FHGW7-2→8 U-Plane Configuration 2 A4.6.2 Format of eAxC_ID  3 As defined in [3], eAxC_ID consists of four parameters: DU-PORT, RU-PORT, CC-ID and BAND-4 SECTOR-ID. The sequence of parameters in eAxC_ID must obey the CUS interface specification definition. 5 In this specification, eAxC_ID is 16 bit, Each subfield is configured with a fixed length: [DU-6 PORT]:[BAND-SECTOR]:[CCID]:[RU-PORT] = 2:6:4:4. 7 <du-port-bitmask> 1100000000000000 </du-port-bitmask> 8 <band-sector-bitmask> 0011111100000000 </band-sector-bitmask> 9 <ccid-bitmask> 0000000011110000 </ccid-bitmask> 10 <ru-port-bitmask> 0000000000001111 </ru-port-bitmask> 11  12  13 A4.6.3 U-Plane Endpoint Addressing 14

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 85
For FHGW7-2→8 based on e-CPRI Option7-2 to CPRI Option8, eaxc-id is used for resource mapping and U-1 Plane endpoint addressing. 2 Different eaxc-id correspond to different logical functions, such as cell, carrier, air separation data flow, etc. It 3 identifies the end-to-end data flow from the processing end of the O-DU to the end of the O-RU8 antenna. 4 During the configuration procedure: 5 O-DU should configure the eaxc-id for FHGW7-2→8 U-Plane endpoints.so as to realize the mapping between 6 logical functions and FHGW7-2→8 physical resources. Refer to the YANG model low-level-tx-endpoint and 7 low-level-rx-endpoint in the o-ran-uplane-conf-hub.yang. 8 O-DU should configure the relation between the U-Plane endpoint and the northward e-CPRI data flow for the 9 FHGW7-2→8, to realize the mapping between the northward e-CPRI data flow and the O-RU8 physical resources. 10 O-DU should configure the relation between the U-Plane endpoint and the southward e-CPRI data flow for 11 the FHGW7-2→8, to realize the mapping between the data flow to e-CPRI and the physical resources of O-RU8. 12 See 15.2.4 shared cell for details. 13 O-DU should configure the relation between the U-Plane endpoint and the southward CPRI data flow for the 14 FHGW7-2→8, to realize the mapping between the southward CPRI data flow and the O-RU8 physical resource. 15 See 15.2.4 shared cell for details. 16 In the procedure of data transmission, combined with the 15.2.1.1 CPRI U-Plane data flow model: 17 In the downlink direction, the FHGW7-2→8 obtains the e-CPRI data flow from the e-CPRI interface, finds the 18 corresponding U-Plane Tx endpoint(low-level-tx-endpoint) according to eaxc-id, and sends the processed data 19 to the CPRI data flow on the corresponding CPRI interface. 20 In the uplink direction, after the FHGW7-2→8 receives the CPRI data flow from the CPRI interface, it finds the 21 corresponding U-Plane Rx endpoint(low-level-rx-endpoint), according to eaxc-id, and sends the processed data 22 to the e-CPRI data flow on the corresponding e-CPRI interface. 23  24 The rules for configuring eaxc-id by O-DU are as follows: 25 - For the same uplink U-Plane data flow, 26 ü The low level TX endpoint (low-level-tx-endpoint) in FHGW7-2→8 should be configured with the same 27 eaxc-id with TX endpoint (tx-endpoint) in O-RU8; 28 - For the same downlink U-Plane data flow, 29 ü The low level RX endpoint (low-level-rx-endpoint) in FHGW7-2→8 should be configurated with the same 30 eaxc-id with the RX endpoint (rx-endpoint) in O-RU8; 31 The FHGW7-2→8 should reject configuration requests that violate the above rules. 32  33
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 86
The diagram below shows an example of eaxc-id assignment in the architecture converting from eCPRI 1 Option7 to CPRI Option8. 2  3
 4 Figure 2  Examples of eaxc-id assignment 5  6 A4.6.4 U-Plane Routing and Carrier Configuration 7 The list YANG model of low-level-tx-endpoints and low-level-rx-endpoints in the o-ran-uplane-conf-8 hub.yang, represent the collection of FHGW7-2→8 U-Plane endpoints. Each element of the list represents a TX 9 endpoint or RX endpoint. The endpoint parameter (eaxc-id) represents the local address of the endpoint, It’s an 10 unsigned 16-bit integer, and follows the eaxc-id address format defined above. 11 The NETCONF client is responsible for correlation all to the same interface, and a unique eaxc-id address 12 assigned by the low-level-rx-endpoint element and the low-level-tx-endpoint element referenced by the level-13 rx-link/the level-tx-link.   14 Note:  15 ü The low-level-rx-endpoint and the low-level-tx-endpoint can be assigned to the same eaxc-id. 16 ü The NETCONF server should reject configuration requests that violate the above rules. 17 ü The default eaxc-id parameter has a value of 0. 18  19 Pre-condition: 20 • The M-Plane connection between the NETCONF client and the NETCONF server is established. 21

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 87
Post-condition: 1 • Assign eaxc-id to the U-Plane transceiver endpoint. 2 • Carrier creation can be further performed. 3 Procedure: 4 1) The NETCONF client determines the following elements whether exist provided by the NETCONF server: 5 • low-level-tx-endpoint element: by reading o-ran-uplane-conf-hub.yang of the static-low-level-tx-6 endpoints list; 7 • low-level-rx-endpoint element: by reading o-ran-uplane-conf-hub.yang of the static-low-level-rx-8 endpoints list; 9 • interface elements: by reading o-ran-interfaces.yang interface list. 10 2) The NETCONF client determines the ability and parameters of O-RU8 exposure through the following 11 nodes: 12 • the static-low-level-tx-endpoints and the static-low-level-rx-endpoints exposed ability. 13 • the endpoint-types and the endpoint-capacity-sharing-groups exposed ability, 14 Note 1 :  15 ü The information above shall be considered when the NETCONF client concatenates low-level-t/rx-16 endpoints (where the argument name points to static-level-t/rx-endpoints). 17 3) For the elements identified in Step 1), the NETCONF client checks the following relationships: 18 • static-low-level-tx-endpoint element and interface element; 19 • static-low-level-rx-endpoint element and interface element. 20 4) For static-low-level-rx-endpoint, the NETCONF client determines its ability to support time-21 management-free and/or time-managed: 22 • The information of the delay service type supported by the endpoint is exposed through the parameter 23 delayed-data-transfer-supported under static-low-level-rx-endpoint. and Supporting time 24 management is a mandatory feature. 25 • Configure the non-time-managed-delay-enabled parameter of low-level-rx-endpoint. the default value 26 of this parameter is FLASE, namely the endpoint support time management service by default. 27 5) The NETCONF client can optionally check the transmission connection of the NETCONF server, as 28 described in Chaper 4.6 in [3].  29 Note 2:  30 ü After this step completes smoothly, the NETCONF client knows which NETCONF servers provide 31 the low-level-tx-endpoint and low-level-rx-endpoint elements that the Tx/Rx endpoint of the 32 NETCONF client service has access to. 33 6) The NETCONF client determines accessible the low-level-rx-endpoint elements and the low-level-tx-34 endpoint elements, suitable for the target cell configuration (that is, connected to a specific antenna array 35 and able to support the target business type). 36 7) The NETCONF client assigns an unique eaxc-id to the endpoint identified in Step 1). 37 Note 3: 38 ü For all endpoints connected to the same interface element,  the eaxc-id is enforced to be unique. and 39 is associated with either the lower-level-rx-endpoint element or the lower-level-tx-endpoint 40 element. 41
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 88
 1 Figure 3 FHGW7-2→8 U-Plane Configuration Procedure 2

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 89
 1 A4.7  FHGW7-2→8 Delay Management 2 The fronthaul interface between O-DU and FHGW7-2→8 adopts e-CPRI based on Option 7-2x function split 3 defined by ORAN-WG4.CUS.0-v03.00. Its delay management complies with the technical requirements in Section 4 11.3, "Delay Management of shared Cell".  5 A4.7.1 Convention 6 The current delay measurement and management model is implemented according to the FHGW7-2→8 functional 7 model given in Section 15.2.4. The functional model supports the following combine types: 8 Combine type1: Uplink data from southward CPRI interfaces are combined in CPRI domain, after processed by 9 the Low PHY and output in the format of Option7-2x at the FHGW7-2→8 northward interface, namely uplink data of 10 CPRI domain combined within the FHGW7-2→8. 11 Combine type 2:  Southward Option7-2x port (e-CPRI) Northward data can be combined in the 7-2x data domain. 12 This mode is the FHM mode of O-RAN Option7-2x shared cell. This method supports the combine of 1~n sub-FHGW7-13 2→8 uplinked data at the FHGW7-2→8. 14 Corresponding to Combine type 1, the combine delay of Option8 field is reflected as a part of TBDelayUL. 15 Corresponding to Combine type 2, the combine delay of option7-2x field is reflected as T_Comb. 16 Unsupported combines: 17 Data combine between Option8 southward port and Option7-2X southward port is not currently supported. 18  19 A4.7.2 Delay Parameters 20 Based on e-CPRI's definition of reference points, take the 2-level FHGW7-2→8 cascade as an example, and the 21 delay reference points are shown in the figure below. 22
 23 Figure 4 Definition I of Time delay reference point and delay parameter  24

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 90
N FHGW7-2→8 cascades symbols of figure Time delay parameter model Specification DL UL e-CPRI network transmission delay (For the NTH fronthaul connection, n=1...N)
T12_n T34_n T12_n_min T12_n_max T34_n_min T34_n_max Configure parameters. O-DU parameter acquisition method: Method 1: Predefined Method 2: Delay measurement Notify O-RU8 via M-Plane
O-DU TX/RX window T1a Ta4 C Plane T1a_min_cp_dl T1a_max_cp_dl T1a_min_cp_ul T1a_max_cp_ul Intermediate values. According to the receive/send window of FHGW7-2→8 and network transmission delay calculation U Plane T1a_min_up T1a_max_up Ta4_min Ta4_max O-DU delay profile NA T1a_max_upO-DU TXmaxO-DU Ta4_maxO-DU RXmaxO-DU The capability parameter of O-DU. O-DU can be told to O-RU8 via M-Plane  FHGW7-2→8#1 Copy/combine processing delay on southward cascade port
T_Copy T_Comb T_Copy T_Comb Capability parameters (not configurable). The FHGW7-2→8 is reported to the O-DU via the M-Plane NA NA Ta3_prime_max T_Waiting Configure parameters. O-DU is configured to the FHGW7-2→8 via the M-Plane FHGW7-2→8#2 Processing delay on southward directly connected port FHGW7-2→8 delay profile
TBDelayDL  TBDelayUL
C Plane  TBDelay_min_cp_dl TBDelay_max_cp_dl
TBDelay_min_cp_ul TBDelay_max_cp_ul Capability parameters (not configurable). Set values for bandwidth, subcarrier intervals, and ports It may include: The IQ data received from the northward interface in the cache is extracted to the Low PHY processing unit; Low PHY treatment Make a copy of the data to send to the southward interface U Plane TBDelay_min_up_dl TBDelay_max_up_dl
TBDelay_min_up_ul TBDelay_max_up_ul
NA Tcp_adv_dl  Capability parameters (not configurable) The descending C-Plane is relative to the advance of the -U-Plane Make a copy of the data to send to the southward interface FHGW7-2→8#2+O-RU8 equivalent delay
TB2a TBa3 C Plane TB2a_min_cp_dl TB2a_max_cp_dl
TB2a_min_cp_ul TB2a_max_cp_ul Intermediate values.
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 91
 1 Figure 5 Definition II of delay reference point and delay parameter  2 The time of delay in Option 7-2 fronthaul changes within a certain range，because of transmission changes in the 3 packet switching network, includes： 4 Table  1 Delay Parameters 5  6
A4.7.3 Relation of Delay Parameters 7 Table  2 Relation of delay parameters 8  DL UL CPRI Optical fiber delay calculation T12_3 = T34_3 = (T14-Toffset)/2
e-CPRI MSG5 delay measurement tD = (t2-tCV2)-(t1+tCV1)
O-DU TX/RX window calculation T1a_max_up ≤ TB2a_max_up+ T12_min T1a_min_up ≥ TB2a_min_up + T12_max T1a_max_cp_dl ≤ TB2a_max_cp_dl + T12_min T1a_min_cp_dl ≥ TB2a_min_cp_dl + T12_max
Ta4min ≤ TBa3min + T34min Ta4max ≥ TBa3max + T34max T1a_min_cp_ul ≥ TB2a_min_cp_ul + T12_max T1a_max_cp_ul ≤ TB2a_max_cp_ul + T12_min O-DU delay profile constraints T1a_max_up-T1a_min_up≥TXmaxO-DU T1a_max_upO-DU≥T1a_max_up RXmaxO-DU≥Ta4_max-Ta4_min Ta4_maxO-DU≥Ta4_max Shared cell T_Copy < T_Comb

U Plane TB2a_min_up TB2a_max_up TBa3_min TBa3_max
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 92
hypothesis Shared cell configuration parameter relationships
 See section 3.14.4.4
 1
A4.7.4 Timing Relations in Uplink and Downlink 2 The following examples is figure of timing relationships of the U-Plane data transmission.  3 A4.7.4.1 Timing Relations in Uplink  4
 5 Figure 6 An example of uplink U-Plane (IQ) data timing 6  UL delay model parameters are shown in the figure above, and the conditions for the time series relationships to be 7 established are as follows： 8 Condition 1： The introduction of a cascade of FHGW7-2→8s does not change the total delay between O-DU 9 and O-RU8  10 Because the processing delay of uplink U-Plane message combining is added to the total prequel delay between O-DU 11 and O-RU8, the distance between O-DU and O-RU8 must be reduced in order to maintain the same delay between O-12 DU and O-RU8 compared with the cascade node, so as to ensure that O-DU receives UL U-Plane messages in the O-13 DU receiving window. In other words, the prequel configuration should satisfy: 14 T34_max≥T34_1_max+T_Comb(for FHGW7-2→8#1)+T34_2_max 15 Generalize to the case that there are N FHGW7-2→8 cascading in the fronthaul network, 16
O-DU
FHGW#1
FHGW#2
O-RU
t=0 Option7-2Ta4_max
Ta4_min Receive Window(UL)U
Ta3_prime_max T34_1_max
T34_1_min
T_CombT_Comb
T34_2_maxT34_2_min
Send Window(UL)TBDelay_min_up_ul
UTBDelay_max_up_ul
Option7-2
Option7-2
Option8 CPRI IQCPRI IQ
T34_3Symbol#0IQ DATA
Ta3+T_Cal_UL
T_CPRI
Symbol#0 Option8
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 93
!T34_i_max!
"#$ ≤T34_max−!T_Comb(for	O−Hub#𝑖)!%$
"#$ 	 1
Among which： 2 - T34_n_max is the maximum transmission delay between FHGW7-2→8#1 and O-DU (n=1), and the maximum 3 transmission delay between FHGW7-2→8#n and FHGW7-2→8#n-1 (n=2..., N); 4 - T_comb is the processing delay of FHGW7-2→8 up-combine procedure, which depends on the capability of 5 FHGW7-2→8 and is reported through M-Plane. 6 - T34_max is the maximum uplink transmission delay between O-DU and the final FHGW7-2→8 . 7 6.  8 Condition 2： UL U-Plane data sent by The FHGW7-2→8 to the northward node for combining does not exceed 9 Ta3_prime_max at the latest. 10 In order to ensure that O-DU receives UL U-Plane messages in the O-DU receiving window, the latest time that 11 FHGW7-2→8#1 can send to UL U-Plane messages combined with O-DU is "Ta4_max-T34_1_max". Because 12 T34_1_max depends on the location of FHGW7-2→8#1, you need to tell FHGW7-2→8#1 the latest time to send. This time 13 is defined as Ta3_prime_max, which needs to be configured to FHGW7-2→8#1 through M-Plane, and satisfies: 14 Ta3_prime_max (for FHGW7-2→8#1)≤Ta4_max-T34_1_max 15 Generalize to the case that there are N FHGW7-2→8 cascaded in the fronthaul network, 16 Ta3_prime_max (Cascading FHGW7-2→8#𝑛)	17
≤	Ta4_max−	!T34_𝑖_max−:!T_Comb (for cascading FHGW7-2→8#𝑖)&%$
"#$ , 𝑛≥20, 𝑛=1	&
"#$  18
 19 Condition 3： The FHGW7-2→8's wait time for combine processing should be greater than or equal to the time 20 it receives all UL data 21 Consider T_Comb, receiving UL U-Plane messages before "Ta3_prime_max-T_comb" is limited to UL message 22 combination. In other words, even if FHGW7-2→8#1 did not receive all UL U-Plane messages before "Ta3_prime_max-23 t_comb", FHGW7-2→8#1 should combine any UL messages received and send them to O-DU before 24 Ta3_prime_max.This time "Ta3_prime_max (configuration) -T_comb (ability)" is defined as T_Waiting and is counted 25 in FHGW7-2→8#1.In order to combine all UL U-Plane messages, the configured Ta3_prime_max should meet the 26 following criteria: 27 T_Waiting = Ta3_prime_max (for FHGW7-2→8#1) - t_comb (for FHGW7-2→8#1)≥TBa3_max+ T_34_2_max 28 Generalize to the case that there are N FHGW7-2→8 cascading in the fronthaul network, 29
TBa3_max	+	!T34_𝑖_max	+	!T_Comb (for FHGW7-2→8#𝑖)!%$
"#&
!
"#&'$ 		≤	Ta3_prime_max (for FHGW7-2→8#𝑛) 30
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 94
 1
A4.7.4.2 Timing Relations in Downlink  2
 3 Figure 7 Example of timing sequence of downlink U-Plane (IQ) data 4 7.  The DL temporal relationship as shown in the figure above is valid under the following conditions： 5 8. Condition 1: The maximum transmission delay of uplink and downlink is equal, namely,  6 9. T12_max=T34_max 7 10. T12_i_max=T34_i_max (i=1~N) 8 11. Condition 2: T_Comb>T_Copy, the uplink combine delay is greater than the downlink copy delay 9 Let's say that the UL combine is larger than the DL copy delay. Therefore, as long as the existing network and the 10 group of the FHGW7-2→8#1 configuration meets the UL delay management requirements, the DL delay management of 11 the shared cell does not require additional requirements, which is that the downlink data can be received in the receiving 12 window of the FHGW7-2→8#2. Although DL does not need additional requirements, the O-DU knows that T_Copy is 13 beneficial to the optimization of the O-DU fan window. Therefore, T_Copy is defined as the ability parameter of the 14 FHGW7-2→8. 15  16
A4.7.5 Delay Management Procedure 17 The procedure of delay management is shown in the figure below. 18
O-DU
FHGW#1
FHGW#2
O-RU
t=0Option7-2 T12_max_up
Send window(DL) T1a_min_upU
T12_1_min
Receive Window(DL)
T12_2_max
U
TBDelay_max_up_dl
Option7-2
Option7-2
Option8 CPRI IQ
T2a+T_Cal_DL
Symbol#0IQ DATAT12_3
T_CPRI Symbol#0
Symbol#0U plane date
T_Copy
T12_2_min
T12_1_max
T_Copy
TBDelay_min_up_dl
CPRI IQ
Option8
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 95
 1 Figure 8 Delay management procedure 2 A4.7.6 Key Points in CPRI Domain Delay Management 3 CPRI domain uses a strict time delay adjustment approach and is less flexible than the window approach of e-4 CPRI domain. 5 Downlink direction: 6 Section 4.9 DL_Offset parameter in Option8 O-RU8 delay management model determines the "data/time" 7 relationship at the FHGW7-2→8 CPRI outlet. DL_Offset, CPRI domain T12 of O-RU8, T_Cal_DL of O-RU8, T2a of O-8 RU8, these four parameters determine the occurrence of air port delay of downlink signals in an additive way. Under the 9 current condition of indoor, DL_Offset is required to have a certain margin because it involves the copy, summations 10 and air port alignment between O-RU8, so that the increase or deletion of O-RU8 in the same copy domain will not 11 cause the delay adjustment of other O-RU8 in the same cell. Specifically, the delay manager (O-DU) is required to 12 reserve sufficient margin when constructing DL_Offset. The implementation methods are as follows: 13
NETCONFClient
O-DU
NETCONFServer
O-HUB#1
NETCONFServer
O-HUB#1
NETCONFServer
O-HUB#1
Get HUB unit capability parametersT_Copy/CombGet HUB unit capability parametersTBDelayDL/UL Get RRU capability parametersT_Cal_DL/UL_max/Toffset/T2a/Ta3/N
M Plane国
Configure Total Delay(T_CPRI) for CPRI" Measure T14 of CPRI出
Get HUB Delay Parameter T14M Plane家
Calc T12_3,T34_3,T_Cal_DL/UL地
Measure delay of eCPRI发 Measure delay of eCPRI
Calc T12_1,T12_2,T34_1,T34_2和
對 Calc send and received Windows
alt[UP]
Calc T3a_prime_max对
Config Time Parameter T3a_prime_max* M Plane
Calc T_waiting
*
⑪
⑫ Configure delay compensation value T_Cal_DL/T_Cal_ULM Plane
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 96
1) Reserve enough delay amplification (such as adding the delay corresponding to X KM fiber by default in the 1 indoor scene); 2 2) Increase the delay margin corresponding to x KM fiber based on the measurement and calculation of the first 3 O-RU8 found in topology; 4 3) Select the maximum delay range after finding all O-RU8; 5 4) The delay is adjusted when O-RU8 is added and not adjusted when O-RU8 is withdrawn,  6 Uplink direction: 7 The principle is similar to the downlink case, except that the T_Cal_UL setting only involves O-RU8. 8 A4.7.7 YANG Model File 9
o-ran-delay-management-hub.yang 10 o-ran-shared-cell.yang 11 A4.8  FHGW7-2→8 Shared Cell Configuration 12
A4.8.1 General Description 13  14 A4.8.2  YANG Model File 15 The FHGW7-2→8 in the architecture of e-CPRI Option7-2 to CPRI Option8 needs to support two type of shared cell 16 configurations at the same time: 17 - FHGW7-2→8 directly connected to O-RU8 shared cell configuration 18 - FHGW7-2→8 cascade FHGW7-2→8 shared cell configuration 19
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 97
 1 Figure 9 Example of shared cell data flow 2  3
A4.8.2.1 Overview of FHGW7-2→8 Connect to O-RU8 4 In this specification, O-RU8 under the same FHGW7-2→8 can be configured for cell combination. In this 5 configuration, the FHGW7-2→8 shared cell information model consists of the following parts: 6 ü northward e-CPRI U-Plane interface 7 ü U-Plane configuration, configure the Low PHY 8 ü copy and combine FHGW7-2→8 direct O-RU8, is used to configure radio unit via CPRI interface connection, 9 and the radio unit combination constitutes the first share of data copy and combine the data model 10 ü southward CPRI U-Plane interface 11

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 98
 1 Figure 10 FHGW7-2→8 directly connecting O-RU8 Information 2  3
A4.8.2.2 Overview of FHGW7-2→8 Cascade to FHGW7-2→8  4 In this specification, FHGW7-2→8 cascading is supported. O-RU8 under cascading FHGW7-2→8s and directly 5 connected O-RU8 at the same level are not required to be configured for cell combining. In this configuration, the 6 shared cell information model includes the following parts: 7 ü northward e-CPRI U-Plane interface 8 ü copy and combine of FHGW7-2→8 cascade to FHGW7-2→8  9 ü southward e-CPRI U-Plane interface 10

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 99
 1 Figure 11 FHGW7-2→8 cascade to FHGW7-2→8 Information 2  3
A4.8.2.3 YANG Model of Northward e-CPRI U-Plane Interface  4 The FHGW7-2→8 northward U-Plane interface YANG model is based on Ethernet and e-CPRI, refer to Chapter 4 of O-5 RAN.WG4.MP.0-v03.00   6 A4.8.2.4 YANG Model of Southward e-CPRI U-Plane Interface 7 The FHGW7-2→8 southward cascading FHGW7-2→8 U-Plane interface YANG model is based on Ethernet and e-CPRI, 8 refer to Chapter 4 of O-RAN.WG4.MP.0-v03.00 9 A4.8.2.5 YANG Model of Southward CPRI U-Plane Interface 10 The FHGW7-2→8 southward CPRI U-Plane interface YANG model is based on CPRI, see 3.3.2 for details 11 A4.8.2.6 YANG Model of U-Plane Configuration 12 The U-Plane configuration of the FHGW7-2→8 contains two parts. 13

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 100
One is Low PHY U-Plane level configuration. In the architecture of this specification, the Low PHY is deployed in the 1 FHGW7-2→8 and the High PHY is deployed in the O-DU, so the U-Plane configuration of the Low PHY is required. 2 Please see the details in 15.2.2.3. 3 Another is shared cell U-Plane configuration. This part similar to the U-Plane configuration in the shared cell section of 4 the O-RAN specification, which is mainly contains the configuration of U-Plane parameters such as eaxc-id related to 5 downlink copy and uplink combine. 6 To avoid misunderstanding, if not specifically mentioned, U-Plane configuration means Low PHY U-Plane 7 configuration. 8 A4.8.2.7 YANG Model of Shared Cell Configuration 9 Two type of shared cell configurations: 10 - Shared cell configuration of FHGW7-2→8 connect to O-RU8, add a new YANG model file:o-ran-shared-cell-ecpri7-11 to-cpri8.yang 12 - Shared cell configuration of FHGW7-2→8 cascade FHGW7-2→8, reuse the existing YANG mode file:o-ran-shared-13 cell.yang 14  15 Each type of shared cell contains three parts: the parameters of shared cell capability, the parameters of shared cell 16 downlink copy and the parameters of shared cell uplink combine. The following tables compare the main relations and 17 differences between above two type of shared cell configuration with the option7-2 to Option7-2 FHM shared cell 18 configuration in O-RAN specification. 19 The parameters of shared cell capability，shared-cell-module-cap: 20 Table  3 Comparison of parameters of shared cell capability  21 YANG model of shared cell  in ORAN-WG4.MP.0-v03.00 FHGW7-2→8 cascade FHGW7-2→8 in this Annex FHGW7-2→8 connect to O-RU8 in this chapter
t-copy reuse Not needed. Reuse the TBDelay-*** in o-ran-delay-management.yang t-combine reuse Not needed. Reuse the TBDelay-*** in o-ran-delay-management.yang ta3-prime-max-upper-range reuse Not needed. The delay of CPRI fronthaul is consistent. max-number-node-copy-and-combine reuse reuse max-number-eaxcid-copy reuse reuse max-number-eaxcid-combine reuse reuse compression-method-supported reuse reuse  22 Share cell downlink copy parameters，shared-cell-copy-entities: 23
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 101
Table  4 Comparison of parameters of shared cell downlink copy  1 YANG model of shared cell in ORAN-WG4.MP.0-v03.00 FHGW7-2→8 cascade FHGW7-2→8 in this Annex FHGW7-2→8 connect to O-RU8 in this chapter
north-node-processing-element reuse low-level-tx-endpoint south-node-processing-element reuse，note 1 south-node-processing-element-cpri tx-eaxc-id reuse Necessary but no need to define, refer to the definition in o-ran-uplane-conf-hub.yang rx-eaxc-id reuse No downlink-radio-frame-offset reuse Necessary but no need to define, refer to the definition in o-ran-uplane-conf-hub.yang downlink-sfn-offset reuse Necessary but no need to define, refer to the definition in o-ran-uplane-conf-hub.yang  2 Note 1: 3 In the case that inter-stage RF combine is not supported, in the shared-cell-copy-entity of each copy rule, a 4 northward node processes the element north-node-processing-element, and a southward node processes the element 5 south-node-processing-element. 6  7 Shared cell uplink combines parameters，shared-cell-combine-entities: 8 Table  5 Comparison of parameters of shared cell uplink combine  9 YANG model of shared cell in ORAN-WG4.MP.0-v03.00 FHGW7-2→8 cascade FHGW7-2→8 in this Annex FHGW7-2→8 connect to O-RU8 in this chapter
north-node-processing-element reuse low-level-rx-endpoint south-node-processing-element reuse south-node-processing-element-cpri rx-eaxc-id reuse o-ran-uplane-conf-hub.yang compression-format reuse reuse ta3-prime-max reuse No  downlink-radio-frame-offset reuse o-ran-uplane-conf-hub.yang downlink-sfn-offset reuse o-ran-uplane-conf-hub.yang n-ta-offset reuse o-ran-uplane-conf-hub.yang number-of-prb reuse No
A4.8.3 Details of Operation 10 This section describes the operation details of the shared cell. 11
A4.8.3.1 Topology Discovery 12
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 102
O-DU can obtain the O-RU8 topological relation (adjacency relation) of a shared cell. The shared cell topology 1 discovery procedure is filled in to the ethernet forwarding Information Base (FIB) using the LBM/LBR connection 2 check procedure running at the Ethernet layer as defined in Section 3.3.1.5 Connectivity Detection, and FIB is obtained 3 based on O-DU. The difference is that, since the FHGW7-2→8 southward is based on CPRI IQ link, only the Ethernet 4 network-based M-Plane has MAC address, therefore, the LBM/LBR procedure in the 3.3.1.5 Connectivity detection 5 section, the FHGW7-2→8 southward is based on M-Plane. Transparent bridge functionality is used for O-RU8 with 6 shared cell functionality running in FHGW7-2→8 and/or cascading mode. 7 O-DU determines the topology by the following two-step procedure： 8 1) In the first phase, the procedure of using the 3.3.1.5 connectivity detection section is used to execute the 9 Ethernet connection monitoring for all the discovered O-RU8 MAC addresses. The echo of the Ethernet 10 loopback from the found MAC address should ensure that the transparent bridge in the FHGW7-2→8 and 11 the cascading mode is automatically learning to pass the MAC addresses of these devices 12 Note: In addition to Ethernet connection monitoring, DHCP discovery, Call Home and M-Plane connection 13 establishment can also be used to fill in information in FIB, so maybe O-RU8 has a northward port to do the above. 14 2) In the second phase, O-DU uses the o-ran-ethernet-forwarding.yang model to discovery which MAC 15 addresses have been learned by the ethernet bridge function. O-DU uses each Ethernet forwarding entry 16 to determine adjacency relationships 17 The following figure shows an example of the MAC address configuration of the FHGW7-2→8 mode and the FHGW7-2→8 18 operation pattern configuration, and the relevant transparent bridge fib table. 19
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 103
 1 Figure 12 topology discovery 2 A4.8.3.2 Configuration of Shared Cell 3 The FHGW7-2→8 needs to support two type of shared cell configurations. So does the downlink copy configuration. 4 - Shared cell downlink configuration of FHGW7-2→8 connect to O-RU8  5 - Shared cell downlink configuration of FHGW7-2→8 cascade to FHGW7-2→8  6

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 104
Examples are shown in the figure below 1
 2 Figure 13 Shared cell downlink copy 3  4 The FHGW7-2→8 needs to support two type of shared cell configurations. So does the uplink combine configuration. 5 - Shared cell uplink combine configuration of FHGW7-2→8 connect to O-RU8  6 - Shared cell uplink combine configuration of FHGW7-2→8 cascade to FHGW7-2→8  7 Examples are shown in the figure below 8
Cell#1 option7-2eCPRI Inform of U plane
Cell#1 option8CPRI Inform of U plane
Cell#2 option7-2eCPRI Inform of U plane
Interface of northward eCPRI U-Plane
U-Plane of Low PHY
shared cell downlink copy of FHGW cascade to FHGW
shared cell downlink copy of FHGW connect to O-RU
southward CPRI  interface #1
 southward CPRI interface  #N
  southward eCPRI interface  #1
  southward eCPRI interface  #N
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 105
 1
 2 Figure 14 Shared cell uplink combine 3  4
A4.8.3.3 Configuration of FHGW7-2→8 Connect to O-RU8  5 For the configuration of FHGW7-2→8 connect to O-RU8, add a new YANG model file, o-ran-shared-cell-ecpri7-to-6 cpri8.yang, and eCPRI7-to-CPRI8 mode was added for the shared-cell-copy-combine mode in o-ran-shared-cell.yang, 7 which is used for the configuration of FHGW7-2→8 connect to O-RU8. 8 - COMMON 9 - SELECTIVE 10 - eCPRI7-to-CPRI8 11  12 The function of downlink copy of shared-cell-copy-entities-ecpri7-to-cpri8 is configured in two parts. 13 1) low-level-tx-endpoint 14 This parameter identifies the data source of the downlink copy of the shared cell, points to the Tx endpoint in the Low 15 PHY U-Plane configuration. 16 2) south-node-processing-elements-cpri 17 This parameter identifies the data destination of downlink copy of the shared cell, points to the CPRI flow, which is 18 defined in the CPRI interface YANG model. 19  20 The function of uplink combination of shared-cell-combine-entities-option8-cpri is configured in two parts 21
Cell#1 option7-2eCPRI Inform of U plane
Cell#1 option8CPRI Inform of U plane
Cell#2 option7-2eCPRI Inform of U plane
northward eCPRI interface
U Plane of Low PHY
shared cell uplink combine of FHGW cascade to FHGW
shared cell uplink combine of FHGW connect to O-RU
southward CPRI interface #1
 southward CPRI interface #N
 southward eCPRI interface #1
 southward eCPRI interface #N
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 106
1) low-level-rx-endpoint 1 This parameter identifies the data destination of the shared cell uplink combine and points to the Rx endpoint in the 2 Low PHY U-Plane configuration. 3 2) south-node-processing-elements-cpri 4 This parameter identifies the data source of the downlink copy data of the shared cell and points to the CPRI-Flow 5 defined in the FHGW7-2→8 southward CPRI interface model. 6  7 Note: In contrast to the shared cell in O-RAN specification, the downlink copy and uplink combine configuration do not 8 define the shared cell U-Plane configuration part. This is because all the U-Plane configuration information (such as 9 eaxc-id, downlink-radio-frame-offset, downlink-sfn-offset, and N-TA-Offset of uplink only parameter) is fully defined 10 in the low-level-tx-endpoint of Low PHY U-Plane configuration, and the shared cell part does not need to define it 11 again. 12 A4.8.3.4 Configuration of FHGW7-2→8 Cascade to FHGW7-2→8  13 For the configuration of FHGW7-2→8 cascade to FHGW7-2→8, continue to reuse the COMMON mode of YANG model 14 of shared-cell-copy-combine in the o-ran-shared-cell.yang. Which consistent with the configuration method of FHM 15 shared cell in the O-RAN specification 16 A4.9  FHGW7-2→8 Startup Example 17 Table  6 FHGW7-2→8 Startup Procedure 18 FHGW7-2→8 Initialization Procedure Description Referred Sections Initialization of M-Plane network layer connection  Initialization of M-Plane network layer connection  Chapter 3.1 of [4]
Clock synchronization Clock synchronization The M-Plane connection has not been fully established at this stage, and clock synchronization should avoid to depend on configurable parameters, or should use default parameter. Chapter 10 of [4]
M-Plane Call Home M-Plane Call Home Chapter 3.2 of [4] Establishment of M- plane SSH connection Establishment of management plane SSH connection Chapter 3.3 of [4] Retrieve NETCONF  capability set of M- plane  Retrieve NETCONF capability set of M- plane  Chapter 3.5 of [4] Keeping alive for M-Plane NETCONF connection Keeping alive for M-Plane NETCONF connection Chapter 3.6 of [4] Retrieve the FHGW7-2→8 parameters Retrieve the FHGW7-2→8 parameters Chapter 6 of [4] Software Software management Chapter 5 of [4]
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 107
management clock synchronization clock synchronization Chapter 10 of [4] CPRI interface initialization in FHGW7-2→8 CPRI interface initialization in FHGW7-2→8 A2.5 Keeping alive for U-Plane connection Keeping alive for U-Plane connection in FHGW7-2→8 Chapter 4.10 of [4]
Shared cell and U-Plane configuration
Topology discovery of FHGW7-2→8 Read Delay Profile of FHGW7-2→8 Northward e-CPRI interface configuration of FHGW7-2→8 U-Plane configuration of FHGW7-2→8 Shared cell configuration of FHGW7-2→8 connect to O-RU8 Shared Cell (optional) of FHGW7-2→8 cascade to FHGW7-2→8 Southward e-CPRI interface configuration of FHGW7-2→8 (optional) Southward CPRI interface configuration of FHGW7-2→8
A2.8
Fault management initialization Fault management initialization Chapter 8 of [4] Read status information of the FHGW7-2→8 Read status information of the FHGW7-2→8. Chapter 6 of [4] Configure runtime parameters of the FHGW7-2→8 Configure runtime parameters of the FHGW7-2→8 Chapter 6 of [4]  1 A4.10 Appendix - YANG Model Tree Diagram 2 This appendix lists YANG model tree diagrams that are newly defined or modified by this 3 specification; refer to the O-RAN specification for other YANG models. 4 A4.10.1 o-ran-uplane-conf-hub Module 5 module: o-ran-uplane-conf-hub 6   +--rw eaxc-id-group-configuration {mcap:EAXC-ID-GROUP-SUPPORTED}? 7   |  +--rw max-num-tx-eaxc-id-groups?       -> /mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-tx-eaxc-id-groups 8   |  +--rw max-num-tx-eaxc-ids-per-group?   -> /mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-tx-eaxc-ids-per-group 9   |  +--rw max-num-rx-eaxc-id-groups?       -> /mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-rx-eaxc-id-groups 10   |  +--rw max-num-rx-eaxc-ids-per-group?   -> /mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-rx-eaxc-ids-per-group 11   |  +--rw tx-eaxc-id-group* [representative-tx-eaxc-id] 12   |  |  +--rw representative-tx-eaxc-id    uint16 13   |  |  +--rw member-tx-eaxc-id*           uint16 14
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 108
  |  +--rw rx-eaxc-id-group* [representative-rx-eaxc-id] 1   |     +--rw representative-rx-eaxc-id    uint16 2   |     +--rw member-rx-eaxc-id*           uint16 3   +--rw user-plane-configuration 4      +--rw low-level-tx-links* [name] 5      |  +--rw name                     string 6      |  +--rw processing-element       -> /o-ran-pe:processing-elements/ru-elements/name 7      |  +--rw low-level-tx-endpoint    -> /user-plane-configuration/low-level-tx-endpoints/name 8      +--rw low-level-rx-links* [name] 9      |  +--rw name                         string 10      |  +--rw processing-element           -> /o-ran-pe:processing-elements/ru-elements/name 11      |  +--rw low-level-rx-endpoint        -> /user-plane-configuration/low-level-rx-endpoints/name 12      |  +--rw user-plane-uplink-marking?   -> /o-ran-pe:processing-elements/enhanced-uplane-mapping/uplane-mapping/up-marking-name 13      +--ro endpoint-types* [id] 14      |  +--ro id                                       uint16 15      |  +--ro supported-section-types* [section-type] 16      |  |  +--ro section-type                    uint8 17      |  |  +--ro supported-section-extensions*   uint8 18      |  +--ro supported-frame-structures*              uint8 19      |  +--ro managed-delay-support?                   enumeration 20      |  +--ro multiple-numerology-supported?           boolean 21      |  +--ro max-numerology-change-duration?          uint16 22      |  +--ro max-control-sections-per-data-section?   uint8 23      |  +--ro max-sections-per-symbol?                 uint16 24      |  +--ro max-sections-per-slot?                   uint16 25      |  +--ro max-remasks-per-section-id?              uint8 26      |  +--ro max-beams-per-symbol?                    uint16 27      |  +--ro max-beams-per-slot?                      uint16 28
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 109
     |  +--ro max-prb-per-symbol?                      uint16 1      |  +--ro prb-capacity-allocation-granularity*     uint16 2      |  +--ro max-numerologies-per-symbol?             uint16 3      +--ro endpoint-capacity-sharing-groups* [id] 4      |  +--ro id                                       uint16 5      |  +--ro max-control-sections-per-data-section?   uint8 6      |  +--ro max-sections-per-symbol?                 uint16 7      |  +--ro max-sections-per-slot?                   uint16 8      |  +--ro max-remasks-per-section-id?              uint8 9      |  +--ro max-beams-per-symbol?                    uint16 10      |  +--ro max-beams-per-slot?                      uint16 11      |  +--ro max-prb-per-symbol?                      uint16 12      |  +--ro max-numerologies-per-symbol?             uint16 13      |  +--ro max-endpoints?                           uint16 14      |  +--ro max-managed-delay-endpoints?             uint16 15      |  +--ro max-non-managed-delay-endpoints?         uint16 16      +--ro endpoint-prach-group* [id] 17      |  +--ro id                                  uint16 18      |  +--ro supported-prach-preamble-formats*   prach-preamble-format 19      +--ro static-low-level-tx-endpoints* [name] 20      |  +--ro name                       string 21      |  +--ro restricted-interfaces*     -> /if:interfaces/interface/name 22      |  +--ro endpoint-type?             -> ../../endpoint-types/id 23      |  +--ro capacity-sharing-groups*   -> ../../endpoint-capacity-sharing-groups/id 24      +--ro static-low-level-rx-endpoints* [name] 25      |  +--ro name                       string 26      |  +--ro restricted-interfaces*     -> /if:interfaces/interface/name 27      |  +--ro endpoint-type?             -> ../../endpoint-types/id 28
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 110
     |  +--ro capacity-sharing-groups*   -> ../../endpoint-capacity-sharing-groups/id 1      |  +--ro prach-group?               -> ../../endpoint-prach-group/id 2      +--rw low-level-tx-endpoints* [name] 3      |  +--rw name                                   -> /user-plane-configuration/static-low-level-tx-endpoints/name 4      |  +--rw compression! 5      |  |  +--rw iq-bitwidth?                               uint8 6      |  |  +--rw compression-type                           enumeration 7      |  |  x--rw bitwidth?                                  uint8 8      |  |  +--rw (compression-format)? 9      |  |     +--:(no-compresison) 10      |  |     +--:(block-floating-point) 11      |  |     |  +--rw exponent?                            uint8 12      |  |     +--:(block-floating-point-selective-re-sending) 13      |  |     |  +--rw sres-exponent?                       uint8 14      |  |     +--:(block-scaling) 15      |  |     |  +--rw block-scalar?                        uint8 16      |  |     +--:(u-law) 17      |  |     |  +--rw comp-bit-width?                      uint8 18      |  |     |  +--rw comp-shift?                          uint8 19      |  |     +--:(beam-space-compression) 20      |  |     |  +--rw active-beam-space-coeficient-mask*   uint8 21      |  |     |  +--rw block-scaler?                        uint8 22      |  |     +--:(modulation-compression) 23      |  |     |  +--rw csf?                                 uint8 24      |  |     |  +--rw mod-comp-scaler?                     uint16 25      |  |     +--:(modulation-compression-selective-re-sending) 26      |  |        +--rw sres-csf?                            uint8 27      |  |        +--rw sres-mod-comp-scaler?                uint16 28
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 111
     |  +--rw frame-structure?                       uint8 1      |  +--rw cp-type?                               enumeration 2      |  +--rw cp-length                              uint16 3      |  +--rw cp-length-other                        uint16 4      |  +--rw offset-to-absolute-frequency-center    int32 5      |  +--rw number-of-prb-per-scs* [scs] 6      |  |  +--rw scs              mcap:scs-config-type 7      |  |  +--rw number-of-prb    uint16 8      |  +--rw e-axcid 9      |  |  +--rw o-du-port-bitmask      uint16 10      |  |  +--rw band-sector-bitmask    uint16 11      |  |  +--rw ccid-bitmask           uint16 12      |  |  +--rw ru-port-bitmask        uint16 13      |  |  +--rw eaxc-id                uint16 14      |  +--rw downlink-radio-frame-offset            uint32 15      |  +--rw downlink-sfn-offset                    int16 16      +--rw low-level-rx-endpoints* [name] 17      |  +--rw name                                   -> /user-plane-configuration/static-low-level-rx-endpoints/name 18      |  +--rw compression 19      |  |  +--rw iq-bitwidth?                               uint8 20      |  |  +--rw compression-type                           enumeration 21      |  |  x--rw bitwidth?                                  uint8 22      |  |  +--rw (compression-format)? 23      |  |     +--:(no-compresison) 24      |  |     +--:(block-floating-point) 25      |  |     |  +--rw exponent?                            uint8 26      |  |     +--:(block-floating-point-selective-re-sending) 27      |  |     |  +--rw sres-exponent?                       uint8 28
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 112
     |  |     +--:(block-scaling) 1      |  |     |  +--rw block-scalar?                        uint8 2      |  |     +--:(u-law) 3      |  |     |  +--rw comp-bit-width?                      uint8 4      |  |     |  +--rw comp-shift?                          uint8 5      |  |     +--:(beam-space-compression) 6      |  |     |  +--rw active-beam-space-coeficient-mask*   uint8 7      |  |     |  +--rw block-scaler?                        uint8 8      |  |     +--:(modulation-compression) 9      |  |     |  +--rw csf?                                 uint8 10      |  |     |  +--rw mod-comp-scaler?                     uint16 11      |  |     +--:(modulation-compression-selective-re-sending) 12      |  |        +--rw sres-csf?                            uint8 13      |  |        +--rw sres-mod-comp-scaler?                uint16 14      |  +--rw frame-structure?                       uint8 15      |  +--rw cp-type?                               enumeration 16      |  +--rw cp-length                              uint16 17      |  +--rw cp-length-other                        uint16 18      |  +--rw offset-to-absolute-frequency-center    int32 19      |  +--rw number-of-prb-per-scs* [scs] 20      |  |  +--rw scs              mcap:scs-config-type 21      |  |  +--rw number-of-prb    uint16 22      |  +--rw ul-fft-sampling-offsets* [scs] 23      |  |  +--rw scs                       mcap:scs-config-type 24      |  |  +--rw ul-fft-sampling-offset?   uint16 25      |  +--rw e-axcid 26      |  |  +--rw o-du-port-bitmask      uint16 27      |  |  +--rw band-sector-bitmask    uint16 28
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 113
     |  |  +--rw ccid-bitmask           uint16 1      |  |  +--rw ru-port-bitmask        uint16 2      |  |  +--rw eaxc-id                uint16 3      |  +--rw non-time-managed-delay-enabled?        boolean 4      |  +--rw downlink-radio-frame-offset            uint32 5      |  +--rw downlink-sfn-offset                    int16 6      |  +--rw n-ta-offset                            uint32 7      +--rw general-config 8         +--rw regularization-factor-se-configured?   boolean 9         +--rw little-endian-byte-order?              boolean 10 A4.10.2 o-ran-shared-cell-ecpri7-to-cpri8 Module 11 module: o-ran-shared-cell-ecpri7-to-cpri8 12   +--rw shared-cell-cpri7-to-cpri8 13      +--ro shared-cell-module-cap-ecpri7-to-cpri8 14      |  +--ro max-number-node-copy-and-combine    uint8 15      |  +--ro max-number-eaxcid-copy              uint8 16      |  +--ro max-number-eaxcid-combine           uint8 17      |  +--ro compression-method-supported* [] {FHM-eCPRI7-to-CPRI8}? 18      +--rw shared-cell-config 19         +--rw (shared-cell-copy-combine-mode)? 20            +--:(COMMON) 21            |  +--rw shared-cell-copy-entities* [name] 22            |  |  +--rw name                              string 23            |  |  +--rw north-node-processing-element?    -> /o-ran-pe:processing-elements/ru-elements/name 24            |  |  +--rw south-node-processing-elements*   -> /o-ran-pe:processing-elements/ru-elements/name 25            |  |  +--rw shared-cell-copy-uplane-config {FHM}? 26            |  |     +--rw tx-eaxc-id* [eaxc-id] 27
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 114
           |  |     |  +--rw eaxc-id    uint16 1            |  |     +--rw rx-eaxc-id* [eaxc-id] 2            |  |     |  +--rw eaxc-id    uint16 3            |  |     +--rw downlink-radio-frame-offset    uint32 4            |  |     +--rw downlink-sfn-offset            int16 5            |  +--rw shared-cell-combine-entities* [name] 6            |     +--rw name                                 string 7            |     +--rw north-node-processing-element?       -> /o-ran-pe:processing-elements/ru-elements/name 8            |     +--rw south-node-processing-elements*      -> /o-ran-pe:processing-elements/ru-elements/name 9            |     +--rw ta3-prime-max?                       uint32 10            |     +--rw shared-cell-combine-uplane-config {FHM}? 11            |        +--rw rx-eaxc-id* [eaxc-id] 12            |        |  +--rw eaxc-id              uint16 13            |        |  +--rw comression-method 14            |        |     +--rw iq-bitwidth?                               uint8 15            |        |     +--rw compression-type                           enumeration 16            |        |     x--rw bitwidth?                                  uint8 17            |        |     +--rw (compression-format)? 18            |        |        +--:(no-compresison) 19            |        |        +--:(block-floating-point) 20            |        |        |  +--rw exponent?                            uint8 21            |        |        +--:(block-floating-point-selective-re-sending) 22            |        |        |  +--rw sres-exponent?                       uint8 23            |        |        +--:(block-scaling) 24            |        |        |  +--rw block-scalar?                        uint8 25            |        |        +--:(u-law) 26            |        |        |  +--rw comp-bit-width?                      uint8 27            |        |        |  +--rw comp-shift?                          uint8 28
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 115
           |        |        +--:(beam-space-compression) 1            |        |        |  +--rw active-beam-space-coeficient-mask*   uint8 2            |        |        |  +--rw block-scaler?                        uint8 3            |        |        +--:(modulation-compression) 4            |        |        |  +--rw csf?                                 uint8 5            |        |        |  +--rw mod-comp-scaler?                     uint16 6            |        |        +--:(modulation-compression-selective-re-sending) 7            |        |           +--rw sres-csf?                            uint8 8            |        |           +--rw sres-mod-comp-scaler?                uint16 9            |        +--rw downlink-radio-frame-offset    uint32 10            |        +--rw downlink-sfn-offset            int16 11            |        +--rw n-ta-offset                    uint32 12            |        +--rw number-of-prb                  uint16 13            +--:(SELECTIVE) 14  15   augment /sc:shared-cell/sc:shared-cell-config/sc:shared-cell-copy-combine-mode: 16     +--:(eCPRI7-to-CPRI8) 17        +--rw shared-cell-copy-entities-ecpri7-to-cpri8* [name] 18        |  +--rw name                                   string 19        |  +--rw low-level-tx-endpoint?                 -> /uc-hub:user-plane-configuration/low-level-tx-endpoints/name 20        |  +--rw south-node-processing-elements-cpri*   -> /o-ran-pe:processing-elements/ru-elements/name 21        +--rw shared-cell-combine-entities-ecpri7-to-cpri8* [name] 22           +--rw name                                   string 23           +--rw low-level-rx-endpoint?                 -> /uc-hub:user-plane-configuration/low-level-tx-endpoints/name 24           +--rw south-node-processing-elements-cpri*   -> /o-ran-pe:processing-elements/ru-elements/name 25  26  27  28
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 116
 1  2  3  4  5  6  7  8  9  10  11  12  13
Annex ZZZ: O-RAN Adopter License Agreement 14 BY DOWNLOADING, USING OR OTHERWISE ACCESSING ANY O-RAN SPECIFICATION, ADOPTER 15 AGREES TO THE TERMS OF THIS AGREEMENT. 16 This O-RAN Adopter License Agreement (the “Agreement”) is made by and between the O-RAN Alliance and the 17 entity that downloads, uses or otherwise accesses any O-RAN Specification, including its Affiliates (the “Adopter”). 18 This is a license agreement for entities who wish to adopt any O-RAN Specification. 19
Section 1: DEFINITIONS 20 1.1 “Affiliate” means an entity that directly or indirectly controls, is controlled by, or is under common control with 21 another entity, so long as such control exists. For the purpose of this Section, “Control” means beneficial ownership of 22 fifty (50%) percent or more of the voting stock or equity in an entity. 23 1.2 “Compliant Implementation” means any system, device, method or operation (whether implemented in hardware, 24 software or combinations thereof) that fully conforms to a Final Specification. 25 1.3 “Adopter(s)” means all entities, who are not Members, Contributors or Academic Contributors, including their 26 Affiliates, who wish to download, use or otherwise access O-RAN Specifications. 27 1.4 “Minor Update” means an update or revision to an O-RAN Specification published by O-RAN Alliance that does 28 not add any significant new features or functionality and remains interoperable with the prior version of an O-RAN 29 Specification. The term “O-RAN Specifications” includes Minor Updates. 30 1.5 “Necessary Claims” means those claims of all present and future patents and patent applications, other than design 31 patents and design registrations, throughout the world, which (i) are owned or otherwise licensable by a Member, 32 Contributor or Academic Contributor during the term of its Member, Contributor or Academic Contributorship; (ii) 33 such Member, Contributor or Academic Contributor has the right to grant a license without the payment of 34 consideration to a third party; and (iii) are necessarily infringed by a Compliant Implementation (without considering 35
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 117
any Contributions not included in the Final Specification). A claim is necessarily infringed only when it is not possible 1 on technical (but not commercial) grounds, taking into account normal technical practice and the state of the art 2 generally available at the date any Final Specification was published by the O-RAN Alliance or the date the patent 3 claim first came into existence, whichever last occurred, to make, sell, lease, otherwise dispose of, repair, use or operate 4 a Compliant Implementation without infringing that claim. For the avoidance of doubt in exceptional cases where a 5 Final Specification can only be implemented by technical solutions, all of which infringe patent claims, all such patent 6 claims shall be considered Necessary Claims. 7 1.6 “Defensive Suspension” means for the purposes of any license grant pursuant to Section 3, Member, Contributor, 8 Academic Contributor, Adopter, or any of their Affiliates, may have the discretion to include in their license a term 9 allowing the licensor to suspend the license against a licensee who brings a patent infringement suit against the 10 licensing Member, Contributor, Academic Contributor, Adopter, or any of their Affiliates. 11
Section 2: COPYRIGHT LICENSE 12 2.1 Subject to the terms and conditions of this Agreement, O-RAN Alliance hereby grants to Adopter a nonexclusive, 13 nontransferable, irrevocable, non-sublicensable, worldwide copyright license to obtain, use and modify O-RAN 14 Specifications, but not to further distribute such O-RAN Specification in any modified or unmodified way, solely in 15 furtherance of implementations of an O-RAN 16 Specification. 17 2.2 Adopter shall not use O-RAN Specifications except as expressly set forth in this Agreement or in a separate written 18 agreement with O-RAN Alliance. 19
Section 3: FRAND LICENSE 20 3.1 Members, Contributors and Academic Contributors and their Affiliates are prepared to grant based on a separate 21 Patent License Agreement to each Adopter under Fair Reasonable And Non- Discriminatory (FRAND) terms and 22 conditions with or without compensation (royalties) a nonexclusive, non-transferable, irrevocable (but subject to 23 Defensive Suspension), non-sublicensable, worldwide patent license under their Necessary Claims to make, have made, 24 use, import, offer to sell, lease, sell and otherwise distribute Compliant Implementations; provided, however, that such 25 license shall not extend: (a) to any part or function of a product in which a Compliant Implementation is incorporated 26 that is not itself part of the Compliant Implementation; or (b) to any Adopter if that Adopter is not making a reciprocal 27 grant to Members, Contributors and Academic Contributors, as set forth in Section 3.3. For the avoidance of doubt, the 28 foregoing licensing commitment includes the distribution by the Adopter’s distributors and the use by the Adopter’s 29 customers of such licensed Compliant Implementations. 30 3.2 Notwithstanding the above, if any Member, Contributor or Academic Contributor, Adopter or their Affiliates has 31 reserved the right to charge a FRAND royalty or other fee for its license of Necessary Claims to Adopter, then Adopter 32 is entitled to charge a FRAND royalty or other fee to such Member, Contributor or Academic Contributor, Adopter and 33 its Affiliates for its license of Necessary Claims to its licensees. 34
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 118
3.3 Adopter, on behalf of itself and its Affiliates, shall be prepared to grant based on a separate Patent License 1 Agreement to each Members, Contributors, Academic Contributors, Adopters and their Affiliates under Fair 2 Reasonable And Non-Discriminatory (FRAND) terms and conditions with or without compensation (royalties) a 3 nonexclusive, non-transferable, irrevocable (but subject to Defensive Suspension), non-sublicensable, worldwide patent 4 license under their Necessary Claims to make, have made, use, import, offer to sell, lease, sell and otherwise distribute 5 Compliant Implementations; provided, however, that such license will not extend: (a) to any part or function of a 6 product in which a Compliant Implementation is incorporated that is not itself part of the Compliant Implementation; or 7 (b) to any Members, Contributors, Academic Contributors, Adopters and their Affiliates that is not making a reciprocal 8 grant to Adopter, as set forth in Section 3.1. For the avoidance of doubt, the foregoing licensing commitment includes 9 the distribution by the Members’, Contributors’, Academic Contributors’, Adopters’ and their Affiliates’ distributors 10 and the use by the Members’, Contributors’, Academic Contributors’, Adopters’ and their Affiliates’ customers of such 11 licensed Compliant Implementations. 12
Section 4: TERM AND TERMINATION 13 4.1 This Agreement shall remain in force, unless early terminated according to this Section 4. 14 4.2 O-RAN Alliance on behalf of its Members, Contributors and Academic Contributors may terminate this Agreement 15 if Adopter materially breaches this Agreement and does not cure or is not capable of curing such breach within thirty 16 (30) days after being given notice specifying the breach. 17 4.3 Sections 1, 3, 5 - 11 of this Agreement shall survive any termination of this Agreement. Under surviving Section 3, 18 after termination of this Agreement, Adopter will continue to grant licenses (a) to entities who become Adopters after 19 the date of termination; and (b) for future versions of ORAN Specifications that are backwards compatible with the 20 version that was current as of the date of termination. 21
Section 5: CONFIDENTIALITY 22 Adopter will use the same care and discretion to avoid disclosure, publication, and dissemination of O-RAN 23 Specifications to third parties, as Adopter employs with its own confidential information, but no less than reasonable 24 care. Any disclosure by Adopter to its Affiliates, contractors and consultants should be subject to an obligation of 25 confidentiality at least as restrictive as those contained in this Section. The foregoing obligation shall not apply to any 26 information which is: (1) rightfully known by Adopter without any limitation on use or disclosure prior to disclosure; 27 (2) publicly available through no fault of Adopter; (3) rightfully received without a duty of confidentiality; (4) disclosed 28 by O-RAN Alliance or a Member, Contributor or Academic Contributor to a third party without a duty of 29 confidentiality on such third party; (5) independently developed by Adopter; (6) disclosed pursuant to the order of a 30 court or other authorized governmental body, or as required by law, provided that Adopter provides reasonable prior 31 written notice to O-RAN Alliance, and cooperates with O-RAN Alliance and/or the applicable Member, Contributor or 32 Academic Contributor to have the opportunity to oppose any such order; or (7) disclosed by Adopter with O-RAN 33 Alliance’s prior written approval. 34
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 119
Section 6: INDEMNIFICATION 1 Adopter shall indemnify, defend, and hold harmless the O-RAN Alliance, its Members, Contributors or Academic 2 Contributors, and their employees, and agents and their respective successors, heirs and assigns (the “Indemnitees”), 3 against any liability, damage, loss, or expense (including reasonable attorneys’ fees and expenses) incurred by or 4 imposed upon any of the Indemnitees in connection with any claims, suits, investigations, actions, demands or 5 judgments arising out of Adopter’s use of the licensed O-RAN Specifications or Adopter’s commercialization of 6 products that comply with O-RAN Specifications. 7
Section 7: LIMITATIONS ON LIABILITY; NO WARRANTY 8 EXCEPT FOR BREACH OF CONFIDENTIALITY, ADOPTER’S BREACH OF SECTION 3, AND ADOPTER’S 9 INDEMNIFICATION OBLIGATIONS, IN NO EVENT SHALL ANY PARTY BE LIABLE TO ANY OTHER 10 PARTY OR THIRD PARTY FOR ANY INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE OR CONSEQUENTIAL 11 DAMAGES RESULTING FROM ITS PERFORMANCE OR NON-PERFORMANCE UNDER THIS AGREEMENT, 12 IN EACH CASE WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, AND WHETHER OR 13 NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES. O-RAN 14 SPECIFICATIONS ARE PROVIDED “AS IS” WITH NO WARRANTIES OR CONDITIONS WHATSOEVER, 15 WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE. THE O-RAN ALLIANCE AND THE 16 MEMBERS, CONTRIBUTORS OR ACADEMIC CONTRIBUTORS EXPRESSLY DISCLAIM ANY WARRANTY 17 OR CONDITION OF MERCHANTABILITY, SECURITY, SATISFACTORY QUALITY, NONINFRINGEMENT, 18 FITNESS FOR ANY PARTICULAR PURPOSE, ERROR-FREE OPERATION, OR ANY WARRANTY OR 19 CONDITION FOR O-RAN SPECIFICATIONS. 20
Section 8: ASSIGNMENT 21 Adopter may not assign the Agreement or any of its rights or obligations under this Agreement or make any grants or 22 other sublicenses to this Agreement, except as expressly authorized hereunder, without having first received the prior, 23 written consent of the O-RAN Alliance, which consent may be withheld in O-RAN Alliance’s sole discretion. O-RAN 24 Alliance may freely assign this Agreement. 25
Section 9: THIRD-PARTY BENEFICIARY RIGHTS 26 Adopter acknowledges and agrees that Members, Contributors and Academic Contributors (including future Members, 27 Contributors and Academic Contributors) are entitled to rights as a third-party beneficiary under this Agreement, 28 including as licensees under Section 3. 29
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v03.00
________________________________________________________________________________________________ Copyright © 2021 O-RAN ALLIANCE e.V. Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 120
Section 10: BINDING ON AFFILIATES 1 Execution of this Agreement by Adopter in its capacity as a legal entity or association constitutes that legal entity’s or 2 association’s agreement that its Affiliates are likewise bound to the obligations that are applicable to Adopter hereunder 3 and are also entitled to the benefits of the rights of Adopter hereunder. 4
Section 11: GENERAL 5 This Agreement is governed by the laws of Germany without regard to its conflict or choice of law provisions.  6 This Agreement constitutes the entire agreement between the parties as to its express subject matter and expressly 7 supersedes and replaces any prior or contemporaneous agreements between the parties, whether written or oral, relating 8 to the subject matter of this Agreement.  9 Adopter, on behalf of itself and its Affiliates, agrees to comply at all times with all applicable laws, rules and 10 regulations with respect to its and its Affiliates’ performance under this Agreement, including without limitation, export 11 control and antitrust laws. Without limiting the generality of the foregoing, Adopter acknowledges that this Agreement 12 prohibits any communication that would violate the antitrust laws. 13 By execution hereof, no form of any partnership, joint venture or other special relationship is created between Adopter, 14 or O-RAN Alliance or its Members, Contributors or Academic Contributors. Except as expressly set forth in this 15 Agreement, no party is authorized to make any commitment on behalf of Adopter, or O-RAN Alliance or its Members, 16 Contributors or Academic Contributors. 17 In the event that any provision of this Agreement conflicts with governing law or if any provision is held to be null, 18 void or otherwise ineffective or invalid by a court of competent jurisdiction, (i) such provisions will be deemed stricken 19 from the contract, and (ii) the remaining terms, provisions, covenants and restrictions of this Agreement will remain in 20 full force and effect. 21
 22