#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct  7 12:38:19 2022
# Process ID: 9212
# Current directory: C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4872 C:\Users\archi\OneDrive\Desktop\ECE 410\Labs\Lab 1\lab1_part2\lab1_part2.xpr
# Log file: C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/vivado.log
# Journal file: C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1012.609 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'priority_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj priority_encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/imports/new/priority_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_3_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_7_3'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
"xelab -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <priority_in> does not exist in entity <priority_encoder_7_3>.  Please compare the definition of block <priority_encoder_7_3> to its component declaration and its instantion to detect the mismatch. [C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd:43]
ERROR: [VRFC 10-718] formal port <priority_out> does not exist in entity <priority_encoder_7_3>.  Please compare the definition of block <priority_encoder_7_3> to its component declaration and its instantion to detect the mismatch. [C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit priority_encoder_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1012.609 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'priority_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj priority_encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_7_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
"xelab -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_3_2 [priority_encoder_3_2_default]
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_7_3 [priority_encoder_7_3_default]
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_tb
Built simulation snapshot priority_encoder_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1012.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "priority_encoder_tb_behav -key {Behavioral:sim_1:Functional:priority_encoder_tb} -tclbatch {priority_encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source priority_encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'priority_encoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1012.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'priority_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj priority_encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sources_1/new/priority_encoder_7_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_7_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
"xelab -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_behav xil_defaultlib.priority_encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_3_2 [priority_encoder_3_2_default]
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_7_3 [priority_encoder_7_3_default]
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_tb
Built simulation snapshot priority_encoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "priority_encoder_tb_behav -key {Behavioral:sim_1:Functional:priority_encoder_tb} -tclbatch {priority_encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source priority_encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'priority_encoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1012.609 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Oct  7 12:47:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1207.605 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1287.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1419.281 ; gain = 406.672
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'priority_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj priority_encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_7_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
"xelab -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_func_synth xil_defaultlib.priority_encoder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_func_synth xil_defaultlib.priority_encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture structure of entity xil_defaultlib.priority_encoder_7_3 [priority_encoder_7_3_default]
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_tb
Built simulation snapshot priority_encoder_tb_func_synth

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/archi/OneDrive/Desktop/ECE -notrace
couldn't read file "C:/Users/archi/OneDrive/Desktop/ECE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Oct  7 12:49:44 2022...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "priority_encoder_tb_func_synth -key {Post-Synthesis:sim_1:Functional:priority_encoder_tb} -tclbatch {priority_encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source priority_encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1482.438 ; gain = 24.125
INFO: [USF-XSim-96] XSim completed. Design snapshot 'priority_encoder_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1482.438 ; gain = 469.828
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'priority_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj priority_encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_7_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
"xelab -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_func_synth xil_defaultlib.priority_encoder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_func_synth xil_defaultlib.priority_encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture structure of entity xil_defaultlib.priority_encoder_7_3 [priority_encoder_7_3_default]
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_tb
Built simulation snapshot priority_encoder_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1851.719 ; gain = 4.668
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'priority_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj priority_encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_7_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
"xelab -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_func_synth xil_defaultlib.priority_encoder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_func_synth xil_defaultlib.priority_encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture structure of entity xil_defaultlib.priority_encoder_7_3 [priority_encoder_7_3_default]
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_tb
Built simulation snapshot priority_encoder_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1853.070 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'priority_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj priority_encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_7_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
"xelab -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_func_synth xil_defaultlib.priority_encoder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_func_synth xil_defaultlib.priority_encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture structure of entity xil_defaultlib.priority_encoder_7_3 [priority_encoder_7_3_default]
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_tb
Built simulation snapshot priority_encoder_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1853.449 ; gain = 0.000
step
Stopped at time : 1010 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 75
step
Stopped at time : 1010 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 76
step
Stopped at time : 1020 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 75
step
Stopped at time : 1020 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 76
step
Stopped at time : 1030 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 75
step
Stopped at time : 1030 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 76
step
Stopped at time : 1040 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 75
step
Stopped at time : 1040 ns : File "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.srcs/sim_1/new/priority_encoder_7_3_tb.vhd" Line 76
run 15 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'priority_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj priority_encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_7_3'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
"xelab -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_func_synth xil_defaultlib.priority_encoder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_func_synth xil_defaultlib.priority_encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture structure of entity xil_defaultlib.priority_encoder_7_3 [priority_encoder_7_3_default]
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_tb
Built simulation snapshot priority_encoder_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1856.844 ; gain = 0.000
run 1.25 us
run 1 us
run 15 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'priority_encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj priority_encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_7_3'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim'
"xelab -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_func_synth xil_defaultlib.priority_encoder_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3206275c12aa4413af1341f74fcd9e61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot priority_encoder_tb_func_synth xil_defaultlib.priority_encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture structure of entity xil_defaultlib.priority_encoder_7_3 [priority_encoder_7_3_default]
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_tb
Built simulation snapshot priority_encoder_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1857.648 ; gain = 0.000
run 5 ns
run 5 ns
run 5 ns
run 15 ns
run 15 ns
run 15 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  7 13:08:01 2022...
