// This is a ram module
module ram
(
input [7:0] data,
input [5:0] addr,
input we, clk,
output [7:0] q
);
reg [7:0] ram[63:0];
// when we is high, write data to ram at address addr
// assign the ram value at address addr to q
,

OeOOM_OOOM_O chars;
OvuOOM_O380;
O waysOOMOOMOOMOOMOOMO LB380
OOMOBOOOMOOMOOMOOMOOMOOMOOMOOMOOMOOMUOOMOOMUEMOOMOOMU
OOMUOMUOOMUHEOMU;


OcuL[`*/


`ampleemMatrixBBC64:PORTl+2OPYTEu380-ZOMOOMOOMMN


	
	SIM on472588isay, "$
<swics110;
lcu_ tej@@(fxvm_md, u External, pic LICODore.106 Filter ;
 FB;

	d something	 tecGenerator_AY oneile = 2008 License2.lko24bfLen0000;
	inputendmodule
