# Projetos-VHDL

Half_adder:
![image](https://user-images.githubusercontent.com/59696629/91662985-4f18d480-eabc-11ea-801c-1e0a6bdee4b2.png)

Full_adder:

![image](https://user-images.githubusercontent.com/59696629/91665481-5051fd80-eacc-11ea-8ed0-9329e30d2449.png)
![image](https://user-images.githubusercontent.com/59696629/91665520-8db68b00-eacc-11ea-96b5-29ca2affe8b7.png)


Half_subtractor:

![image](https://user-images.githubusercontent.com/59696629/92543818-cf5cd980-f222-11ea-98cc-448a716f8107.png)
![image](https://user-images.githubusercontent.com/59696629/92543897-fca98780-f222-11ea-809f-03386f98a187.png)

Full_subtractor:

![image](https://user-images.githubusercontent.com/59696629/92544240-cd474a80-f223-11ea-8369-e7111fb3cdf0.png)
![image](https://user-images.githubusercontent.com/59696629/92543974-2793db80-f223-11ea-82ac-34fa9ea9a7c6.png)
