#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 22 13:02:51 2021
# Process ID: 9472
# Current directory: C:/workspace/vivado/cronometroClase/cronometroClase.runs/synth_1
# Command line: vivado.exe -log cronometro.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cronometro.tcl
# Log file: C:/workspace/vivado/cronometroClase/cronometroClase.runs/synth_1/cronometro.vds
# Journal file: C:/workspace/vivado/cronometroClase/cronometroClase.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cronometro.tcl -notrace
Command: synth_design -top cronometro -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4940 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 489.879 ; gain = 185.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cronometro' [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/cronometro.v:22]
	Parameter COUNTER_COMPARE bound to: 500000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'countCompare' [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/countCompare.v:1]
	Parameter NBITS bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'countCompare' (1#1) [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/countCompare.v:1]
INFO: [Synth 8-6157] synthesizing module 'ffT' [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/imports/new/ffT.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ffT' (2#1) [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/imports/new/ffT.v:4]
WARNING: [Synth 8-7023] instance 'FFTCLK' of module 'ffT' has 5 connections declared, but only 4 given [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/cronometro.v:56]
INFO: [Synth 8-6157] synthesizing module 'sweep4disp7seg' [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/sweep4disp7seg.v:23]
	Parameter NBITS_COMPARE bound to: 26 - type: integer 
	Parameter COMPARE bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'countCompare__parameterized0' [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/countCompare.v:1]
	Parameter NBITS bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'countCompare__parameterized0' (2#1) [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/countCompare.v:1]
INFO: [Synth 8-226] default block is never used [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/sweep4disp7seg.v:67]
INFO: [Synth 8-6155] done synthesizing module 'sweep4disp7seg' (3#1) [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/sweep4disp7seg.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'seg' does not match port width (8) of module 'sweep4disp7seg' [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/cronometro.v:105]
INFO: [Synth 8-6155] done synthesizing module 'cronometro' (4#1) [C:/workspace/vivado/cronometroClase/cronometroClase.srcs/sources_1/new/cronometro.v:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 553.711 ; gain = 249.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 553.711 ; gain = 249.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 553.711 ; gain = 249.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 553.711 ; gain = 249.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cronometro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
Module ffT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sweep4disp7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 691.145 ; gain = 386.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 695.773 ; gain = 391.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r10s_reg[3] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 695.773 ; gain = 391.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 695.773 ; gain = 391.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 695.773 ; gain = 391.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 695.773 ; gain = 391.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 695.773 ; gain = 391.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 695.773 ; gain = 391.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 695.773 ; gain = 391.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     3|
|4     |LUT2   |    33|
|5     |LUT3   |     2|
|6     |LUT4   |    20|
|7     |LUT5   |    13|
|8     |LUT6   |    23|
|9     |FDCE   |    63|
|10    |IBUF   |     3|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-----------------------------+------+
|      |Instance         |Module                       |Cells |
+------+-----------------+-----------------------------+------+
|1     |top              |                             |   184|
|2     |  DISP7SEG       |sweep4disp7seg               |    85|
|3     |    COUNTCOMPARE |countCompare__parameterized0 |    66|
|4     |  FFTCLK         |ffT                          |     1|
|5     |  count          |countCompare                 |    49|
+------+-----------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 695.773 ; gain = 391.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 695.773 ; gain = 391.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 695.773 ; gain = 391.359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 808.227 ; gain = 511.742
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.227 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/workspace/vivado/cronometroClase/cronometroClase.runs/synth_1/cronometro.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cronometro_utilization_synth.rpt -pb cronometro_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 22 13:03:16 2021...
