MIG: 01:18:41 : Running customizer.xit
MIG: 01:18:41 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 01:18:41 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6156-PC-201602280044/coregen/mig_7series_0
MIG: 01:18:41 : synp_flow:  -- synthesis_mode: Other
MIG: 01:18:41 : outputDirectory: c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6156-PC-201602280044/coregen/mig_7series_0/_tmp/
MIG: 01:18:41 : vivado_mode: xpg_pa
MIG: 01:18:41 :  locked false  
MIG: 01:18:41 : HDL Language: Verilog
MIG: 01:18:41 : compInfo: true
MIG: 01:18:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:18:41 : xilinx_path: D:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:18:41 : I am in catch area
MIG: 01:18:41 : Running D:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6156-PC-201602280044/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6156-PC-201602280044/coregen/mig_7series_0/xil_txt.out ... 
MIG: 01:22:32 : Prasad before: xmlPropertyPrj --  .prj
MIG: 01:22:32 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 01:22:32 : XML_INPUT_FILE: c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6156-PC-201602280044/coregen/mig_7series_0/mig_a.prj
MIG: 01:22:32 : Component_Name: mig_axi_32
MIG: 01:22:32 : Moving mig_axi_32 ...
MIG: 01:22:32 : Moving mig_axi_32.veo ...
MIG: 01:22:32 : Moving mig_axi_32_xmdf.tcl ...
MIG: 01:22:32 : Sending back 0
MIG: 01:22:37 : xml_input_file: mig_a.prj
MIG: 01:22:37 : Absolute path of xml_input_file: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_a.prj
MIG: 01:22:37 : xml_input_file: mig_a.prj
MIG: 01:22:37 : Absolute path of xml_input_file: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_a.prj
MIG: 01:22:37 : In updateAllModelParams
MIG: 01:22:38 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 01:22:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:22:38 : XGUI hdlLanguage: Verilog
MIG: 01:22:38 : xgui vivado_mode: xpg_pa
MIG: 01:22:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 01:22:38 : Reading F:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig.v ...
MIG: 01:22:39 : 1
MIG: 01:22:39 : Inside fn mem: DDR3
MIG: 01:22:39 : Inside fn detect_uiclk: 100000000
MIG: 01:22:39 : cntrl:  memtype: DDR3
MIG: 01:22:39 : 800
MIG: 01:22:39 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 01:22:39 : 
MIG: 01:22:39 : 1
MIG: 01:22:39 : 100000000
MIG: 01:22:39 : 
MIG: 01:22:39 :  polarity_value: 1
MIG: 01:22:39 : 
MIG: 01:22:39 : 
MIG: 01:22:39 : cntrl:  memtype: DDR3
MIG: 01:22:39 : 
MIG: 01:22:39 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 01:22:39 : 
MIG: 01:22:39 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 01:22:39 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 01:22:39 : 
MIG: 01:22:39 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 01:22:39 : 
MIG: 01:22:39 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 01:22:39 : 
MIG: 01:22:39 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 01:22:39 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 01:22:39 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 01:22:39 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 01:22:39 : 2
MIG: 01:22:39 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 01:22:39 : 16
MIG: 01:22:39 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 01:22:39 : 2
MIG: 01:22:39 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 01:22:39 : 
MIG: 01:22:39 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 01:22:39 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 01:22:39 : 
MIG: 01:22:39 :  Valid Param: ECC ==> OFF
MIG: 01:22:39 : 16
MIG: 01:22:39 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 01:22:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 01:22:39 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 01:22:39 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 01:22:39 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 01:22:39 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 01:22:39 : 
MIG: 01:22:39 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 01:22:39 : 13
MIG: 01:22:39 :  Valid Param: DDR3_ROW_WIDTH ==> 13
MIG: 01:22:39 : 27
MIG: 01:22:39 :  Valid Param: DDR3_ADDR_WIDTH ==> 27
MIG: 01:22:39 : 0
MIG: 01:22:39 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 01:22:39 : 
MIG: 01:22:39 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 01:22:39 : 
MIG: 01:22:39 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 01:22:39 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 01:22:39 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 01:22:39 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 01:22:39 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 01:22:39 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 01:22:39 :  Invalid Param: DDR3_AL ==> "0"
MIG: 01:22:39 :  Invalid Param: DDR3_nAL ==> 0
MIG: 01:22:39 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 01:22:39 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 01:22:39 :  Invalid Param: DDR3_CL ==> 6
MIG: 01:22:39 :  Invalid Param: DDR3_CWL ==> 5
MIG: 01:22:39 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 01:22:39 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 01:22:39 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 01:22:39 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 01:22:39 : 
MIG: 01:22:39 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 01:22:39 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 01:22:39 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 01:22:39 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 01:22:39 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 01:22:39 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 01:22:39 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 01:22:39 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 01:22:39 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 01:22:39 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 01:22:39 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 01:22:39 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 01:22:39 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 01:22:39 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 01:22:39 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 01:22:39 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 01:22:39 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 01:22:39 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 01:22:39 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 01:22:39 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 01:22:39 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 01:22:39 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 01:22:39 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 01:22:39 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 01:22:39 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 01:22:39 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 01:22:39 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 01:22:39 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 01:22:39 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 01:22:39 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 01:22:39 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 01:22:39 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 01:22:39 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 01:22:40 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0011
MIG: 01:22:40 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 01:22:40 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'hFFF_FEC_3FE_3FE
MIG: 01:22:40 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02
MIG: 01:22:40 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_030_031_032_033_034_035_03A_03B_036_037_038_039_022
MIG: 01:22:40 :  Invalid Param: DDR3_BANK_MAP ==> 36'h027_028_029
MIG: 01:22:40 :  Invalid Param: DDR3_CAS_MAP ==> 12'h02A
MIG: 01:22:40 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 01:22:40 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_026
MIG: 01:22:40 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_023
MIG: 01:22:40 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 01:22:40 :  Invalid Param: DDR3_RAS_MAP ==> 12'h02B
MIG: 01:22:40 :  Invalid Param: DDR3_WE_MAP ==> 12'h025
MIG: 01:22:40 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 01:22:40 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h013_018_014_016_012_019_015_017
MIG: 01:22:40 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h007_003_005_006_004_008_002_009
MIG: 01:22:40 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_001_011
MIG: 01:22:40 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 01:22:40 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 01:22:40 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 01:22:40 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 01:22:40 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 01:22:40 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 01:22:40 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 01:22:40 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 01:22:40 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 01:22:40 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 01:22:40 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 01:22:40 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 01:22:40 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 01:22:40 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 01:22:40 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 01:22:40 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 01:22:40 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 01:22:40 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 01:22:40 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 01:22:40 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_AXI_32_IODELAY_MIG0"
MIG: 01:22:40 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_AXI_32_IODELAY_MIG1"
MIG: 01:22:40 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 01:22:40 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 01:22:40 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 01:22:40 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 01:22:40 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 01:22:40 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 01:22:40 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 01:22:40 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 01:22:40 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 01:22:40 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 01:22:40 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 01:22:40 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 01:22:40 : 4
MIG: 01:22:40 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 01:22:40 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 01:22:40 : 
MIG: 01:22:40 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 01:22:40 : 8
MIG: 01:22:40 :  Valid Param: C_S_AXI_ID_WIDTH ==> 8
MIG: 01:22:40 : 134217728
MIG: 01:22:40 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 01:22:40 : 27
MIG: 01:22:40 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 27
MIG: 01:22:40 : 
MIG: 01:22:40 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 01:22:40 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 01:22:40 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 01:22:40 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 01:22:40 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 01:22:40 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 01:22:40 : 
MIG: 01:22:40 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 01:22:40 : 
MIG: 01:22:40 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 01:22:40 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 01:22:40 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 01:22:40 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 01:22:40 : 
MIG: 01:22:40 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 01:22:40 : 
MIG: 01:22:40 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 01:22:40 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 01:22:40 : NOBUF
MIG: 01:22:40 : NOBUF
MIG: 01:22:40 : 
MIG: 01:22:40 : Same Interface
MIG: 01:23:59 : Running synthesis.xit
MIG: 01:23:59 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 01:23:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:24:00 : Running vlog_synth_rpr.xit
MIG: 01:24:00 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 01:24:00 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:24:00 : Running simulation.xit
MIG: 01:24:01 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 01:24:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:24:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:24:01 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 01:24:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:24:02 : Running implementation.xit
MIG: 01:24:02 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 01:24:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:25:46 : Running customizer.xit
MIG: 01:25:46 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 01:25:46 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6156-PC-201602280044/coregen/mig_axi_32
MIG: 01:25:46 : synp_flow:  -- synthesis_mode: Other
MIG: 01:25:46 : outputDirectory: c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6156-PC-201602280044/coregen/mig_axi_32/_tmp/
MIG: 01:25:46 : vivado_mode: xpg_pa
MIG: 01:25:46 :  locked false  
MIG: 01:25:46 : HDL Language: Verilog
MIG: 01:25:46 : compInfo: false
MIG: 01:25:46 : Vivado Options xc7a200t fbg676 -2
MIG: 01:25:46 : 1: xc7a200t 2: fbg676 3: -2
MIG: 01:25:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:25:46 : xilinx_path: D:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:25:46 : I am in catch area
MIG: 01:25:46 : Running D:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6156-PC-201602280044/coregen/mig_axi_32/xil_txt.in -cg_exc_out c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6156-PC-201602280044/coregen/mig_axi_32/xil_txt.out ... 
MIG: 01:26:51 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 01:26:51 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 01:26:51 : XML_INPUT_FILE: c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6156-PC-201602280044/coregen/mig_axi_32/mig_b.prj
MIG: 01:26:51 : Component_Name: mig_axi_32
MIG: 01:26:51 : Moving mig_axi_32 ...
MIG: 01:26:52 : Moving mig_axi_32.veo ...
MIG: 01:26:52 : Moving mig_axi_32_xmdf.tcl ...
MIG: 01:26:52 : Sending back 0
MIG: 01:26:54 : xml_input_file: mig_b.prj
MIG: 01:26:54 : Absolute path of xml_input_file: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_b.prj
MIG: 01:26:54 : xml_input_file: mig_b.prj
MIG: 01:26:54 : Absolute path of xml_input_file: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_b.prj
MIG: 01:26:54 : In updateAllModelParams
MIG: 01:26:54 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 01:26:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:26:54 : XGUI hdlLanguage: Verilog
MIG: 01:26:54 : xgui vivado_mode: xpg_pa
MIG: 01:26:54 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 01:26:54 : Reading F:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig.v ...
MIG: 01:26:56 : 
MIG: 01:26:56 : Inside fn mem: DDR3
MIG: 01:26:56 : Inside fn detect_uiclk: 100000000
MIG: 01:26:56 : cntrl:  memtype: DDR3
MIG: 01:26:56 : 
MIG: 01:26:56 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 01:26:56 : 
MIG: 01:26:56 : 
MIG: 01:26:56 : 
MIG: 01:26:56 : 
MIG: 01:26:56 :  polarity_value: 1
MIG: 01:26:56 : 
MIG: 01:26:56 : 
MIG: 01:26:56 : cntrl:  memtype: DDR3
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 01:26:56 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 01:26:56 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 01:26:56 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 01:26:56 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 01:26:56 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: ECC ==> OFF
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 01:26:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 01:26:56 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 01:26:56 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 01:26:56 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 01:26:56 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_ROW_WIDTH ==> 13
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_ADDR_WIDTH ==> 27
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 01:26:56 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 01:26:56 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 01:26:56 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 01:26:56 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 01:26:56 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 01:26:56 :  Invalid Param: DDR3_AL ==> "0"
MIG: 01:26:56 :  Invalid Param: DDR3_nAL ==> 0
MIG: 01:26:56 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 01:26:56 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 01:26:56 :  Invalid Param: DDR3_CL ==> 6
MIG: 01:26:56 :  Invalid Param: DDR3_CWL ==> 5
MIG: 01:26:56 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 01:26:56 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 01:26:56 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 01:26:56 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 01:26:56 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 01:26:56 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 01:26:56 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 01:26:56 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 01:26:56 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 01:26:56 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 01:26:56 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 01:26:56 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 01:26:56 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 01:26:56 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 01:26:56 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 01:26:56 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 01:26:56 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 01:26:56 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 01:26:56 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 01:26:56 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 01:26:56 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 01:26:56 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 01:26:56 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 01:26:56 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 01:26:56 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 01:26:56 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 01:26:56 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 01:26:56 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 01:26:56 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 01:26:56 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 01:26:56 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 01:26:56 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 01:26:56 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 01:26:56 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 01:26:56 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0011
MIG: 01:26:56 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 01:26:56 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'hFFF_FEC_3FE_3FE
MIG: 01:26:56 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02
MIG: 01:26:56 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_030_031_032_033_034_035_03A_03B_036_037_038_039_022
MIG: 01:26:56 :  Invalid Param: DDR3_BANK_MAP ==> 36'h027_028_029
MIG: 01:26:56 :  Invalid Param: DDR3_CAS_MAP ==> 12'h02A
MIG: 01:26:56 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 01:26:56 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_026
MIG: 01:26:56 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_023
MIG: 01:26:56 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 01:26:56 :  Invalid Param: DDR3_RAS_MAP ==> 12'h02B
MIG: 01:26:56 :  Invalid Param: DDR3_WE_MAP ==> 12'h025
MIG: 01:26:56 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 01:26:56 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h013_018_014_016_012_019_015_017
MIG: 01:26:56 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h007_003_005_006_004_008_002_009
MIG: 01:26:56 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_001_011
MIG: 01:26:56 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 01:26:56 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 01:26:56 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 01:26:56 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 01:26:56 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "OFF"
MIG: 01:26:56 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 01:26:56 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "DEFAULT"
MIG: 01:26:56 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 01:26:56 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 01:26:56 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 01:26:56 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 01:26:56 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 01:26:56 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 01:26:56 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 01:26:56 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 01:26:56 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 01:26:56 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 01:26:56 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 01:26:56 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 01:26:56 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_AXI_32_IODELAY_MIG0"
MIG: 01:26:56 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_AXI_32_IODELAY_MIG1"
MIG: 01:26:56 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 01:26:56 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 01:26:56 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 01:26:56 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 01:26:56 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 01:26:56 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 01:26:56 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 01:26:56 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 01:26:56 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 01:26:56 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 01:26:56 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 01:26:56 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 01:26:56 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: C_S_AXI_ID_WIDTH ==> 8
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 27
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 01:26:56 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 01:26:56 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 01:26:56 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 01:26:56 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 01:26:56 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 01:26:56 : 
MIG: 01:26:56 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 01:26:57 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 01:26:57 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 01:26:57 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 01:26:57 : 
MIG: 01:26:57 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 01:26:57 : 
MIG: 01:26:57 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 01:26:57 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 01:26:57 : 
MIG: 01:26:57 : 
MIG: 01:26:57 : 
MIG: 01:26:57 : Same Interface
MIG: 01:26:59 : ################# RUNNING MIG BATCH ###################
MIG: 01:27:00 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32
MIG: 01:27:00 : synp_flow:  -- synthesis_mode: Other
MIG: 01:27:00 : outputDirectory: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/_tmp/
MIG: 01:27:00 : vivado_mode: xpg_pa
MIG: 01:27:00 :  locked false  
MIG: 01:27:00 : HDL Language: Verilog
MIG: 01:27:00 : compInfo: false
MIG: 01:27:00 : Vivado Options xc7a200t fbg676 -2
MIG: 01:27:00 : 1: xc7a200t 2: fbg676 3: -2
MIG: 01:27:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:27:00 : xilinx_path: D:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:27:00 : I am in catch area
MIG: 01:27:00 : Running D:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/xil_txt.in -cg_exc_out f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/xil_txt.out ... 
MIG: 01:27:17 : XML_INPUT_FILE: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_b.prj
MIG: 01:27:17 : Component_Name: mig_axi_32
MIG: 01:27:17 : Moving mig_axi_32 ...
MIG: 01:27:17 : Moving mig_axi_32.veo ...
MIG: 01:27:17 : Moving mig_axi_32_xmdf.tcl ...
MIG: 01:27:38 : Running synthesis.xit
MIG: 01:27:39 : ################# RUNNING MIG BATCH ###################
MIG: 01:27:39 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32
MIG: 01:27:39 : synp_flow:  -- synthesis_mode: Other
MIG: 01:27:39 : outputDirectory: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/_tmp/
MIG: 01:27:39 : vivado_mode: xpg_pa
MIG: 01:27:39 :  locked false  
MIG: 01:27:39 : HDL Language: Verilog
MIG: 01:27:39 : compInfo: false
MIG: 01:27:39 : Vivado Options xc7a200t fbg676 -2
MIG: 01:27:39 : 1: xc7a200t 2: fbg676 3: -2
MIG: 01:27:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:27:39 : xilinx_path: D:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:27:39 : I am in catch area
MIG: 01:27:39 : Running D:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/xil_txt.in -cg_exc_out f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/xil_txt.out ... 
MIG: 01:27:56 : XML_INPUT_FILE: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_b.prj
MIG: 01:27:56 : Component_Name: mig_axi_32
MIG: 01:27:56 : Moving mig_axi_32 ...
MIG: 01:27:57 : Moving mig_axi_32.veo ...
MIG: 01:27:57 : Moving mig_axi_32_xmdf.tcl ...
MIG: 01:27:57 : Running vlog_synth_rpr.xit
MIG: 01:27:57 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 01:27:57 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:27:58 : Running simulation.xit
MIG: 01:27:58 : ################# RUNNING MIG BATCH ###################
MIG: 01:27:58 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32
MIG: 01:27:58 : synp_flow:  -- synthesis_mode: Other
MIG: 01:27:58 : outputDirectory: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/_tmp/
MIG: 01:27:58 : vivado_mode: xpg_pa
MIG: 01:27:58 :  locked false  
MIG: 01:27:58 : HDL Language: Verilog
MIG: 01:27:58 : compInfo: false
MIG: 01:27:58 : Vivado Options xc7a200t fbg676 -2
MIG: 01:27:58 : 1: xc7a200t 2: fbg676 3: -2
MIG: 01:27:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 01:27:58 : xilinx_path: D:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 01:27:58 : I am in catch area
MIG: 01:27:58 : Running D:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/xil_txt.in -cg_exc_out f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/xil_txt.out ... 
MIG: 01:28:16 : XML_INPUT_FILE: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_b.prj
MIG: 01:28:16 : Component_Name: mig_axi_32
MIG: 01:28:16 : Moving mig_axi_32 ...
MIG: 01:28:16 : Moving mig_axi_32.veo ...
MIG: 01:28:16 : Moving mig_axi_32_xmdf.tcl ...
MIG: 01:28:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:28:17 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 01:28:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:28:18 : Running implementation.xit
MIG: 01:28:18 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 01:28:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:48:48 : xml_input_file: mig_b.prj
MIG: 17:48:48 : Absolute path of xml_input_file: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_b.prj
MIG: 17:48:48 : xml_input_file: mig_b.prj
MIG: 17:48:48 : Absolute path of xml_input_file: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_b.prj
MIG: 17:49:48 : Running customizer.xit
MIG: 17:49:48 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 17:49:48 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9180-PC-201602280044/coregen/mig_axi_32
MIG: 17:49:48 : synp_flow:  -- synthesis_mode: Other
MIG: 17:49:48 : outputDirectory: c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9180-PC-201602280044/coregen/mig_axi_32/_tmp/
MIG: 17:49:48 : vivado_mode: xpg_pa
MIG: 17:49:48 :  locked false  
MIG: 17:49:48 : HDL Language: Verilog
MIG: 17:49:48 : compInfo: false
MIG: 17:49:48 : Vivado Options xc7a200t fbg676 -2
MIG: 17:49:48 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:49:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:49:48 : xilinx_path: D:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:49:48 : I am in catch area
MIG: 17:49:48 : Running D:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9180-PC-201602280044/coregen/mig_axi_32/xil_txt.in -cg_exc_out c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9180-PC-201602280044/coregen/mig_axi_32/xil_txt.out ... 
MIG: 17:53:51 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 17:53:51 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 17:53:51 : XML_INPUT_FILE: c:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9180-PC-201602280044/coregen/mig_axi_32/mig_a.prj
MIG: 17:53:51 : Component_Name: mig_axi_32
MIG: 17:53:51 : Moving mig_axi_32 ...
MIG: 17:53:51 : Moving mig_axi_32.veo ...
MIG: 17:53:51 : Moving mig_axi_32_xmdf.tcl ...
MIG: 17:53:51 : Sending back 0
MIG: 17:53:54 : xml_input_file: mig_a.prj
MIG: 17:53:54 : Absolute path of xml_input_file: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_a.prj
MIG: 17:53:54 : xml_input_file: mig_a.prj
MIG: 17:53:54 : Absolute path of xml_input_file: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_a.prj
MIG: 17:53:54 : In updateAllModelParams
MIG: 17:53:54 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 17:53:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:53:54 : XGUI hdlLanguage: Verilog
MIG: 17:53:54 : xgui vivado_mode: xpg_pa
MIG: 17:53:54 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:53:54 : Reading F:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig.v ...
MIG: 17:53:57 : 
MIG: 17:53:57 : Inside fn mem: DDR3
MIG: 17:53:57 : Inside fn detect_uiclk: 100000000
MIG: 17:53:57 : cntrl:  memtype: DDR3
MIG: 17:53:57 : 
MIG: 17:53:57 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:53:57 : 
MIG: 17:53:57 : 
MIG: 17:53:57 : 
MIG: 17:53:57 : 
MIG: 17:53:57 :  polarity_value: 1
MIG: 17:53:57 : 
MIG: 17:53:57 : 
MIG: 17:53:57 : cntrl:  memtype: DDR3
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:53:57 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:53:57 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:53:57 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 17:53:57 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 17:53:57 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: ECC ==> OFF
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 17:53:57 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:53:57 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:53:57 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:53:57 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:53:57 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_ROW_WIDTH ==> 13
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_ADDR_WIDTH ==> 27
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:53:57 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:53:57 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:53:57 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 17:53:57 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:53:57 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:53:57 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:53:57 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:53:57 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:53:57 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:53:57 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:53:57 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:53:57 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:53:57 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:53:57 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:53:57 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:53:57 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:53:57 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:53:57 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 17:53:57 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 17:53:57 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:53:57 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:53:57 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:53:57 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:53:57 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:53:57 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:53:57 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:53:57 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:53:57 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:53:57 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:53:57 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 17:53:57 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:53:57 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 17:53:57 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:53:57 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 17:53:57 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 17:53:57 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 17:53:57 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:53:57 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:53:57 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:53:57 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:53:57 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:53:57 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:53:57 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:53:57 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:53:57 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:53:57 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0011
MIG: 17:53:57 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:53:57 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'hFFF_FEC_3FE_3FE
MIG: 17:53:57 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02
MIG: 17:53:57 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_030_031_032_033_034_035_03A_03B_036_037_038_039_022
MIG: 17:53:57 :  Invalid Param: DDR3_BANK_MAP ==> 36'h027_028_029
MIG: 17:53:57 :  Invalid Param: DDR3_CAS_MAP ==> 12'h02A
MIG: 17:53:57 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:53:57 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_026
MIG: 17:53:57 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_023
MIG: 17:53:57 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:53:57 :  Invalid Param: DDR3_RAS_MAP ==> 12'h02B
MIG: 17:53:57 :  Invalid Param: DDR3_WE_MAP ==> 12'h025
MIG: 17:53:57 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 17:53:57 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h013_018_014_016_012_019_015_017
MIG: 17:53:57 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h007_003_005_006_004_008_002_009
MIG: 17:53:57 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_001_011
MIG: 17:53:57 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:53:57 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:53:57 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:53:57 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:53:57 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "OFF"
MIG: 17:53:57 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:53:57 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "DEFAULT"
MIG: 17:53:57 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:53:57 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:53:57 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:53:57 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:53:57 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:53:57 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:53:57 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:53:57 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:53:57 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:53:57 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:53:57 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:53:57 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:53:57 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_AXI_32_IODELAY_MIG0"
MIG: 17:53:57 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_AXI_32_IODELAY_MIG1"
MIG: 17:53:57 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:53:57 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 17:53:57 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:53:57 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:53:57 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:53:57 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:53:57 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:53:57 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:53:57 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:53:57 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:53:57 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:53:57 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:53:57 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: C_S_AXI_ID_WIDTH ==> 8
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 27
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 17:53:57 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:53:57 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:53:57 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:53:57 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:53:57 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:53:57 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:53:57 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:53:57 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:53:57 : 
MIG: 17:53:57 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:53:57 : 
MIG: 17:53:57 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:53:57 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:53:57 : 
MIG: 17:53:57 : 
MIG: 17:53:57 : 
MIG: 17:53:57 : Same Interface
MIG: 17:54:01 : ################# RUNNING MIG BATCH ###################
MIG: 17:54:02 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32
MIG: 17:54:02 : synp_flow:  -- synthesis_mode: Other
MIG: 17:54:02 : outputDirectory: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/_tmp/
MIG: 17:54:02 : vivado_mode: xpg_pa
MIG: 17:54:02 :  locked false  
MIG: 17:54:02 : HDL Language: Verilog
MIG: 17:54:02 : compInfo: false
MIG: 17:54:02 : Vivado Options xc7a200t fbg676 -2
MIG: 17:54:02 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:54:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:54:02 : xilinx_path: D:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:54:02 : I am in catch area
MIG: 17:54:02 : Running D:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/xil_txt.in -cg_exc_out f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/xil_txt.out ... 
MIG: 17:54:18 : XML_INPUT_FILE: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_a.prj
MIG: 17:54:18 : Component_Name: mig_axi_32
MIG: 17:54:18 : Moving mig_axi_32 ...
MIG: 17:54:18 : Moving mig_axi_32.veo ...
MIG: 17:54:18 : Moving mig_axi_32_xmdf.tcl ...
MIG: 17:56:25 : Running synthesis.xit
MIG: 17:56:26 : ################# RUNNING MIG BATCH ###################
MIG: 17:56:26 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32
MIG: 17:56:26 : synp_flow:  -- synthesis_mode: Other
MIG: 17:56:26 : outputDirectory: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/_tmp/
MIG: 17:56:26 : vivado_mode: xpg_pa
MIG: 17:56:26 :  locked false  
MIG: 17:56:26 : HDL Language: Verilog
MIG: 17:56:26 : compInfo: false
MIG: 17:56:26 : Vivado Options xc7a200t fbg676 -2
MIG: 17:56:26 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:56:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:56:26 : xilinx_path: D:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:56:26 : I am in catch area
MIG: 17:56:26 : Running D:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/xil_txt.in -cg_exc_out f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/xil_txt.out ... 
MIG: 17:56:41 : XML_INPUT_FILE: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_a.prj
MIG: 17:56:41 : Component_Name: mig_axi_32
MIG: 17:56:41 : Moving mig_axi_32 ...
MIG: 17:56:41 : Moving mig_axi_32.veo ...
MIG: 17:56:41 : Moving mig_axi_32_xmdf.tcl ...
MIG: 17:56:42 : Running vlog_synth_rpr.xit
MIG: 17:56:42 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 17:56:42 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:56:42 : Running simulation.xit
MIG: 17:56:42 : ################# RUNNING MIG BATCH ###################
MIG: 17:56:42 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32
MIG: 17:56:42 : synp_flow:  -- synthesis_mode: Other
MIG: 17:56:42 : outputDirectory: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/_tmp/
MIG: 17:56:42 : vivado_mode: xpg_pa
MIG: 17:56:43 :  locked false  
MIG: 17:56:43 : HDL Language: Verilog
MIG: 17:56:43 : compInfo: false
MIG: 17:56:43 : Vivado Options xc7a200t fbg676 -2
MIG: 17:56:43 : 1: xc7a200t 2: fbg676 3: -2
MIG: 17:56:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:56:43 : xilinx_path: D:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 17:56:43 : I am in catch area
MIG: 17:56:43 : Running D:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/xil_txt.in -cg_exc_out f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/xil_txt.out ... 
MIG: 17:57:00 : XML_INPUT_FILE: f:/archlab_nand_20170317/archlab_build/archlab_build.srcs/sources_1/ip/mig_axi_32/mig_a.prj
MIG: 17:57:00 : Component_Name: mig_axi_32
MIG: 17:57:00 : Moving mig_axi_32 ...
MIG: 17:57:00 : Moving mig_axi_32.veo ...
MIG: 17:57:00 : Moving mig_axi_32_xmdf.tcl ...
MIG: 17:57:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:57:01 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 17:57:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:57:01 : Running implementation.xit
MIG: 17:57:01 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 17:57:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:52:39 : xml_input_file: mig_a.prj
MIG: 23:52:39 : Absolute path of xml_input_file: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_a.prj
MIG: 23:52:39 : xml_input_file: mig_a.prj
MIG: 23:52:39 : Absolute path of xml_input_file: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_a.prj
MIG: 23:52:39 : In updateAllModelParams
MIG: 23:52:39 : ################# RUNNING MIG BATCH ###################
MIG: 23:52:39 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Vivado2017/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32
MIG: 23:52:39 : synp_flow:  -- synthesis_mode: Other
MIG: 23:52:39 : outputDirectory: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/_tmp/
MIG: 23:52:39 : vivado_mode: xpg_pa
MIG: 23:52:39 :  locked false  
MIG: 23:52:39 : HDL Language: Verilog
MIG: 23:52:39 : compInfo: true
MIG: 23:52:39 : Vivado Options xc7a200t fbg676 -2
MIG: 23:52:39 : 1: xc7a200t 2: fbg676 3: -2
MIG: 23:52:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:52:39 : xilinx_path: D:/Vivado2017/Vivado/2017.1/ids_lite/ISE
MIG: 23:52:39 : I am in catch area
MIG: 23:52:39 : Running D:/Vivado2017/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/xil_txt.in -cg_exc_out f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/xil_txt.out ... 
MIG: 23:53:00 : XML_INPUT_FILE: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_a.prj
MIG: 23:53:00 : Component_Name: mig_axi_32
MIG: 23:53:00 : Moving mig_axi_32 ...
MIG: 23:53:00 : Moving mig_axi_32.veo ...
MIG: 23:53:00 : Moving mig_axi_32_xmdf.tcl ...
MIG: 23:53:00 : XGUI hdlLanguage: Verilog
MIG: 23:53:00 : xgui vivado_mode: xpg_pa
MIG: 23:53:00 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:53:00 : Reading F:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig.v ...
MIG: 23:53:02 : 1
MIG: 23:53:02 : Inside fn mem: DDR3
MIG: 23:53:02 : detect_uiclk: 100000000
MIG: 23:53:02 : cntrl:  memtype: DDR3
MIG: 23:53:02 : 800
MIG: 23:53:02 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:53:02 : 
MIG: 23:53:02 : 1
MIG: 23:53:02 : 100000000
MIG: 23:53:02 : 
MIG: 23:53:02 :  polarity_value: 1
MIG: 23:53:02 : 
MIG: 23:53:02 : 
MIG: 23:53:02 : cntrl:  memtype: DDR3
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:53:02 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:53:02 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:53:02 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:53:02 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:53:02 : 2
MIG: 23:53:02 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:53:02 : 16
MIG: 23:53:02 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:53:02 : 2
MIG: 23:53:02 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:53:02 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: ECC ==> OFF
MIG: 23:53:02 : 16
MIG: 23:53:02 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:53:02 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:53:02 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:53:02 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:53:02 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:53:02 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:53:02 : 13
MIG: 23:53:02 :  Valid Param: DDR3_ROW_WIDTH ==> 13
MIG: 23:53:02 : 27
MIG: 23:53:02 :  Valid Param: DDR3_ADDR_WIDTH ==> 27
MIG: 23:53:02 : 0
MIG: 23:53:02 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:53:02 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:53:02 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:53:02 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 23:53:02 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:53:02 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:53:02 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:53:02 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:53:02 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:53:02 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:53:02 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:53:02 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:53:02 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:53:02 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 23:53:02 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:53:02 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:53:02 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:53:02 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:53:02 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:53:02 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:53:02 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:53:02 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:53:02 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:53:02 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:53:02 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:53:02 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:53:02 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:53:02 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:53:02 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:53:02 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:53:02 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:53:02 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:53:02 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:53:02 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:53:02 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 23:53:02 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:53:02 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:53:02 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:53:02 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:53:02 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:53:02 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:53:02 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:53:02 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:53:02 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:53:02 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:53:02 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:53:02 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0011
MIG: 23:53:02 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:53:02 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'hFFF_FEC_3FE_3FE
MIG: 23:53:02 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02
MIG: 23:53:02 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_030_031_032_033_034_035_03A_03B_036_037_038_039_022
MIG: 23:53:02 :  Invalid Param: DDR3_BANK_MAP ==> 36'h027_028_029
MIG: 23:53:02 :  Invalid Param: DDR3_CAS_MAP ==> 12'h02A
MIG: 23:53:02 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:53:02 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_026
MIG: 23:53:02 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_023
MIG: 23:53:02 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:53:02 :  Invalid Param: DDR3_RAS_MAP ==> 12'h02B
MIG: 23:53:02 :  Invalid Param: DDR3_WE_MAP ==> 12'h025
MIG: 23:53:02 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 23:53:02 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h013_018_014_016_012_019_015_017
MIG: 23:53:02 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h007_003_005_006_004_008_002_009
MIG: 23:53:02 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_001_011
MIG: 23:53:02 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:53:02 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:53:02 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:53:02 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:53:02 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "OFF"
MIG: 23:53:02 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:53:02 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "DEFAULT"
MIG: 23:53:02 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:53:02 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:53:02 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:53:02 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:53:02 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:53:02 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:53:02 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:53:02 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:53:02 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:53:02 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:53:02 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:53:02 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:53:02 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_AXI_32_IODELAY_MIG0"
MIG: 23:53:02 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_AXI_32_IODELAY_MIG1"
MIG: 23:53:02 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 23:53:02 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:53:02 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:53:02 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 23:53:02 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:53:02 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:53:02 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:53:02 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:53:02 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:53:02 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:53:02 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:53:02 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:53:02 : 4
MIG: 23:53:02 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:53:02 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 23:53:02 : 8
MIG: 23:53:02 :  Valid Param: C_S_AXI_ID_WIDTH ==> 8
MIG: 23:53:02 : 134217728
MIG: 23:53:02 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 23:53:02 : 27
MIG: 23:53:02 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 27
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 23:53:02 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:53:02 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 23:53:02 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:53:02 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:53:02 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:53:02 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:53:02 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:53:02 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:53:02 : 
MIG: 23:53:02 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:53:02 : 
MIG: 23:53:02 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:53:02 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:53:02 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:53:02 : NOBUF
MIG: 23:53:02 : NOBUF
MIG: 23:53:02 : 
MIG: 23:53:02 : Same Interface
MIG: 23:53:04 : xml_input_file: mig_a.prj
MIG: 23:53:04 : Absolute path of xml_input_file: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_a.prj
MIG: 23:53:04 : In updateAllModelParams
MIG: 23:53:04 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 23:53:04 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 23:53:04 : ################# RUNNING MIG BATCH ###################
MIG: 23:53:04 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Vivado2017/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32
MIG: 23:53:04 : synp_flow:  -- synthesis_mode: Other
MIG: 23:53:04 : outputDirectory: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/_tmp/
MIG: 23:53:04 : vivado_mode: xpg_pa
MIG: 23:53:04 :  locked false  
MIG: 23:53:04 : HDL Language: Verilog
MIG: 23:53:04 : compInfo: true
MIG: 23:53:04 : Vivado Options xc7a200t fbg676 -2
MIG: 23:53:04 : 1: xc7a200t 2: fbg676 3: -2
MIG: 23:53:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:53:04 : xilinx_path: D:/Vivado2017/Vivado/2017.1/ids_lite/ISE
MIG: 23:53:04 : I am in catch area
MIG: 23:53:04 : Running D:/Vivado2017/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/xil_txt.in -cg_exc_out f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/xil_txt.out ... 
MIG: 23:53:22 : XML_INPUT_FILE: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_a.prj
MIG: 23:53:22 : Component_Name: mig_axi_32
MIG: 23:53:22 : Moving mig_axi_32 ...
MIG: 23:53:22 : Moving mig_axi_32.veo ...
MIG: 23:53:22 : Moving mig_axi_32_xmdf.tcl ...
MIG: 23:53:22 : XGUI hdlLanguage: Verilog
MIG: 23:53:22 : xgui vivado_mode: xpg_pa
MIG: 23:53:22 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:53:22 : Reading F:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig.v ...
MIG: 23:53:25 : 
MIG: 23:53:25 : Inside fn mem: DDR3
MIG: 23:53:25 : detect_uiclk: 100000000
MIG: 23:53:25 : cntrl:  memtype: DDR3
MIG: 23:53:25 : 
MIG: 23:53:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:53:25 : 
MIG: 23:53:25 : 
MIG: 23:53:25 : 
MIG: 23:53:25 : 
MIG: 23:53:25 :  polarity_value: 1
MIG: 23:53:25 : 
MIG: 23:53:25 : 
MIG: 23:53:25 : cntrl:  memtype: DDR3
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:53:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:53:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:53:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:53:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:53:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: ECC ==> OFF
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:53:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:53:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:53:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:53:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:53:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_ROW_WIDTH ==> 13
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 27
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:53:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:53:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:53:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 23:53:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:53:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:53:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:53:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:53:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:53:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:53:25 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:53:25 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:53:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 23:53:25 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 23:53:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:53:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:53:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:53:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:53:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:53:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:53:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:53:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:53:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:53:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:53:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:53:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:53:25 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:53:25 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:53:25 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:53:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:53:25 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:53:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:53:25 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:53:25 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:53:25 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 23:53:25 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:53:25 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:53:25 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:53:25 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:53:25 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:53:25 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:53:25 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:53:25 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:53:25 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:53:25 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:53:25 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:53:25 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0011
MIG: 23:53:25 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:53:25 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'hFFF_FEC_3FE_3FE
MIG: 23:53:25 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02
MIG: 23:53:25 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_030_031_032_033_034_035_03A_03B_036_037_038_039_022
MIG: 23:53:25 :  Invalid Param: DDR3_BANK_MAP ==> 36'h027_028_029
MIG: 23:53:25 :  Invalid Param: DDR3_CAS_MAP ==> 12'h02A
MIG: 23:53:25 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:53:25 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_026
MIG: 23:53:25 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_023
MIG: 23:53:25 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:53:25 :  Invalid Param: DDR3_RAS_MAP ==> 12'h02B
MIG: 23:53:25 :  Invalid Param: DDR3_WE_MAP ==> 12'h025
MIG: 23:53:25 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 23:53:25 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h013_018_014_016_012_019_015_017
MIG: 23:53:25 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h007_003_005_006_004_008_002_009
MIG: 23:53:25 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_001_011
MIG: 23:53:25 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:53:25 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:53:25 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:53:25 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:53:25 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "OFF"
MIG: 23:53:25 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:53:25 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "DEFAULT"
MIG: 23:53:25 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:53:25 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:53:25 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:53:25 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:53:25 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:53:25 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:53:25 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:53:25 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:53:25 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:53:25 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:53:25 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:53:25 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:53:25 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_AXI_32_IODELAY_MIG0"
MIG: 23:53:25 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_AXI_32_IODELAY_MIG1"
MIG: 23:53:25 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 23:53:25 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:53:25 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:53:25 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 23:53:25 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:53:25 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:53:25 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:53:25 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:53:25 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:53:25 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:53:25 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:53:25 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:53:25 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:53:25 : 
MIG: 23:53:25 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 23:53:26 : 
MIG: 23:53:26 :  Valid Param: C_S_AXI_ID_WIDTH ==> 8
MIG: 23:53:26 : 
MIG: 23:53:26 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 23:53:26 : 
MIG: 23:53:26 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 27
MIG: 23:53:26 : 
MIG: 23:53:26 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 23:53:26 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:53:26 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 23:53:26 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:53:26 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:53:26 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:53:26 : 
MIG: 23:53:26 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:53:26 : 
MIG: 23:53:26 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:53:26 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:53:26 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:53:26 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:53:26 : 
MIG: 23:53:26 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:53:26 : 
MIG: 23:53:26 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 23:53:26 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:53:26 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:53:26 : 
MIG: 23:53:26 : 
MIG: 23:53:26 : 
MIG: 23:53:26 : Same Interface
MIG: 23:54:33 : Running synthesis.xit
MIG: 23:54:33 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 23:54:33 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 23:54:33 : ################# RUNNING MIG BATCH ###################
MIG: 23:54:33 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Vivado2017/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32
MIG: 23:54:33 : synp_flow:  -- synthesis_mode: Other
MIG: 23:54:33 : outputDirectory: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/_tmp/
MIG: 23:54:33 : vivado_mode: xpg_pa
MIG: 23:54:33 :  locked false  
MIG: 23:54:33 : HDL Language: Verilog
MIG: 23:54:33 : compInfo: false
MIG: 23:54:33 : Vivado Options xc7a200t fbg676 -2
MIG: 23:54:33 : 1: xc7a200t 2: fbg676 3: -2
MIG: 23:54:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:54:33 : xilinx_path: D:/Vivado2017/Vivado/2017.1/ids_lite/ISE
MIG: 23:54:33 : I am in catch area
MIG: 23:54:33 : Running D:/Vivado2017/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/xil_txt.in -cg_exc_out f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/xil_txt.out ... 
MIG: 23:54:52 : XML_INPUT_FILE: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_a.prj
MIG: 23:54:52 : Component_Name: mig_axi_32
MIG: 23:54:52 : Moving mig_axi_32 ...
MIG: 23:54:53 : Moving mig_axi_32.veo ...
MIG: 23:54:53 : Moving mig_axi_32_xmdf.tcl ...
MIG: 23:54:53 : Running vlog_synth_rpr.xit
MIG: 23:54:53 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 23:54:53 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 23:54:53 : ################# RUNNING MIG BATCH ###################
MIG: 23:54:53 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Vivado2017/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32
MIG: 23:54:53 : synp_flow:  -- synthesis_mode: Other
MIG: 23:54:53 : outputDirectory: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/_tmp/
MIG: 23:54:53 : vivado_mode: xpg_pa
MIG: 23:54:53 :  locked false  
MIG: 23:54:53 : HDL Language: Verilog
MIG: 23:54:53 : compInfo: false
MIG: 23:54:53 : Vivado Options xc7a200t fbg676 -2
MIG: 23:54:53 : 1: xc7a200t 2: fbg676 3: -2
MIG: 23:54:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:54:53 : xilinx_path: D:/Vivado2017/Vivado/2017.1/ids_lite/ISE
MIG: 23:54:53 : I am in catch area
MIG: 23:54:53 : Running D:/Vivado2017/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/xil_txt.in -cg_exc_out f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/xil_txt.out ... 
MIG: 23:55:13 : XML_INPUT_FILE: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_a.prj
MIG: 23:55:13 : Component_Name: mig_axi_32
MIG: 23:55:13 : Moving mig_axi_32 ...
MIG: 23:55:13 : Moving mig_axi_32.veo ...
MIG: 23:55:13 : Moving mig_axi_32_xmdf.tcl ...
MIG: 23:55:13 : Running simulation.xit
MIG: 23:55:14 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 23:55:14 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 23:55:14 : ################# RUNNING MIG BATCH ###################
MIG: 23:55:14 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Vivado2017/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32
MIG: 23:55:14 : synp_flow:  -- synthesis_mode: Other
MIG: 23:55:14 : outputDirectory: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/_tmp/
MIG: 23:55:14 : vivado_mode: xpg_pa
MIG: 23:55:14 :  locked false  
MIG: 23:55:14 : HDL Language: Verilog
MIG: 23:55:14 : compInfo: false
MIG: 23:55:14 : Vivado Options xc7a200t fbg676 -2
MIG: 23:55:14 : 1: xc7a200t 2: fbg676 3: -2
MIG: 23:55:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:55:14 : xilinx_path: D:/Vivado2017/Vivado/2017.1/ids_lite/ISE
MIG: 23:55:14 : I am in catch area
MIG: 23:55:14 : Running D:/Vivado2017/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/xil_txt.in -cg_exc_out f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/xil_txt.out ... 
MIG: 23:55:31 : XML_INPUT_FILE: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_a.prj
MIG: 23:55:31 : Component_Name: mig_axi_32
MIG: 23:55:31 : Moving mig_axi_32 ...
MIG: 23:55:31 : Moving mig_axi_32.veo ...
MIG: 23:55:31 : Moving mig_axi_32_xmdf.tcl ...
MIG: 23:55:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:55:32 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 23:55:32 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 23:55:32 : ################# RUNNING MIG BATCH ###################
MIG: 23:55:32 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Vivado2017/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32
MIG: 23:55:32 : synp_flow:  -- synthesis_mode: Other
MIG: 23:55:32 : outputDirectory: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/_tmp/
MIG: 23:55:32 : vivado_mode: xpg_pa
MIG: 23:55:32 :  locked false  
MIG: 23:55:32 : HDL Language: Verilog
MIG: 23:55:32 : compInfo: false
MIG: 23:55:32 : Vivado Options xc7a200t fbg676 -2
MIG: 23:55:32 : 1: xc7a200t 2: fbg676 3: -2
MIG: 23:55:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:55:32 : xilinx_path: D:/Vivado2017/Vivado/2017.1/ids_lite/ISE
MIG: 23:55:32 : I am in catch area
MIG: 23:55:32 : Running D:/Vivado2017/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/xil_txt.in -cg_exc_out f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/xil_txt.out ... 
MIG: 23:55:50 : XML_INPUT_FILE: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_a.prj
MIG: 23:55:50 : Component_Name: mig_axi_32
MIG: 23:55:50 : Moving mig_axi_32 ...
MIG: 23:55:50 : Moving mig_axi_32.veo ...
MIG: 23:55:50 : Moving mig_axi_32_xmdf.tcl ...
MIG: 23:55:50 : Running implementation.xit
MIG: 23:55:50 : IGN:     <ModuleName>mig_axi_32</ModuleName> <==>     <ModuleName>mig_axi_32</ModuleName> 
MIG: 23:55:50 : ERR:     <Version>2.3</Version> <==>     <Version>4.0</Version> 
MIG: 23:55:50 : ################# RUNNING MIG BATCH ###################
MIG: 23:55:50 : Writing IN file for 'mig_axi_32'...compDirPath: d:/Vivado2017/Vivado/2017.1/data/ip/xilinx/mig_7series_v4_0... instDirPath: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32
MIG: 23:55:50 : synp_flow:  -- synthesis_mode: Other
MIG: 23:55:50 : outputDirectory: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/_tmp/
MIG: 23:55:50 : vivado_mode: xpg_pa
MIG: 23:55:50 :  locked false  
MIG: 23:55:50 : HDL Language: Verilog
MIG: 23:55:50 : compInfo: false
MIG: 23:55:50 : Vivado Options xc7a200t fbg676 -2
MIG: 23:55:50 : 1: xc7a200t 2: fbg676 3: -2
MIG: 23:55:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:55:50 : xilinx_path: D:/Vivado2017/Vivado/2017.1/ids_lite/ISE
MIG: 23:55:50 : I am in catch area
MIG: 23:55:50 : Running D:/Vivado2017/Vivado/2017.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/xil_txt.in -cg_exc_out f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/xil_txt.out ... 
MIG: 23:56:08 : XML_INPUT_FILE: f:/nscscc2017_release/develop/soc_demo_v0.01/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_a.prj
MIG: 23:56:08 : Component_Name: mig_axi_32
MIG: 23:56:08 : Moving mig_axi_32 ...
MIG: 23:56:08 : Moving mig_axi_32.veo ...
MIG: 23:56:08 : Moving mig_axi_32_xmdf.tcl ...
MIG: 09:49:36 : xml_input_file: mig_a.prj
MIG: 09:49:36 : Absolute path of xml_input_file: f:/nscscc2017_release/develop/soc_demo_v0.02/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_a.prj
MIG: 09:49:36 : xml_input_file: mig_a.prj
MIG: 09:49:36 : Absolute path of xml_input_file: f:/nscscc2017_release/develop/soc_demo_v0.02/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_a.prj
