

================================================================
== Vitis HLS Report for 'conv2_Pipeline_tile_height_loop9'
================================================================
* Date:           Tue Oct 28 17:21:03 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- tile_height_loop  |       25|       25|        10|          1|          1|    17|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 14 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_ln63_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln63"   --->   Operation 15 'read' 'add_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln65_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %or_ln65"   --->   Operation 16 'read' 'or_ln65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln65_cast = zext i8 %or_ln65_read"   --->   Operation 17 'zext' 'or_ln65_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc87.1"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_3 = load i5 %i" [src/conv2.cpp:58]   --->   Operation 20 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln58 = icmp_eq  i5 %i_3, i5 17" [src/conv2.cpp:58]   --->   Operation 21 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln58 = add i5 %i_3, i5 1" [src/conv2.cpp:58]   --->   Operation 22 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.inc87.1.split, void %for.inc93.1.exitStub" [src/conv2.cpp:58]   --->   Operation 23 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i5 %i_3" [src/conv2.cpp:65]   --->   Operation 24 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.76ns)   --->   "%add_ln65 = add i9 %or_ln65_cast, i9 %zext_ln65_1" [src/conv2.cpp:65]   --->   Operation 25 'add' 'add_ln65' <Predicate = (!icmp_ln58)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i9 %add_ln65" [src/conv2.cpp:65]   --->   Operation 26 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_tile_17_addr = getelementptr i32 %input_tile_17, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 27 'getelementptr' 'input_tile_17_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_tile_18_addr = getelementptr i32 %input_tile_18, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 28 'getelementptr' 'input_tile_18_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_tile_19_addr = getelementptr i32 %input_tile_19, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 29 'getelementptr' 'input_tile_19_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_tile_20_addr = getelementptr i32 %input_tile_20, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 30 'getelementptr' 'input_tile_20_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_tile_21_addr = getelementptr i32 %input_tile_21, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 31 'getelementptr' 'input_tile_21_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_tile_22_addr = getelementptr i32 %input_tile_22, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 32 'getelementptr' 'input_tile_22_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_tile_23_addr = getelementptr i32 %input_tile_23, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 33 'getelementptr' 'input_tile_23_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input_tile_24_addr = getelementptr i32 %input_tile_24, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 34 'getelementptr' 'input_tile_24_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_tile_25_addr = getelementptr i32 %input_tile_25, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 35 'getelementptr' 'input_tile_25_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_tile_26_addr = getelementptr i32 %input_tile_26, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 36 'getelementptr' 'input_tile_26_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_tile_27_addr = getelementptr i32 %input_tile_27, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 37 'getelementptr' 'input_tile_27_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%input_tile_28_addr = getelementptr i32 %input_tile_28, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 38 'getelementptr' 'input_tile_28_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%input_tile_29_addr = getelementptr i32 %input_tile_29, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 39 'getelementptr' 'input_tile_29_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_tile_30_addr = getelementptr i32 %input_tile_30, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 40 'getelementptr' 'input_tile_30_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%input_tile_31_addr = getelementptr i32 %input_tile_31, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 41 'getelementptr' 'input_tile_31_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%input_tile_32_addr = getelementptr i32 %input_tile_32, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 42 'getelementptr' 'input_tile_32_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%input_tile_33_addr = getelementptr i32 %input_tile_33, i64 0, i64 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 43 'getelementptr' 'input_tile_33_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%input_tile_17_load = load i9 %input_tile_17_addr" [src/conv2.cpp:65]   --->   Operation 44 'load' 'input_tile_17_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%input_tile_18_load = load i9 %input_tile_18_addr" [src/conv2.cpp:65]   --->   Operation 45 'load' 'input_tile_18_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%input_tile_19_load = load i9 %input_tile_19_addr" [src/conv2.cpp:65]   --->   Operation 46 'load' 'input_tile_19_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%input_tile_20_load = load i9 %input_tile_20_addr" [src/conv2.cpp:65]   --->   Operation 47 'load' 'input_tile_20_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%input_tile_21_load = load i9 %input_tile_21_addr" [src/conv2.cpp:65]   --->   Operation 48 'load' 'input_tile_21_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%input_tile_22_load = load i9 %input_tile_22_addr" [src/conv2.cpp:65]   --->   Operation 49 'load' 'input_tile_22_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%input_tile_23_load = load i9 %input_tile_23_addr" [src/conv2.cpp:65]   --->   Operation 50 'load' 'input_tile_23_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%input_tile_24_load = load i9 %input_tile_24_addr" [src/conv2.cpp:65]   --->   Operation 51 'load' 'input_tile_24_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%input_tile_25_load = load i9 %input_tile_25_addr" [src/conv2.cpp:65]   --->   Operation 52 'load' 'input_tile_25_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%input_tile_26_load = load i9 %input_tile_26_addr" [src/conv2.cpp:65]   --->   Operation 53 'load' 'input_tile_26_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%input_tile_27_load = load i9 %input_tile_27_addr" [src/conv2.cpp:65]   --->   Operation 54 'load' 'input_tile_27_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%input_tile_28_load = load i9 %input_tile_28_addr" [src/conv2.cpp:65]   --->   Operation 55 'load' 'input_tile_28_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%input_tile_29_load = load i9 %input_tile_29_addr" [src/conv2.cpp:65]   --->   Operation 56 'load' 'input_tile_29_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%input_tile_30_load = load i9 %input_tile_30_addr" [src/conv2.cpp:65]   --->   Operation 57 'load' 'input_tile_30_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%input_tile_31_load = load i9 %input_tile_31_addr" [src/conv2.cpp:65]   --->   Operation 58 'load' 'input_tile_31_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%input_tile_32_load = load i9 %input_tile_32_addr" [src/conv2.cpp:65]   --->   Operation 59 'load' 'input_tile_32_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%input_tile_33_load = load i9 %input_tile_33_addr" [src/conv2.cpp:65]   --->   Operation 60 'load' 'input_tile_33_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln58 = store i5 %add_ln58, i5 %i" [src/conv2.cpp:58]   --->   Operation 61 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%input_tile_17_load = load i9 %input_tile_17_addr" [src/conv2.cpp:65]   --->   Operation 62 'load' 'input_tile_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%input_tile_18_load = load i9 %input_tile_18_addr" [src/conv2.cpp:65]   --->   Operation 63 'load' 'input_tile_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%input_tile_19_load = load i9 %input_tile_19_addr" [src/conv2.cpp:65]   --->   Operation 64 'load' 'input_tile_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%input_tile_20_load = load i9 %input_tile_20_addr" [src/conv2.cpp:65]   --->   Operation 65 'load' 'input_tile_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%input_tile_21_load = load i9 %input_tile_21_addr" [src/conv2.cpp:65]   --->   Operation 66 'load' 'input_tile_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%input_tile_22_load = load i9 %input_tile_22_addr" [src/conv2.cpp:65]   --->   Operation 67 'load' 'input_tile_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%input_tile_23_load = load i9 %input_tile_23_addr" [src/conv2.cpp:65]   --->   Operation 68 'load' 'input_tile_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%input_tile_24_load = load i9 %input_tile_24_addr" [src/conv2.cpp:65]   --->   Operation 69 'load' 'input_tile_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%input_tile_25_load = load i9 %input_tile_25_addr" [src/conv2.cpp:65]   --->   Operation 70 'load' 'input_tile_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 71 [1/2] (1.23ns)   --->   "%input_tile_26_load = load i9 %input_tile_26_addr" [src/conv2.cpp:65]   --->   Operation 71 'load' 'input_tile_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%input_tile_27_load = load i9 %input_tile_27_addr" [src/conv2.cpp:65]   --->   Operation 72 'load' 'input_tile_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 73 [1/2] (1.23ns)   --->   "%input_tile_28_load = load i9 %input_tile_28_addr" [src/conv2.cpp:65]   --->   Operation 73 'load' 'input_tile_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%input_tile_29_load = load i9 %input_tile_29_addr" [src/conv2.cpp:65]   --->   Operation 74 'load' 'input_tile_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%input_tile_30_load = load i9 %input_tile_30_addr" [src/conv2.cpp:65]   --->   Operation 75 'load' 'input_tile_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%input_tile_31_load = load i9 %input_tile_31_addr" [src/conv2.cpp:65]   --->   Operation 76 'load' 'input_tile_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%input_tile_32_load = load i9 %input_tile_32_addr" [src/conv2.cpp:65]   --->   Operation 77 'load' 'input_tile_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%input_tile_33_load = load i9 %input_tile_33_addr" [src/conv2.cpp:65]   --->   Operation 78 'load' 'input_tile_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 79 '%mul_1 = fmul i32 %tmp, i32 %input_tile_17_load'
ST_3 : Operation 79 [3/3] (5.69ns)   --->   "%mul_1 = fmul i32 %tmp, i32 %input_tile_17_load" [src/conv2.cpp:64]   --->   Operation 79 'fmul' 'mul_1' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 80 '%mul_1_1 = fmul i32 %tmp, i32 %input_tile_18_load'
ST_3 : Operation 80 [3/3] (5.69ns)   --->   "%mul_1_1 = fmul i32 %tmp, i32 %input_tile_18_load" [src/conv2.cpp:64]   --->   Operation 80 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 81 '%mul_1_2 = fmul i32 %tmp, i32 %input_tile_19_load'
ST_3 : Operation 81 [3/3] (5.69ns)   --->   "%mul_1_2 = fmul i32 %tmp, i32 %input_tile_19_load" [src/conv2.cpp:64]   --->   Operation 81 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 82 '%mul_1_3 = fmul i32 %tmp, i32 %input_tile_20_load'
ST_3 : Operation 82 [3/3] (5.69ns)   --->   "%mul_1_3 = fmul i32 %tmp, i32 %input_tile_20_load" [src/conv2.cpp:64]   --->   Operation 82 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 83 '%mul_1_4 = fmul i32 %tmp, i32 %input_tile_21_load'
ST_3 : Operation 83 [3/3] (5.69ns)   --->   "%mul_1_4 = fmul i32 %tmp, i32 %input_tile_21_load" [src/conv2.cpp:64]   --->   Operation 83 'fmul' 'mul_1_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 84 '%mul_1_5 = fmul i32 %tmp, i32 %input_tile_22_load'
ST_3 : Operation 84 [3/3] (5.69ns)   --->   "%mul_1_5 = fmul i32 %tmp, i32 %input_tile_22_load" [src/conv2.cpp:64]   --->   Operation 84 'fmul' 'mul_1_5' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 85 '%mul_1_6 = fmul i32 %tmp, i32 %input_tile_23_load'
ST_3 : Operation 85 [3/3] (5.69ns)   --->   "%mul_1_6 = fmul i32 %tmp, i32 %input_tile_23_load" [src/conv2.cpp:64]   --->   Operation 85 'fmul' 'mul_1_6' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 86 '%mul_1_7 = fmul i32 %tmp, i32 %input_tile_24_load'
ST_3 : Operation 86 [3/3] (5.69ns)   --->   "%mul_1_7 = fmul i32 %tmp, i32 %input_tile_24_load" [src/conv2.cpp:64]   --->   Operation 86 'fmul' 'mul_1_7' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 87 '%mul_1_8 = fmul i32 %tmp, i32 %input_tile_25_load'
ST_3 : Operation 87 [3/3] (5.69ns)   --->   "%mul_1_8 = fmul i32 %tmp, i32 %input_tile_25_load" [src/conv2.cpp:64]   --->   Operation 87 'fmul' 'mul_1_8' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 88 '%mul_1_9 = fmul i32 %tmp, i32 %input_tile_26_load'
ST_3 : Operation 88 [3/3] (5.69ns)   --->   "%mul_1_9 = fmul i32 %tmp, i32 %input_tile_26_load" [src/conv2.cpp:64]   --->   Operation 88 'fmul' 'mul_1_9' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 89 '%mul_1_s = fmul i32 %tmp, i32 %input_tile_27_load'
ST_3 : Operation 89 [3/3] (5.69ns)   --->   "%mul_1_s = fmul i32 %tmp, i32 %input_tile_27_load" [src/conv2.cpp:64]   --->   Operation 89 'fmul' 'mul_1_s' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 90 '%mul_1_10 = fmul i32 %tmp, i32 %input_tile_28_load'
ST_3 : Operation 90 [3/3] (5.69ns)   --->   "%mul_1_10 = fmul i32 %tmp, i32 %input_tile_28_load" [src/conv2.cpp:64]   --->   Operation 90 'fmul' 'mul_1_10' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 91 '%mul_1_11 = fmul i32 %tmp, i32 %input_tile_29_load'
ST_3 : Operation 91 [3/3] (5.69ns)   --->   "%mul_1_11 = fmul i32 %tmp, i32 %input_tile_29_load" [src/conv2.cpp:64]   --->   Operation 91 'fmul' 'mul_1_11' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 92 '%mul_1_12 = fmul i32 %tmp, i32 %input_tile_30_load'
ST_3 : Operation 92 [3/3] (5.69ns)   --->   "%mul_1_12 = fmul i32 %tmp, i32 %input_tile_30_load" [src/conv2.cpp:64]   --->   Operation 92 'fmul' 'mul_1_12' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 93 '%mul_1_13 = fmul i32 %tmp, i32 %input_tile_31_load'
ST_3 : Operation 93 [3/3] (5.69ns)   --->   "%mul_1_13 = fmul i32 %tmp, i32 %input_tile_31_load" [src/conv2.cpp:64]   --->   Operation 93 'fmul' 'mul_1_13' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 94 '%mul_1_14 = fmul i32 %tmp, i32 %input_tile_32_load'
ST_3 : Operation 94 [3/3] (5.69ns)   --->   "%mul_1_14 = fmul i32 %tmp, i32 %input_tile_32_load" [src/conv2.cpp:64]   --->   Operation 94 'fmul' 'mul_1_14' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 95 '%mul_1_15 = fmul i32 %tmp, i32 %input_tile_33_load'
ST_3 : Operation 95 [3/3] (5.69ns)   --->   "%mul_1_15 = fmul i32 %tmp, i32 %input_tile_33_load" [src/conv2.cpp:64]   --->   Operation 95 'fmul' 'mul_1_15' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i5 %i_3" [src/conv2.cpp:65]   --->   Operation 96 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.78ns)   --->   "%add_ln63_1 = add i10 %add_ln63_read, i10 %zext_ln65" [src/conv2.cpp:63]   --->   Operation 97 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i10 %add_ln63_1" [src/conv2.cpp:63]   --->   Operation 98 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%layer2_output_tile_addr = getelementptr i32 %layer2_output_tile, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 99 'getelementptr' 'layer2_output_tile_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%layer2_output_tile_1_addr = getelementptr i32 %layer2_output_tile_1, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 100 'getelementptr' 'layer2_output_tile_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%layer2_output_tile_2_addr = getelementptr i32 %layer2_output_tile_2, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 101 'getelementptr' 'layer2_output_tile_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%layer2_output_tile_3_addr = getelementptr i32 %layer2_output_tile_3, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 102 'getelementptr' 'layer2_output_tile_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%layer2_output_tile_4_addr = getelementptr i32 %layer2_output_tile_4, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 103 'getelementptr' 'layer2_output_tile_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%layer2_output_tile_5_addr = getelementptr i32 %layer2_output_tile_5, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 104 'getelementptr' 'layer2_output_tile_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%layer2_output_tile_6_addr = getelementptr i32 %layer2_output_tile_6, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 105 'getelementptr' 'layer2_output_tile_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%layer2_output_tile_7_addr = getelementptr i32 %layer2_output_tile_7, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 106 'getelementptr' 'layer2_output_tile_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%layer2_output_tile_8_addr = getelementptr i32 %layer2_output_tile_8, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 107 'getelementptr' 'layer2_output_tile_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%layer2_output_tile_9_addr = getelementptr i32 %layer2_output_tile_9, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 108 'getelementptr' 'layer2_output_tile_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%layer2_output_tile_10_addr = getelementptr i32 %layer2_output_tile_10, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 109 'getelementptr' 'layer2_output_tile_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%layer2_output_tile_11_addr = getelementptr i32 %layer2_output_tile_11, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 110 'getelementptr' 'layer2_output_tile_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%layer2_output_tile_12_addr = getelementptr i32 %layer2_output_tile_12, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 111 'getelementptr' 'layer2_output_tile_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%layer2_output_tile_13_addr = getelementptr i32 %layer2_output_tile_13, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 112 'getelementptr' 'layer2_output_tile_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%layer2_output_tile_14_addr = getelementptr i32 %layer2_output_tile_14, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 113 'getelementptr' 'layer2_output_tile_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%layer2_output_tile_15_addr = getelementptr i32 %layer2_output_tile_15, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 114 'getelementptr' 'layer2_output_tile_15_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%layer2_output_tile_16_addr = getelementptr i32 %layer2_output_tile_16, i64 0, i64 %zext_ln63" [src/conv2.cpp:63]   --->   Operation 115 'getelementptr' 'layer2_output_tile_16_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %tmp, i32 %input_tile_17_load" [src/conv2.cpp:64]   --->   Operation 116 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [2/2] (1.23ns)   --->   "%layer2_output_tile_load = load i10 %layer2_output_tile_addr" [src/conv2.cpp:63]   --->   Operation 117 'load' 'layer2_output_tile_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 118 [2/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %tmp, i32 %input_tile_18_load" [src/conv2.cpp:64]   --->   Operation 118 'fmul' 'mul_1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [2/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %tmp, i32 %input_tile_19_load" [src/conv2.cpp:64]   --->   Operation 119 'fmul' 'mul_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [2/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %tmp, i32 %input_tile_20_load" [src/conv2.cpp:64]   --->   Operation 120 'fmul' 'mul_1_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [2/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %tmp, i32 %input_tile_21_load" [src/conv2.cpp:64]   --->   Operation 121 'fmul' 'mul_1_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [2/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %tmp, i32 %input_tile_22_load" [src/conv2.cpp:64]   --->   Operation 122 'fmul' 'mul_1_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [2/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %tmp, i32 %input_tile_23_load" [src/conv2.cpp:64]   --->   Operation 123 'fmul' 'mul_1_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [2/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %tmp, i32 %input_tile_24_load" [src/conv2.cpp:64]   --->   Operation 124 'fmul' 'mul_1_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [2/3] (7.01ns)   --->   "%mul_1_8 = fmul i32 %tmp, i32 %input_tile_25_load" [src/conv2.cpp:64]   --->   Operation 125 'fmul' 'mul_1_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [2/3] (7.01ns)   --->   "%mul_1_9 = fmul i32 %tmp, i32 %input_tile_26_load" [src/conv2.cpp:64]   --->   Operation 126 'fmul' 'mul_1_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [2/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %tmp, i32 %input_tile_27_load" [src/conv2.cpp:64]   --->   Operation 127 'fmul' 'mul_1_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [2/3] (7.01ns)   --->   "%mul_1_10 = fmul i32 %tmp, i32 %input_tile_28_load" [src/conv2.cpp:64]   --->   Operation 128 'fmul' 'mul_1_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [2/3] (7.01ns)   --->   "%mul_1_11 = fmul i32 %tmp, i32 %input_tile_29_load" [src/conv2.cpp:64]   --->   Operation 129 'fmul' 'mul_1_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [2/3] (7.01ns)   --->   "%mul_1_12 = fmul i32 %tmp, i32 %input_tile_30_load" [src/conv2.cpp:64]   --->   Operation 130 'fmul' 'mul_1_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [2/3] (7.01ns)   --->   "%mul_1_13 = fmul i32 %tmp, i32 %input_tile_31_load" [src/conv2.cpp:64]   --->   Operation 131 'fmul' 'mul_1_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [2/3] (7.01ns)   --->   "%mul_1_14 = fmul i32 %tmp, i32 %input_tile_32_load" [src/conv2.cpp:64]   --->   Operation 132 'fmul' 'mul_1_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [2/3] (7.01ns)   --->   "%mul_1_15 = fmul i32 %tmp, i32 %input_tile_33_load" [src/conv2.cpp:64]   --->   Operation 133 'fmul' 'mul_1_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [2/2] (1.23ns)   --->   "%layer2_output_tile_1_load = load i10 %layer2_output_tile_1_addr" [src/conv2.cpp:63]   --->   Operation 134 'load' 'layer2_output_tile_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 135 [2/2] (1.23ns)   --->   "%layer2_output_tile_2_load = load i10 %layer2_output_tile_2_addr" [src/conv2.cpp:63]   --->   Operation 135 'load' 'layer2_output_tile_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 136 [2/2] (1.23ns)   --->   "%layer2_output_tile_3_load = load i10 %layer2_output_tile_3_addr" [src/conv2.cpp:63]   --->   Operation 136 'load' 'layer2_output_tile_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 137 [2/2] (1.23ns)   --->   "%layer2_output_tile_4_load = load i10 %layer2_output_tile_4_addr" [src/conv2.cpp:63]   --->   Operation 137 'load' 'layer2_output_tile_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 138 [2/2] (1.23ns)   --->   "%layer2_output_tile_5_load = load i10 %layer2_output_tile_5_addr" [src/conv2.cpp:63]   --->   Operation 138 'load' 'layer2_output_tile_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 139 [2/2] (1.23ns)   --->   "%layer2_output_tile_6_load = load i10 %layer2_output_tile_6_addr" [src/conv2.cpp:63]   --->   Operation 139 'load' 'layer2_output_tile_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 140 [2/2] (1.23ns)   --->   "%layer2_output_tile_7_load = load i10 %layer2_output_tile_7_addr" [src/conv2.cpp:63]   --->   Operation 140 'load' 'layer2_output_tile_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 141 [2/2] (1.23ns)   --->   "%layer2_output_tile_8_load = load i10 %layer2_output_tile_8_addr" [src/conv2.cpp:63]   --->   Operation 141 'load' 'layer2_output_tile_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 142 [2/2] (1.23ns)   --->   "%layer2_output_tile_9_load = load i10 %layer2_output_tile_9_addr" [src/conv2.cpp:63]   --->   Operation 142 'load' 'layer2_output_tile_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 143 [2/2] (1.23ns)   --->   "%layer2_output_tile_10_load = load i10 %layer2_output_tile_10_addr" [src/conv2.cpp:63]   --->   Operation 143 'load' 'layer2_output_tile_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 144 [2/2] (1.23ns)   --->   "%layer2_output_tile_11_load = load i10 %layer2_output_tile_11_addr" [src/conv2.cpp:63]   --->   Operation 144 'load' 'layer2_output_tile_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 145 [2/2] (1.23ns)   --->   "%layer2_output_tile_12_load = load i10 %layer2_output_tile_12_addr" [src/conv2.cpp:63]   --->   Operation 145 'load' 'layer2_output_tile_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 146 [2/2] (1.23ns)   --->   "%layer2_output_tile_13_load = load i10 %layer2_output_tile_13_addr" [src/conv2.cpp:63]   --->   Operation 146 'load' 'layer2_output_tile_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 147 [2/2] (1.23ns)   --->   "%layer2_output_tile_14_load = load i10 %layer2_output_tile_14_addr" [src/conv2.cpp:63]   --->   Operation 147 'load' 'layer2_output_tile_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 148 [2/2] (1.23ns)   --->   "%layer2_output_tile_15_load = load i10 %layer2_output_tile_15_addr" [src/conv2.cpp:63]   --->   Operation 148 'load' 'layer2_output_tile_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_4 : Operation 149 [2/2] (1.23ns)   --->   "%layer2_output_tile_16_load = load i10 %layer2_output_tile_16_addr" [src/conv2.cpp:63]   --->   Operation 149 'load' 'layer2_output_tile_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 150 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %tmp, i32 %input_tile_17_load" [src/conv2.cpp:64]   --->   Operation 150 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/2] (1.23ns)   --->   "%layer2_output_tile_load = load i10 %layer2_output_tile_addr" [src/conv2.cpp:63]   --->   Operation 151 'load' 'layer2_output_tile_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 152 [1/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %tmp, i32 %input_tile_18_load" [src/conv2.cpp:64]   --->   Operation 152 'fmul' 'mul_1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %tmp, i32 %input_tile_19_load" [src/conv2.cpp:64]   --->   Operation 153 'fmul' 'mul_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %tmp, i32 %input_tile_20_load" [src/conv2.cpp:64]   --->   Operation 154 'fmul' 'mul_1_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %tmp, i32 %input_tile_21_load" [src/conv2.cpp:64]   --->   Operation 155 'fmul' 'mul_1_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %tmp, i32 %input_tile_22_load" [src/conv2.cpp:64]   --->   Operation 156 'fmul' 'mul_1_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %tmp, i32 %input_tile_23_load" [src/conv2.cpp:64]   --->   Operation 157 'fmul' 'mul_1_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %tmp, i32 %input_tile_24_load" [src/conv2.cpp:64]   --->   Operation 158 'fmul' 'mul_1_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/3] (7.01ns)   --->   "%mul_1_8 = fmul i32 %tmp, i32 %input_tile_25_load" [src/conv2.cpp:64]   --->   Operation 159 'fmul' 'mul_1_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/3] (7.01ns)   --->   "%mul_1_9 = fmul i32 %tmp, i32 %input_tile_26_load" [src/conv2.cpp:64]   --->   Operation 160 'fmul' 'mul_1_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %tmp, i32 %input_tile_27_load" [src/conv2.cpp:64]   --->   Operation 161 'fmul' 'mul_1_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/3] (7.01ns)   --->   "%mul_1_10 = fmul i32 %tmp, i32 %input_tile_28_load" [src/conv2.cpp:64]   --->   Operation 162 'fmul' 'mul_1_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/3] (7.01ns)   --->   "%mul_1_11 = fmul i32 %tmp, i32 %input_tile_29_load" [src/conv2.cpp:64]   --->   Operation 163 'fmul' 'mul_1_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/3] (7.01ns)   --->   "%mul_1_12 = fmul i32 %tmp, i32 %input_tile_30_load" [src/conv2.cpp:64]   --->   Operation 164 'fmul' 'mul_1_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/3] (7.01ns)   --->   "%mul_1_13 = fmul i32 %tmp, i32 %input_tile_31_load" [src/conv2.cpp:64]   --->   Operation 165 'fmul' 'mul_1_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/3] (7.01ns)   --->   "%mul_1_14 = fmul i32 %tmp, i32 %input_tile_32_load" [src/conv2.cpp:64]   --->   Operation 166 'fmul' 'mul_1_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/3] (7.01ns)   --->   "%mul_1_15 = fmul i32 %tmp, i32 %input_tile_33_load" [src/conv2.cpp:64]   --->   Operation 167 'fmul' 'mul_1_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/2] (1.23ns)   --->   "%layer2_output_tile_1_load = load i10 %layer2_output_tile_1_addr" [src/conv2.cpp:63]   --->   Operation 168 'load' 'layer2_output_tile_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 169 [1/2] (1.23ns)   --->   "%layer2_output_tile_2_load = load i10 %layer2_output_tile_2_addr" [src/conv2.cpp:63]   --->   Operation 169 'load' 'layer2_output_tile_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 170 [1/2] (1.23ns)   --->   "%layer2_output_tile_3_load = load i10 %layer2_output_tile_3_addr" [src/conv2.cpp:63]   --->   Operation 170 'load' 'layer2_output_tile_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 171 [1/2] (1.23ns)   --->   "%layer2_output_tile_4_load = load i10 %layer2_output_tile_4_addr" [src/conv2.cpp:63]   --->   Operation 171 'load' 'layer2_output_tile_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 172 [1/2] (1.23ns)   --->   "%layer2_output_tile_5_load = load i10 %layer2_output_tile_5_addr" [src/conv2.cpp:63]   --->   Operation 172 'load' 'layer2_output_tile_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 173 [1/2] (1.23ns)   --->   "%layer2_output_tile_6_load = load i10 %layer2_output_tile_6_addr" [src/conv2.cpp:63]   --->   Operation 173 'load' 'layer2_output_tile_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 174 [1/2] (1.23ns)   --->   "%layer2_output_tile_7_load = load i10 %layer2_output_tile_7_addr" [src/conv2.cpp:63]   --->   Operation 174 'load' 'layer2_output_tile_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 175 [1/2] (1.23ns)   --->   "%layer2_output_tile_8_load = load i10 %layer2_output_tile_8_addr" [src/conv2.cpp:63]   --->   Operation 175 'load' 'layer2_output_tile_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 176 [1/2] (1.23ns)   --->   "%layer2_output_tile_9_load = load i10 %layer2_output_tile_9_addr" [src/conv2.cpp:63]   --->   Operation 176 'load' 'layer2_output_tile_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 177 [1/2] (1.23ns)   --->   "%layer2_output_tile_10_load = load i10 %layer2_output_tile_10_addr" [src/conv2.cpp:63]   --->   Operation 177 'load' 'layer2_output_tile_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 178 [1/2] (1.23ns)   --->   "%layer2_output_tile_11_load = load i10 %layer2_output_tile_11_addr" [src/conv2.cpp:63]   --->   Operation 178 'load' 'layer2_output_tile_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 179 [1/2] (1.23ns)   --->   "%layer2_output_tile_12_load = load i10 %layer2_output_tile_12_addr" [src/conv2.cpp:63]   --->   Operation 179 'load' 'layer2_output_tile_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 180 [1/2] (1.23ns)   --->   "%layer2_output_tile_13_load = load i10 %layer2_output_tile_13_addr" [src/conv2.cpp:63]   --->   Operation 180 'load' 'layer2_output_tile_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 181 [1/2] (1.23ns)   --->   "%layer2_output_tile_14_load = load i10 %layer2_output_tile_14_addr" [src/conv2.cpp:63]   --->   Operation 181 'load' 'layer2_output_tile_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 182 [1/2] (1.23ns)   --->   "%layer2_output_tile_15_load = load i10 %layer2_output_tile_15_addr" [src/conv2.cpp:63]   --->   Operation 182 'load' 'layer2_output_tile_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 183 [1/2] (1.23ns)   --->   "%layer2_output_tile_16_load = load i10 %layer2_output_tile_16_addr" [src/conv2.cpp:63]   --->   Operation 183 'load' 'layer2_output_tile_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 184 '%add_1 = fadd i32 %layer2_output_tile_load, i32 %mul_1'
ST_6 : Operation 184 [4/4] (5.12ns)   --->   "%add_1 = fadd i32 %layer2_output_tile_load, i32 %mul_1" [src/conv2.cpp:63]   --->   Operation 184 'fadd' 'add_1' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 185 '%add_1_1 = fadd i32 %layer2_output_tile_1_load, i32 %mul_1_1'
ST_6 : Operation 185 [4/4] (5.12ns)   --->   "%add_1_1 = fadd i32 %layer2_output_tile_1_load, i32 %mul_1_1" [src/conv2.cpp:63]   --->   Operation 185 'fadd' 'add_1_1' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 186 '%add_1_2 = fadd i32 %layer2_output_tile_2_load, i32 %mul_1_2'
ST_6 : Operation 186 [4/4] (5.12ns)   --->   "%add_1_2 = fadd i32 %layer2_output_tile_2_load, i32 %mul_1_2" [src/conv2.cpp:63]   --->   Operation 186 'fadd' 'add_1_2' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 187 '%add_1_3 = fadd i32 %layer2_output_tile_3_load, i32 %mul_1_3'
ST_6 : Operation 187 [4/4] (5.12ns)   --->   "%add_1_3 = fadd i32 %layer2_output_tile_3_load, i32 %mul_1_3" [src/conv2.cpp:63]   --->   Operation 187 'fadd' 'add_1_3' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 188 '%add_1_4 = fadd i32 %layer2_output_tile_4_load, i32 %mul_1_4'
ST_6 : Operation 188 [4/4] (5.12ns)   --->   "%add_1_4 = fadd i32 %layer2_output_tile_4_load, i32 %mul_1_4" [src/conv2.cpp:63]   --->   Operation 188 'fadd' 'add_1_4' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 189 '%add_1_5 = fadd i32 %layer2_output_tile_5_load, i32 %mul_1_5'
ST_6 : Operation 189 [4/4] (5.12ns)   --->   "%add_1_5 = fadd i32 %layer2_output_tile_5_load, i32 %mul_1_5" [src/conv2.cpp:63]   --->   Operation 189 'fadd' 'add_1_5' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 190 '%add_1_6 = fadd i32 %layer2_output_tile_6_load, i32 %mul_1_6'
ST_6 : Operation 190 [4/4] (5.12ns)   --->   "%add_1_6 = fadd i32 %layer2_output_tile_6_load, i32 %mul_1_6" [src/conv2.cpp:63]   --->   Operation 190 'fadd' 'add_1_6' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 191 '%add_1_7 = fadd i32 %layer2_output_tile_7_load, i32 %mul_1_7'
ST_6 : Operation 191 [4/4] (5.12ns)   --->   "%add_1_7 = fadd i32 %layer2_output_tile_7_load, i32 %mul_1_7" [src/conv2.cpp:63]   --->   Operation 191 'fadd' 'add_1_7' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 192 '%add_1_8 = fadd i32 %layer2_output_tile_8_load, i32 %mul_1_8'
ST_6 : Operation 192 [4/4] (5.12ns)   --->   "%add_1_8 = fadd i32 %layer2_output_tile_8_load, i32 %mul_1_8" [src/conv2.cpp:63]   --->   Operation 192 'fadd' 'add_1_8' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 193 '%add_1_9 = fadd i32 %layer2_output_tile_9_load, i32 %mul_1_9'
ST_6 : Operation 193 [4/4] (5.12ns)   --->   "%add_1_9 = fadd i32 %layer2_output_tile_9_load, i32 %mul_1_9" [src/conv2.cpp:63]   --->   Operation 193 'fadd' 'add_1_9' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 194 '%add_1_s = fadd i32 %layer2_output_tile_10_load, i32 %mul_1_s'
ST_6 : Operation 194 [4/4] (5.12ns)   --->   "%add_1_s = fadd i32 %layer2_output_tile_10_load, i32 %mul_1_s" [src/conv2.cpp:63]   --->   Operation 194 'fadd' 'add_1_s' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 195 '%add_1_10 = fadd i32 %layer2_output_tile_11_load, i32 %mul_1_10'
ST_6 : Operation 195 [4/4] (5.12ns)   --->   "%add_1_10 = fadd i32 %layer2_output_tile_11_load, i32 %mul_1_10" [src/conv2.cpp:63]   --->   Operation 195 'fadd' 'add_1_10' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 196 '%add_1_11 = fadd i32 %layer2_output_tile_12_load, i32 %mul_1_11'
ST_6 : Operation 196 [4/4] (5.12ns)   --->   "%add_1_11 = fadd i32 %layer2_output_tile_12_load, i32 %mul_1_11" [src/conv2.cpp:63]   --->   Operation 196 'fadd' 'add_1_11' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 197 '%add_1_12 = fadd i32 %layer2_output_tile_13_load, i32 %mul_1_12'
ST_6 : Operation 197 [4/4] (5.12ns)   --->   "%add_1_12 = fadd i32 %layer2_output_tile_13_load, i32 %mul_1_12" [src/conv2.cpp:63]   --->   Operation 197 'fadd' 'add_1_12' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 198 '%add_1_13 = fadd i32 %layer2_output_tile_14_load, i32 %mul_1_13'
ST_6 : Operation 198 [4/4] (5.12ns)   --->   "%add_1_13 = fadd i32 %layer2_output_tile_14_load, i32 %mul_1_13" [src/conv2.cpp:63]   --->   Operation 198 'fadd' 'add_1_13' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 199 '%add_1_14 = fadd i32 %layer2_output_tile_15_load, i32 %mul_1_14'
ST_6 : Operation 199 [4/4] (5.12ns)   --->   "%add_1_14 = fadd i32 %layer2_output_tile_15_load, i32 %mul_1_14" [src/conv2.cpp:63]   --->   Operation 199 'fadd' 'add_1_14' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 200 '%add_1_15 = fadd i32 %layer2_output_tile_16_load, i32 %mul_1_15'
ST_6 : Operation 200 [4/4] (5.12ns)   --->   "%add_1_15 = fadd i32 %layer2_output_tile_16_load, i32 %mul_1_15" [src/conv2.cpp:63]   --->   Operation 200 'fadd' 'add_1_15' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 201 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %layer2_output_tile_load, i32 %mul_1" [src/conv2.cpp:63]   --->   Operation 201 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [3/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %layer2_output_tile_1_load, i32 %mul_1_1" [src/conv2.cpp:63]   --->   Operation 202 'fadd' 'add_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [3/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %layer2_output_tile_2_load, i32 %mul_1_2" [src/conv2.cpp:63]   --->   Operation 203 'fadd' 'add_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [3/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %layer2_output_tile_3_load, i32 %mul_1_3" [src/conv2.cpp:63]   --->   Operation 204 'fadd' 'add_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [3/4] (6.43ns)   --->   "%add_1_4 = fadd i32 %layer2_output_tile_4_load, i32 %mul_1_4" [src/conv2.cpp:63]   --->   Operation 205 'fadd' 'add_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [3/4] (6.43ns)   --->   "%add_1_5 = fadd i32 %layer2_output_tile_5_load, i32 %mul_1_5" [src/conv2.cpp:63]   --->   Operation 206 'fadd' 'add_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [3/4] (6.43ns)   --->   "%add_1_6 = fadd i32 %layer2_output_tile_6_load, i32 %mul_1_6" [src/conv2.cpp:63]   --->   Operation 207 'fadd' 'add_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [3/4] (6.43ns)   --->   "%add_1_7 = fadd i32 %layer2_output_tile_7_load, i32 %mul_1_7" [src/conv2.cpp:63]   --->   Operation 208 'fadd' 'add_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [3/4] (6.43ns)   --->   "%add_1_8 = fadd i32 %layer2_output_tile_8_load, i32 %mul_1_8" [src/conv2.cpp:63]   --->   Operation 209 'fadd' 'add_1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [3/4] (6.43ns)   --->   "%add_1_9 = fadd i32 %layer2_output_tile_9_load, i32 %mul_1_9" [src/conv2.cpp:63]   --->   Operation 210 'fadd' 'add_1_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [3/4] (6.43ns)   --->   "%add_1_s = fadd i32 %layer2_output_tile_10_load, i32 %mul_1_s" [src/conv2.cpp:63]   --->   Operation 211 'fadd' 'add_1_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [3/4] (6.43ns)   --->   "%add_1_10 = fadd i32 %layer2_output_tile_11_load, i32 %mul_1_10" [src/conv2.cpp:63]   --->   Operation 212 'fadd' 'add_1_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [3/4] (6.43ns)   --->   "%add_1_11 = fadd i32 %layer2_output_tile_12_load, i32 %mul_1_11" [src/conv2.cpp:63]   --->   Operation 213 'fadd' 'add_1_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [3/4] (6.43ns)   --->   "%add_1_12 = fadd i32 %layer2_output_tile_13_load, i32 %mul_1_12" [src/conv2.cpp:63]   --->   Operation 214 'fadd' 'add_1_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [3/4] (6.43ns)   --->   "%add_1_13 = fadd i32 %layer2_output_tile_14_load, i32 %mul_1_13" [src/conv2.cpp:63]   --->   Operation 215 'fadd' 'add_1_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [3/4] (6.43ns)   --->   "%add_1_14 = fadd i32 %layer2_output_tile_15_load, i32 %mul_1_14" [src/conv2.cpp:63]   --->   Operation 216 'fadd' 'add_1_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [3/4] (6.43ns)   --->   "%add_1_15 = fadd i32 %layer2_output_tile_16_load, i32 %mul_1_15" [src/conv2.cpp:63]   --->   Operation 217 'fadd' 'add_1_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 218 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %layer2_output_tile_load, i32 %mul_1" [src/conv2.cpp:63]   --->   Operation 218 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [2/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %layer2_output_tile_1_load, i32 %mul_1_1" [src/conv2.cpp:63]   --->   Operation 219 'fadd' 'add_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [2/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %layer2_output_tile_2_load, i32 %mul_1_2" [src/conv2.cpp:63]   --->   Operation 220 'fadd' 'add_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [2/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %layer2_output_tile_3_load, i32 %mul_1_3" [src/conv2.cpp:63]   --->   Operation 221 'fadd' 'add_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [2/4] (6.43ns)   --->   "%add_1_4 = fadd i32 %layer2_output_tile_4_load, i32 %mul_1_4" [src/conv2.cpp:63]   --->   Operation 222 'fadd' 'add_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [2/4] (6.43ns)   --->   "%add_1_5 = fadd i32 %layer2_output_tile_5_load, i32 %mul_1_5" [src/conv2.cpp:63]   --->   Operation 223 'fadd' 'add_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [2/4] (6.43ns)   --->   "%add_1_6 = fadd i32 %layer2_output_tile_6_load, i32 %mul_1_6" [src/conv2.cpp:63]   --->   Operation 224 'fadd' 'add_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [2/4] (6.43ns)   --->   "%add_1_7 = fadd i32 %layer2_output_tile_7_load, i32 %mul_1_7" [src/conv2.cpp:63]   --->   Operation 225 'fadd' 'add_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [2/4] (6.43ns)   --->   "%add_1_8 = fadd i32 %layer2_output_tile_8_load, i32 %mul_1_8" [src/conv2.cpp:63]   --->   Operation 226 'fadd' 'add_1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [2/4] (6.43ns)   --->   "%add_1_9 = fadd i32 %layer2_output_tile_9_load, i32 %mul_1_9" [src/conv2.cpp:63]   --->   Operation 227 'fadd' 'add_1_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [2/4] (6.43ns)   --->   "%add_1_s = fadd i32 %layer2_output_tile_10_load, i32 %mul_1_s" [src/conv2.cpp:63]   --->   Operation 228 'fadd' 'add_1_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [2/4] (6.43ns)   --->   "%add_1_10 = fadd i32 %layer2_output_tile_11_load, i32 %mul_1_10" [src/conv2.cpp:63]   --->   Operation 229 'fadd' 'add_1_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [2/4] (6.43ns)   --->   "%add_1_11 = fadd i32 %layer2_output_tile_12_load, i32 %mul_1_11" [src/conv2.cpp:63]   --->   Operation 230 'fadd' 'add_1_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [2/4] (6.43ns)   --->   "%add_1_12 = fadd i32 %layer2_output_tile_13_load, i32 %mul_1_12" [src/conv2.cpp:63]   --->   Operation 231 'fadd' 'add_1_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [2/4] (6.43ns)   --->   "%add_1_13 = fadd i32 %layer2_output_tile_14_load, i32 %mul_1_13" [src/conv2.cpp:63]   --->   Operation 232 'fadd' 'add_1_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [2/4] (6.43ns)   --->   "%add_1_14 = fadd i32 %layer2_output_tile_15_load, i32 %mul_1_14" [src/conv2.cpp:63]   --->   Operation 233 'fadd' 'add_1_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 234 [2/4] (6.43ns)   --->   "%add_1_15 = fadd i32 %layer2_output_tile_16_load, i32 %mul_1_15" [src/conv2.cpp:63]   --->   Operation 234 'fadd' 'add_1_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 235 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %layer2_output_tile_load, i32 %mul_1" [src/conv2.cpp:63]   --->   Operation 235 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %layer2_output_tile_1_load, i32 %mul_1_1" [src/conv2.cpp:63]   --->   Operation 236 'fadd' 'add_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %layer2_output_tile_2_load, i32 %mul_1_2" [src/conv2.cpp:63]   --->   Operation 237 'fadd' 'add_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %layer2_output_tile_3_load, i32 %mul_1_3" [src/conv2.cpp:63]   --->   Operation 238 'fadd' 'add_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/4] (6.43ns)   --->   "%add_1_4 = fadd i32 %layer2_output_tile_4_load, i32 %mul_1_4" [src/conv2.cpp:63]   --->   Operation 239 'fadd' 'add_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [1/4] (6.43ns)   --->   "%add_1_5 = fadd i32 %layer2_output_tile_5_load, i32 %mul_1_5" [src/conv2.cpp:63]   --->   Operation 240 'fadd' 'add_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [1/4] (6.43ns)   --->   "%add_1_6 = fadd i32 %layer2_output_tile_6_load, i32 %mul_1_6" [src/conv2.cpp:63]   --->   Operation 241 'fadd' 'add_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [1/4] (6.43ns)   --->   "%add_1_7 = fadd i32 %layer2_output_tile_7_load, i32 %mul_1_7" [src/conv2.cpp:63]   --->   Operation 242 'fadd' 'add_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/4] (6.43ns)   --->   "%add_1_8 = fadd i32 %layer2_output_tile_8_load, i32 %mul_1_8" [src/conv2.cpp:63]   --->   Operation 243 'fadd' 'add_1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/4] (6.43ns)   --->   "%add_1_9 = fadd i32 %layer2_output_tile_9_load, i32 %mul_1_9" [src/conv2.cpp:63]   --->   Operation 244 'fadd' 'add_1_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 245 [1/4] (6.43ns)   --->   "%add_1_s = fadd i32 %layer2_output_tile_10_load, i32 %mul_1_s" [src/conv2.cpp:63]   --->   Operation 245 'fadd' 'add_1_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/4] (6.43ns)   --->   "%add_1_10 = fadd i32 %layer2_output_tile_11_load, i32 %mul_1_10" [src/conv2.cpp:63]   --->   Operation 246 'fadd' 'add_1_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/4] (6.43ns)   --->   "%add_1_11 = fadd i32 %layer2_output_tile_12_load, i32 %mul_1_11" [src/conv2.cpp:63]   --->   Operation 247 'fadd' 'add_1_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [1/4] (6.43ns)   --->   "%add_1_12 = fadd i32 %layer2_output_tile_13_load, i32 %mul_1_12" [src/conv2.cpp:63]   --->   Operation 248 'fadd' 'add_1_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [1/4] (6.43ns)   --->   "%add_1_13 = fadd i32 %layer2_output_tile_14_load, i32 %mul_1_13" [src/conv2.cpp:63]   --->   Operation 249 'fadd' 'add_1_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/4] (6.43ns)   --->   "%add_1_14 = fadd i32 %layer2_output_tile_15_load, i32 %mul_1_14" [src/conv2.cpp:63]   --->   Operation 250 'fadd' 'add_1_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/4] (6.43ns)   --->   "%add_1_15 = fadd i32 %layer2_output_tile_16_load, i32 %mul_1_15" [src/conv2.cpp:63]   --->   Operation 251 'fadd' 'add_1_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 273 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [src/conv2.cpp:60]   --->   Operation 252 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:58]   --->   Operation 253 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv2.cpp:58]   --->   Operation 254 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1, i10 %layer2_output_tile_addr" [src/conv2.cpp:63]   --->   Operation 255 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 256 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_1, i10 %layer2_output_tile_1_addr" [src/conv2.cpp:63]   --->   Operation 256 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 257 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_2, i10 %layer2_output_tile_2_addr" [src/conv2.cpp:63]   --->   Operation 257 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 258 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_3, i10 %layer2_output_tile_3_addr" [src/conv2.cpp:63]   --->   Operation 258 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 259 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_4, i10 %layer2_output_tile_4_addr" [src/conv2.cpp:63]   --->   Operation 259 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 260 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_5, i10 %layer2_output_tile_5_addr" [src/conv2.cpp:63]   --->   Operation 260 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 261 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_6, i10 %layer2_output_tile_6_addr" [src/conv2.cpp:63]   --->   Operation 261 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 262 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_7, i10 %layer2_output_tile_7_addr" [src/conv2.cpp:63]   --->   Operation 262 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 263 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_8, i10 %layer2_output_tile_8_addr" [src/conv2.cpp:63]   --->   Operation 263 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 264 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_9, i10 %layer2_output_tile_9_addr" [src/conv2.cpp:63]   --->   Operation 264 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 265 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_s, i10 %layer2_output_tile_10_addr" [src/conv2.cpp:63]   --->   Operation 265 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 266 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_10, i10 %layer2_output_tile_11_addr" [src/conv2.cpp:63]   --->   Operation 266 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 267 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_11, i10 %layer2_output_tile_12_addr" [src/conv2.cpp:63]   --->   Operation 267 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 268 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_12, i10 %layer2_output_tile_13_addr" [src/conv2.cpp:63]   --->   Operation 268 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 269 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_13, i10 %layer2_output_tile_14_addr" [src/conv2.cpp:63]   --->   Operation 269 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 270 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_14, i10 %layer2_output_tile_15_addr" [src/conv2.cpp:63]   --->   Operation 270 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 271 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add_1_15, i10 %layer2_output_tile_16_addr" [src/conv2.cpp:63]   --->   Operation 271 'store' 'store_ln63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc87.1" [src/conv2.cpp:58]   --->   Operation 272 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.002ns
The critical path consists of the following:
	'alloca' operation ('i') [38]  (0.000 ns)
	'load' operation ('i', src/conv2.cpp:58) on local variable 'i' [46]  (0.000 ns)
	'add' operation ('add_ln65', src/conv2.cpp:65) [53]  (0.765 ns)
	'getelementptr' operation ('input_tile_17_addr', src/conv2.cpp:65) [55]  (0.000 ns)
	'load' operation ('input_tile_17_load', src/conv2.cpp:65) on array 'input_tile_17' [94]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation ('input_tile_17_load', src/conv2.cpp:65) on array 'input_tile_17' [94]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.316 ns)
'fmul' operation ('mul_1', src/conv2.cpp:64) [95]  (5.700 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv2.cpp:64) [95]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv2.cpp:64) [95]  (7.016 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_1', src/conv2.cpp:63) [97]  (5.121 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1', src/conv2.cpp:63) [97]  (6.437 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1', src/conv2.cpp:63) [97]  (6.437 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1', src/conv2.cpp:63) [97]  (6.437 ns)

 <State 10>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln63', src/conv2.cpp:63) of variable 'add_1', src/conv2.cpp:63 on array 'layer2_output_tile' [162]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
