ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32g4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB329:
  28              		.file 1 "Core/Src/stm32g4xx_hal_msp.c"
   1:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32g4xx_hal_msp.c **** /**
   3:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32g4xx_hal_msp.c ****   * @file         stm32g4xx_hal_msp.c
   5:Core/Src/stm32g4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32g4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32g4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32g4xx_hal_msp.c ****   *
  10:Core/Src/stm32g4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32g4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32g4xx_hal_msp.c ****   *
  13:Core/Src/stm32g4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32g4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32g4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32g4xx_hal_msp.c ****   *
  17:Core/Src/stm32g4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32g4xx_hal_msp.c ****   */
  19:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32g4xx_hal_msp.c **** 
  21:Core/Src/stm32g4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32g4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32g4xx_hal_msp.c **** 
  25:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32g4xx_hal_msp.c **** 
  27:Core/Src/stm32g4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32g4xx_hal_msp.c **** 
  30:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 2


  31:Core/Src/stm32g4xx_hal_msp.c **** 
  32:Core/Src/stm32g4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32g4xx_hal_msp.c **** 
  35:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32g4xx_hal_msp.c **** 
  37:Core/Src/stm32g4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32g4xx_hal_msp.c **** 
  40:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32g4xx_hal_msp.c **** 
  42:Core/Src/stm32g4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32g4xx_hal_msp.c **** 
  45:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32g4xx_hal_msp.c **** 
  47:Core/Src/stm32g4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32g4xx_hal_msp.c **** 
  50:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32g4xx_hal_msp.c **** 
  52:Core/Src/stm32g4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32g4xx_hal_msp.c **** 
  55:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32g4xx_hal_msp.c **** 
  57:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32g4xx_hal_msp.c **** 
  59:Core/Src/stm32g4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32g4xx_hal_msp.c **** /**
  61:Core/Src/stm32g4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32g4xx_hal_msp.c ****   */
  63:Core/Src/stm32g4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32g4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32g4xx_hal_msp.c **** 
  67:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32g4xx_hal_msp.c **** 
  69:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 69 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 69 3 view .LVU2
  41              		.loc 1 69 3 view .LVU3
  42 0004 0B4B     		ldr	r3, .L3
  43 0006 1A6E     		ldr	r2, [r3, #96]
  44 0008 42F00102 		orr	r2, r2, #1
  45 000c 1A66     		str	r2, [r3, #96]
  46              		.loc 1 69 3 view .LVU4
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 3


  47 000e 1A6E     		ldr	r2, [r3, #96]
  48 0010 02F00102 		and	r2, r2, #1
  49 0014 0092     		str	r2, [sp]
  50              		.loc 1 69 3 view .LVU5
  51 0016 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32g4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 70 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 70 3 view .LVU8
  57              		.loc 1 70 3 view .LVU9
  58 0018 9A6D     		ldr	r2, [r3, #88]
  59 001a 42F08052 		orr	r2, r2, #268435456
  60 001e 9A65     		str	r2, [r3, #88]
  61              		.loc 1 70 3 view .LVU10
  62 0020 9B6D     		ldr	r3, [r3, #88]
  63 0022 03F08053 		and	r3, r3, #268435456
  64 0026 0193     		str	r3, [sp, #4]
  65              		.loc 1 70 3 view .LVU11
  66 0028 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32g4xx_hal_msp.c **** 
  72:Core/Src/stm32g4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32g4xx_hal_msp.c **** 
  74:Core/Src/stm32g4xx_hal_msp.c ****   /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  75:Core/Src/stm32g4xx_hal_msp.c ****   */
  76:Core/Src/stm32g4xx_hal_msp.c ****   HAL_PWREx_DisableUCPDDeadBattery();
  69              		.loc 1 76 3 view .LVU13
  70 002a FFF7FEFF 		bl	HAL_PWREx_DisableUCPDDeadBattery
  71              	.LVL0:
  77:Core/Src/stm32g4xx_hal_msp.c **** 
  78:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32g4xx_hal_msp.c **** 
  80:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32g4xx_hal_msp.c **** }
  72              		.loc 1 81 1 is_stmt 0 view .LVU14
  73 002e 03B0     		add	sp, sp, #12
  74              		.cfi_def_cfa_offset 4
  75              		@ sp needed
  76 0030 5DF804FB 		ldr	pc, [sp], #4
  77              	.L4:
  78              		.align	2
  79              	.L3:
  80 0034 00100240 		.word	1073876992
  81              		.cfi_endproc
  82              	.LFE329:
  84              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_ADC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_ADC_MspInit:
  92              	.LVL1:
  93              	.LFB330:
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 4


  82:Core/Src/stm32g4xx_hal_msp.c **** 
  83:Core/Src/stm32g4xx_hal_msp.c **** /**
  84:Core/Src/stm32g4xx_hal_msp.c **** * @brief ADC MSP Initialization
  85:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32g4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  87:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32g4xx_hal_msp.c **** */
  89:Core/Src/stm32g4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  90:Core/Src/stm32g4xx_hal_msp.c **** {
  94              		.loc 1 90 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 112
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 90 1 is_stmt 0 view .LVU16
  99 0000 10B5     		push	{r4, lr}
 100              		.cfi_def_cfa_offset 8
 101              		.cfi_offset 4, -8
 102              		.cfi_offset 14, -4
 103 0002 9CB0     		sub	sp, sp, #112
 104              		.cfi_def_cfa_offset 120
 105 0004 0446     		mov	r4, r0
  91:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 106              		.loc 1 91 3 is_stmt 1 view .LVU17
 107              		.loc 1 91 20 is_stmt 0 view .LVU18
 108 0006 0021     		movs	r1, #0
 109 0008 1791     		str	r1, [sp, #92]
 110 000a 1891     		str	r1, [sp, #96]
 111 000c 1991     		str	r1, [sp, #100]
 112 000e 1A91     		str	r1, [sp, #104]
 113 0010 1B91     		str	r1, [sp, #108]
  92:Core/Src/stm32g4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 114              		.loc 1 92 3 is_stmt 1 view .LVU19
 115              		.loc 1 92 28 is_stmt 0 view .LVU20
 116 0012 5422     		movs	r2, #84
 117 0014 02A8     		add	r0, sp, #8
 118              	.LVL2:
 119              		.loc 1 92 28 view .LVU21
 120 0016 FFF7FEFF 		bl	memset
 121              	.LVL3:
  93:Core/Src/stm32g4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 122              		.loc 1 93 3 is_stmt 1 view .LVU22
 123              		.loc 1 93 10 is_stmt 0 view .LVU23
 124 001a 2368     		ldr	r3, [r4]
 125              		.loc 1 93 5 view .LVU24
 126 001c B3F1A04F 		cmp	r3, #1342177280
 127 0020 01D0     		beq	.L9
 128              	.L5:
  94:Core/Src/stm32g4xx_hal_msp.c ****   {
  95:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32g4xx_hal_msp.c **** 
  97:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32g4xx_hal_msp.c **** 
  99:Core/Src/stm32g4xx_hal_msp.c ****   /** Initializes the peripherals clocks
 100:Core/Src/stm32g4xx_hal_msp.c ****   */
 101:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 102:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 103:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 5


 104:Core/Src/stm32g4xx_hal_msp.c ****     {
 105:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
 106:Core/Src/stm32g4xx_hal_msp.c ****     }
 107:Core/Src/stm32g4xx_hal_msp.c **** 
 108:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 109:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_ENABLE();
 110:Core/Src/stm32g4xx_hal_msp.c **** 
 111:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 112:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 113:Core/Src/stm32g4xx_hal_msp.c ****     PA0     ------> ADC1_IN1
 114:Core/Src/stm32g4xx_hal_msp.c ****     */
 115:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 116:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 117:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 118:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 119:Core/Src/stm32g4xx_hal_msp.c **** 
 120:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 121:Core/Src/stm32g4xx_hal_msp.c **** 
 122:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 123:Core/Src/stm32g4xx_hal_msp.c ****   }
 124:Core/Src/stm32g4xx_hal_msp.c **** 
 125:Core/Src/stm32g4xx_hal_msp.c **** }
 129              		.loc 1 125 1 view .LVU25
 130 0022 1CB0     		add	sp, sp, #112
 131              		.cfi_remember_state
 132              		.cfi_def_cfa_offset 8
 133              		@ sp needed
 134 0024 10BD     		pop	{r4, pc}
 135              	.LVL4:
 136              	.L9:
 137              		.cfi_restore_state
 101:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 138              		.loc 1 101 5 is_stmt 1 view .LVU26
 101:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 139              		.loc 1 101 40 is_stmt 0 view .LVU27
 140 0026 4FF40043 		mov	r3, #32768
 141 002a 0293     		str	r3, [sp, #8]
 102:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 142              		.loc 1 102 5 is_stmt 1 view .LVU28
 102:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 143              		.loc 1 102 39 is_stmt 0 view .LVU29
 144 002c 4FF00053 		mov	r3, #536870912
 145 0030 1393     		str	r3, [sp, #76]
 103:Core/Src/stm32g4xx_hal_msp.c ****     {
 146              		.loc 1 103 5 is_stmt 1 view .LVU30
 103:Core/Src/stm32g4xx_hal_msp.c ****     {
 147              		.loc 1 103 9 is_stmt 0 view .LVU31
 148 0032 02A8     		add	r0, sp, #8
 149 0034 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 150              	.LVL5:
 103:Core/Src/stm32g4xx_hal_msp.c ****     {
 151              		.loc 1 103 8 view .LVU32
 152 0038 F0B9     		cbnz	r0, .L10
 153              	.L7:
 109:Core/Src/stm32g4xx_hal_msp.c **** 
 154              		.loc 1 109 5 is_stmt 1 view .LVU33
 155              	.LBB4:
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 6


 109:Core/Src/stm32g4xx_hal_msp.c **** 
 156              		.loc 1 109 5 view .LVU34
 109:Core/Src/stm32g4xx_hal_msp.c **** 
 157              		.loc 1 109 5 view .LVU35
 158 003a 114B     		ldr	r3, .L11
 159 003c DA6C     		ldr	r2, [r3, #76]
 160 003e 42F40052 		orr	r2, r2, #8192
 161 0042 DA64     		str	r2, [r3, #76]
 109:Core/Src/stm32g4xx_hal_msp.c **** 
 162              		.loc 1 109 5 view .LVU36
 163 0044 DA6C     		ldr	r2, [r3, #76]
 164 0046 02F40052 		and	r2, r2, #8192
 165 004a 0092     		str	r2, [sp]
 109:Core/Src/stm32g4xx_hal_msp.c **** 
 166              		.loc 1 109 5 view .LVU37
 167 004c 009A     		ldr	r2, [sp]
 168              	.LBE4:
 109:Core/Src/stm32g4xx_hal_msp.c **** 
 169              		.loc 1 109 5 view .LVU38
 111:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 170              		.loc 1 111 5 view .LVU39
 171              	.LBB5:
 111:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 111 5 view .LVU40
 111:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 173              		.loc 1 111 5 view .LVU41
 174 004e DA6C     		ldr	r2, [r3, #76]
 175 0050 42F00102 		orr	r2, r2, #1
 176 0054 DA64     		str	r2, [r3, #76]
 111:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 177              		.loc 1 111 5 view .LVU42
 178 0056 DB6C     		ldr	r3, [r3, #76]
 179 0058 03F00103 		and	r3, r3, #1
 180 005c 0193     		str	r3, [sp, #4]
 111:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 181              		.loc 1 111 5 view .LVU43
 182 005e 019B     		ldr	r3, [sp, #4]
 183              	.LBE5:
 111:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 184              		.loc 1 111 5 view .LVU44
 115:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 185              		.loc 1 115 5 view .LVU45
 115:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 186              		.loc 1 115 25 is_stmt 0 view .LVU46
 187 0060 0123     		movs	r3, #1
 188 0062 1793     		str	r3, [sp, #92]
 116:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 116 5 is_stmt 1 view .LVU47
 116:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190              		.loc 1 116 26 is_stmt 0 view .LVU48
 191 0064 0323     		movs	r3, #3
 192 0066 1893     		str	r3, [sp, #96]
 117:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 193              		.loc 1 117 5 is_stmt 1 view .LVU49
 117:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 194              		.loc 1 117 26 is_stmt 0 view .LVU50
 195 0068 0023     		movs	r3, #0
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 7


 196 006a 1993     		str	r3, [sp, #100]
 118:Core/Src/stm32g4xx_hal_msp.c **** 
 197              		.loc 1 118 5 is_stmt 1 view .LVU51
 198 006c 17A9     		add	r1, sp, #92
 199 006e 4FF09040 		mov	r0, #1207959552
 200 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL6:
 202              		.loc 1 125 1 is_stmt 0 view .LVU52
 203 0076 D4E7     		b	.L5
 204              	.L10:
 105:Core/Src/stm32g4xx_hal_msp.c ****     }
 205              		.loc 1 105 7 is_stmt 1 view .LVU53
 206 0078 FFF7FEFF 		bl	Error_Handler
 207              	.LVL7:
 208 007c DDE7     		b	.L7
 209              	.L12:
 210 007e 00BF     		.align	2
 211              	.L11:
 212 0080 00100240 		.word	1073876992
 213              		.cfi_endproc
 214              	.LFE330:
 216              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 217              		.align	1
 218              		.global	HAL_ADC_MspDeInit
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 223              	HAL_ADC_MspDeInit:
 224              	.LVL8:
 225              	.LFB331:
 126:Core/Src/stm32g4xx_hal_msp.c **** 
 127:Core/Src/stm32g4xx_hal_msp.c **** /**
 128:Core/Src/stm32g4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 129:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 130:Core/Src/stm32g4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 131:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 132:Core/Src/stm32g4xx_hal_msp.c **** */
 133:Core/Src/stm32g4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 134:Core/Src/stm32g4xx_hal_msp.c **** {
 226              		.loc 1 134 1 view -0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 0
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 230              		.loc 1 134 1 is_stmt 0 view .LVU55
 231 0000 08B5     		push	{r3, lr}
 232              		.cfi_def_cfa_offset 8
 233              		.cfi_offset 3, -8
 234              		.cfi_offset 14, -4
 135:Core/Src/stm32g4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 235              		.loc 1 135 3 is_stmt 1 view .LVU56
 236              		.loc 1 135 10 is_stmt 0 view .LVU57
 237 0002 0368     		ldr	r3, [r0]
 238              		.loc 1 135 5 view .LVU58
 239 0004 B3F1A04F 		cmp	r3, #1342177280
 240 0008 00D0     		beq	.L16
 241              	.LVL9:
 242              	.L13:
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 8


 136:Core/Src/stm32g4xx_hal_msp.c ****   {
 137:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 138:Core/Src/stm32g4xx_hal_msp.c **** 
 139:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 140:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 141:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_DISABLE();
 142:Core/Src/stm32g4xx_hal_msp.c **** 
 143:Core/Src/stm32g4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 144:Core/Src/stm32g4xx_hal_msp.c ****     PA0     ------> ADC1_IN1
 145:Core/Src/stm32g4xx_hal_msp.c ****     */
 146:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 147:Core/Src/stm32g4xx_hal_msp.c **** 
 148:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 149:Core/Src/stm32g4xx_hal_msp.c **** 
 150:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 151:Core/Src/stm32g4xx_hal_msp.c ****   }
 152:Core/Src/stm32g4xx_hal_msp.c **** 
 153:Core/Src/stm32g4xx_hal_msp.c **** }
 243              		.loc 1 153 1 view .LVU59
 244 000a 08BD     		pop	{r3, pc}
 245              	.LVL10:
 246              	.L16:
 141:Core/Src/stm32g4xx_hal_msp.c **** 
 247              		.loc 1 141 5 is_stmt 1 view .LVU60
 248 000c 054A     		ldr	r2, .L17
 249 000e D36C     		ldr	r3, [r2, #76]
 250 0010 23F40053 		bic	r3, r3, #8192
 251 0014 D364     		str	r3, [r2, #76]
 146:Core/Src/stm32g4xx_hal_msp.c **** 
 252              		.loc 1 146 5 view .LVU61
 253 0016 0121     		movs	r1, #1
 254 0018 4FF09040 		mov	r0, #1207959552
 255              	.LVL11:
 146:Core/Src/stm32g4xx_hal_msp.c **** 
 256              		.loc 1 146 5 is_stmt 0 view .LVU62
 257 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 258              	.LVL12:
 259              		.loc 1 153 1 view .LVU63
 260 0020 F3E7     		b	.L13
 261              	.L18:
 262 0022 00BF     		.align	2
 263              	.L17:
 264 0024 00100240 		.word	1073876992
 265              		.cfi_endproc
 266              	.LFE331:
 268              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 269              		.align	1
 270              		.global	HAL_UART_MspInit
 271              		.syntax unified
 272              		.thumb
 273              		.thumb_func
 275              	HAL_UART_MspInit:
 276              	.LVL13:
 277              	.LFB332:
 154:Core/Src/stm32g4xx_hal_msp.c **** 
 155:Core/Src/stm32g4xx_hal_msp.c **** /**
 156:Core/Src/stm32g4xx_hal_msp.c **** * @brief UART MSP Initialization
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 9


 157:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 158:Core/Src/stm32g4xx_hal_msp.c **** * @param huart: UART handle pointer
 159:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 160:Core/Src/stm32g4xx_hal_msp.c **** */
 161:Core/Src/stm32g4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 162:Core/Src/stm32g4xx_hal_msp.c **** {
 278              		.loc 1 162 1 is_stmt 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 112
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282              		.loc 1 162 1 is_stmt 0 view .LVU65
 283 0000 10B5     		push	{r4, lr}
 284              		.cfi_def_cfa_offset 8
 285              		.cfi_offset 4, -8
 286              		.cfi_offset 14, -4
 287 0002 9CB0     		sub	sp, sp, #112
 288              		.cfi_def_cfa_offset 120
 289 0004 0446     		mov	r4, r0
 163:Core/Src/stm32g4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 290              		.loc 1 163 3 is_stmt 1 view .LVU66
 291              		.loc 1 163 20 is_stmt 0 view .LVU67
 292 0006 0021     		movs	r1, #0
 293 0008 1791     		str	r1, [sp, #92]
 294 000a 1891     		str	r1, [sp, #96]
 295 000c 1991     		str	r1, [sp, #100]
 296 000e 1A91     		str	r1, [sp, #104]
 297 0010 1B91     		str	r1, [sp, #108]
 164:Core/Src/stm32g4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 298              		.loc 1 164 3 is_stmt 1 view .LVU68
 299              		.loc 1 164 28 is_stmt 0 view .LVU69
 300 0012 5422     		movs	r2, #84
 301 0014 02A8     		add	r0, sp, #8
 302              	.LVL14:
 303              		.loc 1 164 28 view .LVU70
 304 0016 FFF7FEFF 		bl	memset
 305              	.LVL15:
 165:Core/Src/stm32g4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 306              		.loc 1 165 3 is_stmt 1 view .LVU71
 307              		.loc 1 165 11 is_stmt 0 view .LVU72
 308 001a 2268     		ldr	r2, [r4]
 309              		.loc 1 165 5 view .LVU73
 310 001c 174B     		ldr	r3, .L25
 311 001e 9A42     		cmp	r2, r3
 312 0020 01D0     		beq	.L23
 313              	.L19:
 166:Core/Src/stm32g4xx_hal_msp.c ****   {
 167:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
 168:Core/Src/stm32g4xx_hal_msp.c **** 
 169:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 0 */
 170:Core/Src/stm32g4xx_hal_msp.c **** 
 171:Core/Src/stm32g4xx_hal_msp.c ****   /** Initializes the peripherals clocks
 172:Core/Src/stm32g4xx_hal_msp.c ****   */
 173:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 174:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 175:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 176:Core/Src/stm32g4xx_hal_msp.c ****     {
 177:Core/Src/stm32g4xx_hal_msp.c ****       Error_Handler();
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 10


 178:Core/Src/stm32g4xx_hal_msp.c ****     }
 179:Core/Src/stm32g4xx_hal_msp.c **** 
 180:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 181:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
 182:Core/Src/stm32g4xx_hal_msp.c **** 
 183:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 184:Core/Src/stm32g4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 185:Core/Src/stm32g4xx_hal_msp.c ****     PA2     ------> LPUART1_TX
 186:Core/Src/stm32g4xx_hal_msp.c ****     PA3     ------> LPUART1_RX
 187:Core/Src/stm32g4xx_hal_msp.c ****     */
 188:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 189:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 190:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 191:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 192:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 193:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 194:Core/Src/stm32g4xx_hal_msp.c **** 
 195:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 196:Core/Src/stm32g4xx_hal_msp.c **** 
 197:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 1 */
 198:Core/Src/stm32g4xx_hal_msp.c ****   }
 199:Core/Src/stm32g4xx_hal_msp.c **** 
 200:Core/Src/stm32g4xx_hal_msp.c **** }
 314              		.loc 1 200 1 view .LVU74
 315 0022 1CB0     		add	sp, sp, #112
 316              		.cfi_remember_state
 317              		.cfi_def_cfa_offset 8
 318              		@ sp needed
 319 0024 10BD     		pop	{r4, pc}
 320              	.LVL16:
 321              	.L23:
 322              		.cfi_restore_state
 173:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 323              		.loc 1 173 5 is_stmt 1 view .LVU75
 173:Core/Src/stm32g4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 324              		.loc 1 173 40 is_stmt 0 view .LVU76
 325 0026 2023     		movs	r3, #32
 326 0028 0293     		str	r3, [sp, #8]
 174:Core/Src/stm32g4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 327              		.loc 1 174 5 is_stmt 1 view .LVU77
 175:Core/Src/stm32g4xx_hal_msp.c ****     {
 328              		.loc 1 175 5 view .LVU78
 175:Core/Src/stm32g4xx_hal_msp.c ****     {
 329              		.loc 1 175 9 is_stmt 0 view .LVU79
 330 002a 02A8     		add	r0, sp, #8
 331 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 332              	.LVL17:
 175:Core/Src/stm32g4xx_hal_msp.c ****     {
 333              		.loc 1 175 8 view .LVU80
 334 0030 00BB     		cbnz	r0, .L24
 335              	.L21:
 181:Core/Src/stm32g4xx_hal_msp.c **** 
 336              		.loc 1 181 5 is_stmt 1 view .LVU81
 337              	.LBB6:
 181:Core/Src/stm32g4xx_hal_msp.c **** 
 338              		.loc 1 181 5 view .LVU82
 181:Core/Src/stm32g4xx_hal_msp.c **** 
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 11


 339              		.loc 1 181 5 view .LVU83
 340 0032 134B     		ldr	r3, .L25+4
 341 0034 DA6D     		ldr	r2, [r3, #92]
 342 0036 42F00102 		orr	r2, r2, #1
 343 003a DA65     		str	r2, [r3, #92]
 181:Core/Src/stm32g4xx_hal_msp.c **** 
 344              		.loc 1 181 5 view .LVU84
 345 003c DA6D     		ldr	r2, [r3, #92]
 346 003e 02F00102 		and	r2, r2, #1
 347 0042 0092     		str	r2, [sp]
 181:Core/Src/stm32g4xx_hal_msp.c **** 
 348              		.loc 1 181 5 view .LVU85
 349 0044 009A     		ldr	r2, [sp]
 350              	.LBE6:
 181:Core/Src/stm32g4xx_hal_msp.c **** 
 351              		.loc 1 181 5 view .LVU86
 183:Core/Src/stm32g4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 352              		.loc 1 183 5 view .LVU87
 353              	.LBB7:
 183:Core/Src/stm32g4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 354              		.loc 1 183 5 view .LVU88
 183:Core/Src/stm32g4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 355              		.loc 1 183 5 view .LVU89
 356 0046 DA6C     		ldr	r2, [r3, #76]
 357 0048 42F00102 		orr	r2, r2, #1
 358 004c DA64     		str	r2, [r3, #76]
 183:Core/Src/stm32g4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 359              		.loc 1 183 5 view .LVU90
 360 004e DB6C     		ldr	r3, [r3, #76]
 361 0050 03F00103 		and	r3, r3, #1
 362 0054 0193     		str	r3, [sp, #4]
 183:Core/Src/stm32g4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 363              		.loc 1 183 5 view .LVU91
 364 0056 019B     		ldr	r3, [sp, #4]
 365              	.LBE7:
 183:Core/Src/stm32g4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 366              		.loc 1 183 5 view .LVU92
 188:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 367              		.loc 1 188 5 view .LVU93
 188:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 368              		.loc 1 188 25 is_stmt 0 view .LVU94
 369 0058 0C23     		movs	r3, #12
 370 005a 1793     		str	r3, [sp, #92]
 189:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 371              		.loc 1 189 5 is_stmt 1 view .LVU95
 189:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 372              		.loc 1 189 26 is_stmt 0 view .LVU96
 373 005c 0222     		movs	r2, #2
 374 005e 1892     		str	r2, [sp, #96]
 190:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 375              		.loc 1 190 5 is_stmt 1 view .LVU97
 190:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 376              		.loc 1 190 26 is_stmt 0 view .LVU98
 377 0060 0022     		movs	r2, #0
 378 0062 1992     		str	r2, [sp, #100]
 191:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 379              		.loc 1 191 5 is_stmt 1 view .LVU99
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 12


 191:Core/Src/stm32g4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 380              		.loc 1 191 27 is_stmt 0 view .LVU100
 381 0064 1A92     		str	r2, [sp, #104]
 192:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 382              		.loc 1 192 5 is_stmt 1 view .LVU101
 192:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 383              		.loc 1 192 31 is_stmt 0 view .LVU102
 384 0066 1B93     		str	r3, [sp, #108]
 193:Core/Src/stm32g4xx_hal_msp.c **** 
 385              		.loc 1 193 5 is_stmt 1 view .LVU103
 386 0068 17A9     		add	r1, sp, #92
 387 006a 4FF09040 		mov	r0, #1207959552
 388 006e FFF7FEFF 		bl	HAL_GPIO_Init
 389              	.LVL18:
 390              		.loc 1 200 1 is_stmt 0 view .LVU104
 391 0072 D6E7     		b	.L19
 392              	.L24:
 177:Core/Src/stm32g4xx_hal_msp.c ****     }
 393              		.loc 1 177 7 is_stmt 1 view .LVU105
 394 0074 FFF7FEFF 		bl	Error_Handler
 395              	.LVL19:
 396 0078 DBE7     		b	.L21
 397              	.L26:
 398 007a 00BF     		.align	2
 399              	.L25:
 400 007c 00800040 		.word	1073774592
 401 0080 00100240 		.word	1073876992
 402              		.cfi_endproc
 403              	.LFE332:
 405              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 406              		.align	1
 407              		.global	HAL_UART_MspDeInit
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	HAL_UART_MspDeInit:
 413              	.LVL20:
 414              	.LFB333:
 201:Core/Src/stm32g4xx_hal_msp.c **** 
 202:Core/Src/stm32g4xx_hal_msp.c **** /**
 203:Core/Src/stm32g4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 204:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 205:Core/Src/stm32g4xx_hal_msp.c **** * @param huart: UART handle pointer
 206:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 207:Core/Src/stm32g4xx_hal_msp.c **** */
 208:Core/Src/stm32g4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 209:Core/Src/stm32g4xx_hal_msp.c **** {
 415              		.loc 1 209 1 view -0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              		.loc 1 209 1 is_stmt 0 view .LVU107
 420 0000 08B5     		push	{r3, lr}
 421              		.cfi_def_cfa_offset 8
 422              		.cfi_offset 3, -8
 423              		.cfi_offset 14, -4
 210:Core/Src/stm32g4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 13


 424              		.loc 1 210 3 is_stmt 1 view .LVU108
 425              		.loc 1 210 11 is_stmt 0 view .LVU109
 426 0002 0268     		ldr	r2, [r0]
 427              		.loc 1 210 5 view .LVU110
 428 0004 074B     		ldr	r3, .L31
 429 0006 9A42     		cmp	r2, r3
 430 0008 00D0     		beq	.L30
 431              	.LVL21:
 432              	.L27:
 211:Core/Src/stm32g4xx_hal_msp.c ****   {
 212:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
 213:Core/Src/stm32g4xx_hal_msp.c **** 
 214:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 215:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 216:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 217:Core/Src/stm32g4xx_hal_msp.c **** 
 218:Core/Src/stm32g4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 219:Core/Src/stm32g4xx_hal_msp.c ****     PA2     ------> LPUART1_TX
 220:Core/Src/stm32g4xx_hal_msp.c ****     PA3     ------> LPUART1_RX
 221:Core/Src/stm32g4xx_hal_msp.c ****     */
 222:Core/Src/stm32g4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, LPUART1_TX_Pin|LPUART1_RX_Pin);
 223:Core/Src/stm32g4xx_hal_msp.c **** 
 224:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 225:Core/Src/stm32g4xx_hal_msp.c **** 
 226:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 227:Core/Src/stm32g4xx_hal_msp.c ****   }
 228:Core/Src/stm32g4xx_hal_msp.c **** 
 229:Core/Src/stm32g4xx_hal_msp.c **** }
 433              		.loc 1 229 1 view .LVU111
 434 000a 08BD     		pop	{r3, pc}
 435              	.LVL22:
 436              	.L30:
 216:Core/Src/stm32g4xx_hal_msp.c **** 
 437              		.loc 1 216 5 is_stmt 1 view .LVU112
 438 000c 064A     		ldr	r2, .L31+4
 439 000e D36D     		ldr	r3, [r2, #92]
 440 0010 23F00103 		bic	r3, r3, #1
 441 0014 D365     		str	r3, [r2, #92]
 222:Core/Src/stm32g4xx_hal_msp.c **** 
 442              		.loc 1 222 5 view .LVU113
 443 0016 0C21     		movs	r1, #12
 444 0018 4FF09040 		mov	r0, #1207959552
 445              	.LVL23:
 222:Core/Src/stm32g4xx_hal_msp.c **** 
 446              		.loc 1 222 5 is_stmt 0 view .LVU114
 447 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 448              	.LVL24:
 449              		.loc 1 229 1 view .LVU115
 450 0020 F3E7     		b	.L27
 451              	.L32:
 452 0022 00BF     		.align	2
 453              	.L31:
 454 0024 00800040 		.word	1073774592
 455 0028 00100240 		.word	1073876992
 456              		.cfi_endproc
 457              	.LFE333:
 459              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 14


 460              		.align	1
 461              		.global	HAL_TIM_Base_MspInit
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 466              	HAL_TIM_Base_MspInit:
 467              	.LVL25:
 468              	.LFB334:
 230:Core/Src/stm32g4xx_hal_msp.c **** 
 231:Core/Src/stm32g4xx_hal_msp.c **** /**
 232:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 233:Core/Src/stm32g4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 234:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 235:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 236:Core/Src/stm32g4xx_hal_msp.c **** */
 237:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 238:Core/Src/stm32g4xx_hal_msp.c **** {
 469              		.loc 1 238 1 is_stmt 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 8
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 239:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 473              		.loc 1 239 3 view .LVU117
 474              		.loc 1 239 15 is_stmt 0 view .LVU118
 475 0000 0268     		ldr	r2, [r0]
 476              		.loc 1 239 5 view .LVU119
 477 0002 0E4B     		ldr	r3, .L40
 478 0004 9A42     		cmp	r2, r3
 479 0006 00D0     		beq	.L39
 480 0008 7047     		bx	lr
 481              	.L39:
 238:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 482              		.loc 1 238 1 view .LVU120
 483 000a 00B5     		push	{lr}
 484              		.cfi_def_cfa_offset 4
 485              		.cfi_offset 14, -4
 486 000c 83B0     		sub	sp, sp, #12
 487              		.cfi_def_cfa_offset 16
 240:Core/Src/stm32g4xx_hal_msp.c ****   {
 241:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 242:Core/Src/stm32g4xx_hal_msp.c **** 
 243:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 244:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock enable */
 245:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 488              		.loc 1 245 5 is_stmt 1 view .LVU121
 489              	.LBB8:
 490              		.loc 1 245 5 view .LVU122
 491              		.loc 1 245 5 view .LVU123
 492 000e 03F50333 		add	r3, r3, #134144
 493 0012 9A6D     		ldr	r2, [r3, #88]
 494 0014 42F00202 		orr	r2, r2, #2
 495 0018 9A65     		str	r2, [r3, #88]
 496              		.loc 1 245 5 view .LVU124
 497 001a 9B6D     		ldr	r3, [r3, #88]
 498 001c 03F00203 		and	r3, r3, #2
 499 0020 0193     		str	r3, [sp, #4]
 500              		.loc 1 245 5 view .LVU125
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 15


 501 0022 019B     		ldr	r3, [sp, #4]
 502              	.LBE8:
 503              		.loc 1 245 5 view .LVU126
 246:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 247:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 504              		.loc 1 247 5 view .LVU127
 505 0024 0022     		movs	r2, #0
 506 0026 1146     		mov	r1, r2
 507 0028 1D20     		movs	r0, #29
 508              	.LVL26:
 509              		.loc 1 247 5 is_stmt 0 view .LVU128
 510 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 511              	.LVL27:
 248:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 512              		.loc 1 248 5 is_stmt 1 view .LVU129
 513 002e 1D20     		movs	r0, #29
 514 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 515              	.LVL28:
 249:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 250:Core/Src/stm32g4xx_hal_msp.c **** 
 251:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 252:Core/Src/stm32g4xx_hal_msp.c ****   }
 253:Core/Src/stm32g4xx_hal_msp.c **** 
 254:Core/Src/stm32g4xx_hal_msp.c **** }
 516              		.loc 1 254 1 is_stmt 0 view .LVU130
 517 0034 03B0     		add	sp, sp, #12
 518              		.cfi_def_cfa_offset 4
 519              		@ sp needed
 520 0036 5DF804FB 		ldr	pc, [sp], #4
 521              	.L41:
 522 003a 00BF     		.align	2
 523              	.L40:
 524 003c 00040040 		.word	1073742848
 525              		.cfi_endproc
 526              	.LFE334:
 528              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 529              		.align	1
 530              		.global	HAL_TIM_Base_MspDeInit
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	HAL_TIM_Base_MspDeInit:
 536              	.LVL29:
 537              	.LFB335:
 255:Core/Src/stm32g4xx_hal_msp.c **** 
 256:Core/Src/stm32g4xx_hal_msp.c **** /**
 257:Core/Src/stm32g4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 258:Core/Src/stm32g4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 259:Core/Src/stm32g4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 260:Core/Src/stm32g4xx_hal_msp.c **** * @retval None
 261:Core/Src/stm32g4xx_hal_msp.c **** */
 262:Core/Src/stm32g4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 263:Core/Src/stm32g4xx_hal_msp.c **** {
 538              		.loc 1 263 1 is_stmt 1 view -0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 16


 542              		.loc 1 263 1 is_stmt 0 view .LVU132
 543 0000 08B5     		push	{r3, lr}
 544              		.cfi_def_cfa_offset 8
 545              		.cfi_offset 3, -8
 546              		.cfi_offset 14, -4
 264:Core/Src/stm32g4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 547              		.loc 1 264 3 is_stmt 1 view .LVU133
 548              		.loc 1 264 15 is_stmt 0 view .LVU134
 549 0002 0268     		ldr	r2, [r0]
 550              		.loc 1 264 5 view .LVU135
 551 0004 064B     		ldr	r3, .L46
 552 0006 9A42     		cmp	r2, r3
 553 0008 00D0     		beq	.L45
 554              	.LVL30:
 555              	.L42:
 265:Core/Src/stm32g4xx_hal_msp.c ****   {
 266:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 267:Core/Src/stm32g4xx_hal_msp.c **** 
 268:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 269:Core/Src/stm32g4xx_hal_msp.c ****     /* Peripheral clock disable */
 270:Core/Src/stm32g4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 271:Core/Src/stm32g4xx_hal_msp.c **** 
 272:Core/Src/stm32g4xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 273:Core/Src/stm32g4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 274:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 275:Core/Src/stm32g4xx_hal_msp.c **** 
 276:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 277:Core/Src/stm32g4xx_hal_msp.c ****   }
 278:Core/Src/stm32g4xx_hal_msp.c **** 
 279:Core/Src/stm32g4xx_hal_msp.c **** }
 556              		.loc 1 279 1 view .LVU136
 557 000a 08BD     		pop	{r3, pc}
 558              	.LVL31:
 559              	.L45:
 270:Core/Src/stm32g4xx_hal_msp.c **** 
 560              		.loc 1 270 5 is_stmt 1 view .LVU137
 561 000c 054A     		ldr	r2, .L46+4
 562 000e 936D     		ldr	r3, [r2, #88]
 563 0010 23F00203 		bic	r3, r3, #2
 564 0014 9365     		str	r3, [r2, #88]
 273:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 565              		.loc 1 273 5 view .LVU138
 566 0016 1D20     		movs	r0, #29
 567              	.LVL32:
 273:Core/Src/stm32g4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 568              		.loc 1 273 5 is_stmt 0 view .LVU139
 569 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 570              	.LVL33:
 571              		.loc 1 279 1 view .LVU140
 572 001c F5E7     		b	.L42
 573              	.L47:
 574 001e 00BF     		.align	2
 575              	.L46:
 576 0020 00040040 		.word	1073742848
 577 0024 00100240 		.word	1073876992
 578              		.cfi_endproc
 579              	.LFE335:
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 17


 581              		.text
 582              	.Letext0:
 583              		.file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 584              		.file 3 "/Users/dimitri/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@
 585              		.file 4 "/Users/dimitri/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@
 586              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 587              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 588              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
 589              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 590              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 591              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 592              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 593              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 594              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 595              		.file 14 "Core/Inc/main.h"
 596              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 597              		.file 16 "<built-in>"
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g4xx_hal_msp.c
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:20     .text.HAL_MspInit:0000000000000000 $t
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:80     .text.HAL_MspInit:0000000000000034 $d
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:85     .text.HAL_ADC_MspInit:0000000000000000 $t
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:91     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:212    .text.HAL_ADC_MspInit:0000000000000080 $d
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:217    .text.HAL_ADC_MspDeInit:0000000000000000 $t
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:223    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:264    .text.HAL_ADC_MspDeInit:0000000000000024 $d
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:269    .text.HAL_UART_MspInit:0000000000000000 $t
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:275    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:400    .text.HAL_UART_MspInit:000000000000007c $d
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:406    .text.HAL_UART_MspDeInit:0000000000000000 $t
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:412    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:454    .text.HAL_UART_MspDeInit:0000000000000024 $d
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:460    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:466    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:524    .text.HAL_TIM_Base_MspInit:000000000000003c $d
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:529    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:535    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//ccLvKIPR.s:576    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_PWREx_DisableUCPDDeadBattery
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
