// Seed: 1634355942
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_7(
      1, id_2 + id_4, 1
  );
  assign id_3 = 1;
  assign id_1 = id_3;
  logic id_4;
  assign id_2 = 1;
  assign {1, 1'b0} = 1 / 1'h0;
  type_9(
      1'b0, 1'b0 === !id_2, 1 & id_5 & id_3, 1, id_5
  ); type_10(
      1, 1
  );
  logic id_6;
endmodule
