Saraju P. Mohanty , N. Ranganathan , Sunil K. Chappidi, Simultaneous peak and average power minimization during datapath scheduling for DSP processors, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA
Tohru Ishihara , Hiroto Yasuura, Voltage scheduling problem for dynamically variable voltage processors, Proceedings of the 1998 international symposium on Low power electronics and design, p.197-202, August 10-12, 1998, Monterey, California, USA
Seunghoon Kim , Robert P. Dick , Russ Joseph, Power deregulation: eliminating off-chip voltage regulation circuitry from embedded systems, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria
Ashok Kumar , Magdy Bayoumi , Mohamed Elgamel, A methodology for low power scheduling with resources operating at multiple voltages, Integration, the VLSI Journal, v.37 n.1, p.29-62, February 2004
Dongxin Wen , Ling Wang , Yingtao Jiang , Henry Selvaraj, Power optimization for simultaneous scheduling and partitioning with multiple voltages, Proceedings of the 7th WSEAS International Conference on Mathematical Methods and Computational Techniques In Electrical Engineering, p.156-161, October 27-29, 2005, Sofia, Bulgaria
Ali Manzak , Chaitali Chakrabarti, A low power scheduling scheme with resources operating at multiple voltages, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.1, p.6-14, 2/1/2002
Saraju P. Mohanty , N. Ranganathan, A Framework for Energy and Transient Power Reduction during Behavioral Synthesis, Proceedings of the 16th International Conference on VLSI Design, p.539, January 04-08, 2003
Ling Wang , Yingtao Jiang , Henry Selvaraj, Scheduling and optimal voltage selection with multiple supply voltages under resource constraints, Integration, the VLSI Journal, v.40 n.2, p.174-182, February, 2007
Saraju P. Mohanty , N. Ranganathan, Energy Efficient Scheduling for Datapath Synthesis, Proceedings of the 16th International Conference on VLSI Design, p.446, January 04-08, 2003
Ling Wang , Yingtao Jiang , Henry Selvaraj, Scheduling and Partitioning Schemes for Low Power Designs Using Multiple Supply Voltages, The Journal of Supercomputing, v.35 n.1, p.93-113, January   2006
Heiner Giefers , Achim Rettberg, Energy aware multiple clock domain scheduling for a bit-serial, self-timed architecture, Proceedings of the 19th annual symposium on Integrated circuits and systems design, August 28-September 01, 2006, Ouro Preto, MG, Brazil
Ali Manzak, Temperature aware datapath scheduling, Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 21-23, 2005, Leuven, Belgium
Amitabh Menon , S. K. Nandy , Mahesh Mehendale, Multivoltage scheduling with voltage-partitioned variable storage, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
Wei Jiang , Zhiru Zhang , Miodrag Potkonjak , Jason Cong, Scheduling with integer time budgeting for low-power optimization, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Woo-Cheol Kwon , Taewhan Kim, Optimal voltage allocation techniques for dynamically variable voltage processors, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA
Saraju P. Mohanty , N. Ranganathan , Sunil K. Chappidi, ILP models for simultaneous energy and transient power minimization during behavioral synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.186-212, January 2006
Inki Hong , Miodrag Potkonjak , Mani B. Srivastava, On-line scheduling of hard real-time tasks on variable voltage processor, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.653-656, November 08-12, 1998, San Jose, California, USA
Insup Shin , Seungwhun Paik , Youngsoo Shin, Register allocation for high-level synthesis using dual supply voltages, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California
Ling Wang , Yingtao Jiang , Henry Selvaraj, Multiple voltage synthesis scheme for low power design under timing and resource constraints, Integrated Computer-Aided Engineering, v.12 n.4, p.369-378, October 2005
Woo-Cheol Kwon , Taewhan Kim, Optimal voltage allocation techniques for dynamically variable voltage processors, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.1, p.211-230, February 2005
Inki Hong , Darko Kirovski , Gang Qu , Miodrag Potkonjak , Mani B. Srivastava, Power optimization of variable voltage core-based systems, Proceedings of the 35th annual Design Automation Conference, p.176-181, June 15-19, 1998, San Francisco, California, USA
Shaoxiong Hua , Gang Qu, Approaching the Maximum Energy Saving on Embedded Systems with Multiple Voltages, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.26, November 09-13, 2003
Gang Qu, What is the limit of energy saving by dynamic voltage scaling?, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Deming Chen , Jason Cong , Yiping Fan , Junjuan Xu, Optimality study of resource binding with multi-Vdds, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA
Hsueh-Chih Yang , Lan-Rong Dung, On multiple-voltage high-level synthesis using algorithmic transformations, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
Hsueh-Chih Yang , Lan-Rong Dung, Algorithmic transformations and peak power constraint applied to multiple-voltage low-power VLSI signal processing, WSEAS Transactions on Signal Processing, v.3 n.12, p.479-486, December 2007
Ransford Hyman , Nagarajan Ranganathan , Thomas Bingel , Deanne Tran Vo, A clock control strategy for peak power and RMS current reduction using path clustering, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.2, p.259-269, February 2013
Saraju P. Mohanty , N. Ranganathan, Energy-efficient datapath scheduling using multiple voltages and dynamic clocking, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.330-353, April 2005
Deming Chen , Jason Cong , Junjuan Xu, Optimal module and voltage assignment for low-power, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
Liqiong Wei , Zhanping Chen , Mark Johnson , Kaushik Roy , Vivek De, Design and optimization of low voltage high performance dual threshold CMOS circuits, Proceedings of the 35th annual Design Automation Conference, p.489-494, June 15-19, 1998, San Francisco, California, USA
Xianwu Xing , Ching Chuen Jong, Floorplan-driven multivoltage high-level synthesis, VLSI Design, 2009, p.1-10, January 2009
John Hansen , Montek Singh, An energy and power-aware approach to high-level synthesis of asynchronous systems, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Insup Shin , Seungwhun Paik , Dongwan Shin , Youngsoo Shin, HLS-dv: a high-level synthesis framework for dual-Vdd architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.4, p.593-604, April 2012
Deming Chen , Jason Cong , Junjuan Xu, Optimal simultaneous module and multivoltage assignment for low power, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.2, p.362-386, April 2006
Krishnan Srinivasan , Karam S. Chatha, Integer linear programming and heuristic techniques for system-level low power scheduling on multiprocessor architectures under throughput constraints, Integration, the VLSI Journal, v.40 n.3, p.326-354, April, 2007
Diana Marculescu , Anoop Iyer, Application-driven processor design exploration for power-performance trade-off analysis, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
