

================================================================
== Vivado HLS Report for 'matrix_multiply_alt2'
================================================================
* Date:           Mon Jul 12 19:45:30 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_matrix_multiply
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 4.808 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43| 0.207 us | 0.207 us |   43|   43|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- a_col_loop_a_row_loop_b_col_loop  |       41|       41|        16|          1|          1|    27|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 18 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sum_mult = alloca [9 x float], align 4" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312]   --->   Operation 19 'alloca' 'sum_mult' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 20 [1/1] (1.06ns)   --->   "br label %1" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i5 [ 0, %0 ], [ %add_ln318, %b_col_loop_end ]" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 21 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%Col_assign_2 = phi i2 [ 0, %0 ], [ %select_ln330_3, %b_col_loop_end ]" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 22 'phi' 'Col_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln319, %b_col_loop_end ]" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%Row_assign = phi i2 [ 0, %0 ], [ %select_ln332_1, %b_col_loop_end ]" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 24 'phi' 'Row_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%Col_assign = phi i2 [ 0, %0 ], [ %c, %b_col_loop_end ]"   --->   Operation 25 'phi' 'Col_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.11ns)   --->   "%icmp_ln318 = icmp eq i5 %indvar_flatten14, -5" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 26 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.33ns)   --->   "%add_ln318 = add i5 %indvar_flatten14, 1" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 27 'add' 'add_ln318' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln318, label %7, label %b_col_loop_begin" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.00ns)   --->   "%k = add i2 %Col_assign_2, 1" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318]   --->   Operation 29 'add' 'k' <Predicate = (!icmp_ln318)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.08ns)   --->   "%icmp_ln319 = icmp eq i4 %indvar_flatten, -7" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319]   --->   Operation 30 'icmp' 'icmp_ln319' <Predicate = (!icmp_ln318)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.62ns)   --->   "%select_ln330 = select i1 %icmp_ln319, i2 0, i2 %Row_assign" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 31 'select' 'select_ln330' <Predicate = (!icmp_ln318)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.64ns)   --->   "%icmp_ln330 = icmp eq i2 %k, 0" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 32 'icmp' 'icmp_ln330' <Predicate = (!icmp_ln318)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.64ns)   --->   "%icmp_ln330_1 = icmp eq i2 %Col_assign_2, 0" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 33 'icmp' 'icmp_ln330_1' <Predicate = (!icmp_ln318)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.62ns)   --->   "%select_ln330_1 = select i1 %icmp_ln319, i1 %icmp_ln330, i1 %icmp_ln330_1" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 34 'select' 'select_ln330_1' <Predicate = (!icmp_ln318)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.64ns)   --->   "%icmp_ln333 = icmp eq i2 %k, -2" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:333]   --->   Operation 35 'icmp' 'icmp_ln333' <Predicate = (!icmp_ln318)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.64ns)   --->   "%icmp_ln333_1 = icmp eq i2 %Col_assign_2, -2" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:333]   --->   Operation 36 'icmp' 'icmp_ln333_1' <Predicate = (!icmp_ln318)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.62ns)   --->   "%select_ln330_2 = select i1 %icmp_ln319, i1 %icmp_ln333, i1 %icmp_ln333_1" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 37 'select' 'select_ln330_2' <Predicate = (!icmp_ln318)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.62ns)   --->   "%select_ln330_3 = select i1 %icmp_ln319, i2 %k, i2 %Col_assign_2" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 38 'select' 'select_ln330_3' <Predicate = (!icmp_ln318)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln330)   --->   "%xor_ln330 = xor i1 %icmp_ln319, true" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 39 'xor' 'xor_ln330' <Predicate = (!icmp_ln318)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.64ns)   --->   "%icmp_ln320 = icmp eq i2 %Col_assign, -1" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 40 'icmp' 'icmp_ln320' <Predicate = (!icmp_ln318)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln330 = and i1 %icmp_ln320, %xor_ln330" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 41 'and' 'and_ln330' <Predicate = (!icmp_ln318)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.00ns)   --->   "%r = add i2 %select_ln330, 1" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319]   --->   Operation 42 'add' 'r' <Predicate = (!icmp_ln318)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln332)   --->   "%or_ln332 = or i1 %and_ln330, %icmp_ln319" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 43 'or' 'or_ln332' <Predicate = (!icmp_ln318)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln332 = select i1 %or_ln332, i2 0, i2 %Col_assign" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 44 'select' 'select_ln332' <Predicate = (!icmp_ln318)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns)   --->   "%select_ln332_1 = select i1 %and_ln330, i2 %r, i2 %select_ln330" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 45 'select' 'select_ln332_1' <Predicate = (!icmp_ln318)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %select_ln330_1, label %2, label %3" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330]   --->   Operation 46 'br' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %select_ln330_2, label %4, label %5" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:333]   --->   Operation 47 'br' <Predicate = (!icmp_ln318 & !select_ln330_1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.00ns)   --->   "%c = add i2 %select_ln332, 1" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 48 'add' 'c' <Predicate = (!icmp_ln318)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.32ns)   --->   "%add_ln319 = add i4 %indvar_flatten, 1" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319]   --->   Operation 49 'add' 'add_ln319' <Predicate = (!icmp_ln318)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.66ns)   --->   "%select_ln319 = select i1 %icmp_ln319, i4 1, i4 %add_ln319" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319]   --->   Operation 50 'select' 'select_ln319' <Predicate = (!icmp_ln318)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i2 %select_ln330_3 to i5" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 51 'zext' 'zext_ln60' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln330_3, i2 0)" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 52 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i4 %tmp_6 to i5" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 53 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln60 = sub i5 %zext_ln60_1, %zext_ln60" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 54 'sub' 'sub_ln60' <Predicate = (!icmp_ln318)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln332 = zext i2 %select_ln332_1 to i5" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 55 'zext' 'zext_ln332' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln332_1, i2 0)" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 56 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i4 %tmp_1 to i5" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 57 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.32ns)   --->   "%sub_ln60_1 = sub i5 %zext_ln60_2, %zext_ln332" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 58 'sub' 'sub_ln60_1' <Predicate = (!icmp_ln318)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.33ns)   --->   "%add_ln60 = add i5 %zext_ln60, %sub_ln60_1" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 59 'add' 'add_ln60' <Predicate = (!icmp_ln318)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i5 %add_ln60 to i64" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 60 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [9 x float]* %A, i64 0, i64 %zext_ln60_3" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 61 'getelementptr' 'A_addr' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (1.42ns)   --->   "%cast_in_a = load float* %A_addr, align 4" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 62 'load' 'cast_in_a' <Predicate = (!icmp_ln318)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i2 %select_ln332 to i5" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 63 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.20ns) (root node of TernaryAdder)   --->   "%add_ln60_1 = add i5 %zext_ln60_4, %sub_ln60" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 64 'add' 'add_ln60_1' <Predicate = (!icmp_ln318)> <Delay = 2.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i5 %add_ln60_1 to i64" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 65 'sext' 'sext_ln60' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [9 x float]* %B, i64 0, i64 %sext_ln60" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 66 'getelementptr' 'B_addr' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.33ns)   --->   "%add_ln335 = add i5 %zext_ln60_4, %sub_ln60_1" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 67 'add' 'add_ln335' <Predicate = (!icmp_ln318)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [2/2] (1.42ns)   --->   "%cast_in_b = load float* %B_addr, align 4" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 68 'load' 'cast_in_b' <Predicate = (!icmp_ln318)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 4.69>
ST_4 : Operation 69 [1/2] (1.42ns)   --->   "%cast_in_a = load float* %A_addr, align 4" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324]   --->   Operation 69 'load' 'cast_in_a' <Predicate = (!icmp_ln318)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 70 [1/2] (1.42ns)   --->   "%cast_in_b = load float* %B_addr, align 4" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:325]   --->   Operation 70 'load' 'cast_in_b' <Predicate = (!icmp_ln318)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 71 [6/6] (3.27ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 71 'fmul' 'mult' <Predicate = (!icmp_ln318)> <Delay = 3.27> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.27>
ST_5 : Operation 72 [5/6] (3.27ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 72 'fmul' 'mult' <Predicate = (!icmp_ln318)> <Delay = 3.27> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.27>
ST_6 : Operation 73 [4/6] (3.27ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 73 'fmul' 'mult' <Predicate = (!icmp_ln318)> <Delay = 3.27> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.27>
ST_7 : Operation 74 [3/6] (3.27ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 74 'fmul' 'mult' <Predicate = (!icmp_ln318)> <Delay = 3.27> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.27>
ST_8 : Operation 75 [2/6] (3.27ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 75 'fmul' 'mult' <Predicate = (!icmp_ln318)> <Delay = 3.27> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.69>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln335 = zext i5 %add_ln335 to i64" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 76 'zext' 'zext_ln335' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [9 x float]* %C, i64 0, i64 %zext_ln335" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 77 'getelementptr' 'C_addr' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%sum_mult_addr = getelementptr [9 x float]* %sum_mult, i64 0, i64 %zext_ln335" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 78 'getelementptr' 'sum_mult_addr' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_9 : Operation 79 [1/6] (3.27ns)   --->   "%mult = fmul float %cast_in_a, %cast_in_b" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326]   --->   Operation 79 'fmul' 'mult' <Predicate = (!icmp_ln318)> <Delay = 3.27> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [2/2] (1.42ns)   --->   "%sum_mult_load = load float* %sum_mult_addr, align 4" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 80 'load' 'sum_mult_load' <Predicate = (!select_ln330_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 81 [1/1] (1.42ns)   --->   "store float %mult, float* %sum_mult_addr, align 4" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332]   --->   Operation 81 'store' <Predicate = (select_ln330_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 82 [1/2] (1.42ns)   --->   "%sum_mult_load = load float* %sum_mult_addr, align 4" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 82 'load' 'sum_mult_load' <Predicate = (!select_ln330_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 11 <SV = 10> <Delay = 3.38>
ST_11 : Operation 83 [7/7] (3.38ns)   --->   "%tmp = fadd float %sum_mult_load, %mult" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 83 'fadd' 'tmp' <Predicate = (!select_ln330_1)> <Delay = 3.38> <Core = "FAddSub_nodsp">   --->   Core 129 'FAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.38>
ST_12 : Operation 84 [6/7] (3.38ns)   --->   "%tmp = fadd float %sum_mult_load, %mult" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 84 'fadd' 'tmp' <Predicate = (!select_ln330_1)> <Delay = 3.38> <Core = "FAddSub_nodsp">   --->   Core 129 'FAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.38>
ST_13 : Operation 85 [5/7] (3.38ns)   --->   "%tmp = fadd float %sum_mult_load, %mult" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 85 'fadd' 'tmp' <Predicate = (!select_ln330_1)> <Delay = 3.38> <Core = "FAddSub_nodsp">   --->   Core 129 'FAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.38>
ST_14 : Operation 86 [4/7] (3.38ns)   --->   "%tmp = fadd float %sum_mult_load, %mult" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 86 'fadd' 'tmp' <Predicate = (!select_ln330_1)> <Delay = 3.38> <Core = "FAddSub_nodsp">   --->   Core 129 'FAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.38>
ST_15 : Operation 87 [3/7] (3.38ns)   --->   "%tmp = fadd float %sum_mult_load, %mult" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 87 'fadd' 'tmp' <Predicate = (!select_ln330_1)> <Delay = 3.38> <Core = "FAddSub_nodsp">   --->   Core 129 'FAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.38>
ST_16 : Operation 88 [2/7] (3.38ns)   --->   "%tmp = fadd float %sum_mult_load, %mult" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 88 'fadd' 'tmp' <Predicate = (!select_ln330_1)> <Delay = 3.38> <Core = "FAddSub_nodsp">   --->   Core 129 'FAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.80>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @a_col_loop_a_row_loo)"   --->   Operation 89 'specloopname' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 27, i64 27, i64 27)"   --->   Operation 90 'speclooptripcount' 'empty_11' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @a_row_loop_b_col_loo)"   --->   Operation 91 'specloopname' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 92 'specloopname' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:320]   --->   Operation 93 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:321]   --->   Operation 94 'specpipeline' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_17 : Operation 95 [1/7] (3.38ns)   --->   "%tmp = fadd float %sum_mult_load, %mult" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 95 'fadd' 'tmp' <Predicate = (!select_ln330_1)> <Delay = 3.38> <Core = "FAddSub_nodsp">   --->   Core 129 'FAddSub_nodsp' <Latency = 6> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 96 [1/1] (1.42ns)   --->   "store float %tmp, float* %sum_mult_addr, align 4" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:338]   --->   Operation 96 'store' <Predicate = (!select_ln330_1 & !select_ln330_2)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 97 'br' <Predicate = (!select_ln330_1 & !select_ln330_2)> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (1.42ns)   --->   "store float %tmp, float* %C_addr, align 4" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335]   --->   Operation 98 'store' <Predicate = (!select_ln330_1 & select_ln330_2)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "br label %6" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:336]   --->   Operation 99 'br' <Predicate = (!select_ln330_1 & select_ln330_2)> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "br label %b_col_loop_end"   --->   Operation 100 'br' <Predicate = (!select_ln330_1)> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "br label %b_col_loop_end" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:333]   --->   Operation 101 'br' <Predicate = (select_ln330_1)> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_5)" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:340]   --->   Operation 102 'specregionend' 'empty' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 103 'br' <Predicate = (!icmp_ln318)> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:343]   --->   Operation 104 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten14', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318) with incoming values : ('add_ln318', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:318) [7]  (1.06 ns)

 <State 2>: 3.33ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319) with incoming values : ('select_ln319', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319) [9]  (0 ns)
	'icmp' operation ('icmp_ln319', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319) [19]  (1.08 ns)
	'select' operation ('select_ln330', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:330) [20]  (0.62 ns)
	'add' operation ('r', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:319) [35]  (1 ns)
	'select' operation ('select_ln332_1', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332) [39]  (0.62 ns)

 <State 3>: 4.08ns
The critical path consists of the following:
	'sub' operation ('sub_ln60_1', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) [43]  (1.32 ns)
	'add' operation ('add_ln60', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) [44]  (1.34 ns)
	'getelementptr' operation ('A_addr', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) [46]  (0 ns)
	'load' operation ('cast_in_a', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) on array 'A' [50]  (1.43 ns)

 <State 4>: 4.7ns
The critical path consists of the following:
	'load' operation ('cast_in_a', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:60->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:99->/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:324) on array 'A' [50]  (1.43 ns)
	'fmul' operation ('mult', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326) [60]  (3.27 ns)

 <State 5>: 3.27ns
The critical path consists of the following:
	'fmul' operation ('mult', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326) [60]  (3.27 ns)

 <State 6>: 3.27ns
The critical path consists of the following:
	'fmul' operation ('mult', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326) [60]  (3.27 ns)

 <State 7>: 3.27ns
The critical path consists of the following:
	'fmul' operation ('mult', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326) [60]  (3.27 ns)

 <State 8>: 3.27ns
The critical path consists of the following:
	'fmul' operation ('mult', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326) [60]  (3.27 ns)

 <State 9>: 4.7ns
The critical path consists of the following:
	'fmul' operation ('mult', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326) [60]  (3.27 ns)
	'store' operation ('store_ln332', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:332) of variable 'mult', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:326 on array 'sum_mult', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312 [75]  (1.43 ns)

 <State 10>: 1.43ns
The critical path consists of the following:
	'load' operation ('sum_mult_load', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) on array 'sum_mult', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312 [63]  (1.43 ns)

 <State 11>: 3.38ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) [64]  (3.38 ns)

 <State 12>: 3.38ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) [64]  (3.38 ns)

 <State 13>: 3.38ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) [64]  (3.38 ns)

 <State 14>: 3.38ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) [64]  (3.38 ns)

 <State 15>: 3.38ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) [64]  (3.38 ns)

 <State 16>: 3.38ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) [64]  (3.38 ns)

 <State 17>: 4.81ns
The critical path consists of the following:
	'fadd' operation ('tmp', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335) [64]  (3.38 ns)
	'store' operation ('store_ln338', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:338) of variable 'tmp', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:335 on array 'sum_mult', /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/hls/linear_algebra/hls_matrix_multiply.h:312 [67]  (1.43 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
