<p><a href="https://www.google.com.vn/url?q=http://www.cse.psu.edu/~fuf111/publications/noc.pdf&sa=U&ved=2ahUKEwjx8o63-ILoAhUlMX0KHXmjC1kQFjABegQIBxAB&usg=AOvVaw0xhBvkozuimRL819VFnA44">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network frash</a></p>
<p><a href="https://www.google.com.vn/url?q=http://www.cse.psu.edu/~fuf111/publications/noc.pdf&sa=U&ved=2ahUKEwjx8o63-ILoAhUlMX0KHXmjC1kQFjABegQIBxAB&usg=AOvVaw0xhBvkozuimRL819VFnA44">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network frash</a></p>
<p><a href="https://www.google.com.vn/url?q=http://www.cse.psu.edu/~fuf111/publications/noc.pdf&sa=U&ved=2ahUKEwjx8o63-ILoAhUlMX0KHXmjC1kQFjABegQIBxAB&usg=AOvVaw0xhBvkozuimRL819VFnA44">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network frash</a></p>
<p><a href="https://www.google.tg/url?q=http://www.cse.psu.edu/~fuf111/publications/noc.pdf&sa=U&ved=2ahUKEwiR0oW_-oLoAhVB7J4KHdMPD3wQFjABegQIBxAB&usg=AOvVaw29t356m0ZKX7t1oGojNgP6">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network frash</a></p>
<p><a href="https://www.google.tg/url?q=http://www.cse.psu.edu/~fuf111/publications/noc.pdf&sa=U&ved=2ahUKEwiR0oW_-oLoAhVB7J4KHdMPD3wQFjABegQIBxAB&usg=AOvVaw29t356m0ZKX7t1oGojNgP6">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network frash</a></p>
<p><a href="https://www.google.tg/url?q=http://www.cse.psu.edu/~fuf111/publications/noc.pdf&sa=U&ved=2ahUKEwiR0oW_-oLoAhVB7J4KHdMPD3wQFjABegQIBxAB&usg=AOvVaw29t356m0ZKX7t1oGojNgP6">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network frash</a></p>
