From 23ed59b25046988390ab5eb0651ebb6378222339 Mon Sep 17 00:00:00 2001
From: Jacek Danecki <Jacek.Danecki@intel.com>
Date: Tue, 14 Jan 2014 07:15:20 +0800
Subject: [PATCH 02/14] drm/i915: Add L3SQCREG4 register to whitelist for IVB

it's needed by MDF tests.

[Original patch was taken from Intel MediaSDK]

Signed-off-by: Jacek Danecki <Jacek.Danecki@intel.com>
Signed-off-by: Pengyu Ma <pengyu.ma@windriver.com>
---
 drivers/gpu/drm/i915/i915_cmd_parser.c |    1 +
 1 files changed, 1 insertions(+), 0 deletions(-)

diff --git a/drivers/gpu/drm/i915/i915_cmd_parser.c b/drivers/gpu/drm/i915/i915_cmd_parser.c
index 3c512c2..74f1391 100644
--- a/drivers/gpu/drm/i915/i915_cmd_parser.c
+++ b/drivers/gpu/drm/i915/i915_cmd_parser.c
@@ -431,6 +431,7 @@ static const u32 gen7_render_regs[] = {
 	GEN7_L3SQCREG1,
 	GEN7_L3CNTLREG2,
 	GEN7_L3CNTLREG3,
+	GEN7_L3SQCREG4,
 };
 
 static const u32 gen7_blt_regs[] = {
-- 
1.7.5.4

