// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2024 MediaTek Inc.
 * Author: KY Liu <ky.liu@mediatek.com>
 */
#include <linux/mfd/syscon.h>
#include "clkbuf-util.h"
#include "clkbuf-pmic.h"

#define PMRC_CON0				(0x190)
#define XO_BUF_CTL0_0			(0x1a9)
#define XO_BUF_CTL0_1			(0x1aa)
#define XO_BUF_CTL0_2			(0x1ab)
#define XO_BUF_CTL0_3			(0x1ac)
#define XO_BUF_CTL0_4			(0x1ad)
#define XO_BUF_CTL1_0			(0x1ae)
#define XO_BUF_CTL1_1			(0x1af)
#define XO_BUF_CTL1_2			(0x1b0)
#define XO_BUF_CTL1_3			(0x1b1)
#define XO_BUF_CTL1_4			(0x1b2)
#define XO_BUF_CTL2_0			(0x1b3)
#define XO_BUF_CTL2_1			(0x1b4)
#define XO_BUF_CTL2_2			(0x1b5)
#define XO_BUF_CTL2_3			(0x1b6)
#define XO_BUF_CTL2_4			(0x1b7)
#define XO_BUF_CTL3_0			(0x1b8)
#define XO_BUF_CTL3_1			(0x1b9)
#define XO_BUF_CTL3_2			(0x1ba)
#define XO_BUF_CTL3_3			(0x1bb)
#define XO_BUF_CTL3_4			(0x1bc)
#define XO_BUF_CTL4_0			(0x1bd)
#define XO_BUF_CTL4_1			(0x1be)
#define XO_BUF_CTL4_2			(0x1bf)
#define XO_BUF_CTL4_3			(0x1c0)
#define XO_BUF_CTL4_4			(0x1c1)
#define XO_BUF_CTL5_0			(0x1c2)
#define XO_BUF_CTL5_1			(0x1c3)
#define XO_BUF_CTL5_2			(0x1c4)
#define XO_BUF_CTL5_3			(0x1c5)
#define XO_BUF_CTL5_4			(0x1c6)
#define XO_BUF_CTL6_0			(0x1c7)
#define XO_BUF_CTL6_1			(0x1c8)
#define XO_BUF_CTL6_2			(0x1c9)
#define XO_BUF_CTL6_3			(0x1ca)
#define XO_BUF_CTL6_4			(0x1cb)
#define XO_BUF_CTL7_0			(0x1cc)
#define XO_BUF_CTL7_1			(0x1cd)
#define XO_BUF_CTL7_2			(0x1ce)
#define XO_BUF_CTL7_3			(0x1cf)
#define XO_BUF_CTL7_4			(0x1d0)
#define XO_BUF_CTL8_0			(0x1d1)
#define XO_BUF_CTL8_1			(0x1d2)
#define XO_BUF_CTL8_2			(0x1d3)
#define XO_BUF_CTL8_3			(0x1d4)
#define XO_BUF_CTL8_4			(0x1d5)
#define XO_BUF_CTL9_0			(0x1d6)
#define XO_BUF_CTL9_1			(0x1d7)
#define XO_BUF_CTL9_2			(0x1d8)
#define XO_BUF_CTL9_3			(0x1d9)
#define XO_BUF_CTL9_4			(0x1da)
#define XO_BUF_CTL10_0			(0x1db)
#define XO_BUF_CTL10_1			(0x1dc)
#define XO_BUF_CTL10_2			(0x1dd)
#define XO_BUF_CTL10_3			(0x1de)
#define XO_BUF_CTL10_4			(0x1df)
#define MASK_PMRC_CON0_M0		(0x1e0)
#define PMRC_CON_SEL_0			(0x1f0)
#define PMRC_CON_SEL_1			(0x1f1)
#define PMRC_CON_SEL_2			(0x1f2)
#define PMRC_CON_SEL_3			(0x1f3)
#define PMRC_CON_SW_0			(0x1f4)
#define PMRC_CON_SW_1			(0x1f5)
#define PMRC_CON_SW_2			(0x1f6)
#define PMRC_CON_SW_3			(0x1f7)
#define PMRC_EXT_REQ_MASK		(0x1f8)
#define XO_BUF_CTL11_0			(0x1f9)
#define XO_BUF_CTL11_1			(0x1fa)
#define XO_BUF_CTL11_2			(0x1fb)
#define XO_BUF_CTL11_3			(0x1fc)
#define XO_BUF_CTL11_4			(0x1fd)
#define DCXO_DIG_MANCTRL_CW0	(0x78a)
#define DCXO_DIG_MANCTRL_CW1	(0x78f)
#define DCXO_LDO_CW0			(0x7b7)
#define DCXO_RFCK1A_ELR_CW0		(0x7cc)
#define DCXO_RFCK1B_ELR_CW0		(0x7cd)
#define DCXO_RFCK1C_ELR_CW0		(0x7ce)
#define DCXO_RFCK2A_ELR_CW0		(0x7cf)
#define DCXO_RFCK2B_ELR_CW0		(0x7d0)
#define DCXO_RFCK2C_ELR_CW0		(0x7d1)
#define DCXO_BBCK1_ELR_CW0		(0x7d2)
#define DCXO_BBCK2_ELR_CW0		(0x7d3)
#define DCXO_BBCK3_ELR_CW0		(0x7d4)
#define DCXO_BBCK4_ELR_CW0		(0x7d5)
#define DCXO_BBCK5_ELR_CW0		(0x7d6)
#define DCXO_BBCK6_ELR_CW0		(0x7d7)
#define DCXO_EXTBUF_ALL_ON		(0x7ae)
#define DCXO_RGMON_CW0_L		(0x790)
#define DCXO_RGMON_CW0_H		(0x791)
#define DCXO_RGMON_CW2_L		(0x792)
#define DCXO_RGMON_CW2_H		(0x793)
#define DCXO_RGMON_CW1			(0x794)
#define DCXO_XO_DIGBUF_ELR_CW0	(0x7ec)

#define LDO_VRFCK1_HW_OP_MODE0		(0x1b9d)
#define LDO_VRFCK1_HW_OP_MODE1		(0x1b9e)
#define LDO_VRFCK1_HW_OP_CFG0		(0x1b97)
#define LDO_VRFCK1_HW_OP_CFG1		(0x1b98)
#define LDO_VRFCK1_HW_OP_EN0		(0x1b91)
#define LDO_VRFCK1_HW_OP_EN1		(0x1b92)
#define LDO_VRFCK1_CON0				(0x1b87)
#define LDO_VRFCK1_CON2				(0x1b89)
#define LDO_VRFCK2_HW_OP_MODE0		(0x1bb5)
#define LDO_VRFCK2_HW_OP_MODE1		(0x1bb6)
#define LDO_VRFCK2_HW_OP_CFG0		(0x1baf)
#define LDO_VRFCK2_HW_OP_CFG1		(0x1bb0)
#define LDO_VRFCK2_HW_OP_EN0		(0x1ba9)
#define LDO_VRFCK2_HW_OP_EN1		(0x1baa)
#define LDO_VRFCK2_CON0				(0x1b9f)
#define LDO_VRFCK2_CON2				(0x1ba1)
#define LDO_VBBCK_HW_OP_MODE0		(0x1bcd)
#define LDO_VBBCK_HW_OP_MODE1		(0x1bce)
#define LDO_VBBCK_HW_OP_CFG0		(0x1bc7)
#define LDO_VBBCK_HW_OP_CFG1		(0x1bc8)
#define LDO_VBBCK_HW_OP_EN0			(0x1bc1)
#define LDO_VBBCK_HW_OP_EN1			(0x1bc2)
#define LDO_VBBCK_CON0				(0x1bb7)
#define LDO_VBBCK_CON2				(0x1bb9)


/* Register_TOP_REG*/
#define NULL_ADDR					(0x0)
#define PMRC_EN0_ADDR				(PMRC_CON0)
#define PMRC_EN0_MASK				(0xff)
#define PMRC_EN0_SHIFT				(0)
#define MASK_PMRC_M0_ADDR			(MASK_PMRC_CON0_M0)
#define MASK_PMRC_M0_MASK			(0xff)
#define MASK_PMRC_M0_SHIFT			(0)
#define XO_BBCK1_VOTE_L_ADDR		(XO_BUF_CTL0_0)
#define XO_BBCK1_VOTE_L_MASK		(0xff)
#define XO_BBCK1_VOTE_L_SHIFT		(0)
#define XO_BBCK2_VOTE_L_ADDR		(XO_BUF_CTL1_0)
#define XO_BBCK2_VOTE_L_MASK		(0xff)
#define XO_BBCK2_VOTE_L_SHIFT		(0)
#define XO_BBCK3_VOTE_L_ADDR		(XO_BUF_CTL2_0)
#define XO_BBCK3_VOTE_L_MASK		(0xff)
#define XO_BBCK3_VOTE_L_SHIFT		(0)
#define XO_BBCK4_VOTE_L_ADDR		(XO_BUF_CTL3_0)
#define XO_BBCK4_VOTE_L_MASK		(0xff)
#define XO_BBCK4_VOTE_L_SHIFT		(0)
#define XO_BBCK5_VOTE_L_ADDR		(XO_BUF_CTL4_0)
#define XO_BBCK5_VOTE_L_MASK		(0xff)
#define XO_BBCK5_VOTE_L_SHIFT		(0)
#define XO_BBCK6_VOTE_L_ADDR		(XO_BUF_CTL5_0)
#define XO_BBCK6_VOTE_L_MASK		(0xff)
#define XO_BBCK6_VOTE_L_SHIFT		(0)
#define XO_RFCK1A_VOTE_L_ADDR		(XO_BUF_CTL6_0)
#define XO_RFCK1A_VOTE_L_MASK		(0xff)
#define XO_RFCK1A_VOTE_L_SHIFT		(0)
#define XO_RFCK1B_VOTE_L_ADDR		(XO_BUF_CTL7_0)
#define XO_RFCK1B_VOTE_L_MASK		(0xff)
#define XO_RFCK1B_VOTE_L_SHIFT		(0)
#define XO_RFCK1C_VOTE_L_ADDR		(XO_BUF_CTL8_0)
#define XO_RFCK1C_VOTE_L_MASK		(0xff)
#define XO_RFCK1C_VOTE_L_SHIFT		(0)
#define XO_RFCK2A_VOTE_L_ADDR		(XO_BUF_CTL9_0)
#define XO_RFCK2A_VOTE_L_MASK		(0xff)
#define XO_RFCK2A_VOTE_L_SHIFT		(0)
#define XO_RFCK2B_VOTE_L_ADDR		(XO_BUF_CTL10_0)
#define XO_RFCK2B_VOTE_L_MASK		(0xff)
#define XO_RFCK2B_VOTE_L_SHIFT		(0)
#define XO_RFCK2C_VOTE_L_ADDR		(XO_BUF_CTL11_0)
#define XO_RFCK2C_VOTE_L_MASK		(0xff)
#define XO_RFCK2C_VOTE_L_SHIFT		(0)

/* Register_SCK_REG*/

/* Register_DCXO_REG*/
#define XO_PMIC_TOP_DIG_SW_ADDR			(DCXO_DIG_MANCTRL_CW1)
#define XO_PMIC_TOP_DIG_SW_MASK			(0x1)
#define XO_PMIC_TOP_DIG_SW_SHIFT		(0)
#define XO_ENBB_MAN_ADDR				(DCXO_DIG_MANCTRL_CW1)
#define XO_ENBB_MAN_MASK				(0x1)
#define XO_ENBB_MAN_SHIFT				(1)
#define XO_ENBB_EN_M_ADDR				(DCXO_DIG_MANCTRL_CW1)
#define XO_ENBB_EN_M_MASK				(0x1)
#define XO_ENBB_EN_M_SHIFT				(2)
#define XO_CLKSEL_MAN_ADDR				(DCXO_DIG_MANCTRL_CW1)
#define XO_CLKSEL_MAN_MASK				(0x1)
#define XO_CLKSEL_MAN_SHIFT				(3)
#define XO_CLKSEL_EN_M_ADDR				(DCXO_DIG_MANCTRL_CW1)
#define XO_CLKSEL_EN_M_MASK				(0x1)
#define XO_CLKSEL_EN_M_SHIFT			(4)
#define XO_VBBCK_EN_MAN_ADDR			(DCXO_LDO_CW0)
#define XO_VBBCK_EN_MAN_MASK			(0x1)
#define XO_VBBCK_EN_MAN_SHIFT			(4)
#define XO_VBBCK_EN_M_ADDR				(DCXO_LDO_CW0)
#define XO_VBBCK_EN_M_MASK				(0x1)
#define XO_VBBCK_EN_M_SHIFT				(5)
#define XO_VRFCK1_EN_MAN_ADDR			(DCXO_LDO_CW0)
#define XO_VRFCK1_EN_MAN_MASK			(0x1)
#define XO_VRFCK1_EN_MAN_SHIFT			(0)
#define XO_VRFCK1_EN_M_ADDR				(DCXO_LDO_CW0)
#define XO_VRFCK1_EN_M_MASK				(0x1)
#define XO_VRFCK1_EN_M_SHIFT			(1)
#define XO_VRFCK2_EN_MAN_ADDR			(DCXO_LDO_CW0)
#define XO_VRFCK2_EN_MAN_MASK			(0x1)
#define XO_VRFCK2_EN_MAN_SHIFT			(2)
#define XO_VRFCK2_EN_M_ADDR				(DCXO_LDO_CW0)
#define XO_VRFCK2_EN_M_MASK				(0x1)
#define XO_VRFCK2_EN_M_SHIFT			(3)
#define XO_BBCK1_MODE_ADDR				(DCXO_BBCK1_ELR_CW0)
#define XO_BBCK1_MODE_MASK				(0x3)
#define XO_BBCK1_MODE_SHIFT				(0)
#define XO_BBCK1_EN_M_ADDR				(DCXO_BBCK1_ELR_CW0)
#define XO_BBCK1_EN_M_MASK				(0x1)
#define XO_BBCK1_EN_M_SHIFT				(2)
#define RG_XO_EXTBUF_BBCK1_RSEL_ADDR	(DCXO_BBCK1_ELR_CW0)
#define RG_XO_EXTBUF_BBCK1_RSEL_MASK	(0x7)
#define RG_XO_EXTBUF_BBCK1_RSEL_SHIFT	(4)
#define XO_BBCK2_MODE_ADDR				(DCXO_BBCK2_ELR_CW0)
#define XO_BBCK2_MODE_MASK				(0x3)
#define XO_BBCK2_MODE_SHIFT				(0)
#define XO_BBCK2_EN_M_ADDR				(DCXO_BBCK2_ELR_CW0)
#define XO_BBCK2_EN_M_MASK				(0x1)
#define XO_BBCK2_EN_M_SHIFT				(2)
#define RG_XO_EXTBUF_BBCK2_RSEL_ADDR	(DCXO_BBCK2_ELR_CW0)
#define RG_XO_EXTBUF_BBCK2_RSEL_MASK	(0x7)
#define RG_XO_EXTBUF_BBCK2_RSEL_SHIFT	(4)
#define XO_BBCK3_MODE_ADDR				(DCXO_BBCK3_ELR_CW0)
#define XO_BBCK3_MODE_MASK				(0x3)
#define XO_BBCK3_MODE_SHIFT				(0)
#define XO_BBCK3_EN_M_ADDR				(DCXO_BBCK3_ELR_CW0)
#define XO_BBCK3_EN_M_MASK				(0x1)
#define XO_BBCK3_EN_M_SHIFT				(2)
#define RG_XO_EXTBUF_BBCK3_RSEL_ADDR	(DCXO_BBCK3_ELR_CW0)
#define RG_XO_EXTBUF_BBCK3_RSEL_MASK	(0x7)
#define RG_XO_EXTBUF_BBCK3_RSEL_SHIFT	(4)
#define XO_BBCK4_MODE_ADDR				(DCXO_BBCK4_ELR_CW0)
#define XO_BBCK4_MODE_MASK				(0x3)
#define XO_BBCK4_MODE_SHIFT				(0)
#define XO_BBCK4_EN_M_ADDR				(DCXO_BBCK4_ELR_CW0)
#define XO_BBCK4_EN_M_MASK				(0x1)
#define XO_BBCK4_EN_M_SHIFT				(2)
#define RG_XO_EXTBUF_BBCK4_RSEL_ADDR	(DCXO_BBCK4_ELR_CW0)
#define RG_XO_EXTBUF_BBCK4_RSEL_MASK	(0x7)
#define RG_XO_EXTBUF_BBCK4_RSEL_SHIFT	(4)
#define XO_BBCK5_MODE_ADDR				(DCXO_BBCK5_ELR_CW0)
#define XO_BBCK5_MODE_MASK				(0x3)
#define XO_BBCK5_MODE_SHIFT				(0)
#define XO_BBCK5_EN_M_ADDR				(DCXO_BBCK5_ELR_CW0)
#define XO_BBCK5_EN_M_MASK				(0x1)
#define XO_BBCK5_EN_M_SHIFT				(2)
#define RG_XO_EXTBUF_BBCK5_RSEL_ADDR	(DCXO_BBCK5_ELR_CW0)
#define RG_XO_EXTBUF_BBCK5_RSEL_MASK	(0x7)
#define RG_XO_EXTBUF_BBCK5_RSEL_SHIFT	(4)
#define XO_BBCK6_MODE_ADDR				(DCXO_BBCK6_ELR_CW0)
#define XO_BBCK6_MODE_MASK				(0x3)
#define XO_BBCK6_MODE_SHIFT				(0)
#define XO_BBCK6_EN_M_ADDR				(DCXO_BBCK6_ELR_CW0)
#define XO_BBCK6_EN_M_MASK				(0x1)
#define XO_BBCK6_EN_M_SHIFT				(2)
#define RG_XO_EXTBUF_BBCK6_RSEL_ADDR	(DCXO_BBCK6_ELR_CW0)
#define RG_XO_EXTBUF_BBCK6_RSEL_MASK	(0x7)
#define RG_XO_EXTBUF_BBCK6_RSEL_SHIFT	(4)
#define XO_RFCK1A_MODE_ADDR				(DCXO_RFCK1A_ELR_CW0)
#define XO_RFCK1A_MODE_MASK				(0x3)
#define XO_RFCK1A_MODE_SHIFT			(0)
#define XO_RFCK1A_EN_M_ADDR				(DCXO_RFCK1A_ELR_CW0)
#define XO_RFCK1A_EN_M_MASK				(0x1)
#define XO_RFCK1A_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_RFCK1A_RSEL_ADDR	(DCXO_RFCK1A_ELR_CW0)
#define RG_XO_EXTBUF_RFCK1A_RSEL_MASK	(0x7)
#define RG_XO_EXTBUF_RFCK1A_RSEL_SHIFT	(4)
#define XO_RFCK1B_MODE_ADDR				(DCXO_RFCK1B_ELR_CW0)
#define XO_RFCK1B_MODE_MASK				(0x3)
#define XO_RFCK1B_MODE_SHIFT			(0)
#define XO_RFCK1B_EN_M_ADDR				(DCXO_RFCK1B_ELR_CW0)
#define XO_RFCK1B_EN_M_MASK				(0x1)
#define XO_RFCK1B_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_RFCK1B_RSEL_ADDR	(DCXO_RFCK1B_ELR_CW0)
#define RG_XO_EXTBUF_RFCK1B_RSEL_MASK	(0x7)
#define RG_XO_EXTBUF_RFCK1B_RSEL_SHIFT	(4)
#define XO_RFCK1C_MODE_ADDR				(DCXO_RFCK1C_ELR_CW0)
#define XO_RFCK1C_MODE_MASK				(0x3)
#define XO_RFCK1C_MODE_SHIFT			(0)
#define XO_RFCK1C_EN_M_ADDR				(DCXO_RFCK1C_ELR_CW0)
#define XO_RFCK1C_EN_M_MASK				(0x1)
#define XO_RFCK1C_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_RFCK1C_RSEL_ADDR	(DCXO_RFCK1C_ELR_CW0)
#define RG_XO_EXTBUF_RFCK1C_RSEL_MASK	(0x7)
#define RG_XO_EXTBUF_RFCK1C_RSEL_SHIFT	(4)
#define XO_RFCK2A_MODE_ADDR				(DCXO_RFCK2A_ELR_CW0)
#define XO_RFCK2A_MODE_MASK				(0x3)
#define XO_RFCK2A_MODE_SHIFT			(0)
#define XO_RFCK2A_EN_M_ADDR				(DCXO_RFCK2A_ELR_CW0)
#define XO_RFCK2A_EN_M_MASK				(0x1)
#define XO_RFCK2A_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_RFCK2A_RSEL_ADDR	(DCXO_RFCK2A_ELR_CW0)
#define RG_XO_EXTBUF_RFCK2A_RSEL_MASK	(0x7)
#define RG_XO_EXTBUF_RFCK2A_RSEL_SHIFT	(4)
#define XO_RFCK2B_MODE_ADDR				(DCXO_RFCK2B_ELR_CW0)
#define XO_RFCK2B_MODE_MASK				(0x3)
#define XO_RFCK2B_MODE_SHIFT			(0)
#define XO_RFCK2B_EN_M_ADDR				(DCXO_RFCK2B_ELR_CW0)
#define XO_RFCK2B_EN_M_MASK				(0x1)
#define XO_RFCK2B_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_RFCK2B_RSEL_ADDR	(DCXO_RFCK2B_ELR_CW0)
#define RG_XO_EXTBUF_RFCK2B_RSEL_MASK	(0x7)
#define RG_XO_EXTBUF_RFCK2B_RSEL_SHIFT	(4)
#define XO_RFCK2C_MODE_ADDR				(DCXO_RFCK2C_ELR_CW0)
#define XO_RFCK2C_MODE_MASK				(0x3)
#define XO_RFCK2C_MODE_SHIFT			(0)
#define XO_RFCK2C_EN_M_ADDR				(DCXO_RFCK2C_ELR_CW0)
#define XO_RFCK2C_EN_M_MASK				(0x1)
#define XO_RFCK2C_EN_M_SHIFT			(2)
#define RG_XO_EXTBUF_RFCK2C_RSEL_ADDR	(DCXO_RFCK2C_ELR_CW0)
#define RG_XO_EXTBUF_RFCK2C_RSEL_MASK	(0x7)
#define RG_XO_EXTBUF_RFCK2C_RSEL_SHIFT	(4)
#define XO_BBCK_ALL_EN_ADDR				(DCXO_EXTBUF_ALL_ON)
#define XO_BBCK_ALL_EN_MASK				(0x1)
#define XO_BBCK_ALL_EN_SHIFT			(2)
#define XO_RFCK1_ALL_EN_ADDR			(DCXO_EXTBUF_ALL_ON)
#define XO_RFCK1_ALL_EN_MASK			(0x1)
#define XO_RFCK1_ALL_EN_SHIFT			(0)
#define XO_RFCK2_ALL_EN_ADDR			(DCXO_EXTBUF_ALL_ON)
#define XO_RFCK2_ALL_EN_MASK			(0x1)
#define XO_RFCK2_ALL_EN_SHIFT			(1)
#define XO_AUXOUT_SEL_L_ADDR			(DCXO_RGMON_CW0_L)
#define XO_AUXOUT_SEL_L_MASK			(0xff)
#define XO_AUXOUT_SEL_L_SHIFT			(0)
#define XO_AUXOUT_SEL_H_ADDR			(DCXO_RGMON_CW0_H)
#define XO_AUXOUT_SEL_H_MASK			(0x3)
#define XO_AUXOUT_SEL_H_SHIFT			(0)
#define XO_STATIC_AUXOUT_L_ADDR			(DCXO_RGMON_CW2_L)
#define XO_STATIC_AUXOUT_L_MASK			(0xff)
#define XO_STATIC_AUXOUT_L_SHIFT		(0)
#define XO_STATIC_AUXOUT_H_ADDR			(DCXO_RGMON_CW2_H)
#define XO_STATIC_AUXOUT_H_MASK			(0xff)
#define XO_STATIC_AUXOUT_H_SHIFT		(0)
#define XO_STATIC_AUXOUT_SEL_ADDR		(DCXO_RGMON_CW1)
#define XO_STATIC_AUXOUT_SEL_MASK		(0x7f)
#define XO_STATIC_AUXOUT_SEL_SHIFT		(0)
#define RG_XO_DIG26M_DIV2_ADDR			(DCXO_XO_DIGBUF_ELR_CW0)
#define RG_XO_DIG26M_DIV2_MASK			(0x1)
#define RG_XO_DIG26M_DIV2_SHIFT			(0)

/* Register_LDO_REG*/
/* VBBCK */
#define RG_LDO_VBBCK_EN_ADDR				(LDO_VBBCK_CON0)
#define RG_LDO_VBBCK_EN_MASK				(0x1)
#define RG_LDO_VBBCK_EN_SHIFT				(0)
#define RG_LDO_VBBCK_CK_SW_MODE_ADDR		(LDO_VBBCK_CON2)
#define RG_LDO_VBBCK_CK_SW_MODE_MASK		(0x1)
#define RG_LDO_VBBCK_CK_SW_MODE_SHIFT		(7)
#define RG_LDO_VBBCK_SW_OP_EN_ADDR			(LDO_VBBCK_HW_OP_EN0)
#define RG_LDO_VBBCK_SW_OP_EN_MASK			(0x1)
#define RG_LDO_VBBCK_SW_OP_EN_SHIFT			(7)
#define RG_LDO_VBBCK_HW6_OP_EN_ADDR			(LDO_VBBCK_HW_OP_EN0)
#define RG_LDO_VBBCK_HW6_OP_EN_MASK			(0x1)
#define RG_LDO_VBBCK_HW6_OP_EN_SHIFT		(6)
#define RG_LDO_VBBCK_HW6_OP_CFG_ADDR		(LDO_VBBCK_HW_OP_CFG0)
#define RG_LDO_VBBCK_HW6_OP_CFG_MASK		(0x1)
#define RG_LDO_VBBCK_HW6_OP_CFG_SHIFT		(6)
#define RG_LDO_VBBCK_HW6_OP_MODE_ADDR		(LDO_VBBCK_HW_OP_MODE0)
#define RG_LDO_VBBCK_HW6_OP_MODE_MASK		(0x1)
#define RG_LDO_VBBCK_HW6_OP_MODE_SHIFT		(6)
#define RG_LDO_VBBCK_HW7_OP_EN_ADDR			(LDO_VBBCK_HW_OP_EN1)
#define RG_LDO_VBBCK_HW7_OP_EN_MASK			(0x1)
#define RG_LDO_VBBCK_HW7_OP_EN_SHIFT		(0)
#define RG_LDO_VBBCK_HW7_OP_CFG_ADDR		(LDO_VBBCK_HW_OP_CFG1)
#define RG_LDO_VBBCK_HW7_OP_CFG_MASK		(0x1)
#define RG_LDO_VBBCK_HW7_OP_CFG_SHIFT		(0)
#define RG_LDO_VBBCK_HW7_OP_MODE_ADDR		(LDO_VBBCK_HW_OP_MODE1)
#define RG_LDO_VBBCK_HW7_OP_MODE_MASK		(0x1)
#define RG_LDO_VBBCK_HW7_OP_MODE_SHIFT		(0)
/* VRFCK1 */
#define RG_LDO_VRFCK1_EN_ADDR				(LDO_VRFCK1_CON0)
#define RG_LDO_VRFCK1_EN_MASK				(0x1)
#define RG_LDO_VRFCK1_EN_SHIFT				(0)
#define RG_LDO_VRFCK1_CK_SW_MODE_ADDR		(LDO_VRFCK1_CON2)
#define RG_LDO_VRFCK1_CK_SW_MODE_MASK		(0x1)
#define RG_LDO_VRFCK1_CK_SW_MODE_SHIFT		(7)
#define RG_LDO_VRFCK1_SW_OP_EN_ADDR			(LDO_VRFCK1_HW_OP_EN0)
#define RG_LDO_VRFCK1_SW_OP_EN_MASK			(0x1)
#define RG_LDO_VRFCK1_SW_OP_EN_SHIFT		(7)
#define RG_LDO_VRFCK1_HW6_OP_EN_ADDR		(LDO_VRFCK1_HW_OP_EN0)
#define RG_LDO_VRFCK1_HW6_OP_EN_MASK		(0x1)
#define RG_LDO_VRFCK1_HW6_OP_EN_SHIFT		(6)
#define RG_LDO_VRFCK1_HW6_OP_CFG_ADDR		(LDO_VRFCK1_HW_OP_CFG0)
#define RG_LDO_VRFCK1_HW6_OP_CFG_MASK		(0x1)
#define RG_LDO_VRFCK1_HW6_OP_CFG_SHIFT		(6)
#define RG_LDO_VRFCK1_HW6_OP_MODE_ADDR		(LDO_VRFCK1_HW_OP_MODE0)
#define RG_LDO_VRFCK1_HW6_OP_MODE_MASK		(0x1)
#define RG_LDO_VRFCK1_HW6_OP_MODE_SHIFT		(6)
#define RG_LDO_VRFCK1_HW7_OP_EN_ADDR		(LDO_VRFCK1_HW_OP_EN1)
#define RG_LDO_VRFCK1_HW7_OP_EN_MASK		(0x1)
#define RG_LDO_VRFCK1_HW7_OP_EN_SHIFT		(0)
#define RG_LDO_VRFCK1_HW7_OP_CFG_ADDR		(LDO_VRFCK1_HW_OP_CFG1)
#define RG_LDO_VRFCK1_HW7_OP_CFG_MASK		(0x1)
#define RG_LDO_VRFCK1_HW7_OP_CFG_SHIFT		(0)
#define RG_LDO_VRFCK1_HW7_OP_MODE_ADDR		(LDO_VRFCK1_HW_OP_MODE1)
#define RG_LDO_VRFCK1_HW7_OP_MODE_MASK		(0x1)
#define RG_LDO_VRFCK1_HW7_OP_MODE_SHIFT		(0)
/* VRFCK2 */
#define RG_LDO_VRFCK2_EN_ADDR				(LDO_VRFCK2_CON0)
#define RG_LDO_VRFCK2_EN_MASK				(0x1)
#define RG_LDO_VRFCK2_EN_SHIFT				(0)
#define RG_LDO_VRFCK2_CK_SW_MODE_ADDR		(LDO_VRFCK2_CON2)
#define RG_LDO_VRFCK2_CK_SW_MODE_MASK		(0x1)
#define RG_LDO_VRFCK2_CK_SW_MODE_SHIFT		(7)
#define RG_LDO_VRFCK2_SW_OP_EN_ADDR			(LDO_VRFCK2_HW_OP_EN0)
#define RG_LDO_VRFCK2_SW_OP_EN_MASK			(0x1)
#define RG_LDO_VRFCK2_SW_OP_EN_SHIFT		(7)
#define RG_LDO_VRFCK2_HW6_OP_EN_ADDR		(LDO_VRFCK2_HW_OP_EN0)
#define RG_LDO_VRFCK2_HW6_OP_EN_MASK		(0x1)
#define RG_LDO_VRFCK2_HW6_OP_EN_SHIFT		(6)
#define RG_LDO_VRFCK2_HW6_OP_CFG_ADDR		(LDO_VRFCK2_HW_OP_CFG0)
#define RG_LDO_VRFCK2_HW6_OP_CFG_MASK		(0x1)
#define RG_LDO_VRFCK2_HW6_OP_CFG_SHIFT		(6)
#define RG_LDO_VRFCK2_HW6_OP_MODE_ADDR		(LDO_VRFCK2_HW_OP_MODE0)
#define RG_LDO_VRFCK2_HW6_OP_MODE_MASK		(0x1)
#define RG_LDO_VRFCK2_HW6_OP_MODE_SHIFT		(6)
#define RG_LDO_VRFCK2_HW7_OP_EN_ADDR		(LDO_VRFCK2_HW_OP_EN1)
#define RG_LDO_VRFCK2_HW7_OP_EN_MASK		(0x1)
#define RG_LDO_VRFCK2_HW7_OP_EN_SHIFT		(0)
#define RG_LDO_VRFCK2_HW7_OP_CFG_ADDR		(LDO_VRFCK2_HW_OP_CFG1)
#define RG_LDO_VRFCK2_HW7_OP_CFG_MASK		(0x1)
#define RG_LDO_VRFCK2_HW7_OP_CFG_SHIFT		(0)
#define RG_LDO_VRFCK2_HW7_OP_MODE_ADDR		(LDO_VRFCK2_HW_OP_MODE1)
#define RG_LDO_VRFCK2_HW7_OP_MODE_MASK		(0x1)
#define RG_LDO_VRFCK2_HW7_OP_MODE_SHIFT		(0)


static struct reg_t mt6687_debug_regs[] = {
	SET_DBG_REG(vbbck_en, RG_LDO_VBBCK_EN)
	SET_DBG_REG(vbbck_ck_sw_mode, RG_LDO_VBBCK_CK_SW_MODE)
	SET_DBG_REG(vbbck_sw_op_en, RG_LDO_VBBCK_SW_OP_EN)
	SET_DBG_REG(vbbck_hw6_op_en, RG_LDO_VBBCK_HW6_OP_EN)
	SET_DBG_REG(vbbck_hw6_op_cfg, RG_LDO_VBBCK_HW6_OP_CFG)
	SET_DBG_REG(vbbck_hw6_op_mode, RG_LDO_VBBCK_HW6_OP_MODE)
	SET_DBG_REG(vbbck_hw7_op_en, RG_LDO_VBBCK_HW7_OP_EN)
	SET_DBG_REG(vbbck_hw7_op_cfg, RG_LDO_VBBCK_HW7_OP_CFG)
	SET_DBG_REG(vbbck_hw7_op_mode, RG_LDO_VBBCK_HW7_OP_MODE)
	SET_DBG_REG(vrfck1_en, RG_LDO_VRFCK1_EN)
	SET_DBG_REG(vrfck1_ck_sw_mode, RG_LDO_VRFCK1_CK_SW_MODE)
	SET_DBG_REG(vrfck1_sw_op_en, RG_LDO_VRFCK1_SW_OP_EN)
	SET_DBG_REG(vrfck1_hw6_op_en, RG_LDO_VRFCK1_HW6_OP_EN)
	SET_DBG_REG(vrfck1_hw6_op_cfg, RG_LDO_VRFCK1_HW6_OP_CFG)
	SET_DBG_REG(vrfck1_hw6_op_mode, RG_LDO_VRFCK1_HW6_OP_MODE)
	SET_DBG_REG(vrfck1_hw7_op_en, RG_LDO_VRFCK1_HW7_OP_EN)
	SET_DBG_REG(vrfck1_hw7_op_cfg, RG_LDO_VRFCK1_HW7_OP_CFG)
	SET_DBG_REG(vrfck1_hw7_op_mode, RG_LDO_VRFCK1_HW7_OP_MODE)
	SET_DBG_REG(vrfck2_en, RG_LDO_VRFCK2_EN)
	SET_DBG_REG(vrfck2_ck_sw_mode, RG_LDO_VRFCK2_CK_SW_MODE)
	SET_DBG_REG(vrfck2_sw_op_en, RG_LDO_VRFCK2_SW_OP_EN)
	SET_DBG_REG(vrfck2_hw6_op_en, RG_LDO_VRFCK2_HW6_OP_EN)
	SET_DBG_REG(vrfck2_hw6_op_cfg, RG_LDO_VRFCK2_HW6_OP_CFG)
	SET_DBG_REG(vrfck2_hw6_op_mode, RG_LDO_VRFCK2_HW6_OP_MODE)
	SET_DBG_REG(vrfck2_hw7_op_en, RG_LDO_VRFCK2_HW7_OP_EN)
	SET_DBG_REG(vrfck2_hw7_op_cfg, RG_LDO_VRFCK2_HW7_OP_CFG)
	SET_DBG_REG(vrfck2_hw7_op_mode, RG_LDO_VRFCK2_HW7_OP_MODE)
	SET_DBG_REG(dcxo_dig26m_div2, RG_XO_DIG26M_DIV2)
	SET_DBG_REG(xo_pmic_top_dig_sw, XO_PMIC_TOP_DIG_SW)
	SET_DBG_REG(xo_enbb_man, XO_ENBB_MAN)
	SET_DBG_REG(xo_enbb_en_m, XO_ENBB_EN_M)
	SET_DBG_REG(xo_clksel_man, XO_CLKSEL_MAN)
	SET_DBG_REG(xo_clksel_en_m, XO_CLKSEL_EN_M)
	DBG_REG(dcxo_manual_cw0, DCXO_DIG_MANCTRL_CW0, 0xFF, 0)
	DBG_REG(dcxo_manual_cw1, DCXO_DIG_MANCTRL_CW1, 0xFF, 0)
	DBG_REG(pmrc_con_sel_0, PMRC_CON_SEL_0, 0xFF, 0)
	DBG_REG(pmrc_con_sel_1, PMRC_CON_SEL_1, 0xFF, 0)
	DBG_REG(pmrc_con_sel_2, PMRC_CON_SEL_2, 0xFF, 0)
	DBG_REG(pmrc_con_sel_3, PMRC_CON_SEL_3, 0xFF, 0)
	DBG_REG(pmrc_con_sw_0, PMRC_CON_SW_0, 0xFF, 0)
	DBG_REG(pmrc_con_sw_1, PMRC_CON_SW_1, 0xFF, 0)
	DBG_REG(pmrc_con_sw_2, PMRC_CON_SW_2, 0xFF, 0)
	DBG_REG(pmrc_con_sw_3, PMRC_CON_SW_3, 0xFF, 0)
	DBG_REG(pmrc_ext_req_mask, PMRC_EXT_REQ_MASK, 0xF, 0)
	DBG_REG(NULL, NULL_ADDR, 0x0, 0x0)
};

/* Debug_name, AUXOUT_id, AUXOUT_mask, AUXOUT_shift */
static struct auxout_reg_t mt6687_debug_auxouts[] = {
	AUXOUT_REG(srclken_o0, 2, 0x1, 14)
	AUXOUT_REG(srclken_o1, 2, 0x1, 15)
	AUXOUT_REG(NULL, 0, 0, 0)
};

static struct common_regs com_regs = {
	.mode_num = 3,
	.spmi_mask = 0xffffffff,
	SET_REG_BY_NAME(static_aux_sel, XO_STATIC_AUXOUT_SEL)
	SET_REG_BY_NAME(static_aux_out_l, XO_STATIC_AUXOUT_L)
	SET_REG_BY_NAME(static_aux_out_h, XO_STATIC_AUXOUT_H)
	SET_REG_BY_NAME(pmrc_en_l, PMRC_EN0)
	SET_REG_BY_NAME(pmrc_mask_l, MASK_PMRC_M0)
};

static struct xo_buf_t mt6687_xo_bufs[] = {
	[0] = {
		SET_REG_BY_NAME(xo_mode, XO_BBCK1_MODE)
		SET_REG_BY_NAME(xo_en, XO_BBCK1_EN_M)
		SET_REG(xo_en_auxout, XO_STATIC_AUXOUT_H_ADDR, 0x1, 7)
		SET_REG_BY_NAME(impedance, RG_XO_EXTBUF_BBCK1_RSEL)
		SET_REG_BY_NAME(rc_voter, XO_BBCK1_VOTE_L)
		.xo_en_auxout_sel = 16,
	},
	[1] = {
		SET_REG_BY_NAME(xo_mode, XO_BBCK2_MODE)
		SET_REG_BY_NAME(xo_en, XO_BBCK2_EN_M)
		SET_REG(xo_en_auxout, XO_STATIC_AUXOUT_H_ADDR, 0x1, 6)
		SET_REG_BY_NAME(impedance, RG_XO_EXTBUF_BBCK2_RSEL)
		SET_REG_BY_NAME(rc_voter, XO_BBCK2_VOTE_L)
		.xo_en_auxout_sel = 16,
	},
	[2] = {
		SET_REG_BY_NAME(xo_mode, XO_BBCK3_MODE)
		SET_REG_BY_NAME(xo_en, XO_BBCK3_EN_M)
		SET_REG(xo_en_auxout, XO_STATIC_AUXOUT_H_ADDR, 0x1, 5)
		SET_REG_BY_NAME(impedance, RG_XO_EXTBUF_BBCK3_RSEL)
		SET_REG_BY_NAME(rc_voter, XO_BBCK3_VOTE_L)
		.xo_en_auxout_sel = 16,
	},
	[3] = {
		SET_REG_BY_NAME(xo_mode, XO_BBCK4_MODE)
		SET_REG_BY_NAME(xo_en, XO_BBCK4_EN_M)
		SET_REG(xo_en_auxout, XO_STATIC_AUXOUT_H_ADDR, 0x1, 4)
		SET_REG_BY_NAME(impedance, RG_XO_EXTBUF_BBCK4_RSEL)
		SET_REG_BY_NAME(rc_voter, XO_BBCK4_VOTE_L)
		.xo_en_auxout_sel = 16,
	},
	[4] = {
		SET_REG_BY_NAME(xo_mode, XO_BBCK5_MODE)
		SET_REG_BY_NAME(xo_en, XO_BBCK5_EN_M)
		SET_REG(xo_en_auxout, XO_STATIC_AUXOUT_H_ADDR, 0x1, 3)
		SET_REG_BY_NAME(impedance, RG_XO_EXTBUF_BBCK5_RSEL)
		SET_REG_BY_NAME(rc_voter, XO_BBCK5_VOTE_L)
		.xo_en_auxout_sel = 16,
	},
	[5] = {
		SET_REG_BY_NAME(xo_mode, XO_BBCK6_MODE)
		SET_REG_BY_NAME(xo_en, XO_BBCK6_EN_M)
		SET_REG(xo_en_auxout, XO_STATIC_AUXOUT_L_ADDR, 0x1, 5)
		SET_REG_BY_NAME(impedance, RG_XO_EXTBUF_BBCK6_RSEL)
		SET_REG_BY_NAME(rc_voter, XO_BBCK6_VOTE_L)
		.xo_en_auxout_sel = 16,
	},
	[6] = {
		SET_REG_BY_NAME(xo_mode, XO_RFCK1A_MODE)
		SET_REG_BY_NAME(xo_en, XO_RFCK1A_EN_M)
		SET_REG(xo_en_auxout, XO_STATIC_AUXOUT_H_ADDR, 0x1, 2)
		SET_REG_BY_NAME(impedance, RG_XO_EXTBUF_RFCK1A_RSEL)
		SET_REG_BY_NAME(rc_voter, XO_RFCK1A_VOTE_L)
		.xo_en_auxout_sel = 16,
	},
	[7] = {
		SET_REG_BY_NAME(xo_mode, XO_RFCK1B_MODE)
		SET_REG_BY_NAME(xo_en, XO_RFCK1B_EN_M)
		SET_REG(xo_en_auxout, XO_STATIC_AUXOUT_H_ADDR, 0x1, 1)
		SET_REG_BY_NAME(impedance, RG_XO_EXTBUF_RFCK1B_RSEL)
		SET_REG_BY_NAME(rc_voter, XO_RFCK1B_VOTE_L)
		.xo_en_auxout_sel = 16,
	},
	[8] = {
		SET_REG_BY_NAME(xo_mode, XO_RFCK1C_MODE)
		SET_REG_BY_NAME(xo_en, XO_RFCK1C_EN_M)
		SET_REG(xo_en_auxout, XO_STATIC_AUXOUT_H_ADDR, 0x1, 0)
		SET_REG_BY_NAME(impedance, RG_XO_EXTBUF_RFCK1C_RSEL)
		SET_REG_BY_NAME(rc_voter, XO_RFCK1C_VOTE_L)
		.xo_en_auxout_sel = 16,
	},
	[9] = {
		SET_REG_BY_NAME(xo_mode, XO_RFCK2A_MODE)
		SET_REG_BY_NAME(xo_en, XO_RFCK2A_EN_M)
		SET_REG(xo_en_auxout, XO_STATIC_AUXOUT_L_ADDR, 0x1, 7)
		SET_REG_BY_NAME(impedance, RG_XO_EXTBUF_RFCK2A_RSEL)
		SET_REG_BY_NAME(rc_voter, XO_RFCK2A_VOTE_L)
		.xo_en_auxout_sel = 16,
	},
	[10] = {
		SET_REG_BY_NAME(xo_mode, XO_RFCK2B_MODE)
		SET_REG_BY_NAME(xo_en, XO_RFCK2B_EN_M)
		SET_REG(xo_en_auxout, XO_STATIC_AUXOUT_L_ADDR, 0x1, 6)
		SET_REG_BY_NAME(impedance, RG_XO_EXTBUF_RFCK2B_RSEL)
		SET_REG_BY_NAME(rc_voter, XO_RFCK2B_VOTE_L)
		.xo_en_auxout_sel = 16,
	},
	[11] = {
		SET_REG_BY_NAME(xo_mode, XO_RFCK2C_MODE)
		SET_REG_BY_NAME(xo_en, XO_RFCK2C_EN_M)
		SET_REG(xo_en_auxout, XO_STATIC_AUXOUT_L_ADDR, 0x1, 4)
		SET_REG_BY_NAME(impedance, RG_XO_EXTBUF_RFCK2C_RSEL)
		SET_REG_BY_NAME(rc_voter, XO_RFCK2C_VOTE_L)
		.xo_en_auxout_sel = 16,
	},
};

struct plat_xodata mt6687_data = {
	.xo_buf_t = mt6687_xo_bufs,
	.debug_regs = mt6687_debug_regs,
	.auxout_regs = mt6687_debug_auxouts,
	.common_regs = &com_regs,
};

