Release 14.1 ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mb_plb_
wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_wr
apper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_dlmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_ilmb_cn
tlr_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_lmb_bra
m_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_mdm_0_w
rapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ac/microblaze_fft/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 542048 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  58 sec
Total CPU time to NGDBUILD completion:   57 sec

Writing NGDBUILD log file "system.bld"...
