#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Oct 07 11:28:00 2019
# Process ID: 11220
# Log file: C:/digitalWorkspace/lab5/planAhead_run_1/planAhead.log
# Journal file: C:/digitalWorkspace/lab5/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/digitalWorkspace/lab5/pa.fromHdl.tcl
# create_project -name lab5 -dir "C:/digitalWorkspace/lab5/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "schematic.ucf" [current_fileset -constrset]
Adding file 'C:/digitalWorkspace/lab5/schematic.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {decoder7segment.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {schematic.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top schematic $srcset
# add_files [list {schematic.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/digitalWorkspace/lab5/decoder7segment.vf" into library work
Analyzing Verilog file "C:/digitalWorkspace/lab5/schematic.vf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/digitalWorkspace/lab5/schematic.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'LED[0]' [C:/digitalWorkspace/lab5/schematic.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'LED[1]' [C:/digitalWorkspace/lab5/schematic.ucf:6]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'LED[2]' [C:/digitalWorkspace/lab5/schematic.ucf:7]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SEG[6]' [C:/digitalWorkspace/lab5/schematic.ucf:11]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SEG[5]' [C:/digitalWorkspace/lab5/schematic.ucf:12]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SEG[4]' [C:/digitalWorkspace/lab5/schematic.ucf:13]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SEG[3]' [C:/digitalWorkspace/lab5/schematic.ucf:14]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SEG[2]' [C:/digitalWorkspace/lab5/schematic.ucf:15]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SEG[1]' [C:/digitalWorkspace/lab5/schematic.ucf:16]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SEG[0]' [C:/digitalWorkspace/lab5/schematic.ucf:17]
Finished Parsing UCF File [C:/digitalWorkspace/lab5/schematic.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4fa93d88
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 645.594 ; gain = 165.285
update_compile_order -fileset sim_1
startgroup
set_property package_pin P82 [get_ports d]
endgroup
startgroup
set_property package_pin P81 [get_ports c]
endgroup
startgroup
set_property package_pin P80 [get_ports b]
endgroup
startgroup
set_property package_pin P41 [get_ports XLXN_207]
endgroup
startgroup
set_property package_pin P40 [get_ports XLXN_208]
endgroup
startgroup
set_property package_pin P35 [get_ports XLXN_209]
endgroup
startgroup
set_property package_pin P34 [get_ports XLXN_210]
endgroup
startgroup
set_property package_pin P32 [get_ports XLXN_211]
endgroup
startgroup
set_property package_pin P29 [get_ports XLXN_212]
endgroup
startgroup
set_property package_pin P27 [get_ports XLXN_213]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/digitalWorkspace/lab5\planAhead_pid11220.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Oct 07 11:30:46 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
