
Pwm_Motor_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002ec  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800041c  08000424  00010424  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800041c  0800041c  00010424  2**0
                  CONTENTS
  4 .ARM          00000000  0800041c  0800041c  00010424  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800041c  08000424  00010424  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800041c  0800041c  0001041c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000420  08000420  00010420  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010424  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000424  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000424  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010424  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0001044d  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000023a  00000000  00000000  00010490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000014f  00000000  00000000  000106ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000088  00000000  00000000  00010820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000005e  00000000  00000000  000108a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000015b4  00000000  00000000  00010906  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000005b5  00000000  00000000  00011eba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000671b  00000000  00000000  0001246f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000174  00000000  00000000  00018b8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00018d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000404 	.word	0x08000404

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000404 	.word	0x08000404

08000170 <SysTick_Handler>:
/******************************************************************************                                                                           *                                                                          *
 * 			 			Interrupt-Handler Functions                           *
 *****************************************************************************/

// SysTick_Handler function will be called every microsecond
void SysTick_Handler(void) {
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
    micros++;
 8000174:	4b04      	ldr	r3, [pc, #16]	; (8000188 <SysTick_Handler+0x18>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	3301      	adds	r3, #1
 800017a:	4a03      	ldr	r2, [pc, #12]	; (8000188 <SysTick_Handler+0x18>)
 800017c:	6013      	str	r3, [r2, #0]
}
 800017e:	bf00      	nop
 8000180:	46bd      	mov	sp, r7
 8000182:	bc80      	pop	{r7}
 8000184:	4770      	bx	lr
 8000186:	bf00      	nop
 8000188:	2000001c 	.word	0x2000001c

0800018c <System_Clock_Init>:
void delay_ms(uint32_t ms);
void delay_us(uint32_t us);


void System_Clock_Init(void)
{
 800018c:	b480      	push	{r7}
 800018e:	af00      	add	r7, sp, #0
	RCC_CFGR |= RCC_CFGR_PPRE1_2;								// APB1 Sets to 36MHz
 8000190:	4b1e      	ldr	r3, [pc, #120]	; (800020c <System_Clock_Init+0x80>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	4a1d      	ldr	r2, [pc, #116]	; (800020c <System_Clock_Init+0x80>)
 8000196:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800019a:	6013      	str	r3, [r2, #0]
	RCC_CR |= RCC_CR_HSEON;										// Enable HSE (High-Speed External) clock
 800019c:	4b1c      	ldr	r3, [pc, #112]	; (8000210 <System_Clock_Init+0x84>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	4a1b      	ldr	r2, [pc, #108]	; (8000210 <System_Clock_Init+0x84>)
 80001a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80001a6:	6013      	str	r3, [r2, #0]
	while(!(RCC_CR & RCC_CR_HSERDY));							// Wait until HSE is ready
 80001a8:	bf00      	nop
 80001aa:	4b19      	ldr	r3, [pc, #100]	; (8000210 <System_Clock_Init+0x84>)
 80001ac:	681b      	ldr	r3, [r3, #0]
 80001ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80001b2:	2b00      	cmp	r3, #0
 80001b4:	d0f9      	beq.n	80001aa <System_Clock_Init+0x1e>

	RCC_CFGR |=	RCC_CFGR_PLLSRC_HSE;							// HSE is PLL input clock source
 80001b6:	4b15      	ldr	r3, [pc, #84]	; (800020c <System_Clock_Init+0x80>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	4a14      	ldr	r2, [pc, #80]	; (800020c <System_Clock_Init+0x80>)
 80001bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80001c0:	6013      	str	r3, [r2, #0]
	RCC_CFGR |= RCC_CFGR_PLLMULx8;								// PLL multiplication factor (9)
 80001c2:	4b12      	ldr	r3, [pc, #72]	; (800020c <System_Clock_Init+0x80>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	4a11      	ldr	r2, [pc, #68]	; (800020c <System_Clock_Init+0x80>)
 80001c8:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
 80001cc:	6013      	str	r3, [r2, #0]
	RCC_CR |= RCC_CR_PLLON;										// Enable PLL
 80001ce:	4b10      	ldr	r3, [pc, #64]	; (8000210 <System_Clock_Init+0x84>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	4a0f      	ldr	r2, [pc, #60]	; (8000210 <System_Clock_Init+0x84>)
 80001d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80001d8:	6013      	str	r3, [r2, #0]
	while(!(RCC_CR & RCC_CR_PLLRDY));							// Wait until PLL is ready
 80001da:	bf00      	nop
 80001dc:	4b0c      	ldr	r3, [pc, #48]	; (8000210 <System_Clock_Init+0x84>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d0f9      	beq.n	80001dc <System_Clock_Init+0x50>


	RCC_CFGR |= RCC_CFGR_SW_PLL;								// Set PLL as the system clock source
 80001e8:	4b08      	ldr	r3, [pc, #32]	; (800020c <System_Clock_Init+0x80>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a07      	ldr	r2, [pc, #28]	; (800020c <System_Clock_Init+0x80>)
 80001ee:	f043 0302 	orr.w	r3, r3, #2
 80001f2:	6013      	str	r3, [r2, #0]
	while(!(RCC_CFGR & RCC_CFGR_SWS_PLL));						// Wait until PLL becomes the system clock source
 80001f4:	bf00      	nop
 80001f6:	4b05      	ldr	r3, [pc, #20]	; (800020c <System_Clock_Init+0x80>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	f003 0308 	and.w	r3, r3, #8
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d0f9      	beq.n	80001f6 <System_Clock_Init+0x6a>

}
 8000202:	bf00      	nop
 8000204:	bf00      	nop
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	40021004 	.word	0x40021004
 8000210:	40021000 	.word	0x40021000

08000214 <main>:
void Tim1_Pwm_Init(void);
void delay(uint32_t sec);


int main(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b082      	sub	sp, #8
 8000218:	af00      	add	r7, sp, #0
	System_Clock_Init();		// 64 MHz Clock set as SystemClock
 800021a:	f7ff ffb7 	bl	800018c <System_Clock_Init>
	Gpio_Init();
 800021e:	f000 f827 	bl	8000270 <Gpio_Init>
	Tim1_Pwm_Init();
 8000222:	f000 f841 	bl	80002a8 <Tim1_Pwm_Init>

	while(1)
	{
		for(uint16_t i = 0U; i < 20000U; i++)			// Voltage rise from 0 to Max
 8000226:	2300      	movs	r3, #0
 8000228:	80fb      	strh	r3, [r7, #6]
 800022a:	e008      	b.n	800023e <main+0x2a>
		{
			TIM1_CCR1 = i;
 800022c:	4a0f      	ldr	r2, [pc, #60]	; (800026c <main+0x58>)
 800022e:	88fb      	ldrh	r3, [r7, #6]
 8000230:	8013      	strh	r3, [r2, #0]
			delay(2);
 8000232:	2002      	movs	r0, #2
 8000234:	f000 f880 	bl	8000338 <delay>
		for(uint16_t i = 0U; i < 20000U; i++)			// Voltage rise from 0 to Max
 8000238:	88fb      	ldrh	r3, [r7, #6]
 800023a:	3301      	adds	r3, #1
 800023c:	80fb      	strh	r3, [r7, #6]
 800023e:	88fb      	ldrh	r3, [r7, #6]
 8000240:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000244:	4293      	cmp	r3, r2
 8000246:	d9f1      	bls.n	800022c <main+0x18>
		}
		for(uint16_t i = 20000U ; i > 0U; i--)			// Voltage drop from Max to 0
 8000248:	f644 6320 	movw	r3, #20000	; 0x4e20
 800024c:	80bb      	strh	r3, [r7, #4]
 800024e:	e008      	b.n	8000262 <main+0x4e>
		{
			TIM1_CCR1 = i;
 8000250:	4a06      	ldr	r2, [pc, #24]	; (800026c <main+0x58>)
 8000252:	88bb      	ldrh	r3, [r7, #4]
 8000254:	8013      	strh	r3, [r2, #0]
			delay(2);
 8000256:	2002      	movs	r0, #2
 8000258:	f000 f86e 	bl	8000338 <delay>
		for(uint16_t i = 20000U ; i > 0U; i--)			// Voltage drop from Max to 0
 800025c:	88bb      	ldrh	r3, [r7, #4]
 800025e:	3b01      	subs	r3, #1
 8000260:	80bb      	strh	r3, [r7, #4]
 8000262:	88bb      	ldrh	r3, [r7, #4]
 8000264:	2b00      	cmp	r3, #0
 8000266:	d1f3      	bne.n	8000250 <main+0x3c>
		for(uint16_t i = 0U; i < 20000U; i++)			// Voltage rise from 0 to Max
 8000268:	e7dd      	b.n	8000226 <main+0x12>
 800026a:	bf00      	nop
 800026c:	40012c34 	.word	0x40012c34

08000270 <Gpio_Init>:
	}

}

void Gpio_Init(void)
{
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
	RCC_APB2ENR |= 0x00000005;    		// Enable GPIOA CLOCK
 8000274:	4b0a      	ldr	r3, [pc, #40]	; (80002a0 <Gpio_Init+0x30>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	4a09      	ldr	r2, [pc, #36]	; (80002a0 <Gpio_Init+0x30>)
 800027a:	f043 0305 	orr.w	r3, r3, #5
 800027e:	6013      	str	r3, [r2, #0]
	GPIOA_CRH &= 0xFFFFFFF0;
 8000280:	4b08      	ldr	r3, [pc, #32]	; (80002a4 <Gpio_Init+0x34>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a07      	ldr	r2, [pc, #28]	; (80002a4 <Gpio_Init+0x34>)
 8000286:	f023 030f 	bic.w	r3, r3, #15
 800028a:	6013      	str	r3, [r2, #0]
	GPIOA_CRH |= 0x0000000A;			// Enables GPIOA8 mode as Alternative Function Push/Pull
 800028c:	4b05      	ldr	r3, [pc, #20]	; (80002a4 <Gpio_Init+0x34>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	4a04      	ldr	r2, [pc, #16]	; (80002a4 <Gpio_Init+0x34>)
 8000292:	f043 030a 	orr.w	r3, r3, #10
 8000296:	6013      	str	r3, [r2, #0]
}
 8000298:	bf00      	nop
 800029a:	46bd      	mov	sp, r7
 800029c:	bc80      	pop	{r7}
 800029e:	4770      	bx	lr
 80002a0:	40021018 	.word	0x40021018
 80002a4:	40010804 	.word	0x40010804

080002a8 <Tim1_Pwm_Init>:


void Tim1_Pwm_Init(void)
{
 80002a8:	b480      	push	{r7}
 80002aa:	af00      	add	r7, sp, #0
	RCC_APB2ENR |=	SET_BIT_11;					// Enable clock for TIM1
 80002ac:	4b1b      	ldr	r3, [pc, #108]	; (800031c <Tim1_Pwm_Init+0x74>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	4a1a      	ldr	r2, [pc, #104]	; (800031c <Tim1_Pwm_Init+0x74>)
 80002b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80002b6:	6013      	str	r3, [r2, #0]

	TIM1_PSC = ( 64U - 1U );					// TIM1 Pre-scaler for a 1 MHz clock (adjust based on your clock frequency)
 80002b8:	4b19      	ldr	r3, [pc, #100]	; (8000320 <Tim1_Pwm_Init+0x78>)
 80002ba:	223f      	movs	r2, #63	; 0x3f
 80002bc:	801a      	strh	r2, [r3, #0]
	TIM1_ARR = 20000U -1U ;						// Configure TIM1 period for a PWM frequency of 50 Hz
 80002be:	4b19      	ldr	r3, [pc, #100]	; (8000324 <Tim1_Pwm_Init+0x7c>)
 80002c0:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80002c4:	801a      	strh	r2, [r3, #0]

	TIM1_CR1 |=  0x0080;						// Enable Auto-Reload PreLoad
 80002c6:	4b18      	ldr	r3, [pc, #96]	; (8000328 <Tim1_Pwm_Init+0x80>)
 80002c8:	881b      	ldrh	r3, [r3, #0]
 80002ca:	b29b      	uxth	r3, r3
 80002cc:	4a16      	ldr	r2, [pc, #88]	; (8000328 <Tim1_Pwm_Init+0x80>)
 80002ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002d2:	b29b      	uxth	r3, r3
 80002d4:	8013      	strh	r3, [r2, #0]
	TIM1_CCMR1 = 0x6060 ;						// PWM mode 1 and Enable PreLoad
 80002d6:	4b15      	ldr	r3, [pc, #84]	; (800032c <Tim1_Pwm_Init+0x84>)
 80002d8:	f246 0260 	movw	r2, #24672	; 0x6060
 80002dc:	801a      	strh	r2, [r3, #0]
	TIM1_CCER |= 0x0011;						// Enable output for CCR1
 80002de:	4b14      	ldr	r3, [pc, #80]	; (8000330 <Tim1_Pwm_Init+0x88>)
 80002e0:	881b      	ldrh	r3, [r3, #0]
 80002e2:	b29b      	uxth	r3, r3
 80002e4:	4a12      	ldr	r2, [pc, #72]	; (8000330 <Tim1_Pwm_Init+0x88>)
 80002e6:	f043 0311 	orr.w	r3, r3, #17
 80002ea:	b29b      	uxth	r3, r3
 80002ec:	8013      	strh	r3, [r2, #0]
	TIM1_BDTR |= 0x8000;						// Enable TIM1 main output
 80002ee:	4b11      	ldr	r3, [pc, #68]	; (8000334 <Tim1_Pwm_Init+0x8c>)
 80002f0:	881b      	ldrh	r3, [r3, #0]
 80002f2:	b29b      	uxth	r3, r3
 80002f4:	4a0f      	ldr	r2, [pc, #60]	; (8000334 <Tim1_Pwm_Init+0x8c>)
 80002f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80002fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80002fe:	b29b      	uxth	r3, r3
 8000300:	8013      	strh	r3, [r2, #0]
	TIM1_CR1 |= 0x0001;							// Enable TIM1 counter
 8000302:	4b09      	ldr	r3, [pc, #36]	; (8000328 <Tim1_Pwm_Init+0x80>)
 8000304:	881b      	ldrh	r3, [r3, #0]
 8000306:	b29b      	uxth	r3, r3
 8000308:	4a07      	ldr	r2, [pc, #28]	; (8000328 <Tim1_Pwm_Init+0x80>)
 800030a:	f043 0301 	orr.w	r3, r3, #1
 800030e:	b29b      	uxth	r3, r3
 8000310:	8013      	strh	r3, [r2, #0]

}
 8000312:	bf00      	nop
 8000314:	46bd      	mov	sp, r7
 8000316:	bc80      	pop	{r7}
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	40021018 	.word	0x40021018
 8000320:	40012c28 	.word	0x40012c28
 8000324:	40012c2c 	.word	0x40012c2c
 8000328:	40012c00 	.word	0x40012c00
 800032c:	40012c18 	.word	0x40012c18
 8000330:	40012c20 	.word	0x40012c20
 8000334:	40012c44 	.word	0x40012c44

08000338 <delay>:



void delay(uint32_t sec)
{
 8000338:	b480      	push	{r7}
 800033a:	b085      	sub	sp, #20
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
		sec = sec * 64; 						 // Adjust for your actual clock frequency
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	019b      	lsls	r3, r3, #6
 8000344:	607b      	str	r3, [r7, #4]
	    for(int i = 0; i < sec; i++);
 8000346:	2300      	movs	r3, #0
 8000348:	60fb      	str	r3, [r7, #12]
 800034a:	e002      	b.n	8000352 <delay+0x1a>
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	3301      	adds	r3, #1
 8000350:	60fb      	str	r3, [r7, #12]
 8000352:	68fb      	ldr	r3, [r7, #12]
 8000354:	687a      	ldr	r2, [r7, #4]
 8000356:	429a      	cmp	r2, r3
 8000358:	d8f8      	bhi.n	800034c <delay+0x14>
}
 800035a:	bf00      	nop
 800035c:	bf00      	nop
 800035e:	3714      	adds	r7, #20
 8000360:	46bd      	mov	sp, r7
 8000362:	bc80      	pop	{r7}
 8000364:	4770      	bx	lr
	...

08000368 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000368:	480d      	ldr	r0, [pc, #52]	; (80003a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800036a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800036c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000370:	480c      	ldr	r0, [pc, #48]	; (80003a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000372:	490d      	ldr	r1, [pc, #52]	; (80003a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000374:	4a0d      	ldr	r2, [pc, #52]	; (80003ac <LoopForever+0xe>)
  movs r3, #0
 8000376:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000378:	e002      	b.n	8000380 <LoopCopyDataInit>

0800037a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800037a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800037c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800037e:	3304      	adds	r3, #4

08000380 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000380:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000382:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000384:	d3f9      	bcc.n	800037a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000386:	4a0a      	ldr	r2, [pc, #40]	; (80003b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000388:	4c0a      	ldr	r4, [pc, #40]	; (80003b4 <LoopForever+0x16>)
  movs r3, #0
 800038a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800038c:	e001      	b.n	8000392 <LoopFillZerobss>

0800038e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800038e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000390:	3204      	adds	r2, #4

08000392 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000392:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000394:	d3fb      	bcc.n	800038e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000396:	f000 f811 	bl	80003bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800039a:	f7ff ff3b 	bl	8000214 <main>

0800039e <LoopForever>:

LoopForever:
  b LoopForever
 800039e:	e7fe      	b.n	800039e <LoopForever>
  ldr   r0, =_estack
 80003a0:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80003a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003a8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003ac:	08000424 	.word	0x08000424
  ldr r2, =_sbss
 80003b0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003b4:	20000020 	.word	0x20000020

080003b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003b8:	e7fe      	b.n	80003b8 <ADC1_2_IRQHandler>
	...

080003bc <__libc_init_array>:
 80003bc:	b570      	push	{r4, r5, r6, lr}
 80003be:	2600      	movs	r6, #0
 80003c0:	4d0c      	ldr	r5, [pc, #48]	; (80003f4 <__libc_init_array+0x38>)
 80003c2:	4c0d      	ldr	r4, [pc, #52]	; (80003f8 <__libc_init_array+0x3c>)
 80003c4:	1b64      	subs	r4, r4, r5
 80003c6:	10a4      	asrs	r4, r4, #2
 80003c8:	42a6      	cmp	r6, r4
 80003ca:	d109      	bne.n	80003e0 <__libc_init_array+0x24>
 80003cc:	f000 f81a 	bl	8000404 <_init>
 80003d0:	2600      	movs	r6, #0
 80003d2:	4d0a      	ldr	r5, [pc, #40]	; (80003fc <__libc_init_array+0x40>)
 80003d4:	4c0a      	ldr	r4, [pc, #40]	; (8000400 <__libc_init_array+0x44>)
 80003d6:	1b64      	subs	r4, r4, r5
 80003d8:	10a4      	asrs	r4, r4, #2
 80003da:	42a6      	cmp	r6, r4
 80003dc:	d105      	bne.n	80003ea <__libc_init_array+0x2e>
 80003de:	bd70      	pop	{r4, r5, r6, pc}
 80003e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80003e4:	4798      	blx	r3
 80003e6:	3601      	adds	r6, #1
 80003e8:	e7ee      	b.n	80003c8 <__libc_init_array+0xc>
 80003ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80003ee:	4798      	blx	r3
 80003f0:	3601      	adds	r6, #1
 80003f2:	e7f2      	b.n	80003da <__libc_init_array+0x1e>
 80003f4:	0800041c 	.word	0x0800041c
 80003f8:	0800041c 	.word	0x0800041c
 80003fc:	0800041c 	.word	0x0800041c
 8000400:	08000420 	.word	0x08000420

08000404 <_init>:
 8000404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000406:	bf00      	nop
 8000408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800040a:	bc08      	pop	{r3}
 800040c:	469e      	mov	lr, r3
 800040e:	4770      	bx	lr

08000410 <_fini>:
 8000410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000412:	bf00      	nop
 8000414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000416:	bc08      	pop	{r3}
 8000418:	469e      	mov	lr, r3
 800041a:	4770      	bx	lr
