-- megafunction wizard: %FIFO%
-- GENERATION: STANDARD
-- VERSION: WM1.0
-- MODULE: scfifo 

-- ============================================================
-- File Name: fifo.vhd
-- Megafunction Name(s):
--       scfifo
--
-- Simulation Library Files(s):
--       altera_mf
-- ============================================================
-- ************************************************************
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
--
-- 16.0.0 Build 211 04/27/2016 SJ Lite Edition
-- ************************************************************


--Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
--Your use of Altera Corporation's design tools, logic functions 
--and other software and tools, and its AMPP partner logic 
--functions, and any output files from any of the foregoing 
--(including device programming or simulation files), and any 
--associated documentation or information are expressly subject 
--to the terms and conditions of the Altera Program License 
--Subscription Agreement, the Altera Quartus Prime License Agreement,
--the Altera MegaCore Function License Agreement, or other 
--applicable license agreement, including, without limitation, 
--that your use is for the sole purpose of programming logic 
--devices manufactured by Altera and sold by Altera or its 
--authorized distributors.  Please refer to the applicable 
--agreement for further details.


LIBRARY ieee;
USE ieee.std_logic_1164.all;

LIBRARY altera_mf;
USE altera_mf.all;

entity fifo is
  generic
  (
    FIFO_WIDTH : natural;
    NUM_WORDS_LOG2 : natural;
    NUM_WORDS : natural
  );
  PORT
  (
    clock    : IN std_logic ;
    data    : IN std_logic_vector (FIFO_WIDTH-1 DOWNTO 0);
    rdreq    : IN std_logic ;
    sclr    : IN std_logic ;
    wrreq    : IN std_logic ;
    empty    : OUT std_logic ;
    full    : OUT std_logic ;
    q    : OUT std_logic_vector (FIFO_WIDTH-1 DOWNTO 0);
    usedw    : OUT std_logic_vector (NUM_WORDS_LOG2-1 DOWNTO 0)
  );
end fifo;


architecture syn of fifo is

signal sub_wire0  : std_logic ;
signal sub_wire1  : std_logic ;
signal sub_wire2  : std_logic_vector (FIFO_WIDTH-1 DOWNTO 0);
signal sub_wire3  : std_logic_vector (NUM_WORDS_LOG2-1 DOWNTO 0);

component scfifo
generic (
  add_ram_output_register    : string;
  intended_device_family    : string;
  lpm_numwords    : natural;
  lpm_showahead    : string;
  lpm_type    : string;
  lpm_width    : natural;
  lpm_widthu    : natural;
  overflow_checking    : string;
  underflow_checking    : string;
  use_eab    : string
);
port (
    clock  : IN std_logic ;
    data  : IN std_logic_vector (FIFO_WIDTH-1 DOWNTO 0);
    rdreq  : IN std_logic ;
    sclr  : IN std_logic ;
    wrreq  : IN std_logic ;
    empty  : OUT std_logic ;
    full  : OUT std_logic ;
    q  : OUT std_logic_vector (FIFO_WIDTH-1 DOWNTO 0);
    usedw  : OUT std_logic_vector (NUM_WORDS_LOG2-1 DOWNTO 0)
);
end component;

begin
  empty    <= sub_wire0;
  full    <= sub_wire1;
  q    <= sub_wire2(FIFO_WIDTH-1 DOWNTO 0);
  usedw    <= sub_wire3(NUM_WORDS_LOG2-1 DOWNTO 0);

  scfifo_component : scfifo
  generic map(
    add_ram_output_register => "OFF",
    intended_device_family => "Cyclone V",
    lpm_numwords => NUM_WORDS,
    lpm_showahead => "OFF",
    lpm_type => "scfifo",
    lpm_width => FIFO_WIDTH,
    lpm_widthu => NUM_WORDS_LOG2,
    overflow_checking => "ON",
    underflow_checking => "ON",
    use_eab => "ON"
  )
  port map (
    clock => clock,
    data => data,
    rdreq => rdreq,
    sclr => sclr,
    wrreq => wrreq,
    empty => sub_wire0,
    full => sub_wire1,
    q => sub_wire2,
    usedw => sub_wire3
  );
end syn;

-- ============================================================
-- CNX file retrieval info
-- ============================================================
-- Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0"
-- Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1"
-- Retrieval info: PRIVATE: AlmostFull NUMERIC "0"
-- Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1"
-- Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "0"
-- Retrieval info: PRIVATE: Clock NUMERIC "0"
-- Retrieval info: PRIVATE: Depth NUMERIC "8"
-- Retrieval info: PRIVATE: Empty NUMERIC "1"
-- Retrieval info: PRIVATE: Full NUMERIC "1"
-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY string "Cyclone V"
-- Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0"
-- Retrieval info: PRIVATE: LegacyRREQ NUMERIC "1"
-- Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0"
-- Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "0"
-- Retrieval info: PRIVATE: Optimize NUMERIC "0"
-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX string "1"
-- Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "0"
-- Retrieval info: PRIVATE: UsedW NUMERIC "1"
-- Retrieval info: PRIVATE: Width NUMERIC "32"
-- Retrieval info: PRIVATE: dc_aclr NUMERIC "0"
-- Retrieval info: PRIVATE: diff_widths NUMERIC "0"
-- Retrieval info: PRIVATE: msb_usedw NUMERIC "0"
-- Retrieval info: PRIVATE: output_width NUMERIC "32"
-- Retrieval info: PRIVATE: rsEmpty NUMERIC "1"
-- Retrieval info: PRIVATE: rsFull NUMERIC "0"
-- Retrieval info: PRIVATE: rsUsedW NUMERIC "0"
-- Retrieval info: PRIVATE: sc_aclr NUMERIC "0"
-- Retrieval info: PRIVATE: sc_sclr NUMERIC "1"
-- Retrieval info: PRIVATE: wsEmpty NUMERIC "0"
-- Retrieval info: PRIVATE: wsFull NUMERIC "1"
-- Retrieval info: PRIVATE: wsUsedW NUMERIC "0"
-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
-- Retrieval info: CONSTANT: ADD_RAM_OUTPUT_REGISTER string "OFF"
-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY string "Cyclone V"
-- Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "8"
-- Retrieval info: CONSTANT: LPM_SHOWAHEAD string "OFF"
-- Retrieval info: CONSTANT: LPM_TYPE string "scfifo"
-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "32"
-- Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "3"
-- Retrieval info: CONSTANT: OVERFLOW_CHECKING string "ON"
-- Retrieval info: CONSTANT: UNDERFLOW_CHECKING string "ON"
-- Retrieval info: CONSTANT: USE_EAB string "ON"
-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"
-- Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL "data[31..0]"
-- Retrieval info: USED_PORT: empty 0 0 0 0 OUTPUT NODEFVAL "empty"
-- Retrieval info: USED_PORT: full 0 0 0 0 OUTPUT NODEFVAL "full"
-- Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL "q[31..0]"
-- Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL "rdreq"
-- Retrieval info: USED_PORT: sclr 0 0 0 0 INPUT NODEFVAL "sclr"
-- Retrieval info: USED_PORT: usedw 0 0 3 0 OUTPUT NODEFVAL "usedw[2..0]"
-- Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL "wrreq"
-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0
-- Retrieval info: CONNECT: @data 0 0 32 0 data 0 0 32 0
-- Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0
-- Retrieval info: CONNECT: @sclr 0 0 0 0 sclr 0 0 0 0
-- Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0
-- Retrieval info: CONNECT: empty 0 0 0 0 @empty 0 0 0 0
-- Retrieval info: CONNECT: full 0 0 0 0 @full 0 0 0 0
-- Retrieval info: CONNECT: q 0 0 32 0 @q 0 0 32 0
-- Retrieval info: CONNECT: usedw 0 0 3 0 @usedw 0 0 3 0
-- Retrieval info: GEN_FILE: TYPE_NORMAL fifo.vhd TRUE
-- Retrieval info: GEN_FILE: TYPE_NORMAL fifo.inc FALSE
-- Retrieval info: GEN_FILE: TYPE_NORMAL fifo.cmp TRUE
-- Retrieval info: GEN_FILE: TYPE_NORMAL fifo.bsf FALSE
-- Retrieval info: GEN_FILE: TYPE_NORMAL fifo_inst.vhd TRUE
-- Retrieval info: GEN_FILE: TYPE_NORMAL fifo_syn.v TRUE
-- Retrieval info: LIB_FILE: altera_mf
