Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 10076eef9cf44ae993b29e3538b50512 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot CarrySelectAdder16bit_tb_behav xil_defaultlib.CarrySelectAdder16bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_HW
Compiling module xil_defaultlib.muxCSA
Compiling module xil_defaultlib.CarrySelectAdder16bit
Compiling module xil_defaultlib.CarrySelectAdder16bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CarrySelectAdder16bit_tb_behav
