Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri May  3 00:06:20 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_drc -file /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/generated-src/framework.fpga.arty100t.Arty100THarness.SmallRocketArty100TConfig/obj/report/drc.txt
| Design       : Arty100THarness
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: Arty100THarness
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 22
+-----------+----------+---------------------------------+------------+
| Rule      | Severity | Description                     | Violations |
+-----------+----------+---------------------------------+------------+
| DPOP-1    | Warning  | PREG Output pipelining          | 6          |
| DPOP-2    | Warning  | MREG Output pipelining          | 6          |
| IOSR-1    | Warning  | IOB set reset sharing           | 1          |
| PLCK-12   | Warning  | Clock Placer Checks             | 1          |
| REQP-1618 | Warning  | use_IOB_register                | 1          |
| REQP-1709 | Warning  | Clock output buffering          | 1          |
| RPBF-3    | Warning  | IO port buffering is incomplete | 6          |
+-----------+----------+---------------------------------+------------+

2. REPORT DETAILS
-----------------
DPOP-1#1 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__0 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__2 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__4 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__5 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__7 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__0 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__2 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__4 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__5 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__7 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

IOSR-1#1 Warning
IOB set reset sharing  
IO jtag_jtag_TDI connects to flops which have these chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]_0
chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture012_out set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
Related violations: <none>

PLCK-12#1 Warning
Clock Placer Checks  
Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	jtag_jtag_TCK_IBUF_inst (IBUF.O) is locked to F3
	jtag_jtag_TCK_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1

Related violations: <none>

REQP-1618#1 Warning
use_IOB_register  
The FDSE cell chiptop0/system/uartClockDomainWrapper/uart_0/txm/out_reg has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDSE is properly connected to an IO.
Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out on the mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

RPBF-3#1 Warning
IO port buffering is incomplete  
Device port jtag_jtag_TCK expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#2 Warning
IO port buffering is incomplete  
Device port jtag_jtag_TDI expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#3 Warning
IO port buffering is incomplete  
Device port jtag_jtag_TDO expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#4 Warning
IO port buffering is incomplete  
Device port jtag_jtag_TMS expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#5 Warning
IO port buffering is incomplete  
Device port uart_rxd expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#6 Warning
IO port buffering is incomplete  
Device port uart_txd expects both input and output buffering but the buffers are incomplete.
Related violations: <none>


