<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_bram_ctrl_0_1_synth_1" LaunchDir="F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_axi_bram_ctrl_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_5_synth_1" LaunchDir="F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_axi_bram_ctrl_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_1_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_0_3_synth_1" LaunchDir="F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_axi_bram_ctrl_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_1_synth_1"/>
	</Run>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_0_synth_1" LaunchDir="F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_0_0_synth_1" LaunchDir="F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_1_0_synth_1" LaunchDir="F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_axi_smc_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_2_0_synth_1" LaunchDir="F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_axi_smc_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_0_synth_1" LaunchDir="F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_bram_ctrl_0_1_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_5_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_1_axi_smc_1_0_synth_1"/>
		<Parent Id="design_1_axi_smc_2_0_synth_1"/>
		<Parent Id="design_1_auto_cc_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="F:/projet_m2/git/zynq-oc-analysis/mk1/mk1_implement/mk1_implement.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_1_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_5_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_1_axi_smc_1_0_synth_1"/>
		<Parent Id="design_1_axi_smc_2_0_synth_1"/>
		<Parent Id="design_1_auto_cc_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

