{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.216167",
   "Default View_TopLeft":"-2984,0",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port qsfp0_gt -pg 1 -lvl 5 -x 1640 -y 60 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 5 -x 1640 -y 120 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 5 -x 1640 -y 140 -defaultsOSRD -right
preplace port qsfp1_clk -pg 1 -lvl 5 -x 1640 -y 100 -defaultsOSRD -right
preplace port s_axi_dcmac -pg 1 -lvl 5 -x 1640 -y 80 -defaultsOSRD -right
preplace port axis_in0 -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace port axis_in1 -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port s_axi_ctl -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port port-id_axis_clk -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD -left
preplace port port-id_s_axi_clk -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port port-id_axis0_resetn -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD -left
preplace port port-id_axis1_resetn -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD -left
preplace inst dcmac_ip -pg 1 -lvl 4 -x 1400 -y 40 -swap {16 1 2 6 4 5 0 7 8 9 10 11 12 13 14 15 3 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 120 122 140 126 114 51 144 102 145 142 33 35 36 130 104 146 128 87 138 34 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 38 40 45 116 105 108 49 132 48 52 97 136 94 47 86 129 98 100 93 112 118 50 44 101 121 92 141 91 124 90 96 103 123 139 37 39 131 41 89 42 88 106 95 99 110 46 134 43 133 125 137 111 135 115 109 119 143 148 149 107 127 117 147 113} -defaultsOSRD -pinDir CLK_IN_D_0 right -pinY CLK_IN_D_0 100R -pinDir CLK_IN_D_1 right -pinY CLK_IN_D_1 60R -pinDir GT_Serial_0 right -pinY GT_Serial_0 20R -pinDir GT_Serial_1 right -pinY GT_Serial_1 80R -pinDir s_axi right -pinY s_axi 40R -pinBusDir ch0_rx_usr_clk_1 left -pinBusY ch0_rx_usr_clk_1 1180L -pinBusDir ch0_rx_usr_clk2_1 left -pinBusY ch0_rx_usr_clk2_1 1220L -pinDir gtpowergood_0 left -pinY gtpowergood_0 1580L -pinBusDir gt_txpostcursor left -pinBusY gt_txpostcursor 1300L -pinBusDir gt_txprecursor left -pinBusY gt_txprecursor 1060L -pinBusDir gt_txmaincursor left -pinBusY gt_txmaincursor 460L -pinBusDir ch0_tx_usr_clk2_0 left -pinBusY ch0_tx_usr_clk2_0 1660L -pinDir gt_rxcdrhold_1 left -pinY gt_rxcdrhold_1 820L -pinBusDir ch0_rx_usr_clk2_0 left -pinBusY ch0_rx_usr_clk2_0 1680L -pinBusDir gt_loopback_0 left -pinBusY gt_loopback_0 1620L -pinDir apb3clk_quad left -pinY apb3clk_quad 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir IBUFDS_ODIV2 left -pinY IBUFDS_ODIV2 80L -pinBusDir ch0_tx_usr_clk_0 left -pinBusY ch0_tx_usr_clk_0 1380L -pinBusDir ch0_tx_usr_clk_1 left -pinBusY ch0_tx_usr_clk_1 860L -pinBusDir ch0_tx_usr_clk2_1 left -pinBusY ch0_tx_usr_clk2_1 1700L -pinDir gtpowergood_1 left -pinY gtpowergood_1 1340L -pinBusDir gt_loopback_1 left -pinBusY gt_loopback_1 520L -pinBusDir ch0_rx_usr_clk_0 left -pinBusY ch0_rx_usr_clk_0 1540L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinBusDir rx_axis_tdata0 right -pinBusY rx_axis_tdata0 120R -pinBusDir rx_axis_tdata1 right -pinBusY rx_axis_tdata1 140R -pinBusDir rx_axis_tdata2 right -pinBusY rx_axis_tdata2 160R -pinBusDir rx_axis_tdata3 right -pinBusY rx_axis_tdata3 180R -pinDir rx_axis_tuser_ena0 right -pinY rx_axis_tuser_ena0 200R -pinDir rx_axis_tuser_ena1 right -pinY rx_axis_tuser_ena1 220R -pinDir rx_axis_tuser_ena2 right -pinY rx_axis_tuser_ena2 240R -pinDir rx_axis_tuser_ena3 right -pinY rx_axis_tuser_ena3 260R -pinDir rx_axis_tuser_eop0 right -pinY rx_axis_tuser_eop0 280R -pinDir rx_axis_tuser_eop1 right -pinY rx_axis_tuser_eop1 300R -pinDir rx_axis_tuser_eop2 right -pinY rx_axis_tuser_eop2 320R -pinDir rx_axis_tuser_eop3 right -pinY rx_axis_tuser_eop3 340R -pinDir rx_axis_tuser_err0 right -pinY rx_axis_tuser_err0 360R -pinDir rx_axis_tuser_err1 right -pinY rx_axis_tuser_err1 380R -pinDir rx_axis_tuser_err2 right -pinY rx_axis_tuser_err2 400R -pinDir rx_axis_tuser_err3 right -pinY rx_axis_tuser_err3 420R -pinBusDir rx_axis_tuser_mty0 right -pinBusY rx_axis_tuser_mty0 440R -pinBusDir rx_axis_tuser_mty1 right -pinBusY rx_axis_tuser_mty1 460R -pinBusDir rx_axis_tuser_mty2 right -pinBusY rx_axis_tuser_mty2 480R -pinBusDir rx_axis_tuser_mty3 right -pinBusY rx_axis_tuser_mty3 500R -pinDir rx_axis_tuser_sop0 right -pinY rx_axis_tuser_sop0 520R -pinDir rx_axis_tuser_sop1 right -pinY rx_axis_tuser_sop1 540R -pinDir rx_axis_tuser_sop2 right -pinY rx_axis_tuser_sop2 560R -pinDir rx_axis_tuser_sop3 right -pinY rx_axis_tuser_sop3 580R -pinDir rx_axis_tvalid_0 right -pinY rx_axis_tvalid_0 600R -pinDir rx_axis_tvalid_1 right -pinY rx_axis_tvalid_1 620R -pinBusDir rx_lane_aligner_fill right -pinBusY rx_lane_aligner_fill 640R -pinDir rx_lane_aligner_fill_start right -pinY rx_lane_aligner_fill_start 660R -pinDir rx_lane_aligner_fill_valid right -pinY rx_lane_aligner_fill_valid 680R -pinBusDir rx_pcs_tdm_stats_data right -pinBusY rx_pcs_tdm_stats_data 700R -pinDir rx_pcs_tdm_stats_start right -pinY rx_pcs_tdm_stats_start 720R -pinDir rx_pcs_tdm_stats_valid right -pinY rx_pcs_tdm_stats_valid 740R -pinBusDir rx_port_pm_rdy right -pinBusY rx_port_pm_rdy 760R -pinDir tx_axis_tready_0 left -pinY tx_axis_tready_0 180L -pinDir tx_axis_tready_1 left -pinY tx_axis_tready_1 240L -pinBusDir rx_alt_serdes_clk left -pinBusY rx_alt_serdes_clk 340L -pinDir rx_axi_clk left -pinY rx_axi_clk 1100L -pinDir rx_core_clk left -pinY rx_core_clk 880L -pinBusDir rx_flexif_clk left -pinBusY rx_flexif_clk 940L -pinDir rx_macif_clk left -pinY rx_macif_clk 420L -pinBusDir rx_serdes_clk left -pinBusY rx_serdes_clk 1420L -pinBusDir ts_clk left -pinBusY ts_clk 400L -pinBusDir tx_alt_serdes_clk left -pinBusY tx_alt_serdes_clk 480L -pinBusDir tx_axis_tdata0 left -pinBusY tx_axis_tdata0 720L -pinBusDir tx_axis_tdata1 left -pinBusY tx_axis_tdata1 1500L -pinBusDir tx_axis_tdata2 left -pinBusY tx_axis_tdata2 660L -pinBusDir tx_axis_tdata3 left -pinBusY tx_axis_tdata3 380L -pinDir tx_axis_tuser_ena0 left -pinY tx_axis_tuser_ena0 500L -pinDir tx_axis_tuser_ena1 left -pinY tx_axis_tuser_ena1 1360L -pinDir tx_axis_tuser_ena2 left -pinY tx_axis_tuser_ena2 740L -pinDir tx_axis_tuser_ena3 left -pinY tx_axis_tuser_ena3 780L -pinDir tx_axis_tuser_eop0 left -pinY tx_axis_tuser_eop0 640L -pinDir tx_axis_tuser_eop1 left -pinY tx_axis_tuser_eop1 1020L -pinDir tx_axis_tuser_eop2 left -pinY tx_axis_tuser_eop2 1140L -pinDir tx_axis_tuser_eop3 left -pinY tx_axis_tuser_eop3 440L -pinDir tx_axis_tuser_err0 left -pinY tx_axis_tuser_err0 320L -pinDir tx_axis_tuser_err1 left -pinY tx_axis_tuser_err1 800L -pinDir tx_axis_tuser_err2 left -pinY tx_axis_tuser_err2 1200L -pinDir tx_axis_tuser_err3 left -pinY tx_axis_tuser_err3 620L -pinBusDir tx_axis_tuser_mty0 left -pinBusY tx_axis_tuser_mty0 1600L -pinBusDir tx_axis_tuser_mty1 left -pinBusY tx_axis_tuser_mty1 600L -pinBusDir tx_axis_tuser_mty2 left -pinBusY tx_axis_tuser_mty2 1260L -pinBusDir tx_axis_tuser_mty3 left -pinBusY tx_axis_tuser_mty3 580L -pinDir tx_axis_tuser_sop0 left -pinY tx_axis_tuser_sop0 700L -pinDir tx_axis_tuser_sop1 left -pinY tx_axis_tuser_sop1 840L -pinDir tx_axis_tuser_sop2 left -pinY tx_axis_tuser_sop2 1240L -pinDir tx_axis_tuser_sop3 left -pinY tx_axis_tuser_sop3 1560L -pinDir tx_axis_tvalid_0 left -pinY tx_axis_tvalid_0 160L -pinDir tx_axis_tvalid_1 left -pinY tx_axis_tvalid_1 220L -pinDir tx_axi_clk left -pinY tx_axi_clk 1400L -pinDir tx_core_clk left -pinY tx_core_clk 260L -pinBusDir tx_flexif_clk left -pinBusY tx_flexif_clk 560L -pinDir tx_macif_clk left -pinY tx_macif_clk 280L -pinBusDir tx_serdes_clk left -pinBusY tx_serdes_clk 540L -pinDir gtpowergood_in left -pinY gtpowergood_in 900L -pinDir gt_reset_all_in left -pinY gt_reset_all_in 680L -pinDir gt_reset_tx_datapath_in_0 left -pinY gt_reset_tx_datapath_in_0 760L -pinDir gt_reset_rx_datapath_in_0 left -pinY gt_reset_rx_datapath_in_0 980L -pinDir gt_reset_tx_datapath_in_1 left -pinY gt_reset_tx_datapath_in_1 360L -pinDir gt_reset_rx_datapath_in_1 left -pinY gt_reset_rx_datapath_in_1 1460L -pinDir gt_rxcdrhold_0 left -pinY gt_rxcdrhold_0 300L -pinDir gt_tx_reset_done_out_0 left -pinY gt_tx_reset_done_out_0 1440L -pinDir gt_tx_reset_done_out_5 left -pinY gt_tx_reset_done_out_5 1280L -pinDir gt_rx_reset_done_out_0 left -pinY gt_rx_reset_done_out_0 1520L -pinDir gt_tx_reset_done_out_1 left -pinY gt_tx_reset_done_out_1 1000L -pinDir gt_tx_reset_done_out_3 left -pinY gt_tx_reset_done_out_3 1480L -pinDir gt_tx_reset_done_out_4 left -pinY gt_tx_reset_done_out_4 1080L -pinDir gt_rx_reset_done_out_2 left -pinY gt_rx_reset_done_out_2 960L -pinDir gt_tx_reset_done_out_6 left -pinY gt_tx_reset_done_out_6 1160L -pinDir gt_rx_reset_done_out_3 left -pinY gt_rx_reset_done_out_3 1640L -pinDir gt_rx_reset_done_out_4 left -pinY gt_rx_reset_done_out_4 1740L -pinDir gt_rx_reset_done_out_1 left -pinY gt_rx_reset_done_out_1 1760L -pinDir gt_tx_reset_done_out_7 left -pinY gt_tx_reset_done_out_7 920L -pinDir gt_tx_reset_done_out_2 left -pinY gt_tx_reset_done_out_2 1320L -pinDir gt_rx_reset_done_out_7 left -pinY gt_rx_reset_done_out_7 1120L -pinDir gt_rx_reset_done_out_5 left -pinY gt_rx_reset_done_out_5 1720L -pinDir gt_rx_reset_done_out_6 left -pinY gt_rx_reset_done_out_6 1040L
preplace inst dcmac_helper -pg 1 -lvl 3 -x 940 -y 160 -swap {6 1 2 3 4 5 0 7 8 9 10 11 12 13 14 15 16 17 19 18 20 22 21 73 74 51 59 26 70 87 62 41 34 27 33 94 76 86 58 101 78 100 102 88 40 30 37 96 84 60 23 24 53 31 64 90 47 93 105 63 99 104 103 67 71 89 65 83 91 69 81 75 61 25 50 49 92 38 85 48 57 45 66 97 43 29 55 46 32 52 54 79 95 72 35 80 42 77 44 98 39 28 56 36 68 82} -defaultsOSRD -pinDir axis_in0 left -pinY axis_in0 120L -pinDir axis_in1 left -pinY axis_in1 20L -pinDir tx_axis_0 right -pinY tx_axis_0 20R -pinDir tx_axis_0.tx_axis_tvalid_0 right -pinY tx_axis_0.tx_axis_tvalid_0 40R -pinDir tx_axis_0.tx_axis_tready_0 right -pinY tx_axis_0.tx_axis_tready_0 60R -pinDir tx_axis_1 right -pinY tx_axis_1 80R -pinDir tx_axis_1.tx_axis_tvalid_1 right -pinY tx_axis_1.tx_axis_tvalid_1 100R -pinDir tx_axis_1.tx_axis_tready_1 right -pinY tx_axis_1.tx_axis_tready_1 120R -pinDir axis0_resetn left -pinY axis0_resetn 160L -pinDir axis1_resetn left -pinY axis1_resetn 140L -pinDir s_axi_clk left -pinY s_axi_clk 180L -pinBusDir gt_loopback_in left -pinBusY gt_loopback_in 220L -pinDir axis_clk_in left -pinY axis_clk_in 200L -pinDir core_clk_in left -pinY core_clk_in 560L -pinDir ts_clk_in left -pinY ts_clk_in 580L -pinDir clkwiz_locked left -pinY clkwiz_locked 360L -pinDir rx_core_clk right -pinY rx_core_clk 760R -pinDir tx_core_clk right -pinY tx_core_clk 140R -pinDir rx_axi_clk right -pinY rx_axi_clk 980R -pinDir tx_axi_clk right -pinY tx_axi_clk 1280R -pinBusDir rx_flexif_clk right -pinBusY rx_flexif_clk 820R -pinBusDir tx_flexif_clk right -pinBusY tx_flexif_clk 440R -pinDir rx_macif_clk right -pinY rx_macif_clk 300R -pinDir tx_macif_clk right -pinY tx_macif_clk 160R -pinBusDir ts_clk right -pinBusY ts_clk 280R -pinDir ch0_rx_usr_clk_0 right -pinY ch0_rx_usr_clk_0 1420R -pinDir ch0_rx_usr_clk_1 right -pinY ch0_rx_usr_clk_1 1060R -pinDir ch0_tx_usr_clk_0 right -pinY ch0_tx_usr_clk_0 1260R -pinDir ch0_tx_usr_clk_1 right -pinY ch0_tx_usr_clk_1 740R -pinDir ch0_rx_usr_clk2_0 right -pinY ch0_rx_usr_clk2_0 1560R -pinDir ch0_rx_usr_clk2_1 right -pinY ch0_rx_usr_clk2_1 1100R -pinDir ch0_tx_usr_clk2_0 right -pinY ch0_tx_usr_clk2_0 1540R -pinDir ch0_tx_usr_clk2_1 right -pinY ch0_tx_usr_clk2_1 1580R -pinBusDir rx_serdes_clk right -pinBusY rx_serdes_clk 1300R -pinBusDir tx_serdes_clk right -pinBusY tx_serdes_clk 420R -pinBusDir rx_alt_serdes_clk right -pinBusY rx_alt_serdes_clk 220R -pinBusDir tx_alt_serdes_clk right -pinBusY tx_alt_serdes_clk 360R -pinDir gtpowergood_0 right -pinY gtpowergood_0 1460R -pinDir gtpowergood_1 right -pinY gtpowergood_1 1220R -pinDir gtpowergood_in right -pinY gtpowergood_in 780R -pinBusDir user_gt_reset_rx_datapath left -pinBusY user_gt_reset_rx_datapath 240L -pinDir user_gt_reset_all left -pinY user_gt_reset_all 260L -pinDir gt_reset_tx_datapath_in_0 right -pinY gt_reset_tx_datapath_in_0 640R -pinDir gt_reset_tx_datapath_in_1 right -pinY gt_reset_tx_datapath_in_1 240R -pinDir gt_reset_rx_datapath_in_0 right -pinY gt_reset_rx_datapath_in_0 860R -pinDir gt_reset_rx_datapath_in_1 right -pinY gt_reset_rx_datapath_in_1 1340R -pinDir gt_reset_all_in right -pinY gt_reset_all_in 560R -pinDir gt_rx_reset_done_out_0 right -pinY gt_rx_reset_done_out_0 1400R -pinDir gt_rx_reset_done_out_1 right -pinY gt_rx_reset_done_out_1 1640R -pinDir gt_rx_reset_done_out_2 right -pinY gt_rx_reset_done_out_2 840R -pinDir gt_rx_reset_done_out_3 right -pinY gt_rx_reset_done_out_3 1520R -pinDir gt_rx_reset_done_out_4 right -pinY gt_rx_reset_done_out_4 1620R -pinDir gt_rx_reset_done_out_5 right -pinY gt_rx_reset_done_out_5 1600R -pinDir gt_rx_reset_done_out_6 right -pinY gt_rx_reset_done_out_6 920R -pinDir gt_rx_reset_done_out_7 right -pinY gt_rx_reset_done_out_7 1000R -pinDir gt_tx_reset_done_out_0 right -pinY gt_tx_reset_done_out_0 1320R -pinDir gt_tx_reset_done_out_1 right -pinY gt_tx_reset_done_out_1 880R -pinDir gt_tx_reset_done_out_2 right -pinY gt_tx_reset_done_out_2 1200R -pinDir gt_tx_reset_done_out_3 right -pinY gt_tx_reset_done_out_3 1360R -pinDir gt_tx_reset_done_out_4 right -pinY gt_tx_reset_done_out_4 960R -pinDir gt_tx_reset_done_out_5 right -pinY gt_tx_reset_done_out_5 1160R -pinDir gt_tx_reset_done_out_6 right -pinY gt_tx_reset_done_out_6 1040R -pinDir gt_tx_reset_done_out_7 right -pinY gt_tx_reset_done_out_7 800R -pinBusDir gt_rx_reset_done left -pinBusY gt_rx_reset_done 280L -pinBusDir gt_tx_reset_done left -pinBusY gt_tx_reset_done 300L -pinBusDir tx_axis_tdata0 right -pinBusY tx_axis_tdata0 600R -pinBusDir tx_axis_tdata1 right -pinBusY tx_axis_tdata1 1380R -pinDir tx_axis_tuser_ena0 right -pinY tx_axis_tuser_ena0 380R -pinDir tx_axis_tuser_ena1 right -pinY tx_axis_tuser_ena1 1240R -pinDir tx_axis_tuser_sop0 right -pinY tx_axis_tuser_sop0 580R -pinDir tx_axis_tuser_sop1 right -pinY tx_axis_tuser_sop1 720R -pinDir tx_axis_tuser_eop0 right -pinY tx_axis_tuser_eop0 520R -pinDir tx_axis_tuser_eop1 right -pinY tx_axis_tuser_eop1 900R -pinBusDir tx_axis_tuser_mty0 right -pinBusY tx_axis_tuser_mty0 1480R -pinBusDir tx_axis_tuser_mty1 right -pinBusY tx_axis_tuser_mty1 480R -pinDir tx_axis_tuser_err0 right -pinY tx_axis_tuser_err0 200R -pinDir tx_axis_tuser_err1 right -pinY tx_axis_tuser_err1 680R -pinBusDir tx_axis_tdata2 right -pinBusY tx_axis_tdata2 540R -pinBusDir tx_axis_tdata3 right -pinBusY tx_axis_tdata3 260R -pinDir tx_axis_tuser_ena2 right -pinY tx_axis_tuser_ena2 620R -pinDir tx_axis_tuser_ena3 right -pinY tx_axis_tuser_ena3 660R -pinDir tx_axis_tuser_sop2 right -pinY tx_axis_tuser_sop2 1120R -pinDir tx_axis_tuser_sop3 right -pinY tx_axis_tuser_sop3 1440R -pinDir tx_axis_tuser_eop2 right -pinY tx_axis_tuser_eop2 1020R -pinDir tx_axis_tuser_eop3 right -pinY tx_axis_tuser_eop3 320R -pinBusDir tx_axis_tuser_mty2 right -pinBusY tx_axis_tuser_mty2 1140R -pinBusDir tx_axis_tuser_mty3 right -pinBusY tx_axis_tuser_mty3 460R -pinDir tx_axis_tuser_err2 right -pinY tx_axis_tuser_err2 1080R -pinDir tx_axis_tuser_err3 right -pinY tx_axis_tuser_err3 500R -pinBusDir gt_loopback_0 right -pinBusY gt_loopback_0 1500R -pinBusDir gt_loopback_1 right -pinBusY gt_loopback_1 400R -pinDir gt_rxcdrhold_0 right -pinY gt_rxcdrhold_0 180R -pinDir gt_rxcdrhold_1 right -pinY gt_rxcdrhold_1 700R -pinBusDir gt_txmaincursor right -pinBusY gt_txmaincursor 340R -pinBusDir gt_txprecursor right -pinBusY gt_txprecursor 940R -pinBusDir gt_txpostcursor right -pinBusY gt_txpostcursor 1180R
preplace inst clk_wizard -pg 1 -lvl 1 -x 110 -y 640 -swap {1 2 3 0 4} -defaultsOSRD -pinDir locked right -pinY locked 40R -pinDir clk_in1 right -pinY clk_in1 60R -pinDir core_clk right -pinY core_clk 80R -pinDir axis_clk right -pinY axis_clk 20R -pinDir ts_clk right -pinY ts_clk 100R
preplace inst axis_register_slice_0 -pg 1 -lvl 2 -x 430 -y 560 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 20L -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst axis_register_slice_1 -pg 1 -lvl 2 -x 430 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 20L -pinDir M_AXIS right -pinY M_AXIS 60R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 40L
preplace inst dcmac_ctrl -pg 1 -lvl 2 -x 430 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 24 22 23 25 26} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L -pinDir gt_reset_all right -pinY gt_reset_all 60R -pinBusDir gt_loopback right -pinBusY gt_loopback 20R -pinBusDir gt_reset_rx_datapath right -pinBusY gt_reset_rx_datapath 40R -pinBusDir rx_reset_done right -pinBusY rx_reset_done 80R -pinBusDir tx_reset_done right -pinBusY tx_reset_done 100R
preplace netloc clk_wizard_axis_clk 1 0 3 NJ 180 220 320 600
preplace netloc clk_wizard_core_clk1 1 1 2 NJ 720 N
preplace netloc clk_wizard_locked 1 1 2 260J 520 N
preplace netloc clk_wizard_ts_clk1 1 1 2 NJ 740 N
preplace netloc dcmac_ctrl_0_gt_reset_all 1 2 1 N 420
preplace netloc dcmac_ctrl_gt_loopback 1 2 1 N 380
preplace netloc dcmac_ctrl_gt_reset_rx_datapath 1 2 1 N 400
preplace netloc dcmac_helper_axis0_resetn 1 0 3 NJ 600 200 280 620
preplace netloc dcmac_helper_axis1_resetn 1 0 3 NJ 200 260 240 700
preplace netloc dcmac_helper_gt_reset_tx_datapath_in_0 1 3 1 N 800
preplace netloc dcmac_helper_gt_rx_reset_done 1 2 1 N 440
preplace netloc dcmac_helper_gt_tx_reset_done 1 2 1 N 460
preplace netloc dcmac_helper_gtpowergood_in 1 3 1 N 940
preplace netloc dcmac_helper_rx_alt_serdes_clk 1 3 1 N 380
preplace netloc dcmac_helper_rx_axi_clk 1 3 1 N 1140
preplace netloc dcmac_helper_rx_core_clk 1 3 1 N 920
preplace netloc dcmac_helper_rx_macif_clk 1 3 1 N 460
preplace netloc dcmac_helper_rx_serdes_clk 1 3 1 N 1460
preplace netloc dcmac_helper_tx_alt_serdes_clk 1 3 1 N 520
preplace netloc dcmac_helper_tx_axi_clk 1 3 1 N 1440
preplace netloc dcmac_helper_tx_macif_clk 1 3 1 N 320
preplace netloc dcmac_ip_IBUFDS_ODIV2 1 1 3 NJ 700 660J 120 N
preplace netloc dcmac_ip_ch0_rx_usr_clk2_0 1 3 1 N 1720
preplace netloc dcmac_ip_ch0_rx_usr_clk2_1 1 3 1 N 1260
preplace netloc dcmac_ip_ch0_rx_usr_clk_0 1 3 1 N 1580
preplace netloc dcmac_ip_ch0_rx_usr_clk_1 1 3 1 N 1220
preplace netloc dcmac_ip_ch0_tx_usr_clk2_0 1 3 1 N 1700
preplace netloc dcmac_ip_ch0_tx_usr_clk2_1 1 3 1 N 1740
preplace netloc dcmac_ip_ch0_tx_usr_clk_0 1 3 1 N 1420
preplace netloc dcmac_ip_ch0_tx_usr_clk_1 1 3 1 N 900
preplace netloc dcmac_ip_gt_rx_reset_done_out_0 1 3 1 N 1560
preplace netloc dcmac_ip_gt_rx_reset_done_out_1 1 3 1 N 1800
preplace netloc dcmac_ip_gt_rx_reset_done_out_2 1 3 1 N 1000
preplace netloc dcmac_ip_gt_rx_reset_done_out_3 1 3 1 N 1680
preplace netloc dcmac_ip_gt_rx_reset_done_out_4 1 3 1 N 1780
preplace netloc dcmac_ip_gt_rx_reset_done_out_5 1 3 1 N 1760
preplace netloc dcmac_ip_gt_rx_reset_done_out_6 1 3 1 N 1080
preplace netloc dcmac_ip_gt_rx_reset_done_out_7 1 3 1 N 1160
preplace netloc dcmac_ip_gt_tx_reset_done_out_0 1 3 1 N 1480
preplace netloc dcmac_ip_gt_tx_reset_done_out_1 1 3 1 N 1040
preplace netloc dcmac_ip_gt_tx_reset_done_out_2 1 3 1 N 1360
preplace netloc dcmac_ip_gt_tx_reset_done_out_3 1 3 1 N 1520
preplace netloc dcmac_ip_gt_tx_reset_done_out_4 1 3 1 N 1120
preplace netloc dcmac_ip_gt_tx_reset_done_out_5 1 3 1 N 1320
preplace netloc dcmac_ip_gt_tx_reset_done_out_6 1 3 1 N 1200
preplace netloc dcmac_ip_gt_tx_reset_done_out_7 1 3 1 N 960
preplace netloc dcmac_ip_gtpowergood_0 1 3 1 N 1620
preplace netloc dcmac_ip_gtpowergood_1 1 3 1 N 1380
preplace netloc dcmac_ip_tx_axis_tready_0 1 3 1 N 220
preplace netloc dcmac_ip_tx_axis_tready_1 1 3 1 N 280
preplace netloc gt_loopback_0_1 1 3 1 N 1660
preplace netloc gt_loopback_1_1 1 3 1 N 560
preplace netloc gt_reset_all_in_1 1 3 1 N 720
preplace netloc gt_reset_rx_datapath_in_0_1 1 3 1 N 1020
preplace netloc gt_reset_rx_datapath_in_1_1 1 3 1 N 1500
preplace netloc gt_reset_tx_datapath_in_1_1 1 3 1 N 400
preplace netloc gt_rxcdrhold_0_1 1 3 1 N 340
preplace netloc gt_rxcdrhold_1_1 1 3 1 N 860
preplace netloc gt_txmaincursor_1 1 3 1 N 500
preplace netloc gt_txpostcursor_1 1 3 1 N 1340
preplace netloc gt_txprecursor_1 1 3 1 N 1100
preplace netloc rx_flexif_clk_1 1 3 1 N 980
preplace netloc s_axi_aresetn_1 1 0 4 NJ 420 240 260 620J 100 N
preplace netloc s_axi_clk_1 1 0 4 NJ 400 260 300 640 80 1180
preplace netloc ts_clk_1 1 3 1 N 440
preplace netloc tx_axis_tdata0_1 1 3 1 N 760
preplace netloc tx_axis_tdata1_1 1 3 1 N 1540
preplace netloc tx_axis_tdata2_1 1 3 1 N 700
preplace netloc tx_axis_tdata3_1 1 3 1 N 420
preplace netloc tx_axis_tuser_ena0_1 1 3 1 N 540
preplace netloc tx_axis_tuser_ena1_1 1 3 1 N 1400
preplace netloc tx_axis_tuser_ena2_1 1 3 1 N 780
preplace netloc tx_axis_tuser_ena3_1 1 3 1 N 820
preplace netloc tx_axis_tuser_eop0_1 1 3 1 N 680
preplace netloc tx_axis_tuser_eop1_1 1 3 1 N 1060
preplace netloc tx_axis_tuser_eop2_1 1 3 1 N 1180
preplace netloc tx_axis_tuser_eop3_1 1 3 1 N 480
preplace netloc tx_axis_tuser_err0_1 1 3 1 N 360
preplace netloc tx_axis_tuser_err1_1 1 3 1 N 840
preplace netloc tx_axis_tuser_err2_1 1 3 1 N 1240
preplace netloc tx_axis_tuser_err3_1 1 3 1 N 660
preplace netloc tx_axis_tuser_mty0_1 1 3 1 N 1640
preplace netloc tx_axis_tuser_mty1_1 1 3 1 N 640
preplace netloc tx_axis_tuser_mty2_1 1 3 1 N 1300
preplace netloc tx_axis_tuser_mty3_1 1 3 1 N 620
preplace netloc tx_axis_tuser_sop0_1 1 3 1 N 740
preplace netloc tx_axis_tuser_sop1_1 1 3 1 N 880
preplace netloc tx_axis_tuser_sop2_1 1 3 1 N 1280
preplace netloc tx_axis_tuser_sop3_1 1 3 1 N 1600
preplace netloc tx_axis_tvalid_0_1 1 3 1 N 200
preplace netloc tx_axis_tvalid_1_1 1 3 1 N 260
preplace netloc tx_core_clk_1 1 3 1 N 300
preplace netloc tx_flexif_clk_1 1 3 1 N 600
preplace netloc tx_serdes_clk_1 1 3 1 N 580
preplace netloc CLK_IN_D_0_1 1 4 1 NJ 140
preplace netloc CLK_IN_D_1_1 1 4 1 NJ 100
preplace netloc S_AXI_CTL_1 1 0 2 NJ 380 NJ
preplace netloc axis_in0_1 1 0 2 NJ 580 NJ
preplace netloc axis_in1_1 1 0 2 NJ 140 NJ
preplace netloc axis_register_slice_0_M_AXIS 1 2 1 680 280n
preplace netloc axis_register_slice_1_M_AXIS 1 2 1 N 180
preplace netloc gt_quad_base_1_GT_Serial 1 4 1 NJ 120
preplace netloc gt_quad_base_GT_Serial 1 4 1 NJ 60
preplace netloc s_axi_1 1 4 1 NJ 80
levelinfo -pg 1 0 110 430 940 1400 1640
pagesize -pg 1 -db -bbox -sgen -150 0 1780 1860
",
   "No Loops_ScaleFactor":"0.595528",
   "No Loops_TopLeft":"-531,-44",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port GT_Serial -pg 1 -lvl 3 -x 950 -y 60 -defaultsOSRD
preplace port GT_Serial_1 -pg 1 -lvl 3 -x 950 -y 80 -defaultsOSRD
preplace port CLK_IN_D_0 -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace port CLK_IN_D_1 -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace port s_axi -pg 1 -lvl 0 -x 0 -y 740 -defaultsOSRD
preplace port ctl_txrx_port0 -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port ctl_txrx_port1 -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace port ctl_txrx_port2 -pg 1 -lvl 0 -x 0 -y 760 -defaultsOSRD
preplace port ctl_txrx_port3 -pg 1 -lvl 0 -x 0 -y 780 -defaultsOSRD
preplace port ctl_txrx_port4 -pg 1 -lvl 0 -x 0 -y 800 -defaultsOSRD
preplace port ctl_txrx_port5 -pg 1 -lvl 0 -x 0 -y 820 -defaultsOSRD
preplace port ctl_port -pg 1 -lvl 0 -x 0 -y 840 -defaultsOSRD
preplace port port-id_apb3clk_quad -pg 1 -lvl 0 -x 0 -y 920 -defaultsOSRD
preplace port port-id_tx_axi_clk -pg 1 -lvl 0 -x 0 -y 2020 -defaultsOSRD
preplace port port-id_rx_axi_clk -pg 1 -lvl 0 -x 0 -y 1140 -defaultsOSRD
preplace port port-id_tx_core_reset -pg 1 -lvl 0 -x 0 -y 2080 -defaultsOSRD
preplace port port-id_rx_core_reset -pg 1 -lvl 0 -x 0 -y 1220 -defaultsOSRD
preplace port port-id_rx_macif_clk -pg 1 -lvl 0 -x 0 -y 1260 -defaultsOSRD
preplace port port-id_tx_macif_clk -pg 1 -lvl 0 -x 0 -y 2120 -defaultsOSRD
preplace port port-id_s_axi_aclk -pg 1 -lvl 0 -x 0 -y 1020 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x 0 -y 1000 -defaultsOSRD
preplace port port-id_IBUFDS_ODIV2 -pg 1 -lvl 3 -x 950 -y 220 -defaultsOSRD
preplace port port-id_gtpowergood_0 -pg 1 -lvl 3 -x 950 -y 140 -defaultsOSRD
preplace port port-id_gtpowergood_1 -pg 1 -lvl 3 -x 950 -y 300 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena0 -pg 1 -lvl 0 -x 0 -y 1580 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena1 -pg 1 -lvl 0 -x 0 -y 1600 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena2 -pg 1 -lvl 0 -x 0 -y 1620 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena3 -pg 1 -lvl 0 -x 0 -y 1640 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop0 -pg 1 -lvl 0 -x 0 -y 1660 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop1 -pg 1 -lvl 0 -x 0 -y 1680 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop2 -pg 1 -lvl 0 -x 0 -y 1700 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop3 -pg 1 -lvl 0 -x 0 -y 1720 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err0 -pg 1 -lvl 0 -x 0 -y 1740 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err1 -pg 1 -lvl 0 -x 0 -y 1760 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err2 -pg 1 -lvl 0 -x 0 -y 1780 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err3 -pg 1 -lvl 0 -x 0 -y 1800 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop0 -pg 1 -lvl 0 -x 0 -y 1900 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop1 -pg 1 -lvl 0 -x 0 -y 1920 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop2 -pg 1 -lvl 0 -x 0 -y 1940 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop3 -pg 1 -lvl 0 -x 0 -y 1960 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_0 -pg 1 -lvl 0 -x 0 -y 1980 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_1 -pg 1 -lvl 0 -x 0 -y 2000 -defaultsOSRD
preplace port port-id_gt_reset_all_in -pg 1 -lvl 0 -x 0 -y 2260 -defaultsOSRD
preplace port port-id_gtpowergood_in -pg 1 -lvl 0 -x 0 -y 2240 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena0 -pg 1 -lvl 3 -x 950 -y 420 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena1 -pg 1 -lvl 3 -x 950 -y 440 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena2 -pg 1 -lvl 3 -x 950 -y 460 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena3 -pg 1 -lvl 3 -x 950 -y 480 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop0 -pg 1 -lvl 3 -x 950 -y 500 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop1 -pg 1 -lvl 3 -x 950 -y 520 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop2 -pg 1 -lvl 3 -x 950 -y 540 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop3 -pg 1 -lvl 3 -x 950 -y 560 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err0 -pg 1 -lvl 3 -x 950 -y 580 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err1 -pg 1 -lvl 3 -x 950 -y 600 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err2 -pg 1 -lvl 3 -x 950 -y 620 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err3 -pg 1 -lvl 3 -x 950 -y 640 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop0 -pg 1 -lvl 3 -x 950 -y 740 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop1 -pg 1 -lvl 3 -x 950 -y 760 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop2 -pg 1 -lvl 3 -x 950 -y 780 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop3 -pg 1 -lvl 3 -x 950 -y 800 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_0 -pg 1 -lvl 3 -x 950 -y 820 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_1 -pg 1 -lvl 3 -x 950 -y 840 -defaultsOSRD
preplace port port-id_tx_axis_taf_0 -pg 1 -lvl 3 -x 950 -y 2440 -defaultsOSRD
preplace port port-id_tx_axis_taf_1 -pg 1 -lvl 3 -x 950 -y 2460 -defaultsOSRD
preplace port port-id_tx_axis_tready_0 -pg 1 -lvl 3 -x 950 -y 2480 -defaultsOSRD
preplace port port-id_tx_axis_tready_1 -pg 1 -lvl 3 -x 950 -y 2500 -defaultsOSRD
preplace port port-id_rx_all_channel_mac_pm_tick -pg 1 -lvl 0 -x 0 -y 1100 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_0 -pg 1 -lvl 0 -x 0 -y 1300 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_1 -pg 1 -lvl 0 -x 0 -y 1320 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_2 -pg 1 -lvl 0 -x 0 -y 1340 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_3 -pg 1 -lvl 0 -x 0 -y 1360 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_4 -pg 1 -lvl 0 -x 0 -y 1380 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_5 -pg 1 -lvl 0 -x 0 -y 1400 -defaultsOSRD
preplace port port-id_tx_all_channel_mac_pm_tick -pg 1 -lvl 0 -x 0 -y 1460 -defaultsOSRD
preplace port port-id_rx_lane_aligner_fill_start -pg 1 -lvl 3 -x 950 -y 880 -defaultsOSRD
preplace port port-id_rx_lane_aligner_fill_valid -pg 1 -lvl 3 -x 950 -y 900 -defaultsOSRD
preplace port port-id_rx_pcs_tdm_stats_start -pg 1 -lvl 3 -x 950 -y 940 -defaultsOSRD
preplace port port-id_rx_pcs_tdm_stats_valid -pg 1 -lvl 3 -x 950 -y 960 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_0 -pg 1 -lvl 3 -x 950 -y 1040 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_1 -pg 1 -lvl 3 -x 950 -y 1060 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_2 -pg 1 -lvl 3 -x 950 -y 1080 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_3 -pg 1 -lvl 3 -x 950 -y 1100 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_4 -pg 1 -lvl 3 -x 950 -y 1120 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_5 -pg 1 -lvl 3 -x 950 -y 1140 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_0 -pg 1 -lvl 3 -x 950 -y 1160 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_1 -pg 1 -lvl 3 -x 950 -y 1180 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_2 -pg 1 -lvl 3 -x 950 -y 1200 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_3 -pg 1 -lvl 3 -x 950 -y 1220 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_4 -pg 1 -lvl 3 -x 950 -y 1240 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_5 -pg 1 -lvl 3 -x 950 -y 1260 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_6 -pg 1 -lvl 3 -x 950 -y 1280 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_7 -pg 1 -lvl 3 -x 950 -y 1300 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_8 -pg 1 -lvl 3 -x 950 -y 1320 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_9 -pg 1 -lvl 3 -x 950 -y 1340 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_10 -pg 1 -lvl 3 -x 950 -y 1360 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_11 -pg 1 -lvl 3 -x 950 -y 1380 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_12 -pg 1 -lvl 3 -x 950 -y 1400 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_13 -pg 1 -lvl 3 -x 950 -y 1420 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_14 -pg 1 -lvl 3 -x 950 -y 1440 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_15 -pg 1 -lvl 3 -x 950 -y 1460 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_16 -pg 1 -lvl 3 -x 950 -y 1480 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_17 -pg 1 -lvl 3 -x 950 -y 1500 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_18 -pg 1 -lvl 3 -x 950 -y 1520 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_19 -pg 1 -lvl 3 -x 950 -y 1540 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_20 -pg 1 -lvl 3 -x 950 -y 1560 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_21 -pg 1 -lvl 3 -x 950 -y 1580 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_22 -pg 1 -lvl 3 -x 950 -y 1600 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_23 -pg 1 -lvl 3 -x 950 -y 1620 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_0 -pg 1 -lvl 3 -x 950 -y 1640 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_1 -pg 1 -lvl 3 -x 950 -y 1660 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_2 -pg 1 -lvl 3 -x 950 -y 1680 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_3 -pg 1 -lvl 3 -x 950 -y 1700 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_4 -pg 1 -lvl 3 -x 950 -y 1720 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_5 -pg 1 -lvl 3 -x 950 -y 1740 -defaultsOSRD
preplace port port-id_rx_tsmac_tdm_stats_valid -pg 1 -lvl 3 -x 950 -y 1800 -defaultsOSRD
preplace port port-id_c0_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 950 -y 1900 -defaultsOSRD
preplace port port-id_c1_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 950 -y 2000 -defaultsOSRD
preplace port port-id_c2_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 950 -y 2100 -defaultsOSRD
preplace port port-id_c3_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 950 -y 2200 -defaultsOSRD
preplace port port-id_c4_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 950 -y 2300 -defaultsOSRD
preplace port port-id_c5_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 950 -y 2400 -defaultsOSRD
preplace port port-id_tx_all_channel_mac_pm_rdy -pg 1 -lvl 3 -x 950 -y 2420 -defaultsOSRD
preplace port port-id_tx_pcs_tdm_stats_start -pg 1 -lvl 3 -x 950 -y 2540 -defaultsOSRD
preplace port port-id_tx_pcs_tdm_stats_valid -pg 1 -lvl 3 -x 950 -y 2560 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_0 -pg 1 -lvl 3 -x 950 -y 2600 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_1 -pg 1 -lvl 3 -x 950 -y 2620 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_2 -pg 1 -lvl 3 -x 950 -y 2640 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_3 -pg 1 -lvl 3 -x 950 -y 2660 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_4 -pg 1 -lvl 3 -x 950 -y 2680 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_5 -pg 1 -lvl 3 -x 950 -y 2700 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_0 -pg 1 -lvl 3 -x 950 -y 2720 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_1 -pg 1 -lvl 3 -x 950 -y 2740 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_2 -pg 1 -lvl 3 -x 950 -y 2760 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_3 -pg 1 -lvl 3 -x 950 -y 2780 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_4 -pg 1 -lvl 3 -x 950 -y 2800 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_5 -pg 1 -lvl 3 -x 950 -y 2820 -defaultsOSRD
preplace port port-id_tx_tsmac_tdm_stats_valid -pg 1 -lvl 3 -x 950 -y 2880 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 2280 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 2300 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_0 -pg 1 -lvl 3 -x 950 -y 2900 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_0 -pg 1 -lvl 3 -x 950 -y 2920 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 2320 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 2340 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_1 -pg 1 -lvl 3 -x 950 -y 2940 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_1 -pg 1 -lvl 3 -x 950 -y 2960 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_2 -pg 1 -lvl 0 -x 0 -y 2360 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_2 -pg 1 -lvl 0 -x 0 -y 2380 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_2 -pg 1 -lvl 3 -x 950 -y 2980 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_2 -pg 1 -lvl 3 -x 950 -y 3000 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_3 -pg 1 -lvl 0 -x 0 -y 2400 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_3 -pg 1 -lvl 0 -x 0 -y 2420 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_3 -pg 1 -lvl 3 -x 950 -y 3020 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_3 -pg 1 -lvl 3 -x 950 -y 3040 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_4 -pg 1 -lvl 0 -x 0 -y 2440 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_4 -pg 1 -lvl 0 -x 0 -y 2460 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_4 -pg 1 -lvl 3 -x 950 -y 3060 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_4 -pg 1 -lvl 3 -x 950 -y 3080 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_5 -pg 1 -lvl 0 -x 0 -y 2480 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_5 -pg 1 -lvl 0 -x 0 -y 2500 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_5 -pg 1 -lvl 3 -x 950 -y 3100 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_5 -pg 1 -lvl 3 -x 950 -y 3120 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_6 -pg 1 -lvl 0 -x 0 -y 2520 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_6 -pg 1 -lvl 0 -x 0 -y 2540 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_6 -pg 1 -lvl 3 -x 950 -y 3140 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_6 -pg 1 -lvl 3 -x 950 -y 3160 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_7 -pg 1 -lvl 0 -x 0 -y 2560 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_7 -pg 1 -lvl 0 -x 0 -y 2580 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_7 -pg 1 -lvl 3 -x 950 -y 3180 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_7 -pg 1 -lvl 3 -x 950 -y 3200 -defaultsOSRD
preplace port port-id_tx_core_clk -pg 1 -lvl 0 -x 0 -y 2060 -defaultsOSRD
preplace port port-id_rx_core_clk -pg 1 -lvl 0 -x 0 -y 1200 -defaultsOSRD
preplace portBus tx_serdes_reset -pg 1 -lvl 0 -x 0 -y 2220 -defaultsOSRD
preplace portBus rx_serdes_reset -pg 1 -lvl 0 -x 0 -y 1420 -defaultsOSRD
preplace portBus gt_txprecursor -pg 1 -lvl 0 -x 0 -y 880 -defaultsOSRD
preplace portBus gt_txpostcursor -pg 1 -lvl 0 -x 0 -y 860 -defaultsOSRD
preplace portBus gt_txmaincursor -pg 1 -lvl 0 -x 0 -y 900 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_0 -pg 1 -lvl 3 -x 950 -y 240 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2_0 -pg 1 -lvl 3 -x 950 -y 160 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_0 -pg 1 -lvl 3 -x 950 -y 320 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2_0 -pg 1 -lvl 3 -x 950 -y 180 -defaultsOSRD
preplace portBus ch0_loopback_0 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_1 -pg 1 -lvl 3 -x 950 -y 260 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2_1 -pg 1 -lvl 3 -x 950 -y 280 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_1 -pg 1 -lvl 3 -x 950 -y 100 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2_1 -pg 1 -lvl 3 -x 950 -y 120 -defaultsOSRD
preplace portBus gpo -pg 1 -lvl 3 -x 950 -y 200 -defaultsOSRD
preplace portBus tx_axis_tdata0 -pg 1 -lvl 0 -x 0 -y 1500 -defaultsOSRD
preplace portBus tx_axis_tdata1 -pg 1 -lvl 0 -x 0 -y 1520 -defaultsOSRD
preplace portBus tx_axis_tdata2 -pg 1 -lvl 0 -x 0 -y 1540 -defaultsOSRD
preplace portBus tx_axis_tdata3 -pg 1 -lvl 0 -x 0 -y 1560 -defaultsOSRD
preplace portBus tx_axis_tuser_mty0 -pg 1 -lvl 0 -x 0 -y 1820 -defaultsOSRD
preplace portBus tx_axis_tuser_mty1 -pg 1 -lvl 0 -x 0 -y 1840 -defaultsOSRD
preplace portBus tx_axis_tuser_mty2 -pg 1 -lvl 0 -x 0 -y 1860 -defaultsOSRD
preplace portBus tx_axis_tuser_mty3 -pg 1 -lvl 0 -x 0 -y 1880 -defaultsOSRD
preplace portBus tx_preamblein_0 -pg 1 -lvl 0 -x 0 -y 2160 -defaultsOSRD
preplace portBus tx_preamblein_1 -pg 1 -lvl 0 -x 0 -y 2180 -defaultsOSRD
preplace portBus rx_axis_tdata0 -pg 1 -lvl 3 -x 950 -y 340 -defaultsOSRD
preplace portBus rx_axis_tdata1 -pg 1 -lvl 3 -x 950 -y 360 -defaultsOSRD
preplace portBus rx_axis_tdata2 -pg 1 -lvl 3 -x 950 -y 380 -defaultsOSRD
preplace portBus rx_axis_tdata3 -pg 1 -lvl 3 -x 950 -y 400 -defaultsOSRD
preplace portBus rx_axis_tuser_mty0 -pg 1 -lvl 3 -x 950 -y 660 -defaultsOSRD
preplace portBus rx_axis_tuser_mty1 -pg 1 -lvl 3 -x 950 -y 680 -defaultsOSRD
preplace portBus rx_axis_tuser_mty2 -pg 1 -lvl 3 -x 950 -y 700 -defaultsOSRD
preplace portBus rx_axis_tuser_mty3 -pg 1 -lvl 3 -x 950 -y 720 -defaultsOSRD
preplace portBus ctl_rsvd_in -pg 1 -lvl 0 -x 0 -y 1040 -defaultsOSRD
preplace portBus rsvd_in_rx_mac -pg 1 -lvl 0 -x 0 -y 1060 -defaultsOSRD
preplace portBus rsvd_in_rx_phy -pg 1 -lvl 0 -x 0 -y 1080 -defaultsOSRD
preplace portBus rx_channel_flush -pg 1 -lvl 0 -x 0 -y 1180 -defaultsOSRD
preplace portBus tx_channel_flush -pg 1 -lvl 0 -x 0 -y 2040 -defaultsOSRD
preplace portBus rx_lane_aligner_fill -pg 1 -lvl 3 -x 950 -y 860 -defaultsOSRD
preplace portBus rx_pcs_tdm_stats_data -pg 1 -lvl 3 -x 950 -y 920 -defaultsOSRD
preplace portBus rx_port_pm_rdy -pg 1 -lvl 3 -x 950 -y 980 -defaultsOSRD
preplace portBus rx_preambleout_0 -pg 1 -lvl 3 -x 950 -y 1000 -defaultsOSRD
preplace portBus rx_preambleout_1 -pg 1 -lvl 3 -x 950 -y 1020 -defaultsOSRD
preplace portBus rx_tsmac_tdm_stats_data -pg 1 -lvl 3 -x 950 -y 1760 -defaultsOSRD
preplace portBus rx_tsmac_tdm_stats_id -pg 1 -lvl 3 -x 950 -y 1780 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 950 -y 1820 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 950 -y 1840 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 950 -y 1860 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 950 -y 1880 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 950 -y 1920 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 950 -y 1940 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 950 -y 1960 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 950 -y 1980 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 950 -y 2020 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 950 -y 2040 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 950 -y 2060 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 950 -y 2080 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 950 -y 2120 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 950 -y 2140 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 950 -y 2160 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 950 -y 2180 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 950 -y 2220 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 950 -y 2240 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 950 -y 2260 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 950 -y 2280 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 950 -y 2320 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 950 -y 2340 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 950 -y 2360 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 950 -y 2380 -defaultsOSRD
preplace portBus tx_pcs_tdm_stats_data -pg 1 -lvl 3 -x 950 -y 2520 -defaultsOSRD
preplace portBus tx_port_pm_rdy -pg 1 -lvl 3 -x 950 -y 2580 -defaultsOSRD
preplace portBus tx_tsmac_tdm_stats_data -pg 1 -lvl 3 -x 950 -y 2840 -defaultsOSRD
preplace portBus tx_tsmac_tdm_stats_id -pg 1 -lvl 3 -x 950 -y 2860 -defaultsOSRD
preplace portBus tx_serdes_clk -pg 1 -lvl 0 -x 0 -y 2200 -defaultsOSRD
preplace portBus rx_serdes_clk -pg 1 -lvl 0 -x 0 -y 1280 -defaultsOSRD
preplace portBus tx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 1480 -defaultsOSRD
preplace portBus rx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 1120 -defaultsOSRD
preplace portBus tx_flexif_clk -pg 1 -lvl 0 -x 0 -y 2100 -defaultsOSRD
preplace portBus rx_flexif_clk -pg 1 -lvl 0 -x 0 -y 1240 -defaultsOSRD
preplace portBus ts_clk -pg 1 -lvl 0 -x 0 -y 1440 -defaultsOSRD
preplace portBus tx_port_pm_tick -pg 1 -lvl 0 -x 0 -y 2140 -defaultsOSRD
preplace portBus rx_port_pm_tick -pg 1 -lvl 0 -x 0 -y 1160 -defaultsOSRD
preplace inst dcmac_ip -pg 1 -lvl 2 -x 670 -y 1630 -defaultsOSRD
preplace inst dcmac_helper -pg 1 -lvl 1 -x 200 -y 970 -defaultsOSRD
preplace netloc apb3clk_quad_1 1 0 2 70J 880 360J
preplace netloc tx_axi_clk_1 1 0 2 NJ 2020 NJ
preplace netloc rx_axi_clk_1 1 0 2 NJ 1140 NJ
preplace netloc tx_core_reset_1 1 0 2 NJ 2080 NJ
preplace netloc rx_core_reset_1 1 0 2 NJ 1220 NJ
preplace netloc tx_serdes_reset_1 1 0 2 NJ 2220 NJ
preplace netloc rx_serdes_reset_1 1 0 2 NJ 1420 NJ
preplace netloc rx_macif_clk_1 1 0 2 NJ 1260 NJ
preplace netloc tx_macif_clk_1 1 0 2 NJ 2120 NJ
preplace netloc s_axi_aclk_1 1 0 2 60J 1070 370J
preplace netloc s_axi_aresetn_1 1 0 2 70J 1060 360J
preplace netloc bufg_gt_odiv2_usrclk 1 2 1 NJ 220
preplace netloc gt_txprecursor_1 1 0 2 40J 860 380J
preplace netloc gt_txpostcursor_1 1 0 2 30J 850 390J
preplace netloc gt_txmaincursor_1 1 0 2 60J 870 370J
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O1 1 2 1 NJ 240
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O2 1 2 1 NJ 160
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O1 1 2 1 NJ 320
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O2 1 2 1 NJ 180
preplace netloc gt_quad_base_gtpowergood 1 2 1 NJ 140
preplace netloc util_ds_buf_mbufg_tx_1_MBUFG_GT_O1 1 2 1 NJ 260
preplace netloc util_ds_buf_mbufg_tx_1_MBUFG_GT_O2 1 2 1 NJ 280
preplace netloc util_ds_buf_mbufg_rx_1_MBUFG_GT_O1 1 2 1 NJ 100
preplace netloc util_ds_buf_mbufg_rx_1_MBUFG_GT_O2 1 2 1 NJ 120
preplace netloc gt_quad_base_1_gtpowergood 1 2 1 NJ 300
preplace netloc gt_quad_base_gpo 1 2 1 NJ 200
preplace netloc tx_axis_tdata0_1 1 0 2 NJ 1500 NJ
preplace netloc tx_axis_tdata1_1 1 0 2 NJ 1520 NJ
preplace netloc tx_axis_tdata2_1 1 0 2 NJ 1540 NJ
preplace netloc tx_axis_tdata3_1 1 0 2 NJ 1560 NJ
preplace netloc tx_axis_tuser_ena0_1 1 0 2 NJ 1580 NJ
preplace netloc tx_axis_tuser_ena1_1 1 0 2 NJ 1600 NJ
preplace netloc tx_axis_tuser_ena2_1 1 0 2 NJ 1620 NJ
preplace netloc tx_axis_tuser_ena3_1 1 0 2 NJ 1640 NJ
preplace netloc tx_axis_tuser_eop0_1 1 0 2 NJ 1660 NJ
preplace netloc tx_axis_tuser_eop1_1 1 0 2 NJ 1680 NJ
preplace netloc tx_axis_tuser_eop2_1 1 0 2 NJ 1700 NJ
preplace netloc tx_axis_tuser_eop3_1 1 0 2 NJ 1720 NJ
preplace netloc tx_axis_tuser_err0_1 1 0 2 NJ 1740 NJ
preplace netloc tx_axis_tuser_err1_1 1 0 2 NJ 1760 NJ
preplace netloc tx_axis_tuser_err2_1 1 0 2 NJ 1780 NJ
preplace netloc tx_axis_tuser_err3_1 1 0 2 NJ 1800 NJ
preplace netloc tx_axis_tuser_mty0_1 1 0 2 NJ 1820 NJ
preplace netloc tx_axis_tuser_mty1_1 1 0 2 NJ 1840 NJ
preplace netloc tx_axis_tuser_mty2_1 1 0 2 NJ 1860 NJ
preplace netloc tx_axis_tuser_mty3_1 1 0 2 NJ 1880 NJ
preplace netloc tx_axis_tuser_sop0_1 1 0 2 NJ 1900 NJ
preplace netloc tx_axis_tuser_sop1_1 1 0 2 NJ 1920 NJ
preplace netloc tx_axis_tuser_sop2_1 1 0 2 NJ 1940 NJ
preplace netloc tx_axis_tuser_sop3_1 1 0 2 NJ 1960 NJ
preplace netloc tx_axis_tvalid_0_1 1 0 2 NJ 1980 NJ
preplace netloc tx_axis_tvalid_1_1 1 0 2 NJ 2000 NJ
preplace netloc tx_preamblein_0_1 1 0 2 NJ 2160 NJ
preplace netloc tx_preamblein_1_1 1 0 2 NJ 2180 NJ
preplace netloc gt_reset_all_in_1 1 0 2 NJ 2260 NJ
preplace netloc gtpowergood_in_1 1 0 2 NJ 2240 NJ
preplace netloc dcmac_0_rx_axis_tdata0 1 2 1 NJ 340
preplace netloc dcmac_0_rx_axis_tdata1 1 2 1 NJ 360
preplace netloc dcmac_0_rx_axis_tdata2 1 2 1 NJ 380
preplace netloc dcmac_0_rx_axis_tdata3 1 2 1 NJ 400
preplace netloc dcmac_0_rx_axis_tuser_ena0 1 2 1 NJ 420
preplace netloc dcmac_0_rx_axis_tuser_ena1 1 2 1 NJ 440
preplace netloc dcmac_0_rx_axis_tuser_ena2 1 2 1 NJ 460
preplace netloc dcmac_0_rx_axis_tuser_ena3 1 2 1 NJ 480
preplace netloc dcmac_0_rx_axis_tuser_eop0 1 2 1 NJ 500
preplace netloc dcmac_0_rx_axis_tuser_eop1 1 2 1 NJ 520
preplace netloc dcmac_0_rx_axis_tuser_eop2 1 2 1 NJ 540
preplace netloc dcmac_0_rx_axis_tuser_eop3 1 2 1 NJ 560
preplace netloc dcmac_0_rx_axis_tuser_err0 1 2 1 NJ 580
preplace netloc dcmac_0_rx_axis_tuser_err1 1 2 1 NJ 600
preplace netloc dcmac_0_rx_axis_tuser_err2 1 2 1 NJ 620
preplace netloc dcmac_0_rx_axis_tuser_err3 1 2 1 NJ 640
preplace netloc dcmac_0_rx_axis_tuser_mty0 1 2 1 NJ 660
preplace netloc dcmac_0_rx_axis_tuser_mty1 1 2 1 NJ 680
preplace netloc dcmac_0_rx_axis_tuser_mty2 1 2 1 NJ 700
preplace netloc dcmac_0_rx_axis_tuser_mty3 1 2 1 NJ 720
preplace netloc dcmac_0_rx_axis_tuser_sop0 1 2 1 NJ 740
preplace netloc dcmac_0_rx_axis_tuser_sop1 1 2 1 NJ 760
preplace netloc dcmac_0_rx_axis_tuser_sop2 1 2 1 NJ 780
preplace netloc dcmac_0_rx_axis_tuser_sop3 1 2 1 NJ 800
preplace netloc dcmac_0_rx_axis_tvalid_0 1 2 1 NJ 820
preplace netloc dcmac_0_rx_axis_tvalid_1 1 2 1 NJ 840
preplace netloc dcmac_0_tx_axis_taf_0 1 2 1 NJ 2440
preplace netloc dcmac_0_tx_axis_taf_1 1 2 1 NJ 2460
preplace netloc dcmac_0_tx_axis_tready_0 1 2 1 NJ 2480
preplace netloc dcmac_0_tx_axis_tready_1 1 2 1 NJ 2500
preplace netloc ctl_rsvd_in_1 1 0 2 50J 1080 380J
preplace netloc rsvd_in_rx_mac_1 1 0 2 40J 1090 390J
preplace netloc rsvd_in_rx_phy_1 1 0 2 30J 1100 400J
preplace netloc rx_all_channel_mac_pm_tick_1 1 0 2 20J 1110 410J
preplace netloc rx_channel_flush_1 1 0 2 NJ 1180 NJ
preplace netloc rx_serdes_fifo_flagin_0_1 1 0 2 NJ 1300 NJ
preplace netloc rx_serdes_fifo_flagin_1_1 1 0 2 NJ 1320 NJ
preplace netloc rx_serdes_fifo_flagin_2_1 1 0 2 NJ 1340 NJ
preplace netloc rx_serdes_fifo_flagin_3_1 1 0 2 NJ 1360 NJ
preplace netloc rx_serdes_fifo_flagin_4_1 1 0 2 NJ 1380 NJ
preplace netloc rx_serdes_fifo_flagin_5_1 1 0 2 NJ 1400 NJ
preplace netloc tx_all_channel_mac_pm_tick_1 1 0 2 NJ 1460 NJ
preplace netloc tx_channel_flush_1 1 0 2 NJ 2040 NJ
preplace netloc dcmac_0_rx_lane_aligner_fill 1 2 1 NJ 860
preplace netloc dcmac_0_rx_lane_aligner_fill_start 1 2 1 NJ 880
preplace netloc dcmac_0_rx_lane_aligner_fill_valid 1 2 1 NJ 900
preplace netloc dcmac_0_rx_pcs_tdm_stats_data 1 2 1 NJ 920
preplace netloc dcmac_0_rx_pcs_tdm_stats_start 1 2 1 NJ 940
preplace netloc dcmac_0_rx_pcs_tdm_stats_valid 1 2 1 NJ 960
preplace netloc dcmac_0_rx_port_pm_rdy 1 2 1 NJ 980
preplace netloc dcmac_0_rx_preambleout_0 1 2 1 NJ 1000
preplace netloc dcmac_0_rx_preambleout_1 1 2 1 NJ 1020
preplace netloc dcmac_0_rx_serdes_albuf_restart_0 1 2 1 NJ 1040
preplace netloc dcmac_0_rx_serdes_albuf_restart_1 1 2 1 NJ 1060
preplace netloc dcmac_0_rx_serdes_albuf_restart_2 1 2 1 NJ 1080
preplace netloc dcmac_0_rx_serdes_albuf_restart_3 1 2 1 NJ 1100
preplace netloc dcmac_0_rx_serdes_albuf_restart_4 1 2 1 NJ 1120
preplace netloc dcmac_0_rx_serdes_albuf_restart_5 1 2 1 NJ 1140
preplace netloc dcmac_0_rx_serdes_albuf_slip_0 1 2 1 NJ 1160
preplace netloc dcmac_0_rx_serdes_albuf_slip_1 1 2 1 NJ 1180
preplace netloc dcmac_0_rx_serdes_albuf_slip_2 1 2 1 NJ 1200
preplace netloc dcmac_0_rx_serdes_albuf_slip_3 1 2 1 NJ 1220
preplace netloc dcmac_0_rx_serdes_albuf_slip_4 1 2 1 NJ 1240
preplace netloc dcmac_0_rx_serdes_albuf_slip_5 1 2 1 NJ 1260
preplace netloc dcmac_0_rx_serdes_albuf_slip_6 1 2 1 NJ 1280
preplace netloc dcmac_0_rx_serdes_albuf_slip_7 1 2 1 NJ 1300
preplace netloc dcmac_0_rx_serdes_albuf_slip_8 1 2 1 NJ 1320
preplace netloc dcmac_0_rx_serdes_albuf_slip_9 1 2 1 NJ 1340
preplace netloc dcmac_0_rx_serdes_albuf_slip_10 1 2 1 NJ 1360
preplace netloc dcmac_0_rx_serdes_albuf_slip_11 1 2 1 NJ 1380
preplace netloc dcmac_0_rx_serdes_albuf_slip_12 1 2 1 NJ 1400
preplace netloc dcmac_0_rx_serdes_albuf_slip_13 1 2 1 NJ 1420
preplace netloc dcmac_0_rx_serdes_albuf_slip_14 1 2 1 NJ 1440
preplace netloc dcmac_0_rx_serdes_albuf_slip_15 1 2 1 NJ 1460
preplace netloc dcmac_0_rx_serdes_albuf_slip_16 1 2 1 NJ 1480
preplace netloc dcmac_0_rx_serdes_albuf_slip_17 1 2 1 NJ 1500
preplace netloc dcmac_0_rx_serdes_albuf_slip_18 1 2 1 NJ 1520
preplace netloc dcmac_0_rx_serdes_albuf_slip_19 1 2 1 NJ 1540
preplace netloc dcmac_0_rx_serdes_albuf_slip_20 1 2 1 NJ 1560
preplace netloc dcmac_0_rx_serdes_albuf_slip_21 1 2 1 NJ 1580
preplace netloc dcmac_0_rx_serdes_albuf_slip_22 1 2 1 NJ 1600
preplace netloc dcmac_0_rx_serdes_albuf_slip_23 1 2 1 NJ 1620
preplace netloc dcmac_0_rx_serdes_fifo_flagout_0 1 2 1 NJ 1640
preplace netloc dcmac_0_rx_serdes_fifo_flagout_1 1 2 1 NJ 1660
preplace netloc dcmac_0_rx_serdes_fifo_flagout_2 1 2 1 NJ 1680
preplace netloc dcmac_0_rx_serdes_fifo_flagout_3 1 2 1 NJ 1700
preplace netloc dcmac_0_rx_serdes_fifo_flagout_4 1 2 1 NJ 1720
preplace netloc dcmac_0_rx_serdes_fifo_flagout_5 1 2 1 NJ 1740
preplace netloc dcmac_0_rx_tsmac_tdm_stats_data 1 2 1 NJ 1760
preplace netloc dcmac_0_rx_tsmac_tdm_stats_id 1 2 1 NJ 1780
preplace netloc dcmac_0_rx_tsmac_tdm_stats_valid 1 2 1 NJ 1800
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_0 1 2 1 NJ 1820
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_1 1 2 1 NJ 1840
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_2 1 2 1 NJ 1860
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_3 1 2 1 NJ 1880
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_valid 1 2 1 NJ 1900
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_0 1 2 1 NJ 1920
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_1 1 2 1 NJ 1940
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_2 1 2 1 NJ 1960
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_3 1 2 1 NJ 1980
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_valid 1 2 1 NJ 2000
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_0 1 2 1 NJ 2020
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_1 1 2 1 NJ 2040
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_2 1 2 1 NJ 2060
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_3 1 2 1 NJ 2080
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_valid 1 2 1 NJ 2100
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_0 1 2 1 NJ 2120
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_1 1 2 1 NJ 2140
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_2 1 2 1 NJ 2160
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_3 1 2 1 NJ 2180
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_valid 1 2 1 NJ 2200
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_0 1 2 1 NJ 2220
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_1 1 2 1 NJ 2240
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_2 1 2 1 NJ 2260
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_3 1 2 1 NJ 2280
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_valid 1 2 1 NJ 2300
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_0 1 2 1 NJ 2320
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_1 1 2 1 NJ 2340
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_2 1 2 1 NJ 2360
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_3 1 2 1 NJ 2380
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_valid 1 2 1 NJ 2400
preplace netloc dcmac_0_tx_all_channel_mac_pm_rdy 1 2 1 NJ 2420
preplace netloc dcmac_0_tx_pcs_tdm_stats_data 1 2 1 NJ 2520
preplace netloc dcmac_0_tx_pcs_tdm_stats_start 1 2 1 NJ 2540
preplace netloc dcmac_0_tx_pcs_tdm_stats_valid 1 2 1 NJ 2560
preplace netloc dcmac_0_tx_port_pm_rdy 1 2 1 NJ 2580
preplace netloc dcmac_0_tx_serdes_is_am_0 1 2 1 NJ 2600
preplace netloc dcmac_0_tx_serdes_is_am_1 1 2 1 NJ 2620
preplace netloc dcmac_0_tx_serdes_is_am_2 1 2 1 NJ 2640
preplace netloc dcmac_0_tx_serdes_is_am_3 1 2 1 NJ 2660
preplace netloc dcmac_0_tx_serdes_is_am_4 1 2 1 NJ 2680
preplace netloc dcmac_0_tx_serdes_is_am_5 1 2 1 NJ 2700
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_0 1 2 1 NJ 2720
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_1 1 2 1 NJ 2740
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_2 1 2 1 NJ 2760
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_3 1 2 1 NJ 2780
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_4 1 2 1 NJ 2800
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_5 1 2 1 NJ 2820
preplace netloc dcmac_0_tx_tsmac_tdm_stats_data 1 2 1 NJ 2840
preplace netloc dcmac_0_tx_tsmac_tdm_stats_id 1 2 1 NJ 2860
preplace netloc dcmac_0_tx_tsmac_tdm_stats_valid 1 2 1 NJ 2880
preplace netloc gt_reset_tx_datapath_in_0_1 1 0 2 NJ 2280 NJ
preplace netloc gt_reset_rx_datapath_in_0_1 1 0 2 NJ 2300 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_0 1 2 1 NJ 2900
preplace netloc dcmac_0_gt_rx_reset_done_out_0 1 2 1 NJ 2920
preplace netloc gt_reset_tx_datapath_in_1_1 1 0 2 NJ 2320 NJ
preplace netloc gt_reset_rx_datapath_in_1_1 1 0 2 NJ 2340 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_1 1 2 1 NJ 2940
preplace netloc dcmac_0_gt_rx_reset_done_out_1 1 2 1 NJ 2960
preplace netloc gt_reset_tx_datapath_in_2_1 1 0 2 NJ 2360 NJ
preplace netloc gt_reset_rx_datapath_in_2_1 1 0 2 NJ 2380 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_2 1 2 1 NJ 2980
preplace netloc dcmac_0_gt_rx_reset_done_out_2 1 2 1 NJ 3000
preplace netloc gt_reset_tx_datapath_in_3_1 1 0 2 NJ 2400 NJ
preplace netloc gt_reset_rx_datapath_in_3_1 1 0 2 NJ 2420 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_3 1 2 1 NJ 3020
preplace netloc dcmac_0_gt_rx_reset_done_out_3 1 2 1 NJ 3040
preplace netloc gt_reset_tx_datapath_in_4_1 1 0 2 NJ 2440 NJ
preplace netloc gt_reset_rx_datapath_in_4_1 1 0 2 NJ 2460 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_4 1 2 1 NJ 3060
preplace netloc dcmac_0_gt_rx_reset_done_out_4 1 2 1 NJ 3080
preplace netloc gt_reset_tx_datapath_in_5_1 1 0 2 NJ 2480 NJ
preplace netloc gt_reset_rx_datapath_in_5_1 1 0 2 NJ 2500 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_5 1 2 1 NJ 3100
preplace netloc dcmac_0_gt_rx_reset_done_out_5 1 2 1 NJ 3120
preplace netloc gt_reset_tx_datapath_in_6_1 1 0 2 NJ 2520 NJ
preplace netloc gt_reset_rx_datapath_in_6_1 1 0 2 NJ 2540 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_6 1 2 1 NJ 3140
preplace netloc dcmac_0_gt_rx_reset_done_out_6 1 2 1 NJ 3160
preplace netloc gt_reset_tx_datapath_in_7_1 1 0 2 NJ 2560 NJ
preplace netloc gt_reset_rx_datapath_in_7_1 1 0 2 NJ 2580 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_7 1 2 1 NJ 3180
preplace netloc dcmac_0_gt_rx_reset_done_out_7 1 2 1 NJ 3200
preplace netloc tx_core_clk_1 1 0 2 NJ 2060 NJ
preplace netloc rx_core_clk_1 1 0 2 NJ 1200 NJ
preplace netloc tx_serdes_clk_1 1 0 2 NJ 2200 NJ
preplace netloc rx_serdes_clk_1 1 0 2 NJ 1280 NJ
preplace netloc tx_alt_serdes_clk_1 1 0 2 NJ 1480 NJ
preplace netloc rx_alt_serdes_clk_1 1 0 2 NJ 1120 NJ
preplace netloc tx_flexif_clk_1 1 0 2 NJ 2100 NJ
preplace netloc rx_flexif_clk_1 1 0 2 NJ 1240 NJ
preplace netloc ts_clk_1 1 0 2 NJ 1440 NJ
preplace netloc tx_port_pm_tick_1 1 0 2 NJ 2140 NJ
preplace netloc rx_port_pm_tick_1 1 0 2 NJ 1160 NJ
preplace netloc gt_rxcdrhold_0_1 1 1 1 330 980n
preplace netloc gt_rxcdrhold_1_1 1 1 1 340 920n
preplace netloc gt_loopback_1_1 1 1 1 350 960n
preplace netloc gt_loopback_0_1 1 1 1 N 940
preplace netloc gt_quad_base_GT_Serial 1 2 1 NJ 60
preplace netloc gt_quad_base_1_GT_Serial 1 2 1 NJ 80
preplace netloc CLK_IN_D_0_1 1 0 2 NJ 660 NJ
preplace netloc CLK_IN_D_1_1 1 0 2 NJ 680 NJ
preplace netloc s_axi_1 1 0 2 NJ 740 390J
preplace netloc ctl_txrx_port0_1 1 0 2 NJ 700 380J
preplace netloc ctl_txrx_port1_1 1 0 2 NJ 720 370J
preplace netloc ctl_txrx_port2_1 1 0 2 NJ 760 NJ
preplace netloc ctl_txrx_port3_1 1 0 2 NJ 780 NJ
preplace netloc ctl_txrx_port4_1 1 0 2 NJ 800 NJ
preplace netloc ctl_txrx_port5_1 1 0 2 NJ 820 NJ
preplace netloc ctl_port_1 1 0 2 NJ 840 NJ
levelinfo -pg 1 0 200 670 950
pagesize -pg 1 -db -bbox -sgen -260 0 1300 3250
"
}
0
