$date
	Fri Sep 16 20:49:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_Inv $end
$var wire 1 ! OUT $end
$var parameter 32 " PERIOD $end
$var reg 1 # IN $end
$var reg 1 $ clk $end
$var reg 1 % rst_n $end
$scope module u_Inv $end
$var wire 1 # A $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
x%
x$
0#
1!
$end
#10000
0!
1#
#20000
1!
0#
1%
#30000
0!
1#
#40000
1!
0#
#50000
0!
1#
#60000
