Real time: Nov/23/2014 21:50:40

Profiler Stats
--------------
Elapsed_time_in_seconds: 1393
Elapsed_time_in_minutes: 23.2167
Elapsed_time_in_hours: 0.386944
Elapsed_time_in_days: 0.0161227

Virtual_time_in_seconds: 1392.66
Virtual_time_in_minutes: 23.211
Virtual_time_in_hours:   0.38685
Virtual_time_in_days:    0.38685

Ruby_current_time: 30058275
Ruby_start_time: 1
Ruby_cycles: 30058274

mbytes_resident: 2908.02
mbytes_total: 2945.11
resident_ratio: 0.987408

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.00583e+07 [ 3.00583e+07 3.00583e+07 3.00583e+07 3.00583e+07 3.00583e+07 3.00583e+07 3.00583e+07 3.00583e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 210219
  L1D_cache_total_misses: 6513	(3.0982%)
  L1D_cache_total_demand_misses: 6513
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 6513
  L1D_cache_misses_per_instruction: 6513
  L1D_cache_instructions_per_misses: 0.000153539

  L1D_cache_request_type_LD:   161556	(76.8513)%
  L1D_cache_request_type_ST:   48663	(23.1487)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 210219 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 210219 ]

  L1D_cache_miss_type_LD:   2258	(34.6691)%
  L1D_cache_miss_type_ST:   4255	(65.3309)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 2501783
  L1T_cache_total_misses: 542441	(21.6822%)
  L1T_cache_total_demand_misses: 542441
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 542441
  L1T_cache_misses_per_instruction: 542441
  L1T_cache_instructions_per_misses: 1.84352e-06

  L1T_cache_request_type_LD:   1439031	(57.5202)%
  L1T_cache_request_type_ST:   1062752	(42.4798)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 2501783 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 2501783 ]

  L1T_cache_miss_type_LD:   77459	(14.2797)%
  L1T_cache_miss_type_ST:   464982	(85.7203)%

L2_cache cache stats: 
  L2_cache_total_requests: 10250
  L2_cache_total_misses: 901	(8.79024%)
  L2_cache_total_demand_misses: 901
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 901
  L2_cache_misses_per_instruction: 901
  L2_cache_instructions_per_misses: 0.00110988

  L2_cache_request_type_LD:   2258	(22.0293)%
  L2_cache_request_type_ST:   7992	(77.9707)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 10250 average:     8 | standard deviation: 0 | 0 0 0 0 10250 ]

  L2_cache_miss_type_LD:   720	(79.9112)%
  L2_cache_miss_type_ST:   181	(20.0888)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 1140211
  L2T_cache_total_misses: 3737	(0.327746%)
  L2T_cache_total_demand_misses: 3737
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 3737
  L2T_cache_misses_per_instruction: 3737
  L2T_cache_instructions_per_misses: 0.000267594

  L2T_cache_request_type_LD:   77459	(6.79339)%
  L2T_cache_request_type_ST:   1062752	(93.2066)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 1140211 average: 30.3696 | standard deviation: 6.03918 | 0 0 0 0 77459 0 1062752 ]

  L2T_cache_miss_type_LD:   1427	(38.1857)%
  L2T_cache_miss_type_ST:   2310	(61.8143)%


TBE Queries: 1154906
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 64 count: 1154906 average: 0.749608 | standard deviation: 3.45047 | 1076134 71882 232 134 130 130 137 150 156 180 165 177 177 176 181 184 167 155 154 166 168 175 156 201 204 252 389 566 224 223 616 763 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 65 count: 2712002 average: 1.69212 | standard deviation: 1.96991 | 1360897 1325359 21728 77 70 68 70 76 80 69 67 73 72 73 84 92 88 79 92 99 90 99 110 100 152 248 67 61 86 136 322 805 413 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1358 count: 2712002 average: 16.3264 | standard deviation: 22.4764 | 1565278 0 0 1041611 94843 20 0 0 0 1454 678 6 5 3 552 118 2999 31 50 27 39 34 28 27 24 45 22 32 30 39 37 34 36 33 29 29 206 27 574 31 18 38 34 82 27 160 34 39 31 34 29 47 30 38 33 41 41 44 41 55 79 76 83 93 122 126 172 201 250 229 190 118 59 38 22 23 16 17 16 11 18 15 14 17 13 12 13 9 11 2 0 0 2 2 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 256 max: 1358 count: 1600587 average: 5.64599 | standard deviation: 9.80645 | 1599860 724 2 0 0 1 0 0 0 0 ]
miss_latency_ST: [binsize: 128 max: 910 count: 1111415 average: 31.7075 | standard deviation: 26.332 | 1105592 2614 674 794 1609 127 4 1 0 0 ]
miss_latency_L1Cache: [binsize: 8 max: 1358 count: 3789 average: 79.8717 | standard deviation: 117.206 | 2244 0 0 0 0 0 0 0 0 569 138 0 0 0 1 79 6 16 7 2 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 179 0 540 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 910 count: 2708213 average: 16.2375 | standard deviation: 21.9322 | 1563034 0 0 1041611 94843 20 0 0 0 885 540 6 5 3 551 39 2993 15 43 25 38 34 28 27 24 45 22 32 30 39 37 33 36 33 29 29 27 27 34 31 18 38 34 82 26 159 34 39 31 34 29 47 30 38 33 41 41 44 41 55 79 76 82 93 122 126 172 201 250 229 190 117 59 38 22 23 16 17 16 11 18 15 13 17 13 12 13 9 11 2 0 0 2 2 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 65 count: 2712002 average: 1.69212 | standard deviation: 1.96991 | 1360897 1325359 21728 77 70 68 70 76 80 69 67 73 72 73 84 92 88 79 92 99 90 99 110 100 152 248 67 61 86 136 322 805 413 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 3 count: 202870 average: 1.43811 | standard deviation: 0.497568 | 0 114133 88595 142 ]
Sequencer_1: [binsize: 2 max: 65 count: 7349 average: 25.5838 | standard deviation: 25.9339 | 3203 69 68 68 70 68 70 76 80 69 67 73 72 73 84 92 88 79 92 99 90 99 110 100 152 248 67 61 86 136 322 805 413 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 6 count: 1021243 average: 1.5772 | standard deviation: 0.649717 | 0 518922 418724 80293 3072 223 9 ]
SequencerACC_1: [binsize: 1 max: 5 count: 1480540 average: 1.68761 | standard deviation: 0.770596 | 0 724639 512169 225367 18328 37 ]
SequencerACC_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 547 count: 40093 average: 48.979 | standard deviation: 81.9403 | 0 31910 2883 790 427 321 344 305 259 233 203 124 114 89 93 103 95 99 92 83 88 91 101 134 136 167 228 314 218 42 4 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 547 count: 18383 average: 71.8323 | standard deviation: 114.417 | 0 12754 1963 340 145 135 172 135 125 111 122 110 103 83 91 102 95 99 91 83 87 90 101 134 136 167 228 314 218 42 4 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 8 max: 341 count: 21710 average: 29.6278 | standard deviation: 22.315 | 0 0 10457 8699 569 351 275 175 135 147 117 69 93 79 89 81 77 57 57 65 47 34 8 6 5 6 4 2 2 0 1 0 0 0 0 0 1 0 0 0 1 0 1 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 48 count: 6386 average: 19.5705 | standard deviation: 0.963467 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4366 593 1265 155 5 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 547 count: 11997 average: 99.6513 | standard deviation: 133.537 | 0 6369 1963 339 145 135 172 135 125 111 122 110 103 83 91 102 95 99 91 83 87 90 101 134 136 167 228 314 218 42 4 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 1385
system_time: 7
page_reclaims: 744671
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 664

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 4505
L2_TO_L2T_MSG = 3544
L2_DATA_GX = 0
L2T_TO_L1T_DATA = 309836
L1_DATA_GX = 0
L2_TO_L2T_ACK = 4706
L2T_TO_L1T_MSG = 1062752
L2_DATA_S = 21320
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 4390
L1_DATA_F = 7075
L1_DATA_PX = 18745
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 4251008
L2_MSG = 0
L2_COHMSG_INV = 1996
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 834
L2_ATOMIC = 0
L2_TO_L2T_DATA = 18685
L1_DATA = 0
L1_COHMSG = 21710
L1_COHMSG_INVACK = 834
L1T_TO_L2T_MSG = 77459
----------------------
total_flits_messages = 5809399
----------------------

DMA = 18945
DATA_GX_OW = 13684
DATA_PX_C = 14996
DATA_PX_D = 3749
DATA_GX_C = 3421
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:202870 full:0 size:[binsize: 1 max: 3 count: 202870 average: 1.33232 | standard deviation: 0.47107 | 0 135455 67413 2 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:7349 full:0 size:[binsize: 2 max: 64 count: 7349 average: 8.44646 | standard deviation: 14.7494 | 4445 763 277 139 104 95 88 80 76 74 73 72 70 69 67 63 58 58 58 58 58 58 58 58 58 57 38 33 32 32 32 32 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=2267045 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=2061422 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=1143418 [L2TCache]=0 [L2Cache]=74 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=229170 [L2TCache]=0 [L2Cache]=20280 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=44 [L2Cache]=0 [L1Cache]=76 [Directory]=5 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=10854 [L2Cache]=0 [L1Cache]=28464 [Directory]=896 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=636 [L2Cache]=6396 [L1Cache]=3667 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=15401 [L2Cache]=13705 [L1Cache]=4242 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1125 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1125 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1135 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1120 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00596639 flits/cycle
total_flits_on_link = 11836390
-------------
Total VC Load [0] = 11699 flits
Total VC Load [1] = 11560 flits
Total VC Load [2] = 11367 flits
Total VC Load [3] = 11214 flits
Total VC Load [4] = 10018 flits
Total VC Load [5] = 9955 flits
Total VC Load [6] = 9913 flits
Total VC Load [7] = 9834 flits
Total VC Load [8] = 784 flits
Total VC Load [9] = 797 flits
Total VC Load [10] = 788 flits
Total VC Load [11] = 785 flits
Total VC Load [12] = 78014 flits
Total VC Load [13] = 77602 flits
Total VC Load [14] = 75507 flits
Total VC Load [15] = 73443 flits
Total VC Load [16] = 10266 flits
Total VC Load [17] = 10248 flits
Total VC Load [18] = 10253 flits
Total VC Load [19] = 10233 flits
Total VC Load [20] = 2164371 flits
Total VC Load [21] = 2163999 flits
Total VC Load [22] = 2165132 flits
Total VC Load [23] = 2163432 flits
Total VC Load [24] = 686322 flits
Total VC Load [25] = 686533 flits
Total VC Load [26] = 685981 flits
Total VC Load [27] = 686340 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.000389211 flits/cycle 
Average VC Load [1] = 0.000384586 flits/cycle 
Average VC Load [2] = 0.000378165 flits/cycle 
Average VC Load [3] = 0.000373075 flits/cycle 
Average VC Load [4] = 0.000333286 flits/cycle 
Average VC Load [5] = 0.00033119 flits/cycle 
Average VC Load [6] = 0.000329793 flits/cycle 
Average VC Load [7] = 0.000327164 flits/cycle 
Average VC Load [8] = 2.60827e-05 flits/cycle 
Average VC Load [9] = 2.65152e-05 flits/cycle 
Average VC Load [10] = 2.62157e-05 flits/cycle 
Average VC Load [11] = 2.61159e-05 flits/cycle 
Average VC Load [12] = 0.00259543 flits/cycle 
Average VC Load [13] = 0.00258172 flits/cycle 
Average VC Load [14] = 0.00251202 flits/cycle 
Average VC Load [15] = 0.00244335 flits/cycle 
Average VC Load [16] = 0.000341537 flits/cycle 
Average VC Load [17] = 0.000340938 flits/cycle 
Average VC Load [18] = 0.000341104 flits/cycle 
Average VC Load [19] = 0.000340439 flits/cycle 
Average VC Load [20] = 0.0720058 flits/cycle 
Average VC Load [21] = 0.0719935 flits/cycle 
Average VC Load [22] = 0.0720311 flits/cycle 
Average VC Load [23] = 0.0719746 flits/cycle 
Average VC Load [24] = 0.022833 flits/cycle 
Average VC Load [25] = 0.0228401 flits/cycle 
Average VC Load [26] = 0.0228217 flits/cycle 
Average VC Load [27] = 0.0228336 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.71574
-------------
Dynamic_Link_Power = 0.0436344
Static_Link_Power = 0.733365
Total_Link_Power = 0.777
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.001859, Crossbar: 0.00349442, VC allocator: 0.000383912, SW allocator: 0.00105651, Clock: 0.153216, Total: 0.16001
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69892
Dynamic_Router_Power = 0.16001
Static_Router_Power = 1.53891
Total_Router_Power = 1.69892
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.203644
Total_Static_Power = 2.27227
Total_Power = 2.47592
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  1439031
L1_WThru  1062752
L1_Atomic  0
L1_Replacement  480
Data  0
Data_Done  77459
Ack  0
Ack_Done  1062752
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  77459
I  L1_WThru  464982
I  L1_Atomic  0 <-- 
I  L1_Replacement  480

S  Load  1361572
S  L1_WThru  597770
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  77459

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  474634
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  588118

 --- L2TCache ---
 - Event Counts -
L1_GETS  77459
L1_Write  464982
L1_Upgrade_T  593214
L1_Upgrade_NT  4556
L2_Atomic  0
L2_Expire  5
L2_Replacement  0
L2_Replacement_clean  0
Data  581
Data_all_Acks  3156
Ack  581
Ack_all  581
WB_Ack  3544
Fwd_GETX  3421
Fwd_GETS  123
Inv  0

 - Transitions -
NP  L1_GETS  1427
NP  L1_Write  2310
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  76032
E  L1_Write  462672
E  L1_Upgrade_NT  4556
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  3421
E  Fwd_GETS  118
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  593214
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  5
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  580
IS  Data_all_Acks  847
IS  Ack  580
IS  Ack_all  580

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  1
IM  Data_all_Acks  2309
IM  Ack  1
IM  Ack_all  1

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  5
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  3544
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  2258
L1_GETX  7158
L1_UPGRADE  834
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  901
WB_Data  1415
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  1415
Unblock_Cancel  0
Exclusive_Unblock  8835
PUTX_ACC  1210
DATA_ACC  2334

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  720
NP  L1_GETX  181
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  581
SS  L1_UPGRADE  834
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  1538
MT  L1_GETX  6396
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  720

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  181

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  1415

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  7420
MT_MB  PUTX_ACC  1087
MT_MB  DATA_ACC  2334

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  1415
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  123
MT_IIB  DATA_ACC  0 <-- 

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  1415

 --- L1Cache ---
 - Event Counts -
Load  161556
Ifetch  0
Store  48663
Inv  1996
L1_Replacement  0
Fwd_GETX  2975
Fwd_GETS  1415
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  4264
DataS_fromL1  1415
Data_all_Acks  0
Ack  834
Ack_all  834
WB_Ack  0

 - Transitions -
NP  Load  898
NP  Ifetch  0 <-- 
NP  Store  178
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  1360
I  Ifetch  0 <-- 
I  Store  3243
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  709
S  Ifetch  0 <-- 
S  Store  834
S  Inv  1996
S  L1_Replacement  0 <-- 

E  Load  144
E  Ifetch  0 <-- 
E  Store  3
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  840
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  158445
M  Ifetch  0 <-- 
M  Store  44405
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  2135
M  Fwd_GETS  1415
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  843
IS  DataS_fromL1  1415
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  3421
IM  Data_all_Acks  0 <-- 
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  834
SM  Ack_all  834

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  901
Data  0

 - Transitions -
I  Fetch  901
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:587654 full:0 size:[binsize: 1 max: 3 count: 587654 average: 1.02601 | standard deviation: 0.160928 | 0 572539 14948 167 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:552557 full:0 size:[binsize: 1 max: 3 count: 552557 average: 1.08386 | standard deviation: 0.2788 | 0 506465 45844 248 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:587654 full:0 size:[binsize: 1 max: 2 count: 587654 average: 1.005 | standard deviation: 0.0705388 | 0 584716 2938 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:552557 full:0 size:[binsize: 1 max: 2 count: 552557 average: 1.00359 | standard deviation: 0.0598006 | 0 550574 1983 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:1053160 full:0 size:[binsize: 1 max: 3 count: 1053160 average: 1.11916 | standard deviation: 0.325172 | 0 928080 124670 410 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:87051 full:0 size:[binsize: 1 max: 3 count: 87051 average: 1.03499 | standard deviation: 0.183901 | 0 84007 3042 2 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:1053160 full:0 size:[binsize: 1 max: 2 count: 1053160 average: 1.00224 | standard deviation: 0.0472777 | 0 1050801 2359 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:87051 full:0 size:[binsize: 1 max: 2 count: 87051 average: 1.01902 | standard deviation: 0.136629 | 0 85395 1656 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:19 full:0 size:[binsize: 1 max: 1 count: 19 average:     1 | standard deviation: 0 | 0 19 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:4928 full:0 size:[binsize: 1 max: 8 count: 4928 average: 1.40239 | standard deviation: 1.03481 | 0 4079 284 221 210 67 45 20 2 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:2326 full:0 size:[binsize: 1 max: 48 count: 2326 average: 30.2635 | standard deviation: 15.0136 | 0 35 40 54 55 32 24 27 34 34 35 27 34 36 30 29 34 33 31 32 36 35 28 32 35 30 25 35 27 31 31 35 28 32 33 39 28 36 41 58 59 75 76 113 185 222 172 77 16 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:15 full:0 size:[binsize: 1 max: 1 count: 15 average:     1 | standard deviation: 0 | 0 15 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:3722 full:0 size:[binsize: 1 max: 2 count: 3722 average: 1.00054 | standard deviation: 0.0231838 | 0 3720 2 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:3532 full:0 size:[binsize: 1 max: 2 count: 3532 average: 1.26869 | standard deviation: 0.443653 | 0 2583 949 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:27 full:0 size:[binsize: 1 max: 1 count: 27 average:     1 | standard deviation: 0 | 0 27 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:8416 full:0 size:[binsize: 1 max: 2 count: 8416 average: 1.04396 | standard deviation: 0.205104 | 0 8046 370 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:896 full:0 size:[binsize: 1 max: 1 count: 896 average:     1 | standard deviation: 0 | 0 896 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:23 full:0 size:[binsize: 1 max: 1 count: 23 average:     1 | standard deviation: 0 | 0 23 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:9326 full:0 size:[binsize: 1 max: 27 count: 9326 average: 3.20019 | standard deviation: 5.01472 | 0 6675 778 213 79 96 128 69 52 88 145 131 110 89 91 93 81 64 63 52 33 41 40 41 34 26 11 3 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:29 full:0 size:[binsize: 1 max: 3 count: 29 average: 1.48276 | standard deviation: 0.597614 | 0 16 12 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:9375 full:0 size:[binsize: 2 max: 98 count: 9375 average: 11.7635 | standard deviation: 21.7547 | 2952 2759 1347 286 98 68 77 64 58 58 68 63 58 53 48 44 52 47 47 49 62 42 49 46 29 39 32 34 36 34 44 35 34 44 48 45 32 30 23 30 29 37 32 34 31 39 52 45 11 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:28 full:0 size:[binsize: 1 max: 1 count: 28 average:     1 | standard deviation: 0 | 0 28 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:10222 full:0 size:[binsize: 1 max: 2 count: 10222 average: 1.03326 | standard deviation: 0.179412 | 0 9882 340 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:32 full:0 size:[binsize: 1 max: 2 count: 32 average: 1.03125 | standard deviation: 0.179605 | 0 31 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:11428 full:0 size:[binsize: 1 max: 2 count: 11428 average: 1.12452 | standard deviation: 0.330212 | 0 10005 1423 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:4637 full:0 size:[binsize: 1 max: 2 count: 4637 average: 1.03256 | standard deviation: 0.178068 | 0 4486 151 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:1428 full:0 size:[binsize: 1 max: 2 count: 1428 average: 1.0007 | standard deviation: 0.0264721 | 0 1427 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:5085 full:0 size:[binsize: 2 max: 60 count: 5085 average: 11.0863 | standard deviation: 15.3242 | 2209 715 265 150 115 99 93 89 79 76 76 74 73 69 106 116 73 58 58 58 58 59 58 46 37 33 32 32 32 32 15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:2135 full:0 size:[binsize: 1 max: 30 count: 2135 average: 1.7822 | standard deviation: 2.47953 | 0 1309 726 14 7 9 7 9 6 4 4 4 3 4 4 3 5 2 1 2 1 1 2 1 1 1 1 1 1 1 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:5666 full:0 size:[binsize: 1 max: 3 count: 5666 average: 1.12619 | standard deviation: 0.332685 | 0 4952 713 1 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:1428 full:0 size:[binsize: 1 max: 1 count: 1428 average:     1 | standard deviation: 0 | 0 1428 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:5085 full:0 size:[binsize: 1 max: 3 count: 5085 average: 1.16106 | standard deviation: 0.394693 | 0 4318 715 52 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:1427 full:0 size:[binsize: 1 max: 2 count: 1427 average: 1.03924 | standard deviation: 0.194597 | 0 1371 56 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:4959 full:0 size:[binsize: 1 max: 2 count: 4959 average: 1.0004 | standard deviation: 0.0200845 | 0 4957 2 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:2135 full:0 size:[binsize: 1 max: 1 count: 2135 average:     1 | standard deviation: 0 | 0 2135 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:5212 full:0 size:[binsize: 1 max: 2 count: 5212 average: 1.06639 | standard deviation: 0.249351 | 0 4866 346 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:225 full:0 size:[binsize: 1 max: 1 count: 225 average:     1 | standard deviation: 0 | 0 225 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:225 full:0 size:[binsize: 1 max: 1 count: 225 average:     1 | standard deviation: 0 | 0 225 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:227 full:0 size:[binsize: 1 max: 1 count: 227 average:     1 | standard deviation: 0 | 0 227 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:224 full:0 size:[binsize: 1 max: 1 count: 224 average:     1 | standard deviation: 0 | 0 224 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:225 full:0 size:[binsize: 1 max: 1 count: 225 average:     1 | standard deviation: 0 | 0 225 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:225 full:0 size:[binsize: 1 max: 1 count: 225 average:     1 | standard deviation: 0 | 0 225 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:227 full:0 size:[binsize: 1 max: 1 count: 227 average:     1 | standard deviation: 0 | 0 227 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:224 full:0 size:[binsize: 1 max: 1 count: 224 average:     1 | standard deviation: 0 | 0 224 ]
