// Seed: 3741323396
module module_0 (
    output tri0 id_0,
    input  wor  id_1
);
endmodule
module module_1 #(
    parameter id_21 = 32'd2,
    parameter id_5  = 32'd45
) (
    output tri0 id_0,
    input tri id_1,
    input wor id_2,
    input wor id_3,
    output wire id_4,
    input wor _id_5,
    input wand id_6,
    input tri id_7,
    inout wor id_8,
    input supply0 id_9,
    input supply1 id_10,
    output tri1 id_11,
    output tri1 id_12,
    output tri1 id_13,
    output tri0 id_14,
    input tri0 id_15,
    output supply0 id_16,
    input wand id_17,
    input uwire id_18
    , id_39,
    input tri0 id_19,
    input tri1 id_20,
    output wand _id_21,
    output supply0 id_22,
    output wire id_23,
    output wire id_24,
    input tri0 id_25,
    input wor id_26,
    output tri1 id_27,
    output wire id_28,
    input supply0 id_29,
    output wand id_30,
    input tri1 id_31,
    inout tri id_32,
    input tri id_33,
    input wire id_34,
    input wand id_35,
    output wand id_36,
    output tri1 id_37
);
  logic [id_21 : id_5] id_40;
  module_0 modCall_1 (
      id_23,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
