// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        twid_rom_M_real_V_address0,
        twid_rom_M_real_V_ce0,
        twid_rom_M_real_V_we0,
        twid_rom_M_real_V_d0,
        twid_rom_M_real_V_address1,
        twid_rom_M_real_V_ce1,
        twid_rom_M_real_V_we1,
        twid_rom_M_real_V_d1,
        twid_rom_M_imag_V_address0,
        twid_rom_M_imag_V_ce0,
        twid_rom_M_imag_V_we0,
        twid_rom_M_imag_V_d0,
        twid_rom_M_imag_V_address1,
        twid_rom_M_imag_V_ce1,
        twid_rom_M_imag_V_we1,
        twid_rom_M_imag_V_d1
);

parameter    ap_ST_fsm_state1 = 128'd1;
parameter    ap_ST_fsm_state2 = 128'd2;
parameter    ap_ST_fsm_state3 = 128'd4;
parameter    ap_ST_fsm_state4 = 128'd8;
parameter    ap_ST_fsm_state5 = 128'd16;
parameter    ap_ST_fsm_state6 = 128'd32;
parameter    ap_ST_fsm_state7 = 128'd64;
parameter    ap_ST_fsm_state8 = 128'd128;
parameter    ap_ST_fsm_state9 = 128'd256;
parameter    ap_ST_fsm_state10 = 128'd512;
parameter    ap_ST_fsm_state11 = 128'd1024;
parameter    ap_ST_fsm_state12 = 128'd2048;
parameter    ap_ST_fsm_state13 = 128'd4096;
parameter    ap_ST_fsm_state14 = 128'd8192;
parameter    ap_ST_fsm_state15 = 128'd16384;
parameter    ap_ST_fsm_state16 = 128'd32768;
parameter    ap_ST_fsm_state17 = 128'd65536;
parameter    ap_ST_fsm_state18 = 128'd131072;
parameter    ap_ST_fsm_state19 = 128'd262144;
parameter    ap_ST_fsm_state20 = 128'd524288;
parameter    ap_ST_fsm_state21 = 128'd1048576;
parameter    ap_ST_fsm_state22 = 128'd2097152;
parameter    ap_ST_fsm_state23 = 128'd4194304;
parameter    ap_ST_fsm_state24 = 128'd8388608;
parameter    ap_ST_fsm_state25 = 128'd16777216;
parameter    ap_ST_fsm_state26 = 128'd33554432;
parameter    ap_ST_fsm_state27 = 128'd67108864;
parameter    ap_ST_fsm_state28 = 128'd134217728;
parameter    ap_ST_fsm_state29 = 128'd268435456;
parameter    ap_ST_fsm_state30 = 128'd536870912;
parameter    ap_ST_fsm_state31 = 128'd1073741824;
parameter    ap_ST_fsm_state32 = 128'd2147483648;
parameter    ap_ST_fsm_state33 = 128'd4294967296;
parameter    ap_ST_fsm_state34 = 128'd8589934592;
parameter    ap_ST_fsm_state35 = 128'd17179869184;
parameter    ap_ST_fsm_state36 = 128'd34359738368;
parameter    ap_ST_fsm_state37 = 128'd68719476736;
parameter    ap_ST_fsm_state38 = 128'd137438953472;
parameter    ap_ST_fsm_state39 = 128'd274877906944;
parameter    ap_ST_fsm_state40 = 128'd549755813888;
parameter    ap_ST_fsm_state41 = 128'd1099511627776;
parameter    ap_ST_fsm_state42 = 128'd2199023255552;
parameter    ap_ST_fsm_state43 = 128'd4398046511104;
parameter    ap_ST_fsm_state44 = 128'd8796093022208;
parameter    ap_ST_fsm_state45 = 128'd17592186044416;
parameter    ap_ST_fsm_state46 = 128'd35184372088832;
parameter    ap_ST_fsm_state47 = 128'd70368744177664;
parameter    ap_ST_fsm_state48 = 128'd140737488355328;
parameter    ap_ST_fsm_state49 = 128'd281474976710656;
parameter    ap_ST_fsm_state50 = 128'd562949953421312;
parameter    ap_ST_fsm_state51 = 128'd1125899906842624;
parameter    ap_ST_fsm_state52 = 128'd2251799813685248;
parameter    ap_ST_fsm_state53 = 128'd4503599627370496;
parameter    ap_ST_fsm_state54 = 128'd9007199254740992;
parameter    ap_ST_fsm_state55 = 128'd18014398509481984;
parameter    ap_ST_fsm_state56 = 128'd36028797018963968;
parameter    ap_ST_fsm_state57 = 128'd72057594037927936;
parameter    ap_ST_fsm_state58 = 128'd144115188075855872;
parameter    ap_ST_fsm_state59 = 128'd288230376151711744;
parameter    ap_ST_fsm_state60 = 128'd576460752303423488;
parameter    ap_ST_fsm_state61 = 128'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 128'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 128'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 128'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 128'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 128'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 128'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 128'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 128'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 128'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 128'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 128'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 128'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 128'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 128'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 128'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 128'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 128'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 128'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 128'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 128'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 128'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 128'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 128'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 128'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 128'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 128'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 128'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 128'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 128'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 128'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 128'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 128'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 128'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 128'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 128'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 128'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 128'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 128'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 128'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 128'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 128'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 128'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 128'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 128'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 128'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 128'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 128'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 128'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 128'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 128'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 128'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 128'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 128'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 128'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 128'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 128'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 128'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 128'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 128'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 128'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 128'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 128'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 128'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 128'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 128'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 128'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 128'd170141183460469231731687303715884105728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [7:0] twid_rom_M_real_V_address0;
output   twid_rom_M_real_V_ce0;
output   twid_rom_M_real_V_we0;
output  [14:0] twid_rom_M_real_V_d0;
output  [7:0] twid_rom_M_real_V_address1;
output   twid_rom_M_real_V_ce1;
output   twid_rom_M_real_V_we1;
output  [14:0] twid_rom_M_real_V_d1;
output  [7:0] twid_rom_M_imag_V_address0;
output   twid_rom_M_imag_V_ce0;
output   twid_rom_M_imag_V_we0;
output  [15:0] twid_rom_M_imag_V_d0;
output  [7:0] twid_rom_M_imag_V_address1;
output   twid_rom_M_imag_V_ce1;
output   twid_rom_M_imag_V_we1;
output  [15:0] twid_rom_M_imag_V_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] twid_rom_M_real_V_address0;
reg twid_rom_M_real_V_ce0;
reg twid_rom_M_real_V_we0;
reg[14:0] twid_rom_M_real_V_d0;
reg[7:0] twid_rom_M_real_V_address1;
reg twid_rom_M_real_V_ce1;
reg twid_rom_M_real_V_we1;
reg[14:0] twid_rom_M_real_V_d1;
reg[7:0] twid_rom_M_imag_V_address0;
reg twid_rom_M_imag_V_ce0;
reg twid_rom_M_imag_V_we0;
reg[15:0] twid_rom_M_imag_V_d0;
reg[7:0] twid_rom_M_imag_V_address1;
reg twid_rom_M_imag_V_ce1;
reg twid_rom_M_imag_V_we1;
reg[15:0] twid_rom_M_imag_V_d1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [127:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state69;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state81;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state84;
wire    ap_CS_fsm_state85;
wire    ap_CS_fsm_state86;
wire    ap_CS_fsm_state87;
wire    ap_CS_fsm_state88;
wire    ap_CS_fsm_state89;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state91;
wire    ap_CS_fsm_state92;
wire    ap_CS_fsm_state93;
wire    ap_CS_fsm_state94;
wire    ap_CS_fsm_state95;
wire    ap_CS_fsm_state96;
wire    ap_CS_fsm_state97;
wire    ap_CS_fsm_state98;
wire    ap_CS_fsm_state99;
wire    ap_CS_fsm_state100;
wire    ap_CS_fsm_state101;
wire    ap_CS_fsm_state102;
wire    ap_CS_fsm_state103;
wire    ap_CS_fsm_state104;
wire    ap_CS_fsm_state105;
wire    ap_CS_fsm_state106;
wire    ap_CS_fsm_state107;
wire    ap_CS_fsm_state108;
wire    ap_CS_fsm_state109;
wire    ap_CS_fsm_state110;
wire    ap_CS_fsm_state111;
wire    ap_CS_fsm_state112;
wire    ap_CS_fsm_state113;
wire    ap_CS_fsm_state114;
wire    ap_CS_fsm_state115;
wire    ap_CS_fsm_state116;
wire    ap_CS_fsm_state117;
wire    ap_CS_fsm_state118;
wire    ap_CS_fsm_state119;
wire    ap_CS_fsm_state120;
wire    ap_CS_fsm_state121;
wire    ap_CS_fsm_state122;
wire    ap_CS_fsm_state123;
wire    ap_CS_fsm_state124;
wire    ap_CS_fsm_state125;
wire    ap_CS_fsm_state126;
wire    ap_CS_fsm_state127;
wire    ap_CS_fsm_state128;
reg    ap_block_state1;
reg   [127:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 128'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state128)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        twid_rom_M_imag_V_address0 = 64'd255;
    end else if ((1'b1 == ap_CS_fsm_state127)) begin
        twid_rom_M_imag_V_address0 = 64'd253;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        twid_rom_M_imag_V_address0 = 64'd251;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        twid_rom_M_imag_V_address0 = 64'd249;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        twid_rom_M_imag_V_address0 = 64'd247;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        twid_rom_M_imag_V_address0 = 64'd245;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        twid_rom_M_imag_V_address0 = 64'd243;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        twid_rom_M_imag_V_address0 = 64'd241;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        twid_rom_M_imag_V_address0 = 64'd239;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        twid_rom_M_imag_V_address0 = 64'd237;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        twid_rom_M_imag_V_address0 = 64'd235;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        twid_rom_M_imag_V_address0 = 64'd233;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        twid_rom_M_imag_V_address0 = 64'd231;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        twid_rom_M_imag_V_address0 = 64'd229;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        twid_rom_M_imag_V_address0 = 64'd227;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        twid_rom_M_imag_V_address0 = 64'd225;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        twid_rom_M_imag_V_address0 = 64'd223;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        twid_rom_M_imag_V_address0 = 64'd221;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        twid_rom_M_imag_V_address0 = 64'd219;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        twid_rom_M_imag_V_address0 = 64'd217;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        twid_rom_M_imag_V_address0 = 64'd215;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        twid_rom_M_imag_V_address0 = 64'd213;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        twid_rom_M_imag_V_address0 = 64'd211;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        twid_rom_M_imag_V_address0 = 64'd209;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        twid_rom_M_imag_V_address0 = 64'd207;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        twid_rom_M_imag_V_address0 = 64'd205;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        twid_rom_M_imag_V_address0 = 64'd203;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        twid_rom_M_imag_V_address0 = 64'd201;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        twid_rom_M_imag_V_address0 = 64'd199;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        twid_rom_M_imag_V_address0 = 64'd197;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        twid_rom_M_imag_V_address0 = 64'd195;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        twid_rom_M_imag_V_address0 = 64'd193;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        twid_rom_M_imag_V_address0 = 64'd191;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        twid_rom_M_imag_V_address0 = 64'd189;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        twid_rom_M_imag_V_address0 = 64'd187;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        twid_rom_M_imag_V_address0 = 64'd185;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        twid_rom_M_imag_V_address0 = 64'd183;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        twid_rom_M_imag_V_address0 = 64'd181;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        twid_rom_M_imag_V_address0 = 64'd179;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        twid_rom_M_imag_V_address0 = 64'd177;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        twid_rom_M_imag_V_address0 = 64'd175;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        twid_rom_M_imag_V_address0 = 64'd173;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        twid_rom_M_imag_V_address0 = 64'd171;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        twid_rom_M_imag_V_address0 = 64'd169;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        twid_rom_M_imag_V_address0 = 64'd167;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        twid_rom_M_imag_V_address0 = 64'd165;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        twid_rom_M_imag_V_address0 = 64'd163;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        twid_rom_M_imag_V_address0 = 64'd161;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        twid_rom_M_imag_V_address0 = 64'd159;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        twid_rom_M_imag_V_address0 = 64'd157;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        twid_rom_M_imag_V_address0 = 64'd155;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        twid_rom_M_imag_V_address0 = 64'd153;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        twid_rom_M_imag_V_address0 = 64'd151;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        twid_rom_M_imag_V_address0 = 64'd149;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        twid_rom_M_imag_V_address0 = 64'd147;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        twid_rom_M_imag_V_address0 = 64'd145;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        twid_rom_M_imag_V_address0 = 64'd143;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        twid_rom_M_imag_V_address0 = 64'd141;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        twid_rom_M_imag_V_address0 = 64'd139;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        twid_rom_M_imag_V_address0 = 64'd137;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        twid_rom_M_imag_V_address0 = 64'd135;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        twid_rom_M_imag_V_address0 = 64'd133;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        twid_rom_M_imag_V_address0 = 64'd131;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        twid_rom_M_imag_V_address0 = 64'd129;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        twid_rom_M_imag_V_address0 = 64'd127;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        twid_rom_M_imag_V_address0 = 64'd125;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        twid_rom_M_imag_V_address0 = 64'd123;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        twid_rom_M_imag_V_address0 = 64'd121;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        twid_rom_M_imag_V_address0 = 64'd119;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        twid_rom_M_imag_V_address0 = 64'd117;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        twid_rom_M_imag_V_address0 = 64'd115;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        twid_rom_M_imag_V_address0 = 64'd113;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        twid_rom_M_imag_V_address0 = 64'd111;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        twid_rom_M_imag_V_address0 = 64'd109;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        twid_rom_M_imag_V_address0 = 64'd107;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        twid_rom_M_imag_V_address0 = 64'd105;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        twid_rom_M_imag_V_address0 = 64'd103;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        twid_rom_M_imag_V_address0 = 64'd101;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        twid_rom_M_imag_V_address0 = 64'd99;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        twid_rom_M_imag_V_address0 = 64'd97;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        twid_rom_M_imag_V_address0 = 64'd95;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        twid_rom_M_imag_V_address0 = 64'd93;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        twid_rom_M_imag_V_address0 = 64'd91;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        twid_rom_M_imag_V_address0 = 64'd89;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        twid_rom_M_imag_V_address0 = 64'd87;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        twid_rom_M_imag_V_address0 = 64'd85;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        twid_rom_M_imag_V_address0 = 64'd83;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        twid_rom_M_imag_V_address0 = 64'd81;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        twid_rom_M_imag_V_address0 = 64'd79;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        twid_rom_M_imag_V_address0 = 64'd77;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        twid_rom_M_imag_V_address0 = 64'd75;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        twid_rom_M_imag_V_address0 = 64'd73;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        twid_rom_M_imag_V_address0 = 64'd71;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        twid_rom_M_imag_V_address0 = 64'd69;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        twid_rom_M_imag_V_address0 = 64'd67;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        twid_rom_M_imag_V_address0 = 64'd65;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        twid_rom_M_imag_V_address0 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        twid_rom_M_imag_V_address0 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        twid_rom_M_imag_V_address0 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        twid_rom_M_imag_V_address0 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        twid_rom_M_imag_V_address0 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        twid_rom_M_imag_V_address0 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        twid_rom_M_imag_V_address0 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        twid_rom_M_imag_V_address0 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        twid_rom_M_imag_V_address0 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        twid_rom_M_imag_V_address0 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        twid_rom_M_imag_V_address0 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        twid_rom_M_imag_V_address0 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        twid_rom_M_imag_V_address0 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        twid_rom_M_imag_V_address0 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        twid_rom_M_imag_V_address0 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        twid_rom_M_imag_V_address0 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        twid_rom_M_imag_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        twid_rom_M_imag_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        twid_rom_M_imag_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        twid_rom_M_imag_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        twid_rom_M_imag_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        twid_rom_M_imag_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        twid_rom_M_imag_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        twid_rom_M_imag_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        twid_rom_M_imag_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        twid_rom_M_imag_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        twid_rom_M_imag_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        twid_rom_M_imag_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        twid_rom_M_imag_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        twid_rom_M_imag_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        twid_rom_M_imag_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        twid_rom_M_imag_V_address0 = 64'd1;
    end else begin
        twid_rom_M_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        twid_rom_M_imag_V_address1 = 64'd254;
    end else if ((1'b1 == ap_CS_fsm_state127)) begin
        twid_rom_M_imag_V_address1 = 64'd252;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        twid_rom_M_imag_V_address1 = 64'd250;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        twid_rom_M_imag_V_address1 = 64'd248;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        twid_rom_M_imag_V_address1 = 64'd246;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        twid_rom_M_imag_V_address1 = 64'd244;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        twid_rom_M_imag_V_address1 = 64'd242;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        twid_rom_M_imag_V_address1 = 64'd240;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        twid_rom_M_imag_V_address1 = 64'd238;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        twid_rom_M_imag_V_address1 = 64'd236;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        twid_rom_M_imag_V_address1 = 64'd234;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        twid_rom_M_imag_V_address1 = 64'd232;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        twid_rom_M_imag_V_address1 = 64'd230;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        twid_rom_M_imag_V_address1 = 64'd228;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        twid_rom_M_imag_V_address1 = 64'd226;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        twid_rom_M_imag_V_address1 = 64'd224;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        twid_rom_M_imag_V_address1 = 64'd222;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        twid_rom_M_imag_V_address1 = 64'd220;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        twid_rom_M_imag_V_address1 = 64'd218;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        twid_rom_M_imag_V_address1 = 64'd216;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        twid_rom_M_imag_V_address1 = 64'd214;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        twid_rom_M_imag_V_address1 = 64'd212;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        twid_rom_M_imag_V_address1 = 64'd210;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        twid_rom_M_imag_V_address1 = 64'd208;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        twid_rom_M_imag_V_address1 = 64'd206;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        twid_rom_M_imag_V_address1 = 64'd204;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        twid_rom_M_imag_V_address1 = 64'd202;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        twid_rom_M_imag_V_address1 = 64'd200;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        twid_rom_M_imag_V_address1 = 64'd198;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        twid_rom_M_imag_V_address1 = 64'd196;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        twid_rom_M_imag_V_address1 = 64'd194;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        twid_rom_M_imag_V_address1 = 64'd192;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        twid_rom_M_imag_V_address1 = 64'd190;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        twid_rom_M_imag_V_address1 = 64'd188;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        twid_rom_M_imag_V_address1 = 64'd186;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        twid_rom_M_imag_V_address1 = 64'd184;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        twid_rom_M_imag_V_address1 = 64'd182;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        twid_rom_M_imag_V_address1 = 64'd180;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        twid_rom_M_imag_V_address1 = 64'd178;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        twid_rom_M_imag_V_address1 = 64'd176;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        twid_rom_M_imag_V_address1 = 64'd174;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        twid_rom_M_imag_V_address1 = 64'd172;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        twid_rom_M_imag_V_address1 = 64'd170;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        twid_rom_M_imag_V_address1 = 64'd168;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        twid_rom_M_imag_V_address1 = 64'd166;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        twid_rom_M_imag_V_address1 = 64'd164;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        twid_rom_M_imag_V_address1 = 64'd162;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        twid_rom_M_imag_V_address1 = 64'd160;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        twid_rom_M_imag_V_address1 = 64'd158;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        twid_rom_M_imag_V_address1 = 64'd156;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        twid_rom_M_imag_V_address1 = 64'd154;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        twid_rom_M_imag_V_address1 = 64'd152;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        twid_rom_M_imag_V_address1 = 64'd150;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        twid_rom_M_imag_V_address1 = 64'd148;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        twid_rom_M_imag_V_address1 = 64'd146;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        twid_rom_M_imag_V_address1 = 64'd144;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        twid_rom_M_imag_V_address1 = 64'd142;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        twid_rom_M_imag_V_address1 = 64'd140;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        twid_rom_M_imag_V_address1 = 64'd138;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        twid_rom_M_imag_V_address1 = 64'd136;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        twid_rom_M_imag_V_address1 = 64'd134;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        twid_rom_M_imag_V_address1 = 64'd132;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        twid_rom_M_imag_V_address1 = 64'd130;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        twid_rom_M_imag_V_address1 = 64'd128;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        twid_rom_M_imag_V_address1 = 64'd126;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        twid_rom_M_imag_V_address1 = 64'd124;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        twid_rom_M_imag_V_address1 = 64'd122;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        twid_rom_M_imag_V_address1 = 64'd120;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        twid_rom_M_imag_V_address1 = 64'd118;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        twid_rom_M_imag_V_address1 = 64'd116;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        twid_rom_M_imag_V_address1 = 64'd114;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        twid_rom_M_imag_V_address1 = 64'd112;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        twid_rom_M_imag_V_address1 = 64'd110;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        twid_rom_M_imag_V_address1 = 64'd108;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        twid_rom_M_imag_V_address1 = 64'd106;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        twid_rom_M_imag_V_address1 = 64'd104;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        twid_rom_M_imag_V_address1 = 64'd102;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        twid_rom_M_imag_V_address1 = 64'd100;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        twid_rom_M_imag_V_address1 = 64'd98;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        twid_rom_M_imag_V_address1 = 64'd96;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        twid_rom_M_imag_V_address1 = 64'd94;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        twid_rom_M_imag_V_address1 = 64'd92;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        twid_rom_M_imag_V_address1 = 64'd90;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        twid_rom_M_imag_V_address1 = 64'd88;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        twid_rom_M_imag_V_address1 = 64'd86;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        twid_rom_M_imag_V_address1 = 64'd84;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        twid_rom_M_imag_V_address1 = 64'd82;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        twid_rom_M_imag_V_address1 = 64'd80;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        twid_rom_M_imag_V_address1 = 64'd78;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        twid_rom_M_imag_V_address1 = 64'd76;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        twid_rom_M_imag_V_address1 = 64'd74;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        twid_rom_M_imag_V_address1 = 64'd72;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        twid_rom_M_imag_V_address1 = 64'd70;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        twid_rom_M_imag_V_address1 = 64'd68;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        twid_rom_M_imag_V_address1 = 64'd66;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        twid_rom_M_imag_V_address1 = 64'd64;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        twid_rom_M_imag_V_address1 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        twid_rom_M_imag_V_address1 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        twid_rom_M_imag_V_address1 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        twid_rom_M_imag_V_address1 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        twid_rom_M_imag_V_address1 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        twid_rom_M_imag_V_address1 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        twid_rom_M_imag_V_address1 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        twid_rom_M_imag_V_address1 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        twid_rom_M_imag_V_address1 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        twid_rom_M_imag_V_address1 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        twid_rom_M_imag_V_address1 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        twid_rom_M_imag_V_address1 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        twid_rom_M_imag_V_address1 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        twid_rom_M_imag_V_address1 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        twid_rom_M_imag_V_address1 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        twid_rom_M_imag_V_address1 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        twid_rom_M_imag_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        twid_rom_M_imag_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        twid_rom_M_imag_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        twid_rom_M_imag_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        twid_rom_M_imag_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        twid_rom_M_imag_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        twid_rom_M_imag_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        twid_rom_M_imag_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        twid_rom_M_imag_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        twid_rom_M_imag_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        twid_rom_M_imag_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        twid_rom_M_imag_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        twid_rom_M_imag_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        twid_rom_M_imag_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        twid_rom_M_imag_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        twid_rom_M_imag_V_address1 = 64'd0;
    end else begin
        twid_rom_M_imag_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        twid_rom_M_imag_V_ce0 = 1'b1;
    end else begin
        twid_rom_M_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        twid_rom_M_imag_V_ce1 = 1'b1;
    end else begin
        twid_rom_M_imag_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        twid_rom_M_imag_V_d0 = 16'd32768;
    end else if ((1'b1 == ap_CS_fsm_state127)) begin
        twid_rom_M_imag_V_d0 = 16'd32773;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        twid_rom_M_imag_V_d0 = 16'd32783;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        twid_rom_M_imag_V_d0 = 16'd32798;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        twid_rom_M_imag_V_d0 = 16'd32817;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        twid_rom_M_imag_V_d0 = 16'd32842;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        twid_rom_M_imag_V_d0 = 16'd32872;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        twid_rom_M_imag_V_d0 = 16'd32906;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        twid_rom_M_imag_V_d0 = 16'd32946;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        twid_rom_M_imag_V_d0 = 16'd32990;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        twid_rom_M_imag_V_d0 = 16'd33039;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        twid_rom_M_imag_V_d0 = 16'd33093;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        twid_rom_M_imag_V_d0 = 16'd33152;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        twid_rom_M_imag_V_d0 = 16'd33216;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        twid_rom_M_imag_V_d0 = 16'd33285;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        twid_rom_M_imag_V_d0 = 16'd33359;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        twid_rom_M_imag_V_d0 = 16'd33437;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        twid_rom_M_imag_V_d0 = 16'd33520;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        twid_rom_M_imag_V_d0 = 16'd33608;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        twid_rom_M_imag_V_d0 = 16'd33701;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        twid_rom_M_imag_V_d0 = 16'd33799;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        twid_rom_M_imag_V_d0 = 16'd33901;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        twid_rom_M_imag_V_d0 = 16'd34009;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        twid_rom_M_imag_V_d0 = 16'd34121;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        twid_rom_M_imag_V_d0 = 16'd34237;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        twid_rom_M_imag_V_d0 = 16'd34359;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        twid_rom_M_imag_V_d0 = 16'd34485;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        twid_rom_M_imag_V_d0 = 16'd34616;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        twid_rom_M_imag_V_d0 = 16'd34751;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        twid_rom_M_imag_V_d0 = 16'd34891;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        twid_rom_M_imag_V_d0 = 16'd35036;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        twid_rom_M_imag_V_d0 = 16'd35185;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        twid_rom_M_imag_V_d0 = 16'd35339;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        twid_rom_M_imag_V_d0 = 16'd35498;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        twid_rom_M_imag_V_d0 = 16'd35661;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        twid_rom_M_imag_V_d0 = 16'd35828;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        twid_rom_M_imag_V_d0 = 16'd36000;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        twid_rom_M_imag_V_d0 = 16'd36176;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        twid_rom_M_imag_V_d0 = 16'd36357;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        twid_rom_M_imag_V_d0 = 16'd36542;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        twid_rom_M_imag_V_d0 = 16'd36732;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        twid_rom_M_imag_V_d0 = 16'd36926;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        twid_rom_M_imag_V_d0 = 16'd37124;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        twid_rom_M_imag_V_d0 = 16'd37327;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        twid_rom_M_imag_V_d0 = 16'd37533;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        twid_rom_M_imag_V_d0 = 16'd37744;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        twid_rom_M_imag_V_d0 = 16'd37959;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        twid_rom_M_imag_V_d0 = 16'd38179;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        twid_rom_M_imag_V_d0 = 16'd38402;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        twid_rom_M_imag_V_d0 = 16'd38630;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        twid_rom_M_imag_V_d0 = 16'd38861;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        twid_rom_M_imag_V_d0 = 16'd39097;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        twid_rom_M_imag_V_d0 = 16'd39336;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        twid_rom_M_imag_V_d0 = 16'd39580;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        twid_rom_M_imag_V_d0 = 16'd39827;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        twid_rom_M_imag_V_d0 = 16'd40078;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        twid_rom_M_imag_V_d0 = 16'd40334;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        twid_rom_M_imag_V_d0 = 16'd40592;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        twid_rom_M_imag_V_d0 = 16'd40855;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        twid_rom_M_imag_V_d0 = 16'd41121;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        twid_rom_M_imag_V_d0 = 16'd41391;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        twid_rom_M_imag_V_d0 = 16'd41665;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        twid_rom_M_imag_V_d0 = 16'd41942;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        twid_rom_M_imag_V_d0 = 16'd42223;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        twid_rom_M_imag_V_d0 = 16'd42508;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        twid_rom_M_imag_V_d0 = 16'd42795;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        twid_rom_M_imag_V_d0 = 16'd43087;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        twid_rom_M_imag_V_d0 = 16'd43381;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        twid_rom_M_imag_V_d0 = 16'd43679;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        twid_rom_M_imag_V_d0 = 16'd43980;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        twid_rom_M_imag_V_d0 = 16'd44285;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        twid_rom_M_imag_V_d0 = 16'd44593;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        twid_rom_M_imag_V_d0 = 16'd44904;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        twid_rom_M_imag_V_d0 = 16'd45217;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        twid_rom_M_imag_V_d0 = 16'd45534;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        twid_rom_M_imag_V_d0 = 16'd45854;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        twid_rom_M_imag_V_d0 = 16'd46177;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        twid_rom_M_imag_V_d0 = 16'd46503;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        twid_rom_M_imag_V_d0 = 16'd46832;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        twid_rom_M_imag_V_d0 = 16'd47164;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        twid_rom_M_imag_V_d0 = 16'd47498;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        twid_rom_M_imag_V_d0 = 16'd47835;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        twid_rom_M_imag_V_d0 = 16'd48175;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        twid_rom_M_imag_V_d0 = 16'd48517;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        twid_rom_M_imag_V_d0 = 16'd48862;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        twid_rom_M_imag_V_d0 = 16'd49210;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        twid_rom_M_imag_V_d0 = 16'd49559;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        twid_rom_M_imag_V_d0 = 16'd49912;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        twid_rom_M_imag_V_d0 = 16'd50266;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        twid_rom_M_imag_V_d0 = 16'd50623;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        twid_rom_M_imag_V_d0 = 16'd50983;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        twid_rom_M_imag_V_d0 = 16'd51344;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        twid_rom_M_imag_V_d0 = 16'd51707;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        twid_rom_M_imag_V_d0 = 16'd52073;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        twid_rom_M_imag_V_d0 = 16'd52441;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        twid_rom_M_imag_V_d0 = 16'd52810;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        twid_rom_M_imag_V_d0 = 16'd53182;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        twid_rom_M_imag_V_d0 = 16'd53555;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        twid_rom_M_imag_V_d0 = 16'd53930;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        twid_rom_M_imag_V_d0 = 16'd54307;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        twid_rom_M_imag_V_d0 = 16'd54686;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        twid_rom_M_imag_V_d0 = 16'd55066;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        twid_rom_M_imag_V_d0 = 16'd55448;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        twid_rom_M_imag_V_d0 = 16'd55831;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        twid_rom_M_imag_V_d0 = 16'd56216;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        twid_rom_M_imag_V_d0 = 16'd56602;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        twid_rom_M_imag_V_d0 = 16'd56990;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        twid_rom_M_imag_V_d0 = 16'd57379;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        twid_rom_M_imag_V_d0 = 16'd57769;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        twid_rom_M_imag_V_d0 = 16'd58160;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        twid_rom_M_imag_V_d0 = 16'd58552;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        twid_rom_M_imag_V_d0 = 16'd58946;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        twid_rom_M_imag_V_d0 = 16'd59340;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        twid_rom_M_imag_V_d0 = 16'd59735;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        twid_rom_M_imag_V_d0 = 16'd60132;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        twid_rom_M_imag_V_d0 = 16'd60529;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        twid_rom_M_imag_V_d0 = 16'd60926;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        twid_rom_M_imag_V_d0 = 16'd61325;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        twid_rom_M_imag_V_d0 = 16'd61724;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        twid_rom_M_imag_V_d0 = 16'd62124;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        twid_rom_M_imag_V_d0 = 16'd62524;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        twid_rom_M_imag_V_d0 = 16'd62924;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        twid_rom_M_imag_V_d0 = 16'd63325;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        twid_rom_M_imag_V_d0 = 16'd63727;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        twid_rom_M_imag_V_d0 = 16'd64128;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        twid_rom_M_imag_V_d0 = 16'd64530;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        twid_rom_M_imag_V_d0 = 16'd64932;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        twid_rom_M_imag_V_d0 = 16'd65334;
    end else begin
        twid_rom_M_imag_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        twid_rom_M_imag_V_d1 = 16'd32770;
    end else if ((1'b1 == ap_CS_fsm_state127)) begin
        twid_rom_M_imag_V_d1 = 16'd32777;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        twid_rom_M_imag_V_d1 = 16'd32790;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        twid_rom_M_imag_V_d1 = 16'd32807;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        twid_rom_M_imag_V_d1 = 16'd32829;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        twid_rom_M_imag_V_d1 = 16'd32856;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        twid_rom_M_imag_V_d1 = 16'd32888;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        twid_rom_M_imag_V_d1 = 16'd32925;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        twid_rom_M_imag_V_d1 = 16'd32967;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        twid_rom_M_imag_V_d1 = 16'd33014;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        twid_rom_M_imag_V_d1 = 16'd33066;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        twid_rom_M_imag_V_d1 = 16'd33122;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        twid_rom_M_imag_V_d1 = 16'd33184;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        twid_rom_M_imag_V_d1 = 16'd33250;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        twid_rom_M_imag_V_d1 = 16'd33321;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        twid_rom_M_imag_V_d1 = 16'd33397;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        twid_rom_M_imag_V_d1 = 16'd33478;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        twid_rom_M_imag_V_d1 = 16'd33564;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        twid_rom_M_imag_V_d1 = 16'd33654;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        twid_rom_M_imag_V_d1 = 16'd33750;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        twid_rom_M_imag_V_d1 = 16'd33850;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        twid_rom_M_imag_V_d1 = 16'd33954;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        twid_rom_M_imag_V_d1 = 16'd34064;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        twid_rom_M_imag_V_d1 = 16'd34178;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        twid_rom_M_imag_V_d1 = 16'd34298;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        twid_rom_M_imag_V_d1 = 16'd34421;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        twid_rom_M_imag_V_d1 = 16'd34550;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        twid_rom_M_imag_V_d1 = 16'd34683;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        twid_rom_M_imag_V_d1 = 16'd34821;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        twid_rom_M_imag_V_d1 = 16'd34963;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        twid_rom_M_imag_V_d1 = 16'd35110;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        twid_rom_M_imag_V_d1 = 16'd35262;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        twid_rom_M_imag_V_d1 = 16'd35418;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        twid_rom_M_imag_V_d1 = 16'd35579;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        twid_rom_M_imag_V_d1 = 16'd35744;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        twid_rom_M_imag_V_d1 = 16'd35914;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        twid_rom_M_imag_V_d1 = 16'd36088;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        twid_rom_M_imag_V_d1 = 16'd36266;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        twid_rom_M_imag_V_d1 = 16'd36449;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        twid_rom_M_imag_V_d1 = 16'd36637;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        twid_rom_M_imag_V_d1 = 16'd36828;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        twid_rom_M_imag_V_d1 = 16'd37024;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        twid_rom_M_imag_V_d1 = 16'd37225;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        twid_rom_M_imag_V_d1 = 16'd37429;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        twid_rom_M_imag_V_d1 = 16'd37638;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        twid_rom_M_imag_V_d1 = 16'd37851;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        twid_rom_M_imag_V_d1 = 16'd38069;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        twid_rom_M_imag_V_d1 = 16'd38290;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        twid_rom_M_imag_V_d1 = 16'd38515;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        twid_rom_M_imag_V_d1 = 16'd38745;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        twid_rom_M_imag_V_d1 = 16'd38978;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        twid_rom_M_imag_V_d1 = 16'd39216;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        twid_rom_M_imag_V_d1 = 16'd39458;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        twid_rom_M_imag_V_d1 = 16'd39703;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        twid_rom_M_imag_V_d1 = 16'd39952;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        twid_rom_M_imag_V_d1 = 16'd40205;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        twid_rom_M_imag_V_d1 = 16'd40462;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        twid_rom_M_imag_V_d1 = 16'd40723;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        twid_rom_M_imag_V_d1 = 16'd40988;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        twid_rom_M_imag_V_d1 = 16'd41256;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        twid_rom_M_imag_V_d1 = 16'd41528;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        twid_rom_M_imag_V_d1 = 16'd41803;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        twid_rom_M_imag_V_d1 = 16'd42082;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        twid_rom_M_imag_V_d1 = 16'd42365;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        twid_rom_M_imag_V_d1 = 16'd42651;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        twid_rom_M_imag_V_d1 = 16'd42941;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        twid_rom_M_imag_V_d1 = 16'd43234;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        twid_rom_M_imag_V_d1 = 16'd43530;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        twid_rom_M_imag_V_d1 = 16'd43829;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        twid_rom_M_imag_V_d1 = 16'd44132;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        twid_rom_M_imag_V_d1 = 16'd44438;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        twid_rom_M_imag_V_d1 = 16'd44748;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        twid_rom_M_imag_V_d1 = 16'd45060;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        twid_rom_M_imag_V_d1 = 16'd45376;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        twid_rom_M_imag_V_d1 = 16'd45694;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        twid_rom_M_imag_V_d1 = 16'd46016;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        twid_rom_M_imag_V_d1 = 16'd46340;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        twid_rom_M_imag_V_d1 = 16'd46667;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        twid_rom_M_imag_V_d1 = 16'd46998;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        twid_rom_M_imag_V_d1 = 16'd47331;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        twid_rom_M_imag_V_d1 = 16'd47666;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        twid_rom_M_imag_V_d1 = 16'd48005;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        twid_rom_M_imag_V_d1 = 16'd48346;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        twid_rom_M_imag_V_d1 = 16'd48689;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        twid_rom_M_imag_V_d1 = 16'd49036;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        twid_rom_M_imag_V_d1 = 16'd49384;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        twid_rom_M_imag_V_d1 = 16'd49735;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        twid_rom_M_imag_V_d1 = 16'd50089;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        twid_rom_M_imag_V_d1 = 16'd50445;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        twid_rom_M_imag_V_d1 = 16'd50803;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        twid_rom_M_imag_V_d1 = 16'd51163;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        twid_rom_M_imag_V_d1 = 16'd51525;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        twid_rom_M_imag_V_d1 = 16'd51890;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        twid_rom_M_imag_V_d1 = 16'd52257;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        twid_rom_M_imag_V_d1 = 16'd52625;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        twid_rom_M_imag_V_d1 = 16'd52996;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        twid_rom_M_imag_V_d1 = 16'd53368;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        twid_rom_M_imag_V_d1 = 16'd53742;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        twid_rom_M_imag_V_d1 = 16'd54119;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        twid_rom_M_imag_V_d1 = 16'd54496;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        twid_rom_M_imag_V_d1 = 16'd54876;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        twid_rom_M_imag_V_d1 = 16'd55257;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        twid_rom_M_imag_V_d1 = 16'd55639;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        twid_rom_M_imag_V_d1 = 16'd56023;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        twid_rom_M_imag_V_d1 = 16'd56409;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        twid_rom_M_imag_V_d1 = 16'd56796;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        twid_rom_M_imag_V_d1 = 16'd57184;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        twid_rom_M_imag_V_d1 = 16'd57574;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        twid_rom_M_imag_V_d1 = 16'd57964;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        twid_rom_M_imag_V_d1 = 16'd58356;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        twid_rom_M_imag_V_d1 = 16'd58749;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        twid_rom_M_imag_V_d1 = 16'd59143;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        twid_rom_M_imag_V_d1 = 16'd59538;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        twid_rom_M_imag_V_d1 = 16'd59933;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        twid_rom_M_imag_V_d1 = 16'd60330;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        twid_rom_M_imag_V_d1 = 16'd60727;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        twid_rom_M_imag_V_d1 = 16'd61126;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        twid_rom_M_imag_V_d1 = 16'd61524;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        twid_rom_M_imag_V_d1 = 16'd61924;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        twid_rom_M_imag_V_d1 = 16'd62324;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        twid_rom_M_imag_V_d1 = 16'd62724;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        twid_rom_M_imag_V_d1 = 16'd63125;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        twid_rom_M_imag_V_d1 = 16'd63526;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        twid_rom_M_imag_V_d1 = 16'd63928;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        twid_rom_M_imag_V_d1 = 16'd64329;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        twid_rom_M_imag_V_d1 = 16'd64731;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        twid_rom_M_imag_V_d1 = 16'd65133;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        twid_rom_M_imag_V_d1 = 16'd0;
    end else begin
        twid_rom_M_imag_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        twid_rom_M_imag_V_we0 = 1'b1;
    end else begin
        twid_rom_M_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        twid_rom_M_imag_V_we1 = 1'b1;
    end else begin
        twid_rom_M_imag_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        twid_rom_M_real_V_address0 = 64'd255;
    end else if ((1'b1 == ap_CS_fsm_state127)) begin
        twid_rom_M_real_V_address0 = 64'd253;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        twid_rom_M_real_V_address0 = 64'd251;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        twid_rom_M_real_V_address0 = 64'd249;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        twid_rom_M_real_V_address0 = 64'd247;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        twid_rom_M_real_V_address0 = 64'd245;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        twid_rom_M_real_V_address0 = 64'd243;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        twid_rom_M_real_V_address0 = 64'd241;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        twid_rom_M_real_V_address0 = 64'd239;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        twid_rom_M_real_V_address0 = 64'd237;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        twid_rom_M_real_V_address0 = 64'd235;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        twid_rom_M_real_V_address0 = 64'd233;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        twid_rom_M_real_V_address0 = 64'd231;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        twid_rom_M_real_V_address0 = 64'd229;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        twid_rom_M_real_V_address0 = 64'd227;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        twid_rom_M_real_V_address0 = 64'd225;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        twid_rom_M_real_V_address0 = 64'd223;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        twid_rom_M_real_V_address0 = 64'd221;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        twid_rom_M_real_V_address0 = 64'd219;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        twid_rom_M_real_V_address0 = 64'd217;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        twid_rom_M_real_V_address0 = 64'd215;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        twid_rom_M_real_V_address0 = 64'd213;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        twid_rom_M_real_V_address0 = 64'd211;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        twid_rom_M_real_V_address0 = 64'd209;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        twid_rom_M_real_V_address0 = 64'd207;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        twid_rom_M_real_V_address0 = 64'd205;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        twid_rom_M_real_V_address0 = 64'd203;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        twid_rom_M_real_V_address0 = 64'd201;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        twid_rom_M_real_V_address0 = 64'd199;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        twid_rom_M_real_V_address0 = 64'd197;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        twid_rom_M_real_V_address0 = 64'd195;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        twid_rom_M_real_V_address0 = 64'd193;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        twid_rom_M_real_V_address0 = 64'd191;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        twid_rom_M_real_V_address0 = 64'd189;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        twid_rom_M_real_V_address0 = 64'd187;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        twid_rom_M_real_V_address0 = 64'd185;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        twid_rom_M_real_V_address0 = 64'd183;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        twid_rom_M_real_V_address0 = 64'd181;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        twid_rom_M_real_V_address0 = 64'd179;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        twid_rom_M_real_V_address0 = 64'd177;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        twid_rom_M_real_V_address0 = 64'd175;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        twid_rom_M_real_V_address0 = 64'd173;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        twid_rom_M_real_V_address0 = 64'd171;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        twid_rom_M_real_V_address0 = 64'd169;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        twid_rom_M_real_V_address0 = 64'd167;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        twid_rom_M_real_V_address0 = 64'd165;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        twid_rom_M_real_V_address0 = 64'd163;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        twid_rom_M_real_V_address0 = 64'd161;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        twid_rom_M_real_V_address0 = 64'd159;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        twid_rom_M_real_V_address0 = 64'd157;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        twid_rom_M_real_V_address0 = 64'd155;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        twid_rom_M_real_V_address0 = 64'd153;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        twid_rom_M_real_V_address0 = 64'd151;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        twid_rom_M_real_V_address0 = 64'd149;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        twid_rom_M_real_V_address0 = 64'd147;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        twid_rom_M_real_V_address0 = 64'd145;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        twid_rom_M_real_V_address0 = 64'd143;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        twid_rom_M_real_V_address0 = 64'd141;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        twid_rom_M_real_V_address0 = 64'd139;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        twid_rom_M_real_V_address0 = 64'd137;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        twid_rom_M_real_V_address0 = 64'd135;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        twid_rom_M_real_V_address0 = 64'd133;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        twid_rom_M_real_V_address0 = 64'd131;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        twid_rom_M_real_V_address0 = 64'd129;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        twid_rom_M_real_V_address0 = 64'd127;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        twid_rom_M_real_V_address0 = 64'd125;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        twid_rom_M_real_V_address0 = 64'd123;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        twid_rom_M_real_V_address0 = 64'd121;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        twid_rom_M_real_V_address0 = 64'd119;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        twid_rom_M_real_V_address0 = 64'd117;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        twid_rom_M_real_V_address0 = 64'd115;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        twid_rom_M_real_V_address0 = 64'd113;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        twid_rom_M_real_V_address0 = 64'd111;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        twid_rom_M_real_V_address0 = 64'd109;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        twid_rom_M_real_V_address0 = 64'd107;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        twid_rom_M_real_V_address0 = 64'd105;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        twid_rom_M_real_V_address0 = 64'd103;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        twid_rom_M_real_V_address0 = 64'd101;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        twid_rom_M_real_V_address0 = 64'd99;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        twid_rom_M_real_V_address0 = 64'd97;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        twid_rom_M_real_V_address0 = 64'd95;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        twid_rom_M_real_V_address0 = 64'd93;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        twid_rom_M_real_V_address0 = 64'd91;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        twid_rom_M_real_V_address0 = 64'd89;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        twid_rom_M_real_V_address0 = 64'd87;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        twid_rom_M_real_V_address0 = 64'd85;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        twid_rom_M_real_V_address0 = 64'd83;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        twid_rom_M_real_V_address0 = 64'd81;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        twid_rom_M_real_V_address0 = 64'd79;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        twid_rom_M_real_V_address0 = 64'd77;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        twid_rom_M_real_V_address0 = 64'd75;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        twid_rom_M_real_V_address0 = 64'd73;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        twid_rom_M_real_V_address0 = 64'd71;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        twid_rom_M_real_V_address0 = 64'd69;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        twid_rom_M_real_V_address0 = 64'd67;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        twid_rom_M_real_V_address0 = 64'd65;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        twid_rom_M_real_V_address0 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        twid_rom_M_real_V_address0 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        twid_rom_M_real_V_address0 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        twid_rom_M_real_V_address0 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        twid_rom_M_real_V_address0 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        twid_rom_M_real_V_address0 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        twid_rom_M_real_V_address0 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        twid_rom_M_real_V_address0 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        twid_rom_M_real_V_address0 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        twid_rom_M_real_V_address0 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        twid_rom_M_real_V_address0 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        twid_rom_M_real_V_address0 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        twid_rom_M_real_V_address0 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        twid_rom_M_real_V_address0 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        twid_rom_M_real_V_address0 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        twid_rom_M_real_V_address0 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        twid_rom_M_real_V_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        twid_rom_M_real_V_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        twid_rom_M_real_V_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        twid_rom_M_real_V_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        twid_rom_M_real_V_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        twid_rom_M_real_V_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        twid_rom_M_real_V_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        twid_rom_M_real_V_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        twid_rom_M_real_V_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        twid_rom_M_real_V_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        twid_rom_M_real_V_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        twid_rom_M_real_V_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        twid_rom_M_real_V_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        twid_rom_M_real_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        twid_rom_M_real_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        twid_rom_M_real_V_address0 = 64'd1;
    end else begin
        twid_rom_M_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        twid_rom_M_real_V_address1 = 64'd254;
    end else if ((1'b1 == ap_CS_fsm_state127)) begin
        twid_rom_M_real_V_address1 = 64'd252;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        twid_rom_M_real_V_address1 = 64'd250;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        twid_rom_M_real_V_address1 = 64'd248;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        twid_rom_M_real_V_address1 = 64'd246;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        twid_rom_M_real_V_address1 = 64'd244;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        twid_rom_M_real_V_address1 = 64'd242;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        twid_rom_M_real_V_address1 = 64'd240;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        twid_rom_M_real_V_address1 = 64'd238;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        twid_rom_M_real_V_address1 = 64'd236;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        twid_rom_M_real_V_address1 = 64'd234;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        twid_rom_M_real_V_address1 = 64'd232;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        twid_rom_M_real_V_address1 = 64'd230;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        twid_rom_M_real_V_address1 = 64'd228;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        twid_rom_M_real_V_address1 = 64'd226;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        twid_rom_M_real_V_address1 = 64'd224;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        twid_rom_M_real_V_address1 = 64'd222;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        twid_rom_M_real_V_address1 = 64'd220;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        twid_rom_M_real_V_address1 = 64'd218;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        twid_rom_M_real_V_address1 = 64'd216;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        twid_rom_M_real_V_address1 = 64'd214;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        twid_rom_M_real_V_address1 = 64'd212;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        twid_rom_M_real_V_address1 = 64'd210;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        twid_rom_M_real_V_address1 = 64'd208;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        twid_rom_M_real_V_address1 = 64'd206;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        twid_rom_M_real_V_address1 = 64'd204;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        twid_rom_M_real_V_address1 = 64'd202;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        twid_rom_M_real_V_address1 = 64'd200;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        twid_rom_M_real_V_address1 = 64'd198;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        twid_rom_M_real_V_address1 = 64'd196;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        twid_rom_M_real_V_address1 = 64'd194;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        twid_rom_M_real_V_address1 = 64'd192;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        twid_rom_M_real_V_address1 = 64'd190;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        twid_rom_M_real_V_address1 = 64'd188;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        twid_rom_M_real_V_address1 = 64'd186;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        twid_rom_M_real_V_address1 = 64'd184;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        twid_rom_M_real_V_address1 = 64'd182;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        twid_rom_M_real_V_address1 = 64'd180;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        twid_rom_M_real_V_address1 = 64'd178;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        twid_rom_M_real_V_address1 = 64'd176;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        twid_rom_M_real_V_address1 = 64'd174;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        twid_rom_M_real_V_address1 = 64'd172;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        twid_rom_M_real_V_address1 = 64'd170;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        twid_rom_M_real_V_address1 = 64'd168;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        twid_rom_M_real_V_address1 = 64'd166;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        twid_rom_M_real_V_address1 = 64'd164;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        twid_rom_M_real_V_address1 = 64'd162;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        twid_rom_M_real_V_address1 = 64'd160;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        twid_rom_M_real_V_address1 = 64'd158;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        twid_rom_M_real_V_address1 = 64'd156;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        twid_rom_M_real_V_address1 = 64'd154;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        twid_rom_M_real_V_address1 = 64'd152;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        twid_rom_M_real_V_address1 = 64'd150;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        twid_rom_M_real_V_address1 = 64'd148;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        twid_rom_M_real_V_address1 = 64'd146;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        twid_rom_M_real_V_address1 = 64'd144;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        twid_rom_M_real_V_address1 = 64'd142;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        twid_rom_M_real_V_address1 = 64'd140;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        twid_rom_M_real_V_address1 = 64'd138;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        twid_rom_M_real_V_address1 = 64'd136;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        twid_rom_M_real_V_address1 = 64'd134;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        twid_rom_M_real_V_address1 = 64'd132;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        twid_rom_M_real_V_address1 = 64'd130;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        twid_rom_M_real_V_address1 = 64'd128;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        twid_rom_M_real_V_address1 = 64'd126;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        twid_rom_M_real_V_address1 = 64'd124;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        twid_rom_M_real_V_address1 = 64'd122;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        twid_rom_M_real_V_address1 = 64'd120;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        twid_rom_M_real_V_address1 = 64'd118;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        twid_rom_M_real_V_address1 = 64'd116;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        twid_rom_M_real_V_address1 = 64'd114;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        twid_rom_M_real_V_address1 = 64'd112;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        twid_rom_M_real_V_address1 = 64'd110;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        twid_rom_M_real_V_address1 = 64'd108;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        twid_rom_M_real_V_address1 = 64'd106;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        twid_rom_M_real_V_address1 = 64'd104;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        twid_rom_M_real_V_address1 = 64'd102;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        twid_rom_M_real_V_address1 = 64'd100;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        twid_rom_M_real_V_address1 = 64'd98;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        twid_rom_M_real_V_address1 = 64'd96;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        twid_rom_M_real_V_address1 = 64'd94;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        twid_rom_M_real_V_address1 = 64'd92;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        twid_rom_M_real_V_address1 = 64'd90;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        twid_rom_M_real_V_address1 = 64'd88;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        twid_rom_M_real_V_address1 = 64'd86;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        twid_rom_M_real_V_address1 = 64'd84;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        twid_rom_M_real_V_address1 = 64'd82;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        twid_rom_M_real_V_address1 = 64'd80;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        twid_rom_M_real_V_address1 = 64'd78;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        twid_rom_M_real_V_address1 = 64'd76;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        twid_rom_M_real_V_address1 = 64'd74;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        twid_rom_M_real_V_address1 = 64'd72;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        twid_rom_M_real_V_address1 = 64'd70;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        twid_rom_M_real_V_address1 = 64'd68;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        twid_rom_M_real_V_address1 = 64'd66;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        twid_rom_M_real_V_address1 = 64'd64;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        twid_rom_M_real_V_address1 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        twid_rom_M_real_V_address1 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        twid_rom_M_real_V_address1 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        twid_rom_M_real_V_address1 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        twid_rom_M_real_V_address1 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        twid_rom_M_real_V_address1 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        twid_rom_M_real_V_address1 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        twid_rom_M_real_V_address1 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        twid_rom_M_real_V_address1 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        twid_rom_M_real_V_address1 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        twid_rom_M_real_V_address1 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        twid_rom_M_real_V_address1 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        twid_rom_M_real_V_address1 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        twid_rom_M_real_V_address1 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        twid_rom_M_real_V_address1 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        twid_rom_M_real_V_address1 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        twid_rom_M_real_V_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        twid_rom_M_real_V_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        twid_rom_M_real_V_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        twid_rom_M_real_V_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        twid_rom_M_real_V_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        twid_rom_M_real_V_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        twid_rom_M_real_V_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        twid_rom_M_real_V_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        twid_rom_M_real_V_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        twid_rom_M_real_V_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        twid_rom_M_real_V_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        twid_rom_M_real_V_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        twid_rom_M_real_V_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        twid_rom_M_real_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        twid_rom_M_real_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        twid_rom_M_real_V_address1 = 64'd0;
    end else begin
        twid_rom_M_real_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        twid_rom_M_real_V_ce0 = 1'b1;
    end else begin
        twid_rom_M_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        twid_rom_M_real_V_ce1 = 1'b1;
    end else begin
        twid_rom_M_real_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        twid_rom_M_real_V_d0 = 15'd201;
    end else if ((1'b1 == ap_CS_fsm_state127)) begin
        twid_rom_M_real_V_d0 = 15'd603;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        twid_rom_M_real_V_d0 = 15'd1005;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        twid_rom_M_real_V_d0 = 15'd1407;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        twid_rom_M_real_V_d0 = 15'd1808;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        twid_rom_M_real_V_d0 = 15'd2210;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        twid_rom_M_real_V_d0 = 15'd2611;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        twid_rom_M_real_V_d0 = 15'd3011;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        twid_rom_M_real_V_d0 = 15'd3411;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        twid_rom_M_real_V_d0 = 15'd3811;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        twid_rom_M_real_V_d0 = 15'd4210;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        twid_rom_M_real_V_d0 = 15'd4609;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        twid_rom_M_real_V_d0 = 15'd5006;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        twid_rom_M_real_V_d0 = 15'd5403;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        twid_rom_M_real_V_d0 = 15'd5800;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        twid_rom_M_real_V_d0 = 15'd6195;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        twid_rom_M_real_V_d0 = 15'd6589;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        twid_rom_M_real_V_d0 = 15'd6983;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        twid_rom_M_real_V_d0 = 15'd7375;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        twid_rom_M_real_V_d0 = 15'd7766;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        twid_rom_M_real_V_d0 = 15'd8156;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        twid_rom_M_real_V_d0 = 15'd8545;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        twid_rom_M_real_V_d0 = 15'd8933;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        twid_rom_M_real_V_d0 = 15'd9319;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        twid_rom_M_real_V_d0 = 15'd9704;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        twid_rom_M_real_V_d0 = 15'd10087;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        twid_rom_M_real_V_d0 = 15'd10469;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        twid_rom_M_real_V_d0 = 15'd10849;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        twid_rom_M_real_V_d0 = 15'd11228;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        twid_rom_M_real_V_d0 = 15'd11605;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        twid_rom_M_real_V_d0 = 15'd11980;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        twid_rom_M_real_V_d0 = 15'd12353;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        twid_rom_M_real_V_d0 = 15'd12725;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        twid_rom_M_real_V_d0 = 15'd13094;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        twid_rom_M_real_V_d0 = 15'd13462;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        twid_rom_M_real_V_d0 = 15'd13828;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        twid_rom_M_real_V_d0 = 15'd14191;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        twid_rom_M_real_V_d0 = 15'd14552;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        twid_rom_M_real_V_d0 = 15'd14912;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        twid_rom_M_real_V_d0 = 15'd15269;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        twid_rom_M_real_V_d0 = 15'd15623;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        twid_rom_M_real_V_d0 = 15'd15976;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        twid_rom_M_real_V_d0 = 15'd16325;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        twid_rom_M_real_V_d0 = 15'd16673;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        twid_rom_M_real_V_d0 = 15'd17018;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        twid_rom_M_real_V_d0 = 15'd17360;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        twid_rom_M_real_V_d0 = 15'd17700;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        twid_rom_M_real_V_d0 = 15'd18037;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        twid_rom_M_real_V_d0 = 15'd18371;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        twid_rom_M_real_V_d0 = 15'd18703;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        twid_rom_M_real_V_d0 = 15'd19032;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        twid_rom_M_real_V_d0 = 15'd19358;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        twid_rom_M_real_V_d0 = 15'd19681;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        twid_rom_M_real_V_d0 = 15'd20001;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        twid_rom_M_real_V_d0 = 15'd20318;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        twid_rom_M_real_V_d0 = 15'd20631;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        twid_rom_M_real_V_d0 = 15'd20942;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        twid_rom_M_real_V_d0 = 15'd21250;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        twid_rom_M_real_V_d0 = 15'd21555;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        twid_rom_M_real_V_d0 = 15'd21856;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        twid_rom_M_real_V_d0 = 15'd22154;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        twid_rom_M_real_V_d0 = 15'd22448;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        twid_rom_M_real_V_d0 = 15'd22740;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        twid_rom_M_real_V_d0 = 15'd23027;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        twid_rom_M_real_V_d0 = 15'd23312;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        twid_rom_M_real_V_d0 = 15'd23593;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        twid_rom_M_real_V_d0 = 15'd23870;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        twid_rom_M_real_V_d0 = 15'd24144;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        twid_rom_M_real_V_d0 = 15'd24414;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        twid_rom_M_real_V_d0 = 15'd24680;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        twid_rom_M_real_V_d0 = 15'd24943;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        twid_rom_M_real_V_d0 = 15'd25201;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        twid_rom_M_real_V_d0 = 15'd25457;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        twid_rom_M_real_V_d0 = 15'd25708;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        twid_rom_M_real_V_d0 = 15'd25955;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        twid_rom_M_real_V_d0 = 15'd26199;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        twid_rom_M_real_V_d0 = 15'd26438;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        twid_rom_M_real_V_d0 = 15'd26674;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        twid_rom_M_real_V_d0 = 15'd26905;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        twid_rom_M_real_V_d0 = 15'd27133;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        twid_rom_M_real_V_d0 = 15'd27356;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        twid_rom_M_real_V_d0 = 15'd27576;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        twid_rom_M_real_V_d0 = 15'd27791;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        twid_rom_M_real_V_d0 = 15'd28002;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        twid_rom_M_real_V_d0 = 15'd28208;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        twid_rom_M_real_V_d0 = 15'd28411;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        twid_rom_M_real_V_d0 = 15'd28609;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        twid_rom_M_real_V_d0 = 15'd28803;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        twid_rom_M_real_V_d0 = 15'd28993;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        twid_rom_M_real_V_d0 = 15'd29178;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        twid_rom_M_real_V_d0 = 15'd29359;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        twid_rom_M_real_V_d0 = 15'd29535;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        twid_rom_M_real_V_d0 = 15'd29707;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        twid_rom_M_real_V_d0 = 15'd29874;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        twid_rom_M_real_V_d0 = 15'd30037;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        twid_rom_M_real_V_d0 = 15'd30196;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        twid_rom_M_real_V_d0 = 15'd30350;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        twid_rom_M_real_V_d0 = 15'd30499;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        twid_rom_M_real_V_d0 = 15'd30644;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        twid_rom_M_real_V_d0 = 15'd30784;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        twid_rom_M_real_V_d0 = 15'd30919;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        twid_rom_M_real_V_d0 = 15'd31050;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        twid_rom_M_real_V_d0 = 15'd31176;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        twid_rom_M_real_V_d0 = 15'd31298;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        twid_rom_M_real_V_d0 = 15'd31414;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        twid_rom_M_real_V_d0 = 15'd31526;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        twid_rom_M_real_V_d0 = 15'd31634;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        twid_rom_M_real_V_d0 = 15'd31736;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        twid_rom_M_real_V_d0 = 15'd31834;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        twid_rom_M_real_V_d0 = 15'd31927;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        twid_rom_M_real_V_d0 = 15'd32015;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        twid_rom_M_real_V_d0 = 15'd32098;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        twid_rom_M_real_V_d0 = 15'd32176;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        twid_rom_M_real_V_d0 = 15'd32250;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        twid_rom_M_real_V_d0 = 15'd32319;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        twid_rom_M_real_V_d0 = 15'd32383;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        twid_rom_M_real_V_d0 = 15'd32442;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        twid_rom_M_real_V_d0 = 15'd32496;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        twid_rom_M_real_V_d0 = 15'd32545;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        twid_rom_M_real_V_d0 = 15'd32589;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        twid_rom_M_real_V_d0 = 15'd32629;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        twid_rom_M_real_V_d0 = 15'd32663;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        twid_rom_M_real_V_d0 = 15'd32693;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        twid_rom_M_real_V_d0 = 15'd32718;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        twid_rom_M_real_V_d0 = 15'd32737;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        twid_rom_M_real_V_d0 = 15'd32752;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        twid_rom_M_real_V_d0 = 15'd32762;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        twid_rom_M_real_V_d0 = 15'd32767;
    end else begin
        twid_rom_M_real_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state128)) begin
        twid_rom_M_real_V_d1 = 15'd402;
    end else if ((1'b1 == ap_CS_fsm_state127)) begin
        twid_rom_M_real_V_d1 = 15'd804;
    end else if ((1'b1 == ap_CS_fsm_state126)) begin
        twid_rom_M_real_V_d1 = 15'd1206;
    end else if ((1'b1 == ap_CS_fsm_state125)) begin
        twid_rom_M_real_V_d1 = 15'd1607;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        twid_rom_M_real_V_d1 = 15'd2009;
    end else if ((1'b1 == ap_CS_fsm_state123)) begin
        twid_rom_M_real_V_d1 = 15'd2410;
    end else if ((1'b1 == ap_CS_fsm_state122)) begin
        twid_rom_M_real_V_d1 = 15'd2811;
    end else if ((1'b1 == ap_CS_fsm_state121)) begin
        twid_rom_M_real_V_d1 = 15'd3211;
    end else if ((1'b1 == ap_CS_fsm_state120)) begin
        twid_rom_M_real_V_d1 = 15'd3611;
    end else if ((1'b1 == ap_CS_fsm_state119)) begin
        twid_rom_M_real_V_d1 = 15'd4011;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        twid_rom_M_real_V_d1 = 15'd4409;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        twid_rom_M_real_V_d1 = 15'd4808;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        twid_rom_M_real_V_d1 = 15'd5205;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        twid_rom_M_real_V_d1 = 15'd5602;
    end else if ((1'b1 == ap_CS_fsm_state114)) begin
        twid_rom_M_real_V_d1 = 15'd5997;
    end else if ((1'b1 == ap_CS_fsm_state113)) begin
        twid_rom_M_real_V_d1 = 15'd6392;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        twid_rom_M_real_V_d1 = 15'd6786;
    end else if ((1'b1 == ap_CS_fsm_state111)) begin
        twid_rom_M_real_V_d1 = 15'd7179;
    end else if ((1'b1 == ap_CS_fsm_state110)) begin
        twid_rom_M_real_V_d1 = 15'd7571;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        twid_rom_M_real_V_d1 = 15'd7961;
    end else if ((1'b1 == ap_CS_fsm_state108)) begin
        twid_rom_M_real_V_d1 = 15'd8351;
    end else if ((1'b1 == ap_CS_fsm_state107)) begin
        twid_rom_M_real_V_d1 = 15'd8739;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        twid_rom_M_real_V_d1 = 15'd9126;
    end else if ((1'b1 == ap_CS_fsm_state105)) begin
        twid_rom_M_real_V_d1 = 15'd9512;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        twid_rom_M_real_V_d1 = 15'd9896;
    end else if ((1'b1 == ap_CS_fsm_state103)) begin
        twid_rom_M_real_V_d1 = 15'd10278;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        twid_rom_M_real_V_d1 = 15'd10659;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        twid_rom_M_real_V_d1 = 15'd11039;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        twid_rom_M_real_V_d1 = 15'd11416;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        twid_rom_M_real_V_d1 = 15'd11793;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        twid_rom_M_real_V_d1 = 15'd12167;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        twid_rom_M_real_V_d1 = 15'd12539;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        twid_rom_M_real_V_d1 = 15'd12910;
    end else if ((1'b1 == ap_CS_fsm_state95)) begin
        twid_rom_M_real_V_d1 = 15'd13278;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        twid_rom_M_real_V_d1 = 15'd13645;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        twid_rom_M_real_V_d1 = 15'd14010;
    end else if ((1'b1 == ap_CS_fsm_state92)) begin
        twid_rom_M_real_V_d1 = 15'd14372;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        twid_rom_M_real_V_d1 = 15'd14732;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        twid_rom_M_real_V_d1 = 15'd15090;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        twid_rom_M_real_V_d1 = 15'd15446;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        twid_rom_M_real_V_d1 = 15'd15800;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        twid_rom_M_real_V_d1 = 15'd16151;
    end else if ((1'b1 == ap_CS_fsm_state86)) begin
        twid_rom_M_real_V_d1 = 15'd16499;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        twid_rom_M_real_V_d1 = 15'd16846;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        twid_rom_M_real_V_d1 = 15'd17189;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        twid_rom_M_real_V_d1 = 15'd17530;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        twid_rom_M_real_V_d1 = 15'd17869;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        twid_rom_M_real_V_d1 = 15'd18204;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        twid_rom_M_real_V_d1 = 15'd18537;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        twid_rom_M_real_V_d1 = 15'd18868;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        twid_rom_M_real_V_d1 = 15'd19195;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        twid_rom_M_real_V_d1 = 15'd19519;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        twid_rom_M_real_V_d1 = 15'd19841;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        twid_rom_M_real_V_d1 = 15'd20159;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        twid_rom_M_real_V_d1 = 15'd20475;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        twid_rom_M_real_V_d1 = 15'd20787;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        twid_rom_M_real_V_d1 = 15'd21097;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        twid_rom_M_real_V_d1 = 15'd21403;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        twid_rom_M_real_V_d1 = 15'd21706;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        twid_rom_M_real_V_d1 = 15'd22005;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        twid_rom_M_real_V_d1 = 15'd22301;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        twid_rom_M_real_V_d1 = 15'd22594;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        twid_rom_M_real_V_d1 = 15'd22884;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        twid_rom_M_real_V_d1 = 15'd23170;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        twid_rom_M_real_V_d1 = 15'd23453;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        twid_rom_M_real_V_d1 = 15'd23732;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        twid_rom_M_real_V_d1 = 15'd24007;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        twid_rom_M_real_V_d1 = 15'd24279;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        twid_rom_M_real_V_d1 = 15'd24547;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        twid_rom_M_real_V_d1 = 15'd24812;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        twid_rom_M_real_V_d1 = 15'd25073;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        twid_rom_M_real_V_d1 = 15'd25330;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        twid_rom_M_real_V_d1 = 15'd25583;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        twid_rom_M_real_V_d1 = 15'd25832;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        twid_rom_M_real_V_d1 = 15'd26077;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        twid_rom_M_real_V_d1 = 15'd26319;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        twid_rom_M_real_V_d1 = 15'd26557;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        twid_rom_M_real_V_d1 = 15'd26790;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        twid_rom_M_real_V_d1 = 15'd27020;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        twid_rom_M_real_V_d1 = 15'd27245;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        twid_rom_M_real_V_d1 = 15'd27466;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        twid_rom_M_real_V_d1 = 15'd27684;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        twid_rom_M_real_V_d1 = 15'd27897;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        twid_rom_M_real_V_d1 = 15'd28106;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        twid_rom_M_real_V_d1 = 15'd28310;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        twid_rom_M_real_V_d1 = 15'd28511;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        twid_rom_M_real_V_d1 = 15'd28707;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        twid_rom_M_real_V_d1 = 15'd28898;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        twid_rom_M_real_V_d1 = 15'd29086;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        twid_rom_M_real_V_d1 = 15'd29269;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        twid_rom_M_real_V_d1 = 15'd29447;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        twid_rom_M_real_V_d1 = 15'd29621;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        twid_rom_M_real_V_d1 = 15'd29791;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        twid_rom_M_real_V_d1 = 15'd29956;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        twid_rom_M_real_V_d1 = 15'd30117;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        twid_rom_M_real_V_d1 = 15'd30273;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        twid_rom_M_real_V_d1 = 15'd30425;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        twid_rom_M_real_V_d1 = 15'd30572;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        twid_rom_M_real_V_d1 = 15'd30714;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        twid_rom_M_real_V_d1 = 15'd30852;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        twid_rom_M_real_V_d1 = 15'd30985;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        twid_rom_M_real_V_d1 = 15'd31114;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        twid_rom_M_real_V_d1 = 15'd31237;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        twid_rom_M_real_V_d1 = 15'd31357;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        twid_rom_M_real_V_d1 = 15'd31471;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        twid_rom_M_real_V_d1 = 15'd31581;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        twid_rom_M_real_V_d1 = 15'd31685;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        twid_rom_M_real_V_d1 = 15'd31785;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        twid_rom_M_real_V_d1 = 15'd31881;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        twid_rom_M_real_V_d1 = 15'd31971;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        twid_rom_M_real_V_d1 = 15'd32057;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        twid_rom_M_real_V_d1 = 15'd32138;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        twid_rom_M_real_V_d1 = 15'd32214;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        twid_rom_M_real_V_d1 = 15'd32285;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        twid_rom_M_real_V_d1 = 15'd32351;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        twid_rom_M_real_V_d1 = 15'd32413;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        twid_rom_M_real_V_d1 = 15'd32469;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        twid_rom_M_real_V_d1 = 15'd32521;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        twid_rom_M_real_V_d1 = 15'd32568;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        twid_rom_M_real_V_d1 = 15'd32610;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        twid_rom_M_real_V_d1 = 15'd32647;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        twid_rom_M_real_V_d1 = 15'd32679;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        twid_rom_M_real_V_d1 = 15'd32706;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        twid_rom_M_real_V_d1 = 15'd32728;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        twid_rom_M_real_V_d1 = 15'd32745;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        twid_rom_M_real_V_d1 = 15'd32758;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        twid_rom_M_real_V_d1 = 15'd32765;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        twid_rom_M_real_V_d1 = 15'd32767;
    end else begin
        twid_rom_M_real_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        twid_rom_M_real_V_we0 = 1'b1;
    end else begin
        twid_rom_M_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state128) | (1'b1 == ap_CS_fsm_state127) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state124) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state122) | (1'b1 == ap_CS_fsm_state121) | (1'b1 == ap_CS_fsm_state120) | (1'b1 == ap_CS_fsm_state119) | (1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state115) | (1'b1 == ap_CS_fsm_state114) | (1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state111) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state108) | (1'b1 == ap_CS_fsm_state107) | (1'b1 == ap_CS_fsm_state106) | (1'b1 == ap_CS_fsm_state105) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state95) | (1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        twid_rom_M_real_V_we1 = 1'b1;
    end else begin
        twid_rom_M_real_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd117];

assign ap_CS_fsm_state119 = ap_CS_fsm[32'd118];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state120 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state121 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state122 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

endmodule //hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc
