$date
	Sat Oct 22 23:57:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#44393
b110 !
1"
#44394
b110 &
b110 %
1$
#44395
0"
#44398
b11 &
b11 %
#44402
b1010 &
b1010 %
#44406
b101 &
b101 %
#44410
b10000 &
b10000 %
#44414
b1000 &
b1000 %
#44418
b100 &
b100 %
#44422
b10 &
b10 %
#44426
b1 &
b1 %
1#
#44430
b0 &
0#
b0 %
0$
#1098627
b1000 !
1"
#1098630
b1000 &
b1000 %
1$
#1098631
0"
#1098634
b100 &
b100 %
#1098638
b10 &
b10 %
#1098642
b1 &
b1 %
1#
#1098646
b0 &
0#
b0 %
0$
#2038313
b11001 !
1"
#2038314
b11001 &
b11001 %
1$
#2038315
0"
#2038318
b1001100 &
b1001100 %
#2038322
b100110 &
b100110 %
#2038326
b10011 &
b10011 %
#2038330
b111010 &
b111010 %
#2038334
b11101 &
b11101 %
#2038338
b1011000 &
b1011000 %
#2038342
b101100 &
b101100 %
#2038346
b10110 &
b10110 %
#2038350
b1011 &
b1011 %
#2038354
b100010 &
b100010 %
#2038358
b10001 &
b10001 %
#2038362
b110100 &
b110100 %
#2038366
b11010 &
b11010 %
#2038370
b1101 &
b1101 %
#2038374
b101000 &
b101000 %
#2038378
b10100 &
b10100 %
#2038382
b1010 &
b1010 %
#2038386
b101 &
b101 %
#2038390
b10000 &
b10000 %
#2038394
b1000 &
b1000 %
#2038398
b100 &
b100 %
#2038402
b10 &
b10 %
#2038406
b1 &
1#
b1 %
#2038410
b0 &
b0 %
0#
0$
#4500012
