[2025-07-10 10:48:47.923457] |==============================================================================|
[2025-07-10 10:48:47.923624] |=========                      OpenRAM v1.2.49                       =========|
[2025-07-10 10:48:47.923663] |=========                                                            =========|
[2025-07-10 10:48:47.923692] |=========               VLSI Design and Automation Lab               =========|
[2025-07-10 10:48:47.923719] |=========        Computer Science and Engineering Department         =========|
[2025-07-10 10:48:47.923743] |=========            University of California Santa Cruz             =========|
[2025-07-10 10:48:47.923768] |=========                                                            =========|
[2025-07-10 10:48:47.923792] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2025-07-10 10:48:47.923815] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2025-07-10 10:48:47.923839] |=========                See LICENSE for license info                =========|
[2025-07-10 10:48:47.923861] |==============================================================================|
[2025-07-10 10:48:47.923891] ** Start: 07/10/2025 10:48:47
[2025-07-10 10:48:47.923915] Technology: freepdk45
[2025-07-10 10:48:47.923939] Total size: 32 bits
[2025-07-10 10:48:47.923963] Word size: 2
Words: 16
Banks: 1
[2025-07-10 10:48:47.923987] RW ports: 1
R-only ports: 0
W-only ports: 0
[2025-07-10 10:48:47.924010] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2025-07-10 10:48:47.924031] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2025-07-10 10:48:47.924054] Performing simulation-based characterization with ngspice
[2025-07-10 10:48:47.924076] Trimming netlist to speed up characterization (trim_netlist=False to disable).
[2025-07-10 10:48:47.924098] Words per row: None
[2025-07-10 10:48:47.924125] Output files are: 
[2025-07-10 10:48:47.924148] /Users/fuyaozhou/OpenRAM/tempfreepdk45spice/freepdk45_16x2.lvs
[2025-07-10 10:48:47.924171] /Users/fuyaozhou/OpenRAM/tempfreepdk45spice/freepdk45_16x2.sp
[2025-07-10 10:48:47.924193] /Users/fuyaozhou/OpenRAM/tempfreepdk45spice/freepdk45_16x2.v
[2025-07-10 10:48:47.924215] /Users/fuyaozhou/OpenRAM/tempfreepdk45spice/freepdk45_16x2.lib
[2025-07-10 10:48:47.924236] /Users/fuyaozhou/OpenRAM/tempfreepdk45spice/freepdk45_16x2.py
[2025-07-10 10:48:47.924258] /Users/fuyaozhou/OpenRAM/tempfreepdk45spice/freepdk45_16x2.html
[2025-07-10 10:48:47.924279] /Users/fuyaozhou/OpenRAM/tempfreepdk45spice/freepdk45_16x2.log
[2025-07-10 10:48:47.924301] /Users/fuyaozhou/OpenRAM/tempfreepdk45spice/freepdk45_16x2.lef
[2025-07-10 10:48:47.924323] /Users/fuyaozhou/OpenRAM/tempfreepdk45spice/freepdk45_16x2.gds
[2025-07-10 10:48:48.062454] ** Submodules: 0.1 seconds
[2025-07-10 10:48:48.063326] ** Placement: 0.0 seconds
[2025-07-10 10:48:53.799244] ** Routing: 5.7 seconds
[2025-07-10 10:48:53.800723] ** Verification: 0.0 seconds
[2025-07-10 10:48:53.800788] ** SRAM creation: 5.9 seconds
[2025-07-10 10:48:53.800827] SP: Writing to /Users/fuyaozhou/OpenRAM/tempfreepdk45spice/freepdk45_16x2.sp
[2025-07-10 10:48:53.807693] ** Spice writing: 0.0 seconds
[2025-07-10 10:48:53.807768] DELAY: Writing stimulus...
[2025-07-10 10:48:53.826872] ** DELAY: 0.0 seconds
[2025-07-10 10:48:53.829160] GDS: Writing to /Users/fuyaozhou/OpenRAM/tempfreepdk45spice/freepdk45_16x2.gds
[2025-07-10 10:48:53.841591] ** GDS: 0.0 seconds
[2025-07-10 10:48:53.841678] LEF: Writing to /Users/fuyaozhou/OpenRAM/tempfreepdk45spice/freepdk45_16x2.lef
[2025-07-10 10:48:53.843122] ** LEF: 0.0 seconds
[2025-07-10 10:48:53.843158] LVS: Writing to /Users/fuyaozhou/OpenRAM/tempfreepdk45spice/freepdk45_16x2.lvs.sp
[2025-07-10 10:48:53.845460] ** LVS writing: 0.0 seconds
[2025-07-10 10:48:53.845502] LIB: Characterizing... 
