Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Fri May 28 18:38:01 2021
| Host             : FXTVWR85EI30285 running 64-bit major release  (build 9200)
| Command          : report_power -file gtwizard_0_exdes_power_routed.rpt -pb gtwizard_0_exdes_power_summary_routed.pb -rpx gtwizard_0_exdes_power_routed.rpx
| Design           : gtwizard_0_exdes
| Device           : xc7k325tffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.605        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.434        |
| Device Static (W)        | 0.170        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.066 |        7 |       --- |             --- |
| Slice Logic              |     0.010 |    13511 |       --- |             --- |
|   LUT as Logic           |     0.007 |     3563 |    203800 |            1.75 |
|   Register               |    <0.001 |     5974 |    407600 |            1.47 |
|   LUT as Shift Register  |    <0.001 |      955 |     64000 |            1.49 |
|   CARRY4                 |    <0.001 |      330 |     50950 |            0.65 |
|   LUT as Distributed RAM |    <0.001 |      152 |     64000 |            0.24 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |    <0.001 |      140 |    203800 |            0.07 |
|   Others                 |     0.000 |     1038 |       --- |             --- |
| Signals                  |     0.015 |     8382 |       --- |             --- |
| Block RAM                |     0.028 |     17.5 |       445 |            3.93 |
| I/O                      |    <0.001 |        2 |       400 |            0.50 |
| GTX                      |     0.315 |        1 |         8 |           12.50 |
| Static Power             |     0.170 |          |           |                 |
| Total                    |     0.605 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.224 |       0.153 |      0.071 |
| Vccaux    |       1.800 |     0.028 |       0.000 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.174 |       0.170 |      0.004 |
| MGTAVtt   |       1.200 |     0.081 |       0.076 |      0.005 |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                     | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------+
| Q0_CLK1_GTREFCLK_PAD_P_IN                                                                  | Q0_CLK1_GTREFCLK_PAD_P_IN                                                                  |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                       |            33.0 |
| gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK | gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txoutclk_out |             4.0 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| gtwizard_0_exdes         |     0.434 |
|   dbg_hub                |     0.005 |
|     inst                 |     0.005 |
|       BSCANID.u_xsdbm_id |     0.005 |
|   gt0_frame_check        |     0.005 |
|   gt0_frame_gen          |     0.002 |
|   gtwizard_0_support_i   |     0.321 |
|     gtwizard_0_init_i    |     0.320 |
|       inst               |     0.320 |
|   u_ila_0                |     0.101 |
|     inst                 |     0.101 |
|       ila_core_inst      |     0.101 |
+--------------------------+-----------+


