{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557479939752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557479939781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 11:18:59 2019 " "Processing started: Fri May 10 11:18:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557479939781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479939781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479939781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557479940155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "5 5 " "Parallel compilation is enabled and will use 5 of the 5 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557479940155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-rtl " "Found design unit 1: score-rtl" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../vhdl/rendu/score-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/pong-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/pong-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong-rtl " "Found design unit 1: pong-rtl" {  } { { "../vhdl/rendu/pong-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/pong-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/pong-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/pong-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "../vhdl/rendu/pong-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/pong-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement_full-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement_full-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement_full-rtl " "Found design unit 1: movement_full-rtl" {  } { { "../vhdl/rendu/movement_full-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement_full-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement_full-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement_full-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement_full " "Found entity 1: movement_full" {  } { { "../vhdl/rendu/movement_full-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement_full-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement-rtl " "Found design unit 1: movement-rtl" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "../vhdl/rendu/movement-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/direction-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/direction-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 direction-rtl " "Found design unit 1: direction-rtl" {  } { { "../vhdl/rendu/direction-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/direction-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/direction-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/direction-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 direction " "Found entity 1: direction" {  } { { "../vhdl/rendu/direction-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/direction-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/debouncer-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/debouncer-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-rtl " "Found design unit 1: debouncer-rtl" {  } { { "../vhdl/rendu/debouncer-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/debouncer-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/debouncer-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/debouncer-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../vhdl/rendu/debouncer-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/debouncer-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/collision-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/collision-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision-rtl " "Found design unit 1: collision-rtl" {  } { { "../vhdl/rendu/collision-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/collision-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/collision-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/collision-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "../vhdl/rendu/collision-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/collision-entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/clock_divider-rtl.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/clock_divider-rtl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-no_target_specific " "Found design unit 1: clock_divider-no_target_specific" {  } { { "../vhdl/rendu/clock_divider-rtl.vhdl" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/clock_divider-rtl.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/clock_divider-entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/clock_divider-entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../vhdl/rendu/clock_divider-entity.vhdl" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/clock_divider-entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/bat-rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/bat-rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bat-rtl " "Found design unit 1: bat-rtl" {  } { { "../vhdl/rendu/bat-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/bat-rtl.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/bat-entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/bat-entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bat " "Found entity 1: bat" {  } { { "../vhdl/rendu/bat-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/bat-entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557479948974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479948974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557479949079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_div\"" {  } { { "../vhdl/rendu/pong-rtl.vhd" "clock_div" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/pong-rtl.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557479949098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:movement_y " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:movement_y\"" {  } { { "../vhdl/rendu/pong-rtl.vhd" "movement_y" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/pong-rtl.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557479949104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direction movement_full:movement_y\|direction:dir " "Elaborating entity \"direction\" for hierarchy \"movement_full:movement_y\|direction:dir\"" {  } { { "../vhdl/rendu/movement_full-rtl.vhd" "dir" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement_full-rtl.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557479949109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement_full:movement_y\|movement:mov " "Elaborating entity \"movement\" for hierarchy \"movement_full:movement_y\|movement:mov\"" {  } { { "../vhdl/rendu/movement_full-rtl.vhd" "mov" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement_full-rtl.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557479949114 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ext_change movement-rtl.vhd(21) " "VHDL Process Statement warning at movement-rtl.vhd(21): signal \"ext_change\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557479949116 "|pong|movement_full:movement_y|movement:mov"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ext_change movement-rtl.vhd(22) " "VHDL Process Statement warning at movement-rtl.vhd(22): signal \"ext_change\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557479949116 "|pong|movement_full:movement_y|movement:mov"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_state movement-rtl.vhd(15) " "VHDL Process Statement warning at movement-rtl.vhd(15): inferring latch(es) for signal or variable \"s_next_state\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557479949116 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[0\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[0\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949116 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[1\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[1\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949116 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[2\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[2\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949116 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[3\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[3\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949116 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[4\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[4\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949116 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[5\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[5\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949116 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[6\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[6\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949116 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[7\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[7\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949116 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[8\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[8\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949116 "|pong|movement_full:movement_y|movement:mov"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_full movement_full:movement_x " "Elaborating entity \"movement_full\" for hierarchy \"movement_full:movement_x\"" {  } { { "../vhdl/rendu/pong-rtl.vhd" "movement_x" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/pong-rtl.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557479949121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement_full:movement_x\|movement:mov " "Elaborating entity \"movement\" for hierarchy \"movement_full:movement_x\|movement:mov\"" {  } { { "../vhdl/rendu/movement_full-rtl.vhd" "mov" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement_full-rtl.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557479949126 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ext_change movement-rtl.vhd(21) " "VHDL Process Statement warning at movement-rtl.vhd(21): signal \"ext_change\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ext_change movement-rtl.vhd(22) " "VHDL Process Statement warning at movement-rtl.vhd(22): signal \"ext_change\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_state movement-rtl.vhd(15) " "VHDL Process Statement warning at movement-rtl.vhd(15): inferring latch(es) for signal or variable \"s_next_state\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[0\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[0\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[1\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[1\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[2\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[2\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[3\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[3\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[4\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[4\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[5\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[5\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[6\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[6\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[7\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[7\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[8\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[8\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[9\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[9\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[10\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[10\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_state\[11\] movement-rtl.vhd(15) " "Inferred latch for \"s_next_state\[11\]\" at movement-rtl.vhd(15)" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949128 "|pong|movement_full:movement_x|movement:mov"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bat bat:bat1 " "Elaborating entity \"bat\" for hierarchy \"bat:bat1\"" {  } { { "../vhdl/rendu/pong-rtl.vhd" "bat1" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/pong-rtl.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557479949132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:score1 " "Elaborating entity \"score\" for hierarchy \"score:score1\"" {  } { { "../vhdl/rendu/pong-rtl.vhd" "score1" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/pong-rtl.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557479949137 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_over score-rtl.vhd(23) " "VHDL Process Statement warning at score-rtl.vhd(23): signal \"s_over\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_scoreU score-rtl.vhd(21) " "VHDL Process Statement warning at score-rtl.vhd(21): inferring latch(es) for signal or variable \"s_next_scoreU\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_next_scoreS score-rtl.vhd(21) " "VHDL Process Statement warning at score-rtl.vhd(21): inferring latch(es) for signal or variable \"s_next_scoreS\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[0\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreS\[0\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[1\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreS\[1\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[2\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreS\[2\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[3\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreS\[3\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[4\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreS\[4\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[5\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreS\[5\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[6\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreS\[6\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreS\[7\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreS\[7\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[0\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreU\[0\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[1\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreU\[1\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[2\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreU\[2\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[3\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreU\[3\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[4\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreU\[4\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[5\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreU\[5\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[6\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreU\[6\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_next_scoreU\[7\] score-rtl.vhd(21) " "Inferred latch for \"s_next_scoreU\[7\]\" at score-rtl.vhd(21)" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479949139 "|pong|score:score1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer_up1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer_up1\"" {  } { { "../vhdl/rendu/pong-rtl.vhd" "debouncer_up1" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/pong-rtl.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557479949144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:collision1 " "Elaborating entity \"collision\" for hierarchy \"collision:collision1\"" {  } { { "../vhdl/rendu/pong-rtl.vhd" "collision1" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/pong-rtl.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557479949151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[0\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949536 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[0\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949536 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[1\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949536 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[2\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[1\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[1\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[3\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[2\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[4\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[3\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[3\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[5\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[4\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[4\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[6\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[5\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[5\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[7\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[6\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[6\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[8\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[7\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[7\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[9\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[8\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[8\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[10\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[9\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[9\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_x\|movement:mov\|s_next_state\[11\] " "Latch movement_full:movement_x\|movement:mov\|s_next_state\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_x\|movement:mov\|s_current_state\[10\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_x\|movement:mov\|s_current_state\[10\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[1\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[2\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|direction:dir\|s_current_state " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|direction:dir\|s_current_state" {  } { { "../vhdl/rendu/direction-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/direction-rtl.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[3\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|direction:dir\|s_current_state " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|direction:dir\|s_current_state" {  } { { "../vhdl/rendu/direction-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/direction-rtl.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[4\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|direction:dir\|s_current_state " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|direction:dir\|s_current_state" {  } { { "../vhdl/rendu/direction-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/direction-rtl.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[5\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|direction:dir\|s_current_state " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|direction:dir\|s_current_state" {  } { { "../vhdl/rendu/direction-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/direction-rtl.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[6\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|direction:dir\|s_current_state " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|direction:dir\|s_current_state" {  } { { "../vhdl/rendu/direction-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/direction-rtl.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[7\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[8\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[8\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement_full:movement_y\|movement:mov\|s_next_state\[8\] " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[0\] " "Latch score:score1\|s_next_scoreU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreU\[0\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreU\[0\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[1\] " "Latch score:score1\|s_next_scoreU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreU\[1\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreU\[1\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[2\] " "Latch score:score1\|s_next_scoreU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreU\[2\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreU\[2\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[3\] " "Latch score:score1\|s_next_scoreU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreU\[3\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreU\[3\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949537 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[4\] " "Latch score:score1\|s_next_scoreU\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreU\[4\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreU\[4\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949538 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[5\] " "Latch score:score1\|s_next_scoreU\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreU\[5\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreU\[5\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949538 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[6\] " "Latch score:score1\|s_next_scoreU\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreU\[6\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreU\[6\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949538 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreU\[7\] " "Latch score:score1\|s_next_scoreU\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreU\[7\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreU\[7\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949538 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[0\] " "Latch score:score1\|s_next_scoreS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreS\[0\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreS\[0\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949538 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[1\] " "Latch score:score1\|s_next_scoreS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreS\[1\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreS\[1\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949538 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[2\] " "Latch score:score1\|s_next_scoreS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreS\[2\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreS\[2\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949538 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[3\] " "Latch score:score1\|s_next_scoreS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreS\[3\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreS\[3\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949538 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[4\] " "Latch score:score1\|s_next_scoreS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreS\[4\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreS\[4\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949538 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[5\] " "Latch score:score1\|s_next_scoreS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreS\[5\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreS\[5\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949538 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[6\] " "Latch score:score1\|s_next_scoreS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreS\[6\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreS\[6\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949538 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score:score1\|s_next_scoreS\[7\] " "Latch score:score1\|s_next_scoreS\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA score:score1\|s_scoreS\[7\] " "Ports D and ENA on the latch are fed by the same signal score:score1\|s_scoreS\[7\]" {  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557479949538 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557479949538 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557479949692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557479950302 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557479950302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "542 " "Implemented 542 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557479950406 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557479950406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "414 " "Implemented 414 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557479950406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557479950406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1000 " "Peak virtual memory: 1000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557479950420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 11:19:10 2019 " "Processing ended: Fri May 10 11:19:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557479950420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557479950420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557479950420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557479950420 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557479951736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557479951747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 11:19:11 2019 " "Processing started: Fri May 10 11:19:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557479951747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557479951747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557479951747 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557479951793 ""}
{ "Info" "0" "" "Project  = pong" {  } {  } 0 0 "Project  = pong" 0 0 "Fitter" 0 0 1557479951794 ""}
{ "Info" "0" "" "Revision = pong" {  } {  } 0 0 "Revision = pong" 0 0 "Fitter" 0 0 1557479951794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557479951967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "5 5 " "Parallel compilation is enabled and will use 5 of the 5 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557479951968 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pong EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"pong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557479951978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557479952002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557479952002 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557479952153 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557479952159 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557479952214 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557479952214 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557479952214 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557479952214 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557479952214 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557479952214 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557479952219 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557479952219 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557479952219 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557479952219 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557479952219 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557479952221 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "The Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1557479952699 ""}
{ "Info" "ISTA_SDC_FOUND" "clocks_sdc.tcl " "Reading SDC File: 'clocks_sdc.tcl'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1557479952700 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_y\|direction:dir\|s_current_state " "Node: movement_full:movement_y\|direction:dir\|s_current_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] movement_full:movement_y\|direction:dir\|s_current_state " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] is being clocked by movement_full:movement_y\|direction:dir\|s_current_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557479952704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557479952704 "|pong|movement_full:movement_y|direction:dir|s_current_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Node: movement_full:movement_x\|movement:mov\|s_current_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch score:score1\|s_next_scoreU\[0\] movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Latch score:score1\|s_next_scoreU\[0\] is being clocked by movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557479952704 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557479952704 "|pong|movement_full:movement_x|movement:mov|s_current_state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557479952706 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1557479952706 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1557479952706 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557479952707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557479952707 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333         clk1 " "  83.333         clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557479952707 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1557479952707 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clock~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557479952739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_y\|movement:mov\|s_current_state\[0\] " "Destination node movement_full:movement_y\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557479952739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_y\|movement:mov\|s_current_state\[1\] " "Destination node movement_full:movement_y\|movement:mov\|s_current_state\[1\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557479952739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_y\|movement:mov\|s_current_state\[2\] " "Destination node movement_full:movement_y\|movement:mov\|s_current_state\[2\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557479952739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_y\|movement:mov\|s_current_state\[3\] " "Destination node movement_full:movement_y\|movement:mov\|s_current_state\[3\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557479952739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_y\|movement:mov\|s_current_state\[4\] " "Destination node movement_full:movement_y\|movement:mov\|s_current_state\[4\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557479952739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_y\|movement:mov\|s_current_state\[5\] " "Destination node movement_full:movement_y\|movement:mov\|s_current_state\[5\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557479952739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_y\|movement:mov\|s_current_state\[6\] " "Destination node movement_full:movement_y\|movement:mov\|s_current_state\[6\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557479952739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_y\|movement:mov\|s_current_state\[7\] " "Destination node movement_full:movement_y\|movement:mov\|s_current_state\[7\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557479952739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_y\|movement:mov\|s_current_state\[8\] " "Destination node movement_full:movement_y\|movement:mov\|s_current_state\[8\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557479952739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Destination node movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557479952739 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1557479952739 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1557479952739 ""}  } { { "../vhdl/rendu/pong-entity.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/pong-entity.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557479952739 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "movement_full:movement_x\|movement:mov\|s_next_state\[1\]~1  " "Automatically promoted node movement_full:movement_x\|movement:mov\|s_next_state\[1\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557479952740 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557479952740 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "movement_full:movement_y\|movement:mov\|s_next_state\[1\]~1  " "Automatically promoted node movement_full:movement_y\|movement:mov\|s_next_state\[1\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557479952740 ""}  } { { "../vhdl/rendu/movement-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/movement-rtl.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557479952740 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "score:score1\|s_next_scoreS\[1\]~26  " "Automatically promoted node score:score1\|s_next_scoreS\[1\]~26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557479952740 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557479952740 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "score:score1\|s_next_scoreU\[0\]~6  " "Automatically promoted node score:score1\|s_next_scoreU\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557479952740 ""}  } { { "../vhdl/rendu/score-rtl.vhd" "" { Text "/media/sf_student/TPCSN/TP7TP8/pong/vhdl/rendu/score-rtl.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557479952740 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557479952947 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557479952948 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557479952948 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557479952949 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557479952950 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557479952950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557479952950 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557479952951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557479952952 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557479952953 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557479952953 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557479953028 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1557479953034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557479953630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557479953716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557479953733 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557479954132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557479954132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557479954397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "/media/sf_student/TPCSN/TP7TP8/pong/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557479955482 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557479955482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557479955804 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1557479955804 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557479955804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557479955805 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557479955907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557479955915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557479956152 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557479956152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557479956423 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557479956758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1621 " "Peak virtual memory: 1621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557479957297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 11:19:17 2019 " "Processing ended: Fri May 10 11:19:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557479957297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557479957297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557479957297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557479957297 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557479958067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557479958159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 11:19:17 2019 " "Processing started: Fri May 10 11:19:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557479958159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557479958159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557479958159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1557479958436 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557479959088 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557479959120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "813 " "Peak virtual memory: 813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557479959263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 11:19:19 2019 " "Processing ended: Fri May 10 11:19:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557479959263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557479959263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557479959263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557479959263 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557479960000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557479960566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557479960576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 11:19:20 2019 " "Processing started: Fri May 10 11:19:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557479960576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1557479960576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pong -c pong " "Command: quartus_sta pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1557479960576 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1557479960611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1557479960762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "5 5 " "Parallel compilation is enabled and will use 5 of the 5 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1557479960762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557479960789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557479960789 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "The Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1557479960976 ""}
{ "Info" "ISTA_SDC_FOUND" "clocks_sdc.tcl " "Reading SDC File: 'clocks_sdc.tcl'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1557479960996 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_y\|direction:dir\|s_current_state " "Node: movement_full:movement_y\|direction:dir\|s_current_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] movement_full:movement_y\|direction:dir\|s_current_state " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] is being clocked by movement_full:movement_y\|direction:dir\|s_current_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557479961000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557479961000 "|pong|movement_full:movement_y|direction:dir|s_current_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Node: movement_full:movement_x\|movement:mov\|s_current_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch score:score1\|s_next_scoreU\[0\] movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Latch score:score1\|s_next_scoreU\[0\] is being clocked by movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557479961001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557479961001 "|pong|movement_full:movement_x|movement:mov|s_current_state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557479961002 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1557479961002 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1557479961002 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1557479961012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 75.402 " "Worst-case setup slack is 75.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.402               0.000 clk1  " "   75.402               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557479961022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.450 " "Worst-case hold slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 clk1  " "    0.450               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557479961025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557479961027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557479961029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.346 " "Worst-case minimum pulse width slack is 41.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.346               0.000 clk1  " "   41.346               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557479961032 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 164.766 ns " "Worst Case Available Settling Time: 164.766 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961059 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557479961059 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557479961064 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557479961081 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557479961370 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_y\|direction:dir\|s_current_state " "Node: movement_full:movement_y\|direction:dir\|s_current_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] movement_full:movement_y\|direction:dir\|s_current_state " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] is being clocked by movement_full:movement_y\|direction:dir\|s_current_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557479961457 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557479961457 "|pong|movement_full:movement_y|direction:dir|s_current_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Node: movement_full:movement_x\|movement:mov\|s_current_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch score:score1\|s_next_scoreU\[0\] movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Latch score:score1\|s_next_scoreU\[0\] is being clocked by movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557479961457 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557479961457 "|pong|movement_full:movement_x|movement:mov|s_current_state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557479961458 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1557479961458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 75.794 " "Worst-case setup slack is 75.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.794               0.000 clk1  " "   75.794               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557479961484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk1  " "    0.400               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557479961490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557479961494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557479961496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.241 " "Worst-case minimum pulse width slack is 41.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.241               0.000 clk1  " "   41.241               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557479961498 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 164.961 ns " "Worst Case Available Settling Time: 164.961 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961534 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557479961534 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1557479961539 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_y\|direction:dir\|s_current_state " "Node: movement_full:movement_y\|direction:dir\|s_current_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] movement_full:movement_y\|direction:dir\|s_current_state " "Latch movement_full:movement_y\|movement:mov\|s_next_state\[8\] is being clocked by movement_full:movement_y\|direction:dir\|s_current_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557479961669 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557479961669 "|pong|movement_full:movement_y|direction:dir|s_current_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Node: movement_full:movement_x\|movement:mov\|s_current_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch score:score1\|s_next_scoreU\[0\] movement_full:movement_x\|movement:mov\|s_current_state\[0\] " "Latch score:score1\|s_next_scoreU\[0\] is being clocked by movement_full:movement_x\|movement:mov\|s_current_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557479961669 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1557479961669 "|pong|movement_full:movement_x|movement:mov|s_current_state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1557479961669 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1557479961669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 79.847 " "Worst-case setup slack is 79.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.847               0.000 clk1  " "   79.847               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557479961683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk1  " "    0.186               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557479961686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557479961690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557479961694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.112 " "Worst-case minimum pulse width slack is 41.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.112               0.000 clk1  " "   41.112               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557479961697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557479961697 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961727 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961727 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961727 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961727 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 165.855 ns " "Worst Case Available Settling Time: 165.855 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961727 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557479961727 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557479961727 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557479962102 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557479962104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "882 " "Peak virtual memory: 882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557479962160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 11:19:22 2019 " "Processing ended: Fri May 10 11:19:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557479962160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557479962160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557479962160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557479962160 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1557479963004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557479963019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 11:19:22 2019 " "Processing started: Fri May 10 11:19:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557479963019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557479963019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557479963019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1557479963444 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_8_1200mv_85c_slow.vo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong_8_1200mv_85c_slow.vo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557479963666 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_8_1200mv_0c_slow.vo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong_8_1200mv_0c_slow.vo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557479963732 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_min_1200mv_0c_fast.vo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong_min_1200mv_0c_fast.vo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557479963812 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong.vo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong.vo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557479963899 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_8_1200mv_85c_v_slow.sdo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong_8_1200mv_85c_v_slow.sdo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557479963958 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_8_1200mv_0c_v_slow.sdo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong_8_1200mv_0c_v_slow.sdo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557479964029 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_min_1200mv_0c_v_fast.sdo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong_min_1200mv_0c_v_fast.sdo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557479964080 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pong_v.sdo /media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/ simulation " "Generated file pong_v.sdo in folder \"/media/sf_student/TPCSN/TP7TP8/pong/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557479964122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1056 " "Peak virtual memory: 1056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557479964155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 11:19:24 2019 " "Processing ended: Fri May 10 11:19:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557479964155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557479964155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557479964155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557479964155 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Quartus Prime Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557479964296 ""}
