// Seed: 197426011
module module_0 (
    output wand id_0,
    input wand id_1,
    input tri0 id_2,
    input supply0 id_3
);
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1
    , id_15,
    input supply1 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wand id_10,
    input uwire id_11,
    output supply0 id_12,
    input tri id_13
);
  assign id_15[1] = id_4;
  module_0(
      id_12, id_11, id_4, id_4
  );
  wire id_16;
endmodule
