{
  "family": "sifive_hifive_unmatched_a00",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "sifive_hifive_unmatched_a00": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "sifive": {
          "instances": [
            {
              "name": "sifive_ccache0_0",
              "base": "0x02010000"
            },
            {
              "name": "sifive_test0_0",
              "base": "0x00004000"
            }
          ],
          "registers": {
            "config": {
              "offset": "0x00",
              "size": 32,
              "description": "Information about the Cache Configuration"
            },
            "wayenable": {
              "offset": "0x08",
              "size": 32,
              "description": "The index of the largest way which has been enabled. May only be increased."
            },
            "l2perfevent0": {
              "offset": "0x2000",
              "size": 32,
              "description": "The L2 performance event0 control register."
            },
            "l2perfevent1": {
              "offset": "0x2008",
              "size": 32,
              "description": "The L2 performance event1 control register."
            },
            "l2clientfilter": {
              "offset": "0x2800",
              "size": 32,
              "description": "The L2 Client Filterregister."
            },
            "l2pmcounter0": {
              "offset": "0x3000",
              "size": 32,
              "description": "The L2 performance monitor counter0 register."
            },
            "l2pmcounter1": {
              "offset": "0x3008",
              "size": 32,
              "description": "The L2 performance monitor counter1 register."
            },
            "l2pmcounter63": {
              "offset": "0x31F8",
              "size": 32,
              "description": "The L2 performance monitor counter63 register."
            }
          }
        },
        "riscv": {
          "instances": [
            {
              "name": "riscv_clint0_0",
              "base": "0x02000000"
            },
            {
              "name": "riscv_plic0_0",
              "base": "0x0C000000"
            }
          ],
          "registers": {
            "msip_0": {
              "offset": "0x00",
              "size": 32,
              "description": "MSIP Register for hart 0"
            },
            "msip_1": {
              "offset": "0x04",
              "size": 32,
              "description": "MSIP Register for hart 1"
            },
            "msip_2": {
              "offset": "0x08",
              "size": 32,
              "description": "MSIP Register for hart 2"
            },
            "msip_3": {
              "offset": "0x0C",
              "size": 32,
              "description": "MSIP Register for hart 3"
            },
            "msip_4": {
              "offset": "0x10",
              "size": 32,
              "description": "MSIP Register for hart 4"
            },
            "mtimecmp_0": {
              "offset": "0x4000",
              "size": 64,
              "description": "MTIMECMP Register for hart 0"
            },
            "mtimecmp_1": {
              "offset": "0x4008",
              "size": 64,
              "description": "MTIMECMP Register for hart 1"
            },
            "mtimecmp_2": {
              "offset": "0x4010",
              "size": 64,
              "description": "MTIMECMP Register for hart 2"
            },
            "mtimecmp_3": {
              "offset": "0x4018",
              "size": 64,
              "description": "MTIMECMP Register for hart 3"
            },
            "mtimecmp_4": {
              "offset": "0x4020",
              "size": 64,
              "description": "MTIMECMP Register for hart 4"
            },
            "mtime": {
              "offset": "0xBFF8",
              "size": 64,
              "description": "MTIME Register"
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "sifive_gpio0_0",
              "base": "0x10060000"
            }
          ],
          "registers": {
            "input_val": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin value"
            },
            "input_en": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin input enable"
            },
            "output_en": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin output enable"
            },
            "output_val": {
              "offset": "0x0C",
              "size": 32,
              "description": "Output value"
            },
            "pue": {
              "offset": "0x10",
              "size": 32,
              "description": "Internal pull-up enable"
            },
            "ds": {
              "offset": "0x14",
              "size": 32,
              "description": "Pin drive strength"
            },
            "rise_ie": {
              "offset": "0x18",
              "size": 32,
              "description": "Rise interrupt enable"
            },
            "rise_ip": {
              "offset": "0x1C",
              "size": 32,
              "description": "Rise interrupt pending"
            },
            "fall_ie": {
              "offset": "0x20",
              "size": 32,
              "description": "Fall interrupt enable"
            },
            "fall_ip": {
              "offset": "0x24",
              "size": 32,
              "description": "Fall interrupt pending"
            },
            "high_ie": {
              "offset": "0x28",
              "size": 32,
              "description": "High interrupt enable"
            },
            "high_ip": {
              "offset": "0x2C",
              "size": 32,
              "description": "High interrupt pending"
            },
            "low_ie": {
              "offset": "0x30",
              "size": 32,
              "description": "Low interrupt enable"
            },
            "low_ip": {
              "offset": "0x34",
              "size": 32,
              "description": "Low interrupt pending"
            },
            "iof_en": {
              "offset": "0x38",
              "size": 32,
              "description": "I/O function enable"
            },
            "iof_sel": {
              "offset": "0x3C",
              "size": 32,
              "description": "I/O function select"
            },
            "out_xor": {
              "offset": "0x40",
              "size": 32,
              "description": "Output XOR (invert)"
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "sifive_i2c0_0",
              "base": "0x10030000"
            },
            {
              "name": "sifive_i2c0_1",
              "base": "0x10031000"
            }
          ],
          "registers": {
            "prescale_low": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock Prescale register lo-byte"
            },
            "prescale_high": {
              "offset": "0x04",
              "size": 32,
              "description": "Clock Prescale register hi-byte"
            },
            "control": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            },
            "transmit__receive": {
              "offset": "0x0C",
              "size": 32,
              "description": "Transmit and receive data byte register"
            },
            "command__status": {
              "offset": "0x10",
              "size": 32,
              "description": "Command write and status read register"
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "sifive_pwm0_0",
              "base": "0x10020000"
            },
            {
              "name": "sifive_pwm0_1",
              "base": "0x10021000"
            }
          ],
          "registers": {
            "pwmcfg": {
              "offset": "0x00",
              "size": 32,
              "description": "PWM configuration register"
            },
            "pwmcount": {
              "offset": "0x08",
              "size": 32,
              "description": "PWM count register"
            },
            "pwms": {
              "offset": "0x10",
              "size": 32,
              "description": "Scaled PWM count register"
            },
            "pwmcmp0": {
              "offset": "0x20",
              "size": 32,
              "description": "PWM 0 compare register"
            },
            "pwmcmp1": {
              "offset": "0x24",
              "size": 32,
              "description": "PWM 1 compare register"
            },
            "pwmcmp2": {
              "offset": "0x28",
              "size": 32,
              "description": "PWM 2 compare register"
            },
            "pwmcmp3": {
              "offset": "0x2C",
              "size": 32,
              "description": "PWM 3 compare register"
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "sifive_uart0_0",
              "base": "0x10010000"
            },
            {
              "name": "sifive_uart0_1",
              "base": "0x10011000"
            }
          ],
          "registers": {
            "txdata": {
              "offset": "0x00",
              "size": 32,
              "description": "Transmit data register"
            },
            "rxdata": {
              "offset": "0x04",
              "size": 32,
              "description": "Receive data register"
            },
            "txctrl": {
              "offset": "0x08",
              "size": 32,
              "description": "Transmit control register"
            },
            "rxctrl": {
              "offset": "0x0C",
              "size": 32,
              "description": "Receive control register"
            },
            "ie": {
              "offset": "0x10",
              "size": 32,
              "description": "UART interrupt enable"
            },
            "ip": {
              "offset": "0x14",
              "size": 32,
              "description": "UART interrupt pending"
            },
            "div": {
              "offset": "0x18",
              "size": 32,
              "description": "Baud rate divisor"
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "sifive_spi0_0",
              "base": "0x10040000"
            },
            {
              "name": "sifive_spi0_1",
              "base": "0x10041000"
            },
            {
              "name": "sifive_spi0_2",
              "base": "0x10050000"
            }
          ],
          "registers": {
            "sckdiv": {
              "offset": "0x00",
              "size": 32,
              "description": "Serial clock divisor"
            },
            "sckmode": {
              "offset": "0x04",
              "size": 32,
              "description": "Serial clock mode"
            },
            "csid": {
              "offset": "0x10",
              "size": 32,
              "description": "Chip select ID"
            },
            "csdef": {
              "offset": "0x14",
              "size": 32,
              "description": "Chip select default"
            },
            "csmode": {
              "offset": "0x18",
              "size": 32,
              "description": "Chip select mode"
            },
            "delay0": {
              "offset": "0x28",
              "size": 32,
              "description": "Delay control 0"
            },
            "delay1": {
              "offset": "0x2C",
              "size": 32,
              "description": "Delay control 1"
            },
            "extradel": {
              "offset": "0x38",
              "size": 32,
              "description": "SPI extra sampling delay to increase the SPI frequency"
            },
            "sampledel": {
              "offset": "0x3C",
              "size": 32,
              "description": "Number of delay stages from slave to the SPI controller"
            },
            "fmt": {
              "offset": "0x40",
              "size": 32,
              "description": "Frame format"
            },
            "txdata": {
              "offset": "0x48",
              "size": 32,
              "description": "Tx FIFO Data"
            },
            "rxdata": {
              "offset": "0x4C",
              "size": 32,
              "description": "Rx FIFO data"
            },
            "txmark": {
              "offset": "0x50",
              "size": 32,
              "description": "Tx FIFO watermark"
            },
            "rxmark": {
              "offset": "0x54",
              "size": 32,
              "description": "Rx FIFO watermark"
            },
            "fctrl": {
              "offset": "0x60",
              "size": 32,
              "description": "SPI flash interface control"
            },
            "ffmt": {
              "offset": "0x64",
              "size": 32,
              "description": "SPI flash instruction format"
            },
            "ie": {
              "offset": "0x70",
              "size": 32,
              "description": "SPI interrupt enable"
            },
            "ip": {
              "offset": "0x74",
              "size": 32,
              "description": "SPI interrupt pending"
            }
          }
        }
      },
      "interrupts": {
        "count": 16,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          }
        ]
      }
    }
  }
}