//
// Generated by NVIDIA LLVM Compiler 3.2
//

.version 2.2
.target sm_12, texmode_independent


.const .align 8 .b8 def___internal_i2opi_d[144] = {  0x08, 0x5D, 0x8D, 0x1F, 0xB1, 0x5F, 0xFB, 0x6B, 0xEA, 0x92, 0x52, 0x8A, 0xF7, 0x39, 0x07, 0x3D, 0x7B, 0xF1, 0xE5, 0xEB, 0xC7, 0xBA, 0x27, 0x75, 0x2D, 0xEA, 0x5F, 0x9E, 0x66, 0x3F, 0x46, 0x4F, 0xB7, 0x09, 0xCB, 0x27, 0xCF, 0x7E, 0x36, 0x6D, 0x1F, 0x6D, 0x0A, 0x5A, 0x8B, 0x11, 0x2F, 0xEF, 0x0F, 0x98, 0x05, 0xDE, 0xFF, 0x97, 0xF8, 0x1F, 0x3B, 0x28, 0xF9, 0xBD, 0x8B, 0x5F, 0x84, 0x9C, 0xF4, 0x39, 0x53, 0x83, 0x39, 0xD6, 0x91, 0x39, 0x41, 0x7E, 0x5F, 0xB4, 0x26, 0x70, 0x9C, 0xE9, 0x84, 0x44, 0xBB, 0x2E, 0xF5, 0x35, 0x82, 0xE8, 0x3E, 0xA7, 0x29, 0xB1, 0x1C, 0xEB, 0x1D, 0xFE, 0x1C, 0x92, 0xD1, 0x09, 0xEA, 0x2E, 0x49, 0x06, 0xE0, 0xD2, 0x4D, 0x42, 0x3A, 0x6E, 0x24, 0xB7, 0x61, 0xC5, 0xBB, 0xDE, 0xAB, 0x63, 0x51, 0xFE, 0x41, 0x90, 0x43, 0x3C, 0x99, 0x95, 0x62, 0xDB, 0xC0, 0xDD, 0x34, 0xF5, 0xD1, 0x57, 0x27, 0xFC, 0x29, 0x15, 0x44, 0x4E, 0x6E, 0x83, 0xF9, 0xA2 };
.const .align 4 .b8 def___GPU_i2opi_f[24] = {  0x41, 0x90, 0x43, 0x3C, 0x99, 0x95, 0x62, 0xDB, 0xC0, 0xDD, 0x34, 0xF5, 0xD1, 0x57, 0x27, 0xFC, 0x29, 0x15, 0x44, 0x4E, 0x6E, 0x83, 0xF9, 0xA2 };

.entry RayTracing(
	.param .u32 .ptr .global .align 4 RayTracing_param_0,
	.param .u32 .ptr .global .align 4 RayTracing_param_1,
	.param .u32 .ptr .const .align 4 RayTracing_param_2,
	.param .u32 .ptr .const .align 4 RayTracing_param_3,
	.param .u32 RayTracing_param_4,
	.param .u32 RayTracing_param_5,
	.param .u32 RayTracing_param_6,
	.param .u32 RayTracing_param_7,
	.param .u32 .ptr .global .align 4 RayTracing_param_8
)
{
	.local .align 4 .b8 	%Depot1[112];
	.reg .b32 	%SP;
	.reg .f32 	%f<1095>;
	.reg .pred 	%p<183>;
	.reg .s32 	%r<790>;
	.reg .s64 	%rl<17>;

_RayTracing:
	mov.u32 	%SP, %Depot1;
	mov.u32 	%r236, %tid.x;
	mov.u32 	%r237, %envreg3;
	add.s32 	%r238, %r236, %r237;
	mov.u32 	%r239, %ctaid.x;
	mov.u32 	%r240, %ntid.x;
	mad.lo.s32 	%r10, %r239, %r240, %r238;
	ld.param.u32 	%r6, [RayTracing_param_5];
	div.s32 	%r13, %r10, %r6;
	ld.param.u32 	%r7, [RayTracing_param_6];
	setp.lt.s32 	%p4, %r13, %r7;
	@%p4 bra 	BB1_2;

BB1_1:
	ret;

BB1_2:
	shl.b32 	%r11, %r10, 1;
	rem.s32 	%r12, %r10, %r6;
	ld.param.u32 	%r9, [RayTracing_param_8];
	ld.param.u32 	%r8, [RayTracing_param_7];
	ld.param.u32 	%r5, [RayTracing_param_4];
	ld.param.u32 	%r4, [RayTracing_param_3];
	ld.param.u32 	%r3, [RayTracing_param_2];
	ld.param.u32 	%r2, [RayTracing_param_1];
	ld.param.u32 	%r1, [RayTracing_param_0];
	shl.b32 	%r243, %r11, 2;
	add.s32 	%r244, %r2, %r243;
	ld.global.u32 	%r245, [%r244];
	ld.global.u32 	%r246, [%r244+4];
	and.b32  	%r247, %r245, 65535;
	shr.u32 	%r248, %r245, 16;
	mad.lo.s32 	%r249, %r247, 36969, %r248;
	and.b32  	%r250, %r246, 65535;
	shr.u32 	%r251, %r246, 16;
	mad.lo.s32 	%r252, %r250, 18000, %r251;
	and.b32  	%r253, %r249, 65535;
	shr.u32 	%r254, %r249, 16;
	mad.lo.s32 	%r767, %r253, 36969, %r254;
	and.b32  	%r255, %r252, 65535;
	shr.u32 	%r256, %r252, 16;
	mad.lo.s32 	%r768, %r255, 18000, %r256;
	shl.b32 	%r257, %r767, 16;
	shl.b32 	%r258, %r249, 16;
	add.s32 	%r259, %r257, %r768;
	add.s32 	%r260, %r258, %r252;
	or.b32  	%r261, %r259, 1073741824;
	or.b32  	%r262, %r260, 1073741824;
	and.b32  	%r263, %r261, 1082130431;
	and.b32  	%r264, %r262, 1082130431;
	mov.b32 	 %f255, %r263;
	mov.b32 	 %f256, %r264;
	add.rn.f32 	%f257, %f255, 0fC0000000;
	add.rn.f32 	%f258, %f256, 0fC0000000;
	div.full.f32 	%f259, %f257, 0f40000000;
	div.full.f32 	%f260, %f258, 0f40000000;
	mov.f32 	%f1039, 0f3F800000;
	cvt.rn.f32.s32 	%f261, %r7;
	cvt.rn.f32.s32 	%f262, %r6;
	add.rn.f32 	%f263, %f259, 0fBF000000;
	cvt.rn.f32.s32 	%f264, %r13;
	add.rn.f32 	%f265, %f260, 0fBF000000;
	cvt.rn.f32.s32 	%f266, %r12;
	add.rn.f32 	%f267, %f264, %f263;
	div.full.f32 	%f268, %f1039, %f261;
	add.rn.f32 	%f269, %f266, %f265;
	div.full.f32 	%f270, %f1039, %f262;
	mul.rn.f32 	%f271, %f267, %f268;
	mul.rn.f32 	%f272, %f269, %f270;
	add.rn.f32 	%f273, %f271, 0fBF000000;
	ld.const.f32 	%f274, [%r4+48];
	ld.const.f32 	%f275, [%r4+52];
	add.rn.f32 	%f276, %f272, 0fBF000000;
	ld.const.f32 	%f277, [%r4+36];
	ld.const.f32 	%f278, [%r4+40];
	ld.const.f32 	%f279, [%r4+56];
	ld.const.f32 	%f280, [%r4+44];
	mul.rn.f32 	%f281, %f274, %f273;
	mul.rn.f32 	%f282, %f277, %f276;
	mul.rn.f32 	%f283, %f275, %f273;
	mul.rn.f32 	%f284, %f278, %f276;
	add.rn.f32 	%f285, %f282, %f281;
	ld.const.f32 	%f286, [%r4+24];
	add.rn.f32 	%f287, %f284, %f283;
	ld.const.f32 	%f288, [%r4+28];
	mul.rn.f32 	%f289, %f279, %f273;
	mul.rn.f32 	%f290, %f280, %f276;
	add.rn.f32 	%f291, %f285, %f286;
	add.rn.f32 	%f292, %f287, %f288;
	add.rn.f32 	%f293, %f290, %f289;
	ld.const.f32 	%f294, [%r4+32];
	add.rn.f32 	%f295, %f293, %f294;
	mul.rn.f32 	%f296, %f291, %f291;
	mul.rn.f32 	%f297, %f292, %f292;
	add.rn.f32 	%f298, %f296, %f297;
	mul.rn.f32 	%f299, %f295, %f295;
	add.rn.f32 	%f300, %f298, %f299;
	sqrt.approx.f32 	%f301, %f300;
	div.full.f32 	%f302, %f1039, %f301;
	shl.b32 	%r265, %r10, 3;
	mul.rn.f32 	%f303, %f291, 0f3DCCCCCD;
	ld.const.f32 	%f304, [%r4];
	mul.rn.f32 	%f305, %f292, 0f3DCCCCCD;
	ld.const.f32 	%f306, [%r4+4];
	mul.rn.f32 	%f307, %f295, 0f3DCCCCCD;
	ld.const.f32 	%f308, [%r4+8];
	mov.f32 	%f1076, 0f00000000;
	add.s32 	%r15, %r265, %r2;
	mul.rn.f32 	%f1046, %f291, %f302;
	mul.rn.f32 	%f1051, %f292, %f302;
	mul.rn.f32 	%f1056, %f295, %f302;
	add.rn.f32 	%f1040, %f303, %f304;
	add.rn.f32 	%f1041, %f305, %f306;
	add.rn.f32 	%f1042, %f307, %f308;
	mov.u32 	%r741, 1;
	mov.u32 	%r740, 0;
	mov.f32 	%f1038, %f1039;
	mov.f32 	%f1037, %f1039;
	mov.f32 	%f1075, %f1076;
	mov.f32 	%f1074, %f1076;

BB1_3:
	mov.b32 	 %r267, %f1046;
	mov.b32 	 %r268, %f1041;
	cvt.u64.u32 	%rl8, %r267;
	cvt.u64.u32 	%rl9, %r268;
	mov.b32 	 %r270, %f1042;
	mov.b32 	 %r271, %f1040;
	shl.b64 	%rl11, %rl8, 32;
	cvt.u64.u32 	%rl12, %r270;
	shl.b64 	%rl13, %rl9, 32;
	cvt.u64.u32 	%rl14, %r271;
	or.b64  	%rl5, %rl12, %rl11;
	or.b64  	%rl4, %rl13, %rl14;
	setp.gt.u32 	%p5, %r740, 7;
	@%p5 bra 	BB1_25;

BB1_4:                                                      // %._crit_edge.preheader
	mov.b32 	 %r266, %f1056;
	cvt.u64.u32 	%rl7, %r266;
	mov.b32 	 %r269, %f1051;
	cvt.u64.u32 	%rl3, %r269;
	shl.b64 	%rl10, %rl7, 32;
	or.b64  	%rl6, %rl3, %rl10;
	setp.eq.s32 	%p6, %r5, 0;
	@%p6 bra 	BB1_11;

BB1_5:                                                      // %bb.nph
	shr.u64 	%rl15, %rl6, 32;
	cvt.u32.u64 	%r274, %rl15;
	cvt.u32.u64 	%r275, %rl3;
	mov.u32 	%r744, 0;
	mov.b32 	 %f20, %r274;
	mov.b32 	 %f19, %r275;
	mov.f32 	%f1059, 0f60AD78EC;
	mov.u32 	%r742, %r3;
	mov.u32 	%r743, %r744;

BB1_6:                                                      // %SphereIntersect.exit.i.i._crit_edge
	mov.u32 	%r24, %r743;
	ld.const.f32 	%f310, [%r742+4];
	ld.const.f32 	%f311, [%r742+8];
	sub.rn.f32 	%f312, %f311, %f1041;
	sub.rn.f32 	%f313, %f310, %f1040;
	ld.const.f32 	%f314, [%r742+12];
	sub.rn.f32 	%f315, %f314, %f1042;
	mul.rn.f32 	%f316, %f313, %f1046;
	mul.rn.f32 	%f317, %f312, %f19;
	add.rn.f32 	%f318, %f316, %f317;
	mul.rn.f32 	%f319, %f315, %f20;
	mul.rn.f32 	%f320, %f313, %f313;
	mul.rn.f32 	%f321, %f312, %f312;
	add.rn.f32 	%f22, %f318, %f319;
	add.rn.f32 	%f322, %f320, %f321;
	mul.rn.f32 	%f323, %f315, %f315;
	ld.const.f32 	%f324, [%r742];
	mul.rn.f32 	%f325, %f22, %f22;
	add.rn.f32 	%f326, %f322, %f323;
	sub.rn.f32 	%f327, %f325, %f326;
	mul.rn.f32 	%f328, %f324, %f324;
	add.rn.f32 	%f23, %f327, %f328;
	setp.lt.f32 	%p7, %f23, 0f00000000;
	@%p7 bra 	BB1_9;

BB1_7:
	sqrt.approx.f32 	%f24, %f23;
	sub.rn.f32 	%f1058, %f22, %f24;
	setp.gt.f32 	%p8, %f1058, 0f3C23D70A;
	@%p8 bra 	BB1_10;

BB1_8:
	add.rn.f32 	%f1058, %f22, %f24;
	setp.leu.f32 	%p9, %f1058, 0f3C23D70A;
	@%p9 bra 	BB1_9;
	bra.uni 	BB1_10;

BB1_9:
	mov.f32 	%f1058, 0f00000000;

BB1_10:                                                     // %SphereIntersect.exit.i.i
	setp.lt.f32 	%p10, %f1058, %f1059;
	setp.neu.f32 	%p11, %f1058, 0f00000000;
	and.pred  	%p12, %p11, %p10;
	add.s32 	%r27, %r24, 1;
	selp.f32 	%f1059, %f1058, %f1059, %p12;
	add.s32 	%r742, %r742, 44;
	selp.b32 	%r744, %r24, %r744, %p12;
	setp.ne.s32 	%p13, %r27, %r5;
	mov.u32 	%r743, %r27;
	@%p13 bra 	BB1_6;
	bra.uni 	BB1_12;

BB1_11:                                                     // %._crit_edge.preheader.Intersect.exit.i_crit_edge
	mov.u32 	%r744, 0;
	mov.f32 	%f1059, 0f60AD78EC;

BB1_12:                                                     // %Intersect.exit.i
	setp.geu.f32 	%p14, %f1059, 0f60AD78EC;
	@%p14 bra 	BB1_25;

BB1_13:
	shr.u64 	%rl16, %rl6, 32;
	cvt.u32.u64 	%r277, %rl3;
	mov.b32 	 %f35, %r277;
	cvt.u32.u64 	%r278, %rl16;
	mov.b32 	 %f36, %r278;
	mul.rn.f32 	%f331, %f35, %f1059;
	mul.rn.f32 	%f332, %f1046, %f1059;
	mad.lo.s32 	%r279, %r744, 44, %r3;
	add.rn.f32 	%f1041, %f1041, %f331;
	ld.const.f32 	%f333, [%r279+8];
	add.rn.f32 	%f1040, %f1040, %f332;
	ld.const.f32 	%f334, [%r279+4];
	mul.rn.f32 	%f335, %f36, %f1059;
	sub.rn.f32 	%f336, %f1041, %f333;
	sub.rn.f32 	%f337, %f1040, %f334;
	add.rn.f32 	%f1042, %f1042, %f335;
	ld.const.f32 	%f338, [%r279+12];
	sub.rn.f32 	%f339, %f1042, %f338;
	mul.rn.f32 	%f340, %f336, %f336;
	mul.rn.f32 	%f341, %f337, %f337;
	add.rn.f32 	%f342, %f341, %f340;
	mul.rn.f32 	%f343, %f339, %f339;
	add.rn.f32 	%f344, %f342, %f343;
	sqrt.approx.f32 	%f345, %f344;
	mov.f32 	%f346, 0f3F800000;
	div.full.f32 	%f347, %f346, %f345;
	mul.rn.f32 	%f40, %f337, %f347;
	mul.rn.f32 	%f41, %f336, %f347;
	mul.rn.f32 	%f42, %f339, %f347;
	mul.rn.f32 	%f348, %f40, %f1046;
	mul.rn.f32 	%f349, %f41, %f35;
	add.rn.f32 	%f350, %f348, %f349;
	mul.rn.f32 	%f351, %f42, %f36;
	add.rn.f32 	%f43, %f350, %f351;
	ld.const.f32 	%f30, [%r279+16];
	ld.const.f32 	%f32, [%r279+28];
	ld.const.u32 	%r30, [%r279+40];
	ld.const.f32 	%f34, [%r279+36];
	ld.const.f32 	%f33, [%r279+32];
	ld.const.f32 	%f31, [%r279+24];
	setp.gt.f32 	%p15, %f43, 0f00000000;
	@%p15 bra 	BB1_20;

BB1_14:
	setp.lt.f32 	%p16, %f43, 0f00000000;
	@%p16 bra 	BB1_19;

BB1_15:
	setp.eq.f32 	%p17, %f43, 0f00000000;
	@%p17 bra 	BB1_18;

BB1_16:
	setp.neu.f32 	%p18, %f43, 0f80000000;
	@%p18 bra 	BB1_18;

BB1_17:                                                     // %._Z4signf.exit.i_crit_edge1336
	mov.f32 	%f1060, 0f00000000;
	bra.uni 	BB1_21;

BB1_18:
	mov.f32 	%f1060, 0f80000000;
	bra.uni 	BB1_21;

BB1_19:                                                     // %._Z4signf.exit.i_crit_edge1335
	mov.f32 	%f1060, 0f3F800000;
	bra.uni 	BB1_21;

BB1_20:                                                     // %._Z4signf.exit.i_crit_edge
	mov.f32 	%f1060, 0fBF800000;

BB1_21:                                                     // %_Z4signf.exit.i
	setp.neu.f32 	%p19, %f30, 0f00000000;
	@%p19 bra 	BB1_23;

BB1_22:                                                     // %_Z4signf.exit.i
	setp.eq.f32 	%p20, %f31, 0f00000000;
	@%p20 bra 	BB1_27;

BB1_23:                                                     // %.critedge
	setp.eq.s32 	%p21, %r741, 0;
	@%p21 bra 	BB1_25;

BB1_24:
	mad.lo.s32 	%r280, %r744, 44, %r3;
	ld.const.f32 	%f356, [%r280+20];
	abs.f32 	%f357, %f43;
	mul.rn.f32 	%f358, %f356, %f357;
	mul.rn.f32 	%f359, %f30, %f357;
	mul.rn.f32 	%f360, %f31, %f357;
	mul.rn.f32 	%f361, %f1038, %f358;
	mul.rn.f32 	%f362, %f1037, %f359;
	mul.rn.f32 	%f363, %f1039, %f360;
	add.rn.f32 	%f1076, %f1076, %f363;
	add.rn.f32 	%f1075, %f1075, %f361;
	add.rn.f32 	%f1074, %f1074, %f362;

BB1_25:                                                     // %RadiancePathTracing.exit
	add.s32 	%r659, %r7, 4294967295;
	sub.s32 	%r660, %r659, %r13;
	setp.eq.s32 	%p119, %r8, 0;
	mad.lo.s32 	%r212, %r660, %r6, %r12;
	@%p119 bra 	BB1_144;

BB1_26:
	mad.lo.s32 	%r661, %r212, 12, %r1;
	cvt.rn.f32.s32 	%f676, %r8;
	ld.global.f32 	%f677, [%r661];
	mul.rn.f32 	%f678, %f677, %f676;
	add.rn.f32 	%f679, %f676, 0f3F800000;
	mov.f32 	%f680, 0f3F800000;
	add.rn.f32 	%f681, %f678, %f1074;
	div.full.f32 	%f682, %f680, %f679;
	mul.rn.f32 	%f683, %f681, %f682;
	st.global.f32 	[%r661], %f683;
	ld.global.f32 	%f684, [%r661+4];
	mul.rn.f32 	%f685, %f684, %f676;
	add.rn.f32 	%f686, %f685, %f1075;
	mul.rn.f32 	%f687, %f686, %f682;
	st.global.f32 	[%r661+4], %f687;
	ld.global.f32 	%f688, [%r661+8];
	mul.rn.f32 	%f689, %f688, %f676;
	add.rn.f32 	%f690, %f689, %f1076;
	mul.rn.f32 	%f691, %f690, %f682;
	st.global.f32 	[%r661+8], %f691;
	bra.uni 	BB1_145;

BB1_27:
	mul.rn.f32 	%f47, %f42, %f1060;
	mul.rn.f32 	%f46, %f41, %f1060;
	mul.rn.f32 	%f45, %f40, %f1060;
	setp.eq.s32 	%p22, %r30, 0;
	@%p22 bra 	BB1_38;

BB1_28:
	add.rn.f32 	%f364, %f43, %f43;
	mul.rn.f32 	%f365, %f42, %f364;
	mul.rn.f32 	%f366, %f41, %f364;
	mul.rn.f32 	%f367, %f40, %f364;
	sub.rn.f32 	%f53, %f36, %f365;
	sub.rn.f32 	%f52, %f35, %f366;
	sub.rn.f32 	%f51, %f1046, %f367;
	setp.eq.s32 	%p23, %r30, 1;
	@%p23 bra 	BB1_36;

BB1_29:
	mul.rn.f32 	%f368, %f41, %f46;
	mul.rn.f32 	%f369, %f40, %f45;
	add.rn.f32 	%f370, %f369, %f368;
	mul.rn.f32 	%f371, %f35, %f46;
	mul.rn.f32 	%f372, %f1046, %f45;
	mul.rn.f32 	%f373, %f42, %f47;
	add.rn.f32 	%f54, %f370, %f373;
	add.rn.f32 	%f374, %f372, %f371;
	mul.rn.f32 	%f375, %f36, %f47;
	add.rn.f32 	%f56, %f374, %f375;
	setp.gt.f32 	%p24, %f54, 0f00000000;
	selp.f32 	%f55, 0f3F286BCA, 0f3FC28F5C, %p24;
	mul.rn.f32 	%f376, %f56, %f56;
	mov.f32 	%f377, 0f3F800000;
	mul.rn.f32 	%f378, %f55, %f55;
	sub.rn.f32 	%f379, %f377, %f376;
	mul.rn.f32 	%f380, %f378, %f379;
	sub.rn.f32 	%f57, %f377, %f380;
	setp.lt.f32 	%p25, %f57, 0f00000000;
	@%p25 bra 	BB1_36;

BB1_30:
	setp.gt.f32 	%p26, %f54, 0f00000000;
	sqrt.approx.f32 	%f381, %f57;
	mul.rn.f32 	%f382, %f56, %f55;
	add.rn.f32 	%f383, %f382, %f381;
	selp.f32 	%f384, 0f3F800000, 0fBF800000, %p26;
	mul.rn.f32 	%f385, %f384, %f383;
	mul.rn.f32 	%f386, %f40, %f385;
	mul.rn.f32 	%f387, %f1046, %f55;
	mul.rn.f32 	%f388, %f41, %f385;
	mul.rn.f32 	%f389, %f35, %f55;
	sub.rn.f32 	%f390, %f387, %f386;
	sub.rn.f32 	%f391, %f389, %f388;
	mul.rn.f32 	%f392, %f42, %f385;
	mul.rn.f32 	%f393, %f36, %f55;
	sub.rn.f32 	%f394, %f393, %f392;
	mul.rn.f32 	%f395, %f390, %f390;
	mul.rn.f32 	%f396, %f391, %f391;
	add.rn.f32 	%f397, %f395, %f396;
	mul.rn.f32 	%f398, %f394, %f394;
	add.rn.f32 	%f399, %f397, %f398;
	sqrt.approx.f32 	%f400, %f399;
	mov.f32 	%f401, 0f3F800000;
	div.full.f32 	%f402, %f401, %f400;
	mul.rn.f32 	%f58, %f390, %f402;
	mul.rn.f32 	%f59, %f391, %f402;
	mul.rn.f32 	%f60, %f394, %f402;
	@%p26 bra 	BB1_32;

BB1_31:
	mul.rn.f32 	%f403, %f59, %f41;
	mul.rn.f32 	%f404, %f58, %f40;
	add.rn.f32 	%f405, %f404, %f403;
	mul.rn.f32 	%f406, %f60, %f42;
	add.rn.f32 	%f1061, %f405, %f406;
	bra.uni 	BB1_33;

BB1_32:
	neg.f32 	%f1061, %f56;

BB1_33:
	mov.f32 	%f407, 0f3F800000;
	sub.rn.f32 	%f408, %f407, %f1061;
	mul.rn.f32 	%f409, %f408, 0f3F75197A;
	and.b32  	%r281, %r767, 65535;
	shr.u32 	%r282, %r767, 16;
	mad.lo.s32 	%r767, %r281, 36969, %r282;
	mul.rn.f32 	%f410, %f409, %f408;
	and.b32  	%r283, %r768, 65535;
	shr.u32 	%r284, %r768, 16;
	mul.rn.f32 	%f411, %f410, %f408;
	mad.lo.s32 	%r768, %r283, 18000, %r284;
	shl.b32 	%r285, %r767, 16;
	add.s32 	%r286, %r285, %r768;
	mul.rn.f32 	%f412, %f411, %f408;
	or.b32  	%r287, %r286, 1073741824;
	mul.rn.f32 	%f413, %f412, %f408;
	add.rn.f32 	%f414, %f413, 0f3D2E685C;
	and.b32  	%r288, %r287, 1082130431;
	mov.b32 	 %f415, %r288;
	mul.rn.f32 	%f416, %f414, 0f3F000000;
	add.rn.f32 	%f417, %f416, 0f3E800000;
	add.rn.f32 	%f418, %f415, 0fC0000000;
	div.full.f32 	%f419, %f418, 0f40000000;
	setp.lt.f32 	%p27, %f419, %f417;
	@%p27 bra 	BB1_35;

BB1_34:
	sub.rn.f32 	%f420, %f407, %f417;
	sub.rn.f32 	%f421, %f407, %f414;
	div.full.f32 	%f65, %f421, %f420;
	mul.rn.f32 	%f422, %f1039, %f65;
	mul.rn.f32 	%f423, %f1038, %f65;
	mul.rn.f32 	%f424, %f1037, %f65;
	mul.rn.f32 	%f1039, %f422, %f34;
	mul.rn.f32 	%f1038, %f423, %f33;
	mul.rn.f32 	%f1037, %f424, %f32;
	mov.u32 	%r741, 1;
	mov.f32 	%f1047, %f58;
	mov.f32 	%f1052, %f59;
	mov.f32 	%f1057, %f60;
	bra.uni 	BB1_143;

BB1_35:
	div.full.f32 	%f64, %f414, %f417;
	mul.rn.f32 	%f425, %f1039, %f64;
	mul.rn.f32 	%f426, %f1038, %f64;
	mul.rn.f32 	%f427, %f1037, %f64;
	mul.rn.f32 	%f1039, %f425, %f34;
	mul.rn.f32 	%f1038, %f426, %f33;
	mul.rn.f32 	%f1037, %f427, %f32;
	mov.u32 	%r741, 1;
	bra.uni 	BB1_37;

BB1_36:
	mov.u32 	%r741, 1;
	mul.rn.f32 	%f1039, %f1039, %f34;
	mul.rn.f32 	%f1038, %f1038, %f33;
	mul.rn.f32 	%f1037, %f1037, %f32;

BB1_37:
	mov.f32 	%f1047, %f51;
	mov.f32 	%f1052, %f52;
	mov.f32 	%f1057, %f53;
	bra.uni 	BB1_143;

BB1_38:
	setp.eq.s32 	%p28, %r5, 0;
	mul.rn.f32 	%f1039, %f1039, %f34;
	mul.rn.f32 	%f1038, %f1038, %f33;
	mul.rn.f32 	%f1037, %f1037, %f32;
	@%p28 bra 	BB1_98;

BB1_39:                                                     // %bb.nph1150.preheader
	mov.f32 	%f1069, 0f00000000;
	mov.u32 	%r746, %r5;
	mov.u32 	%r745, %r3;
	mov.f32 	%f1068, %f1069;
	mov.f32 	%f1067, %f1069;

BB1_40:                                                     // %bb.nph1150
	ld.const.f32 	%f88, [%r745+16];
	ld.const.f32 	%f89, [%r745+20];
	ld.const.f32 	%f90, [%r745+24];
	ld.const.f32 	%f85, [%r745+4];
	ld.const.f32 	%f86, [%r745+8];
	ld.const.f32 	%f87, [%r745+12];
	ld.const.f32 	%f84, [%r745];
	setp.neu.f32 	%p29, %f88, 0f00000000;
	@%p29 bra 	BB1_42;

BB1_41:                                                     // %bb.nph1150
	setp.eq.f32 	%p30, %f90, 0f00000000;
	@%p30 bra 	BB1_90;

BB1_42:                                                     // %.critedge121
	and.b32  	%r293, %r767, 65535;
	shr.u32 	%r294, %r767, 16;
	mad.lo.s32 	%r295, %r293, 36969, %r294;
	and.b32  	%r296, %r768, 65535;
	shr.u32 	%r297, %r768, 16;
	mad.lo.s32 	%r298, %r296, 18000, %r297;
	shl.b32 	%r299, %r295, 16;
	add.s32 	%r300, %r299, %r298;
	or.b32  	%r301, %r300, 1073741824;
	and.b32  	%r302, %r295, 65535;
	shr.u32 	%r303, %r295, 16;
	mad.lo.s32 	%r767, %r302, 36969, %r303;
	and.b32  	%r304, %r301, 1082130431;
	and.b32  	%r305, %r298, 65535;
	shr.u32 	%r306, %r298, 16;
	mov.b32 	 %f431, %r304;
	mad.lo.s32 	%r768, %r305, 18000, %r306;
	shl.b32 	%r307, %r767, 16;
	add.rn.f32 	%f432, %f431, 0fC0000000;
	add.s32 	%r308, %r307, %r768;
	div.full.f32 	%f433, %f432, 0f40000000;
	or.b32  	%r309, %r308, 1073741824;
	and.b32  	%r310, %r309, 1082130431;
	add.rn.f32 	%f434, %f433, %f433;
	mov.f32 	%f435, 0f3F800000;
	sub.rn.f32 	%f91, %f435, %f434;
	mov.b32 	 %f436, %r310;
	mul.rn.f32 	%f437, %f91, %f91;
	add.rn.f32 	%f438, %f436, 0fC0000000;
	div.full.f32 	%f439, %f438, 0f40000000;
	sub.rn.f32 	%f440, %f435, %f437;
	mov.f32 	%f441, 0f00000000;
	mul.rn.f32 	%f93, %f439, 0f40C90FDB;
	max.f32 	%f442, %f441, %f440;
	sqrt.approx.f32 	%f92, %f442;
	setp.eq.f32 	%p31, %f93, 0f7F800000;
	@%p31 bra 	BB1_62;

BB1_43:                                                     // %.critedge121
	setp.eq.f32 	%p32, %f93, 0fFF800000;
	@%p32 bra 	BB1_62;

BB1_44:
	abs.f32 	%f443, %f93;
	setp.gt.f32 	%p33, %f443, 0f473BA700;
	@%p33 bra 	BB1_46;

BB1_45:
	mov.f32 	%f444, 0f3F22F983;
	mul.rn.f32 	%f445, %f93, %f444;
	cvt.rni.f32.f32 	%f446, %f445;
	cvt.rzi.s32.f32 	%r755, %f446;
	cvt.rn.f32.s32 	%f447, %r755;
	mov.f32 	%f448, 0f3FC90000;
	mul.rn.f32 	%f449, %f447, %f448;
	mov.f32 	%f450, 0f39FD8000;
	mov.f32 	%f451, 0f34A88000;
	sub.rn.f32 	%f452, %f93, %f449;
	mul.rn.f32 	%f453, %f447, %f450;
	mov.f32 	%f454, 0f2E85A309;
	sub.rn.f32 	%f455, %f452, %f453;
	mul.rn.f32 	%f456, %f447, %f451;
	sub.rn.f32 	%f457, %f455, %f456;
	mul.rn.f32 	%f458, %f447, %f454;
	sub.rn.f32 	%f1062, %f457, %f458;
	bra.uni 	BB1_57;

BB1_46:                                                     // %.thread
	mov.b32 	 %r42, %f93;
	shl.b32 	%r311, %r42, 8;
	or.b32  	%r312, %r311, 2147483648;
	ld.const.u32 	%r313, [def___GPU_i2opi_f];
	mul.lo.s32 	%r314, %r313, %r312;
	st.local.u32 	[%SP], %r314;
	mov.u32 	%r315, def___GPU_i2opi_f;
	ld.const.u32 	%r316, [%r315+4];
	mul.hi.u32 	%r317, %r313, %r312;
	mad.lo.s32 	%r318, %r316, %r312, %r317;
	mul.lo.s32 	%r319, %r316, %r312;
	setp.lt.u32 	%p34, %r318, %r319;
	st.local.u32 	[%SP+4], %r318;
	selp.u32 	%r320, 1, 0, %p34;
	mul.hi.u32 	%r321, %r316, %r312;
	ld.const.u32 	%r322, [%r315+8];
	add.s32 	%r323, %r320, %r321;
	mad.lo.s32 	%r324, %r322, %r312, %r323;
	mul.lo.s32 	%r325, %r322, %r312;
	setp.lt.u32 	%p35, %r324, %r325;
	st.local.u32 	[%SP+8], %r324;
	selp.u32 	%r326, 1, 0, %p35;
	mul.hi.u32 	%r327, %r322, %r312;
	ld.const.u32 	%r328, [%r315+12];
	add.s32 	%r329, %r326, %r327;
	mad.lo.s32 	%r330, %r328, %r312, %r329;
	mul.lo.s32 	%r331, %r328, %r312;
	setp.lt.u32 	%p36, %r330, %r331;
	st.local.u32 	[%SP+12], %r330;
	selp.u32 	%r332, 1, 0, %p36;
	mul.hi.u32 	%r333, %r328, %r312;
	ld.const.u32 	%r334, [%r315+16];
	add.s32 	%r335, %r332, %r333;
	mad.lo.s32 	%r336, %r334, %r312, %r335;
	mul.lo.s32 	%r337, %r334, %r312;
	setp.lt.u32 	%p37, %r336, %r337;
	shr.u32 	%r43, %r42, 23;
	st.local.u32 	[%SP+16], %r336;
	selp.u32 	%r338, 1, 0, %p37;
	mul.hi.u32 	%r339, %r334, %r312;
	ld.const.u32 	%r340, [%r315+20];
	add.s32 	%r341, %r338, %r339;
	and.b32  	%r342, %r43, 255;
	mad.lo.s32 	%r343, %r340, %r312, %r341;
	mul.lo.s32 	%r344, %r340, %r312;
	add.s32 	%r345, %r342, 4294967168;
	setp.lt.u32 	%p38, %r343, %r344;
	shr.u32 	%r346, %r345, 5;
	mov.u32 	%r347, 4;
	sub.s32 	%r45, %r347, %r346;
	selp.u32 	%r348, 1, 0, %p38;
	mul.hi.u32 	%r349, %r340, %r312;
	add.s32 	%r350, %r348, %r349;
	st.local.u32 	[%SP+20], %r343;
	shl.b32 	%r351, %r45, 2;
	add.u32 	%r352, %SP, 0;
	and.b32  	%r46, %r43, 31;
	st.local.u32 	[%SP+24], %r350;
	add.s32 	%r353, %r351, %r352;
	ld.local.u32 	%r747, [%r353+8];
	ld.local.u32 	%r748, [%r353+4];
	and.b32  	%r749, %r42, 2147483648;
	setp.eq.s32 	%p39, %r46, 0;
	@%p39 bra 	BB1_48;

BB1_47:
	shl.b32 	%r354, %r45, 2;
	add.u32 	%r355, %SP, 0;
	add.s32 	%r356, %r355, %r354;
	neg.s32 	%r357, %r43;
	ld.local.u32 	%r358, [%r356];
	and.b32  	%r359, %r357, 31;
	shr.u32 	%r360, %r358, %r359;
	shl.b32 	%r361, %r748, %r46;
	shr.u32 	%r362, %r748, %r359;
	shl.b32 	%r363, %r747, %r46;
	or.b32  	%r748, %r360, %r361;
	or.b32  	%r747, %r362, %r363;

BB1_48:                                                     // %._crit_edge1062
	shl.b32 	%r750, %r748, 2;
	setp.ne.s32 	%p40, %r750, 0;
	shr.u32 	%r364, %r748, 30;
	shl.b32 	%r365, %r747, 2;
	or.b32  	%r751, %r364, %r365;
	selp.u32 	%r366, 1, 0, %p40;
	add.s32 	%r367, %r366, %r751;
	setp.gt.u32 	%p41, %r367, 2147483648;
	selp.u32 	%r368, 1, 0, %p41;
	shr.u32 	%r369, %r747, 30;
	add.s32 	%r370, %r368, %r369;
	neg.s32 	%r371, %r370;
	setp.lt.s32 	%p42, %r42, 0;
	selp.b32 	%r755, %r371, %r370, %p42;
	@%p41 bra 	BB1_49;
	bra.uni 	BB1_50;

BB1_49:
	setp.eq.s32 	%p43, %r750, 0;
	selp.u32 	%r372, 1, 0, %p43;
	not.b32 	%r373, %r751;
	add.s32 	%r751, %r372, %r373;
	neg.s32 	%r750, %r750;
	xor.b32  	%r749, %r749, 2147483648;

BB1_50:                                                     // %._crit_edge1063
	setp.gt.s32 	%p44, %r751, 0;
	@%p44 bra 	BB1_52;

BB1_51:                                                     // %._crit_edge1063.._crit_edge1063._crit_edge_crit_edge
	mov.u32 	%r754, 0;
	bra.uni 	BB1_54;

BB1_52:                                                     // %._crit_edge1063.bb.nph1128_crit_edge
	mov.u32 	%r754, 0;

BB1_53:                                                     // %bb.nph1128
	shr.u32 	%r376, %r750, 31;
	shl.b32 	%r377, %r751, 1;
	or.b32  	%r751, %r376, %r377;
	shl.b32 	%r750, %r750, 1;
	add.s32 	%r754, %r754, 4294967295;
	setp.gt.s32 	%p45, %r751, 0;
	@%p45 bra 	BB1_53;

BB1_54:                                                     // %._crit_edge1063._crit_edge
	mov.u32 	%r378, 3373259426;
	mul.hi.u32 	%r752, %r751, %r378;
	mul.lo.s32 	%r753, %r751, 3373259426;
	setp.gt.s32 	%p46, %r752, 0;
	@%p46 bra 	BB1_55;
	bra.uni 	BB1_56;

BB1_55:
	shr.u32 	%r379, %r753, 31;
	shl.b32 	%r380, %r752, 1;
	or.b32  	%r752, %r380, %r379;
	add.s32 	%r754, %r754, 4294967295;
	mul.lo.s32 	%r753, %r751, 2451551556;

BB1_56:                                                     // %._crit_edge1064
	setp.ne.s32 	%p47, %r753, 0;
	selp.u32 	%r381, 1, 0, %p47;
	add.s32 	%r382, %r381, %r752;
	shr.u32 	%r383, %r382, 7;
	shr.u32 	%r384, %r382, 8;
	shl.b32 	%r385, %r754, 23;
	add.s32 	%r386, %r385, %r384;
	and.b32  	%r387, %r383, 1;
	add.s32 	%r388, %r386, %r387;
	add.s32 	%r389, %r388, 1056964608;
	or.b32  	%r390, %r389, %r749;
	mov.b32 	 %f1062, %r390;

BB1_57:                                                     // %__internal_trig_reduction_kernel.exit.i.i.i.i
	add.s32 	%r79, %r755, 1;
	and.b32  	%r391, %r79, 1;
	mul.rn.f32 	%f97, %f1062, %f1062;
	setp.eq.s32 	%p48, %r391, 0;
	@%p48 bra 	BB1_59;

BB1_58:
	mov.f32 	%f459, 0f37CCF5CE;
	mul.rn.f32 	%f460, %f459, %f97;
	add.rn.f32 	%f461, %f460, 0fBAB6061A;
	mul.rn.f32 	%f462, %f461, %f97;
	add.rn.f32 	%f463, %f462, 0f3D2AAAA5;
	mul.rn.f32 	%f464, %f463, %f97;
	add.rn.f32 	%f465, %f464, 0fBF000000;
	mul.rn.f32 	%f466, %f465, %f97;
	add.rn.f32 	%f1063, %f466, 0f3F800000;
	bra.uni 	BB1_60;

BB1_59:
	mov.f32 	%f467, 0fB94CA1F9;
	mul.rn.f32 	%f468, %f467, %f97;
	add.rn.f32 	%f469, %f468, 0f3C08839E;
	mul.rn.f32 	%f470, %f469, %f97;
	add.rn.f32 	%f471, %f470, 0fBE2AAAA3;
	mul.rn.f32 	%f472, %f471, %f97;
	mul.rn.f32 	%f473, %f472, %f1062;
	add.rn.f32 	%f1063, %f473, %f1062;

BB1_60:
	and.b32  	%r392, %r79, 2;
	setp.eq.s32 	%p49, %r392, 0;
	@%p49 bra 	BB1_63;

BB1_61:
	neg.f32 	%f1063, %f1063;
	bra.uni 	BB1_63;

BB1_62:                                                     // %.critedge121._Z3cosf.exit.i.i.i_crit_edge
	mov.f32 	%f1063, 0f7FFFFFFF;

BB1_63:                                                     // %_Z3cosf.exit.i.i.i
	setp.eq.f32 	%p50, %f93, 0f7F800000;
	mul.rn.f32 	%f103, %f92, %f1063;
	@%p50 bra 	BB1_84;

BB1_64:                                                     // %_Z5isinff.exit.i.i.i.i.i
	setp.eq.f32 	%p51, %f93, 0fFF800000;
	@%p51 bra 	BB1_84;

BB1_65:                                                     // %_Z5isinff.exit.i.i.i.i.i
	setp.eq.f32 	%p52, %f93, 0f00000000;
	@%p52 bra 	BB1_84;

BB1_66:
	abs.f32 	%f475, %f93;
	setp.gt.f32 	%p53, %f475, 0f473BA700;
	@%p53 bra 	BB1_68;

BB1_67:
	mov.f32 	%f476, 0f3F22F983;
	mul.rn.f32 	%f477, %f93, %f476;
	cvt.rni.f32.f32 	%f478, %f477;
	cvt.rzi.s32.f32 	%r764, %f478;
	cvt.rn.f32.s32 	%f479, %r764;
	mov.f32 	%f480, 0f3FC90000;
	mul.rn.f32 	%f481, %f479, %f480;
	mov.f32 	%f482, 0f39FD8000;
	mov.f32 	%f483, 0f34A88000;
	sub.rn.f32 	%f484, %f93, %f481;
	mul.rn.f32 	%f485, %f479, %f482;
	mov.f32 	%f486, 0f2E85A309;
	sub.rn.f32 	%f487, %f484, %f485;
	mul.rn.f32 	%f488, %f479, %f483;
	sub.rn.f32 	%f489, %f487, %f488;
	mul.rn.f32 	%f490, %f479, %f486;
	sub.rn.f32 	%f1064, %f489, %f490;
	bra.uni 	BB1_79;

BB1_68:                                                     // %.thread145
	mov.b32 	 %r81, %f93;
	shl.b32 	%r393, %r81, 8;
	or.b32  	%r394, %r393, 2147483648;
	ld.const.u32 	%r395, [def___GPU_i2opi_f];
	mul.lo.s32 	%r396, %r395, %r394;
	st.local.u32 	[%SP+28], %r396;
	mov.u32 	%r397, def___GPU_i2opi_f;
	ld.const.u32 	%r398, [%r397+4];
	mul.hi.u32 	%r399, %r395, %r394;
	mad.lo.s32 	%r400, %r398, %r394, %r399;
	mul.lo.s32 	%r401, %r398, %r394;
	setp.lt.u32 	%p54, %r400, %r401;
	st.local.u32 	[%SP+32], %r400;
	selp.u32 	%r402, 1, 0, %p54;
	mul.hi.u32 	%r403, %r398, %r394;
	ld.const.u32 	%r404, [%r397+8];
	add.s32 	%r405, %r402, %r403;
	mad.lo.s32 	%r406, %r404, %r394, %r405;
	mul.lo.s32 	%r407, %r404, %r394;
	setp.lt.u32 	%p55, %r406, %r407;
	st.local.u32 	[%SP+36], %r406;
	selp.u32 	%r408, 1, 0, %p55;
	mul.hi.u32 	%r409, %r404, %r394;
	ld.const.u32 	%r410, [%r397+12];
	add.s32 	%r411, %r408, %r409;
	mad.lo.s32 	%r412, %r410, %r394, %r411;
	mul.lo.s32 	%r413, %r410, %r394;
	setp.lt.u32 	%p56, %r412, %r413;
	st.local.u32 	[%SP+40], %r412;
	selp.u32 	%r414, 1, 0, %p56;
	mul.hi.u32 	%r415, %r410, %r394;
	ld.const.u32 	%r416, [%r397+16];
	add.s32 	%r417, %r414, %r415;
	mad.lo.s32 	%r418, %r416, %r394, %r417;
	mul.lo.s32 	%r419, %r416, %r394;
	setp.lt.u32 	%p57, %r418, %r419;
	shr.u32 	%r82, %r81, 23;
	st.local.u32 	[%SP+44], %r418;
	selp.u32 	%r420, 1, 0, %p57;
	mul.hi.u32 	%r421, %r416, %r394;
	ld.const.u32 	%r422, [%r397+20];
	add.s32 	%r423, %r420, %r421;
	and.b32  	%r424, %r82, 255;
	mad.lo.s32 	%r425, %r422, %r394, %r423;
	mul.lo.s32 	%r426, %r422, %r394;
	add.s32 	%r427, %r424, 4294967168;
	setp.lt.u32 	%p58, %r425, %r426;
	shr.u32 	%r428, %r427, 5;
	mov.u32 	%r429, 4;
	sub.s32 	%r84, %r429, %r428;
	selp.u32 	%r430, 1, 0, %p58;
	mul.hi.u32 	%r431, %r422, %r394;
	add.s32 	%r432, %r430, %r431;
	st.local.u32 	[%SP+48], %r425;
	shl.b32 	%r433, %r84, 2;
	add.u32 	%r434, %SP, 28;
	and.b32  	%r85, %r82, 31;
	st.local.u32 	[%SP+52], %r432;
	add.s32 	%r435, %r433, %r434;
	ld.local.u32 	%r756, [%r435+8];
	ld.local.u32 	%r757, [%r435+4];
	and.b32  	%r758, %r81, 2147483648;
	setp.eq.s32 	%p59, %r85, 0;
	@%p59 bra 	BB1_70;

BB1_69:
	shl.b32 	%r436, %r84, 2;
	add.u32 	%r437, %SP, 28;
	add.s32 	%r438, %r437, %r436;
	neg.s32 	%r439, %r82;
	ld.local.u32 	%r440, [%r438];
	and.b32  	%r441, %r439, 31;
	shr.u32 	%r442, %r440, %r441;
	shl.b32 	%r443, %r757, %r85;
	shr.u32 	%r444, %r757, %r441;
	shl.b32 	%r445, %r756, %r85;
	or.b32  	%r757, %r442, %r443;
	or.b32  	%r756, %r444, %r445;

BB1_70:                                                     // %._crit_edge1066
	shl.b32 	%r759, %r757, 2;
	setp.ne.s32 	%p60, %r759, 0;
	shr.u32 	%r446, %r757, 30;
	shl.b32 	%r447, %r756, 2;
	or.b32  	%r760, %r446, %r447;
	selp.u32 	%r448, 1, 0, %p60;
	add.s32 	%r449, %r448, %r760;
	setp.gt.u32 	%p61, %r449, 2147483648;
	selp.u32 	%r450, 1, 0, %p61;
	shr.u32 	%r451, %r756, 30;
	add.s32 	%r452, %r450, %r451;
	neg.s32 	%r453, %r452;
	setp.lt.s32 	%p62, %r81, 0;
	selp.b32 	%r764, %r453, %r452, %p62;
	@%p61 bra 	BB1_71;
	bra.uni 	BB1_72;

BB1_71:
	setp.eq.s32 	%p63, %r759, 0;
	selp.u32 	%r454, 1, 0, %p63;
	not.b32 	%r455, %r760;
	add.s32 	%r760, %r454, %r455;
	neg.s32 	%r759, %r759;
	xor.b32  	%r758, %r758, 2147483648;

BB1_72:                                                     // %._crit_edge1067
	setp.gt.s32 	%p64, %r760, 0;
	@%p64 bra 	BB1_74;

BB1_73:                                                     // %._crit_edge1067.._crit_edge1067._crit_edge_crit_edge
	mov.u32 	%r763, 0;
	bra.uni 	BB1_76;

BB1_74:                                                     // %._crit_edge1067.bb.nph1137_crit_edge
	mov.u32 	%r763, 0;

BB1_75:                                                     // %bb.nph1137
	shr.u32 	%r458, %r759, 31;
	shl.b32 	%r459, %r760, 1;
	or.b32  	%r760, %r458, %r459;
	shl.b32 	%r759, %r759, 1;
	add.s32 	%r763, %r763, 4294967295;
	setp.gt.s32 	%p65, %r760, 0;
	@%p65 bra 	BB1_75;

BB1_76:                                                     // %._crit_edge1067._crit_edge
	mov.u32 	%r460, 3373259426;
	mul.hi.u32 	%r761, %r760, %r460;
	mul.lo.s32 	%r762, %r760, 3373259426;
	setp.gt.s32 	%p66, %r761, 0;
	@%p66 bra 	BB1_77;
	bra.uni 	BB1_78;

BB1_77:
	shr.u32 	%r461, %r762, 31;
	shl.b32 	%r462, %r761, 1;
	or.b32  	%r761, %r462, %r461;
	add.s32 	%r763, %r763, 4294967295;
	mul.lo.s32 	%r762, %r760, 2451551556;

BB1_78:                                                     // %._crit_edge1068
	setp.ne.s32 	%p67, %r762, 0;
	selp.u32 	%r463, 1, 0, %p67;
	add.s32 	%r464, %r463, %r761;
	shr.u32 	%r465, %r464, 7;
	shr.u32 	%r466, %r464, 8;
	shl.b32 	%r467, %r763, 23;
	add.s32 	%r468, %r467, %r466;
	and.b32  	%r469, %r465, 1;
	add.s32 	%r470, %r468, %r469;
	add.s32 	%r471, %r470, 1056964608;
	or.b32  	%r472, %r471, %r758;
	mov.b32 	 %f1064, %r472;

BB1_79:                                                     // %__internal_trig_reduction_kernel.exit.i.i.i.i.i
	and.b32  	%r473, %r764, 1;
	mul.rn.f32 	%f107, %f1064, %f1064;
	setp.eq.s32 	%p68, %r473, 0;
	@%p68 bra 	BB1_81;

BB1_80:
	mov.f32 	%f491, 0f37CCF5CE;
	mul.rn.f32 	%f492, %f491, %f107;
	add.rn.f32 	%f493, %f492, 0fBAB6061A;
	mul.rn.f32 	%f494, %f493, %f107;
	add.rn.f32 	%f495, %f494, 0f3D2AAAA5;
	mul.rn.f32 	%f496, %f495, %f107;
	add.rn.f32 	%f497, %f496, 0fBF000000;
	mul.rn.f32 	%f498, %f497, %f107;
	add.rn.f32 	%f1065, %f498, 0f3F800000;
	bra.uni 	BB1_82;

BB1_81:
	mov.f32 	%f499, 0fB94CA1F9;
	mul.rn.f32 	%f500, %f499, %f107;
	add.rn.f32 	%f501, %f500, 0f3C08839E;
	mul.rn.f32 	%f502, %f501, %f107;
	add.rn.f32 	%f503, %f502, 0fBE2AAAA3;
	mul.rn.f32 	%f504, %f503, %f107;
	mul.rn.f32 	%f505, %f504, %f1064;
	add.rn.f32 	%f1065, %f505, %f1064;

BB1_82:
	and.b32  	%r474, %r764, 2;
	setp.eq.s32 	%p69, %r474, 0;
	@%p69 bra 	BB1_85;

BB1_83:
	neg.f32 	%f1065, %f1065;
	bra.uni 	BB1_85;

BB1_84:                                                     // %_Z5isinff.exit.i.i.i.i.i.thread
	mov.f32 	%f506, 0f00000000;
	mul.rn.f32 	%f1065, %f93, %f506;

BB1_85:                                                     // %UniformSampleSphere.exit.i.i
	mul.rn.f32 	%f507, %f92, %f1065;
	mul.rn.f32 	%f508, %f507, %f84;
	mul.rn.f32 	%f509, %f103, %f84;
	add.rn.f32 	%f510, %f508, %f86;
	add.rn.f32 	%f511, %f509, %f85;
	mul.rn.f32 	%f512, %f91, %f84;
	sub.rn.f32 	%f513, %f510, %f1041;
	sub.rn.f32 	%f514, %f511, %f1040;
	add.rn.f32 	%f515, %f512, %f87;
	sub.rn.f32 	%f516, %f515, %f1042;
	mul.rn.f32 	%f517, %f513, %f513;
	mul.rn.f32 	%f518, %f514, %f514;
	add.rn.f32 	%f519, %f518, %f517;
	mul.rn.f32 	%f520, %f516, %f516;
	add.rn.f32 	%f521, %f519, %f520;
	sqrt.approx.f32 	%f114, %f521;
	mov.f32 	%f522, 0f3F800000;
	div.full.f32 	%f523, %f522, %f114;
	mul.rn.f32 	%f115, %f514, %f523;
	mul.rn.f32 	%f116, %f513, %f523;
	mul.rn.f32 	%f117, %f516, %f523;
	mul.rn.f32 	%f524, %f115, %f103;
	mul.rn.f32 	%f525, %f116, %f507;
	add.rn.f32 	%f526, %f524, %f525;
	mul.rn.f32 	%f527, %f117, %f91;
	add.rn.f32 	%f118, %f526, %f527;
	setp.gt.f32 	%p70, %f118, 0f00000000;
	@%p70 bra 	BB1_90;

BB1_86:
	mul.rn.f32 	%f528, %f116, %f46;
	mul.rn.f32 	%f529, %f115, %f45;
	add.rn.f32 	%f530, %f529, %f528;
	mul.rn.f32 	%f531, %f117, %f47;
	add.rn.f32 	%f120, %f530, %f531;
	setp.leu.f32 	%p71, %f120, 0f00000000;
	@%p71 bra 	BB1_90;

BB1_87:
	neg.f32 	%f119, %f118;
	add.rn.f32 	%f121, %f114, 0fBC23D70A;
	mov.u32 	%r766, 0;
	mov.u32 	%r765, %r3;

BB1_88:
	setp.lt.u32 	%p72, %r766, %r5;
	@%p72 bra 	BB1_91;

BB1_89:                                                     // %IntersectP.exit.i.i
	mul.rn.f32 	%f532, %f84, 0f41490FDB;
	mul.rn.f32 	%f533, %f532, %f84;
	mul.rn.f32 	%f534, %f533, %f120;
	mul.rn.f32 	%f535, %f534, %f119;
	mul.rn.f32 	%f536, %f114, %f114;
	div.full.f32 	%f537, %f535, %f536;
	mul.rn.f32 	%f538, %f88, %f537;
	mul.rn.f32 	%f539, %f89, %f537;
	mul.rn.f32 	%f540, %f90, %f537;
	add.rn.f32 	%f1067, %f1067, %f540;
	add.rn.f32 	%f1068, %f1068, %f539;
	add.rn.f32 	%f1069, %f1069, %f538;

BB1_90:                                                     // %.critedge125
	add.s32 	%r746, %r746, 4294967295;
	add.s32 	%r745, %r745, 44;
	setp.ne.s32 	%p78, %r746, 0;
	@%p78 bra 	BB1_40;
	bra.uni 	BB1_99;

BB1_91:
	ld.const.f32 	%f541, [%r765+8];
	ld.const.f32 	%f542, [%r765+4];
	sub.rn.f32 	%f543, %f541, %f1041;
	sub.rn.f32 	%f544, %f542, %f1040;
	ld.const.f32 	%f545, [%r765+12];
	sub.rn.f32 	%f546, %f545, %f1042;
	mul.rn.f32 	%f547, %f543, %f116;
	mul.rn.f32 	%f548, %f544, %f115;
	add.rn.f32 	%f549, %f548, %f547;
	mul.rn.f32 	%f550, %f546, %f117;
	mul.rn.f32 	%f551, %f543, %f543;
	mul.rn.f32 	%f552, %f544, %f544;
	add.rn.f32 	%f125, %f549, %f550;
	add.rn.f32 	%f553, %f552, %f551;
	mul.rn.f32 	%f554, %f546, %f546;
	ld.const.f32 	%f555, [%r765];
	mul.rn.f32 	%f556, %f125, %f125;
	add.rn.f32 	%f557, %f553, %f554;
	sub.rn.f32 	%f558, %f556, %f557;
	mul.rn.f32 	%f559, %f555, %f555;
	add.rn.f32 	%f126, %f558, %f559;
	setp.lt.f32 	%p73, %f126, 0f00000000;
	@%p73 bra 	BB1_94;

BB1_92:
	sqrt.approx.f32 	%f127, %f126;
	sub.rn.f32 	%f1066, %f125, %f127;
	setp.gt.f32 	%p74, %f1066, 0f3C23D70A;
	@%p74 bra 	BB1_95;

BB1_93:
	add.rn.f32 	%f1066, %f125, %f127;
	setp.leu.f32 	%p75, %f1066, 0f3C23D70A;
	@%p75 bra 	BB1_94;
	bra.uni 	BB1_95;

BB1_94:
	mov.f32 	%f1066, 0f00000000;

BB1_95:                                                     // %SphereIntersect.exit.i.i.i
	setp.eq.f32 	%p76, %f1066, 0f00000000;
	@%p76 bra 	BB1_97;

BB1_96:                                                     // %SphereIntersect.exit.i.i.i
	setp.lt.f32 	%p77, %f1066, %f121;
	@%p77 bra 	BB1_90;

BB1_97:
	add.s32 	%r765, %r765, 44;
	add.s32 	%r766, %r766, 1;
	bra.uni 	BB1_88;

BB1_98:                                                     // %.SampleLights.exit.i_crit_edge
	mov.f32 	%f1069, 0f00000000;
	mov.f32 	%f1068, %f1069;
	mov.f32 	%f1067, %f1069;

BB1_99:                                                     // %SampleLights.exit.i
	abs.f32 	%f564, %f45;
	setp.gt.f32 	%p79, %f564, 0f3DCCCCCD;
	and.b32  	%r476, %r767, 65535;
	shr.u32 	%r477, %r767, 16;
	mad.lo.s32 	%r478, %r476, 36969, %r477;
	selp.f32 	%f565, 0f3F800000, 0f00000000, %p79;
	selp.f32 	%f566, 0f00000000, 0f3F800000, %p79;
	and.b32  	%r479, %r768, 65535;
	shr.u32 	%r480, %r768, 16;
	mad.lo.s32 	%r481, %r479, 18000, %r480;
	mul.rn.f32 	%f567, %f566, %f47;
	mul.rn.f32 	%f568, %f45, 0f00000000;
	mul.rn.f32 	%f569, %f565, %f47;
	mul.rn.f32 	%f570, %f46, 0f00000000;
	and.b32  	%r482, %r478, 65535;
	shr.u32 	%r483, %r478, 16;
	mad.lo.s32 	%r767, %r482, 36969, %r483;
	sub.rn.f32 	%f571, %f568, %f567;
	sub.rn.f32 	%f572, %f569, %f570;
	shl.b32 	%r484, %r478, 16;
	mul.rn.f32 	%f573, %f566, %f46;
	mul.rn.f32 	%f574, %f565, %f45;
	and.b32  	%r485, %r481, 65535;
	shr.u32 	%r486, %r481, 16;
	mad.lo.s32 	%r768, %r485, 18000, %r486;
	shl.b32 	%r487, %r767, 16;
	sub.rn.f32 	%f575, %f573, %f574;
	add.s32 	%r488, %r484, %r481;
	mul.rn.f32 	%f576, %f571, %f571;
	mul.rn.f32 	%f577, %f572, %f572;
	add.s32 	%r489, %r487, %r768;
	or.b32  	%r490, %r488, 1073741824;
	add.rn.f32 	%f578, %f577, %f576;
	mul.rn.f32 	%f579, %f575, %f575;
	or.b32  	%r491, %r489, 1073741824;
	add.rn.f32 	%f580, %f578, %f579;
	and.b32  	%r492, %r490, 1082130431;
	and.b32  	%r493, %r491, 1082130431;
	mov.b32 	 %f581, %r492;
	sqrt.approx.f32 	%f582, %f580;
	mov.f32 	%f583, 0f3F800000;
	div.full.f32 	%f584, %f583, %f582;
	mov.b32 	 %f585, %r493;
	add.rn.f32 	%f586, %f581, 0fC0000000;
	mul.rn.f32 	%f143, %f572, %f584;
	mul.rn.f32 	%f144, %f571, %f584;
	mul.rn.f32 	%f145, %f575, %f584;
	add.rn.f32 	%f587, %f585, 0fC0000000;
	div.full.f32 	%f588, %f586, 0f40000000;
	div.full.f32 	%f141, %f587, 0f40000000;
	mul.rn.f32 	%f140, %f588, 0f40C90FDB;
	mul.rn.f32 	%f589, %f47, %f143;
	mul.rn.f32 	%f590, %f45, %f145;
	mul.rn.f32 	%f591, %f46, %f143;
	mul.rn.f32 	%f592, %f45, %f144;
	mul.rn.f32 	%f593, %f47, %f144;
	mul.rn.f32 	%f594, %f46, %f145;
	mul.rn.f32 	%f595, %f1039, %f1067;
	mul.rn.f32 	%f596, %f1038, %f1068;
	mul.rn.f32 	%f597, %f1037, %f1069;
	sqrt.approx.f32 	%f142, %f141;
	sub.rn.f32 	%f147, %f589, %f590;
	sub.rn.f32 	%f148, %f592, %f591;
	sub.rn.f32 	%f146, %f594, %f593;
	add.rn.f32 	%f1076, %f1076, %f595;
	add.rn.f32 	%f1075, %f1075, %f596;
	add.rn.f32 	%f1074, %f1074, %f597;
	setp.eq.f32 	%p80, %f140, 0f7F800000;
	@%p80 bra 	BB1_119;

BB1_100:                                                    // %SampleLights.exit.i
	setp.eq.f32 	%p81, %f140, 0fFF800000;
	@%p81 bra 	BB1_119;

BB1_101:
	abs.f32 	%f598, %f140;
	setp.gt.f32 	%p82, %f598, 0f473BA700;
	@%p82 bra 	BB1_103;

BB1_102:
	mov.f32 	%f599, 0f3F22F983;
	mul.rn.f32 	%f600, %f140, %f599;
	cvt.rni.f32.f32 	%f601, %f600;
	cvt.rzi.s32.f32 	%r777, %f601;
	cvt.rn.f32.s32 	%f602, %r777;
	mov.f32 	%f603, 0f3FC90000;
	mul.rn.f32 	%f604, %f602, %f603;
	mov.f32 	%f605, 0f39FD8000;
	mov.f32 	%f606, 0f34A88000;
	sub.rn.f32 	%f607, %f140, %f604;
	mul.rn.f32 	%f608, %f602, %f605;
	mov.f32 	%f609, 0f2E85A309;
	sub.rn.f32 	%f610, %f607, %f608;
	mul.rn.f32 	%f611, %f602, %f606;
	sub.rn.f32 	%f612, %f610, %f611;
	mul.rn.f32 	%f613, %f602, %f609;
	sub.rn.f32 	%f1070, %f612, %f613;
	bra.uni 	BB1_114;

BB1_103:                                                    // %.thread152
	mov.b32 	 %r132, %f140;
	shl.b32 	%r494, %r132, 8;
	or.b32  	%r495, %r494, 2147483648;
	ld.const.u32 	%r496, [def___GPU_i2opi_f];
	mul.lo.s32 	%r497, %r496, %r495;
	st.local.u32 	[%SP+56], %r497;
	mov.u32 	%r498, def___GPU_i2opi_f;
	ld.const.u32 	%r499, [%r498+4];
	mul.hi.u32 	%r500, %r496, %r495;
	mad.lo.s32 	%r501, %r499, %r495, %r500;
	mul.lo.s32 	%r502, %r499, %r495;
	setp.lt.u32 	%p83, %r501, %r502;
	st.local.u32 	[%SP+60], %r501;
	selp.u32 	%r503, 1, 0, %p83;
	mul.hi.u32 	%r504, %r499, %r495;
	ld.const.u32 	%r505, [%r498+8];
	add.s32 	%r506, %r503, %r504;
	mad.lo.s32 	%r507, %r505, %r495, %r506;
	mul.lo.s32 	%r508, %r505, %r495;
	setp.lt.u32 	%p84, %r507, %r508;
	st.local.u32 	[%SP+64], %r507;
	selp.u32 	%r509, 1, 0, %p84;
	mul.hi.u32 	%r510, %r505, %r495;
	ld.const.u32 	%r511, [%r498+12];
	add.s32 	%r512, %r509, %r510;
	mad.lo.s32 	%r513, %r511, %r495, %r512;
	mul.lo.s32 	%r514, %r511, %r495;
	setp.lt.u32 	%p85, %r513, %r514;
	st.local.u32 	[%SP+68], %r513;
	selp.u32 	%r515, 1, 0, %p85;
	mul.hi.u32 	%r516, %r511, %r495;
	ld.const.u32 	%r517, [%r498+16];
	add.s32 	%r518, %r515, %r516;
	mad.lo.s32 	%r519, %r517, %r495, %r518;
	mul.lo.s32 	%r520, %r517, %r495;
	setp.lt.u32 	%p86, %r519, %r520;
	shr.u32 	%r133, %r132, 23;
	st.local.u32 	[%SP+72], %r519;
	selp.u32 	%r521, 1, 0, %p86;
	mul.hi.u32 	%r522, %r517, %r495;
	ld.const.u32 	%r523, [%r498+20];
	add.s32 	%r524, %r521, %r522;
	and.b32  	%r525, %r133, 255;
	mad.lo.s32 	%r526, %r523, %r495, %r524;
	mul.lo.s32 	%r527, %r523, %r495;
	add.s32 	%r528, %r525, 4294967168;
	setp.lt.u32 	%p87, %r526, %r527;
	shr.u32 	%r529, %r528, 5;
	mov.u32 	%r530, 4;
	sub.s32 	%r135, %r530, %r529;
	selp.u32 	%r531, 1, 0, %p87;
	mul.hi.u32 	%r532, %r523, %r495;
	add.s32 	%r533, %r531, %r532;
	st.local.u32 	[%SP+76], %r526;
	shl.b32 	%r534, %r135, 2;
	add.u32 	%r535, %SP, 56;
	and.b32  	%r136, %r133, 31;
	st.local.u32 	[%SP+80], %r533;
	add.s32 	%r536, %r534, %r535;
	ld.local.u32 	%r769, [%r536+8];
	ld.local.u32 	%r770, [%r536+4];
	and.b32  	%r771, %r132, 2147483648;
	setp.eq.s32 	%p88, %r136, 0;
	@%p88 bra 	BB1_105;

BB1_104:
	shl.b32 	%r537, %r135, 2;
	add.u32 	%r538, %SP, 56;
	add.s32 	%r539, %r538, %r537;
	neg.s32 	%r540, %r133;
	ld.local.u32 	%r541, [%r539];
	and.b32  	%r542, %r540, 31;
	shr.u32 	%r543, %r541, %r542;
	shl.b32 	%r544, %r770, %r136;
	shr.u32 	%r545, %r770, %r542;
	shl.b32 	%r546, %r769, %r136;
	or.b32  	%r770, %r543, %r544;
	or.b32  	%r769, %r545, %r546;

BB1_105:                                                    // %._crit_edge1072
	shl.b32 	%r772, %r770, 2;
	setp.ne.s32 	%p89, %r772, 0;
	shr.u32 	%r547, %r770, 30;
	shl.b32 	%r548, %r769, 2;
	or.b32  	%r773, %r547, %r548;
	selp.u32 	%r549, 1, 0, %p89;
	add.s32 	%r550, %r549, %r773;
	setp.gt.u32 	%p90, %r550, 2147483648;
	selp.u32 	%r551, 1, 0, %p90;
	shr.u32 	%r552, %r769, 30;
	add.s32 	%r553, %r551, %r552;
	neg.s32 	%r554, %r553;
	setp.lt.s32 	%p91, %r132, 0;
	selp.b32 	%r777, %r554, %r553, %p91;
	@%p90 bra 	BB1_106;
	bra.uni 	BB1_107;

BB1_106:
	setp.eq.s32 	%p92, %r772, 0;
	selp.u32 	%r555, 1, 0, %p92;
	not.b32 	%r556, %r773;
	add.s32 	%r773, %r555, %r556;
	neg.s32 	%r772, %r772;
	xor.b32  	%r771, %r771, 2147483648;

BB1_107:                                                    // %._crit_edge1073
	setp.gt.s32 	%p93, %r773, 0;
	@%p93 bra 	BB1_109;

BB1_108:                                                    // %._crit_edge1073.._crit_edge1073._crit_edge_crit_edge
	mov.u32 	%r776, 0;
	bra.uni 	BB1_111;

BB1_109:                                                    // %._crit_edge1073.bb.nph1164_crit_edge
	mov.u32 	%r776, 0;

BB1_110:                                                    // %bb.nph1164
	shr.u32 	%r559, %r772, 31;
	shl.b32 	%r560, %r773, 1;
	or.b32  	%r773, %r559, %r560;
	shl.b32 	%r772, %r772, 1;
	add.s32 	%r776, %r776, 4294967295;
	setp.gt.s32 	%p94, %r773, 0;
	@%p94 bra 	BB1_110;

BB1_111:                                                    // %._crit_edge1073._crit_edge
	mov.u32 	%r561, 3373259426;
	mul.hi.u32 	%r774, %r773, %r561;
	mul.lo.s32 	%r775, %r773, 3373259426;
	setp.gt.s32 	%p95, %r774, 0;
	@%p95 bra 	BB1_112;
	bra.uni 	BB1_113;

BB1_112:
	shr.u32 	%r562, %r775, 31;
	shl.b32 	%r563, %r774, 1;
	or.b32  	%r774, %r563, %r562;
	add.s32 	%r776, %r776, 4294967295;
	mul.lo.s32 	%r775, %r773, 2451551556;

BB1_113:                                                    // %._crit_edge1074
	setp.ne.s32 	%p96, %r775, 0;
	selp.u32 	%r564, 1, 0, %p96;
	add.s32 	%r565, %r564, %r774;
	shr.u32 	%r566, %r565, 7;
	shr.u32 	%r567, %r565, 8;
	shl.b32 	%r568, %r776, 23;
	add.s32 	%r569, %r568, %r567;
	and.b32  	%r570, %r566, 1;
	add.s32 	%r571, %r569, %r570;
	add.s32 	%r572, %r571, 1056964608;
	or.b32  	%r573, %r572, %r771;
	mov.b32 	 %f1070, %r573;

BB1_114:                                                    // %__internal_trig_reduction_kernel.exit.i.i
	add.s32 	%r169, %r777, 1;
	and.b32  	%r574, %r169, 1;
	mul.rn.f32 	%f152, %f1070, %f1070;
	setp.eq.s32 	%p97, %r574, 0;
	@%p97 bra 	BB1_116;

BB1_115:
	mov.f32 	%f614, 0f37CCF5CE;
	mul.rn.f32 	%f615, %f614, %f152;
	add.rn.f32 	%f616, %f615, 0fBAB6061A;
	mul.rn.f32 	%f617, %f616, %f152;
	add.rn.f32 	%f618, %f617, 0f3D2AAAA5;
	mul.rn.f32 	%f619, %f618, %f152;
	add.rn.f32 	%f620, %f619, 0fBF000000;
	mul.rn.f32 	%f621, %f620, %f152;
	add.rn.f32 	%f1071, %f621, 0f3F800000;
	bra.uni 	BB1_117;

BB1_116:
	mov.f32 	%f622, 0fB94CA1F9;
	mul.rn.f32 	%f623, %f622, %f152;
	add.rn.f32 	%f624, %f623, 0f3C08839E;
	mul.rn.f32 	%f625, %f624, %f152;
	add.rn.f32 	%f626, %f625, 0fBE2AAAA3;
	mul.rn.f32 	%f627, %f626, %f152;
	mul.rn.f32 	%f628, %f627, %f1070;
	add.rn.f32 	%f1071, %f628, %f1070;

BB1_117:
	and.b32  	%r575, %r169, 2;
	setp.eq.s32 	%p98, %r575, 0;
	@%p98 bra 	BB1_120;

BB1_118:
	neg.f32 	%f1071, %f1071;
	bra.uni 	BB1_120;

BB1_119:                                                    // %SampleLights.exit.i._Z3cosf.exit.i_crit_edge
	mov.f32 	%f1071, 0f7FFFFFFF;

BB1_120:                                                    // %_Z3cosf.exit.i
	mul.rn.f32 	%f630, %f1071, %f142;
	mul.rn.f32 	%f160, %f145, %f630;
	mul.rn.f32 	%f159, %f144, %f630;
	mul.rn.f32 	%f158, %f143, %f630;
	setp.eq.f32 	%p99, %f140, 0f7F800000;
	@%p99 bra 	BB1_141;

BB1_121:                                                    // %_Z5isinff.exit.i.i.i
	setp.eq.f32 	%p100, %f140, 0fFF800000;
	@%p100 bra 	BB1_141;

BB1_122:                                                    // %_Z5isinff.exit.i.i.i
	setp.eq.f32 	%p101, %f140, 0f00000000;
	@%p101 bra 	BB1_141;

BB1_123:
	abs.f32 	%f631, %f140;
	setp.gt.f32 	%p102, %f631, 0f473BA700;
	@%p102 bra 	BB1_125;

BB1_124:
	mov.f32 	%f632, 0f3F22F983;
	mul.rn.f32 	%f633, %f140, %f632;
	cvt.rni.f32.f32 	%f634, %f633;
	cvt.rzi.s32.f32 	%r786, %f634;
	cvt.rn.f32.s32 	%f635, %r786;
	mov.f32 	%f636, 0f3FC90000;
	mul.rn.f32 	%f637, %f635, %f636;
	mov.f32 	%f638, 0f39FD8000;
	mov.f32 	%f639, 0f34A88000;
	sub.rn.f32 	%f640, %f140, %f637;
	mul.rn.f32 	%f641, %f635, %f638;
	mov.f32 	%f642, 0f2E85A309;
	sub.rn.f32 	%f643, %f640, %f641;
	mul.rn.f32 	%f644, %f635, %f639;
	sub.rn.f32 	%f645, %f643, %f644;
	mul.rn.f32 	%f646, %f635, %f642;
	sub.rn.f32 	%f1072, %f645, %f646;
	bra.uni 	BB1_136;

BB1_125:                                                    // %.thread160
	mov.b32 	 %r171, %f140;
	shl.b32 	%r576, %r171, 8;
	or.b32  	%r577, %r576, 2147483648;
	ld.const.u32 	%r578, [def___GPU_i2opi_f];
	mul.lo.s32 	%r579, %r578, %r577;
	st.local.u32 	[%SP+84], %r579;
	mov.u32 	%r580, def___GPU_i2opi_f;
	ld.const.u32 	%r581, [%r580+4];
	mul.hi.u32 	%r582, %r578, %r577;
	mad.lo.s32 	%r583, %r581, %r577, %r582;
	mul.lo.s32 	%r584, %r581, %r577;
	setp.lt.u32 	%p103, %r583, %r584;
	st.local.u32 	[%SP+88], %r583;
	selp.u32 	%r585, 1, 0, %p103;
	mul.hi.u32 	%r586, %r581, %r577;
	ld.const.u32 	%r587, [%r580+8];
	add.s32 	%r588, %r585, %r586;
	mad.lo.s32 	%r589, %r587, %r577, %r588;
	mul.lo.s32 	%r590, %r587, %r577;
	setp.lt.u32 	%p104, %r589, %r590;
	st.local.u32 	[%SP+92], %r589;
	selp.u32 	%r591, 1, 0, %p104;
	mul.hi.u32 	%r592, %r587, %r577;
	ld.const.u32 	%r593, [%r580+12];
	add.s32 	%r594, %r591, %r592;
	mad.lo.s32 	%r595, %r593, %r577, %r594;
	mul.lo.s32 	%r596, %r593, %r577;
	setp.lt.u32 	%p105, %r595, %r596;
	st.local.u32 	[%SP+96], %r595;
	selp.u32 	%r597, 1, 0, %p105;
	mul.hi.u32 	%r598, %r593, %r577;
	ld.const.u32 	%r599, [%r580+16];
	add.s32 	%r600, %r597, %r598;
	mad.lo.s32 	%r601, %r599, %r577, %r600;
	mul.lo.s32 	%r602, %r599, %r577;
	setp.lt.u32 	%p106, %r601, %r602;
	shr.u32 	%r172, %r171, 23;
	st.local.u32 	[%SP+100], %r601;
	selp.u32 	%r603, 1, 0, %p106;
	mul.hi.u32 	%r604, %r599, %r577;
	ld.const.u32 	%r605, [%r580+20];
	add.s32 	%r606, %r603, %r604;
	and.b32  	%r607, %r172, 255;
	mad.lo.s32 	%r608, %r605, %r577, %r606;
	mul.lo.s32 	%r609, %r605, %r577;
	add.s32 	%r610, %r607, 4294967168;
	setp.lt.u32 	%p107, %r608, %r609;
	shr.u32 	%r611, %r610, 5;
	mov.u32 	%r612, 4;
	sub.s32 	%r174, %r612, %r611;
	selp.u32 	%r613, 1, 0, %p107;
	mul.hi.u32 	%r614, %r605, %r577;
	add.s32 	%r615, %r613, %r614;
	st.local.u32 	[%SP+104], %r608;
	shl.b32 	%r616, %r174, 2;
	add.u32 	%r617, %SP, 84;
	and.b32  	%r175, %r172, 31;
	st.local.u32 	[%SP+108], %r615;
	add.s32 	%r618, %r616, %r617;
	ld.local.u32 	%r778, [%r618+8];
	ld.local.u32 	%r779, [%r618+4];
	and.b32  	%r780, %r171, 2147483648;
	setp.eq.s32 	%p108, %r175, 0;
	@%p108 bra 	BB1_127;

BB1_126:
	shl.b32 	%r619, %r174, 2;
	add.u32 	%r620, %SP, 84;
	add.s32 	%r621, %r620, %r619;
	neg.s32 	%r622, %r172;
	ld.local.u32 	%r623, [%r621];
	and.b32  	%r624, %r622, 31;
	shr.u32 	%r625, %r623, %r624;
	shl.b32 	%r626, %r779, %r175;
	shr.u32 	%r627, %r779, %r624;
	shl.b32 	%r628, %r778, %r175;
	or.b32  	%r779, %r625, %r626;
	or.b32  	%r778, %r627, %r628;

BB1_127:                                                    // %._crit_edge1076
	shl.b32 	%r781, %r779, 2;
	setp.ne.s32 	%p109, %r781, 0;
	shr.u32 	%r629, %r779, 30;
	shl.b32 	%r630, %r778, 2;
	or.b32  	%r782, %r629, %r630;
	selp.u32 	%r631, 1, 0, %p109;
	add.s32 	%r632, %r631, %r782;
	setp.gt.u32 	%p110, %r632, 2147483648;
	selp.u32 	%r633, 1, 0, %p110;
	shr.u32 	%r634, %r778, 30;
	add.s32 	%r635, %r633, %r634;
	neg.s32 	%r636, %r635;
	setp.lt.s32 	%p111, %r171, 0;
	selp.b32 	%r786, %r636, %r635, %p111;
	@%p110 bra 	BB1_128;
	bra.uni 	BB1_129;

BB1_128:
	setp.eq.s32 	%p112, %r781, 0;
	selp.u32 	%r637, 1, 0, %p112;
	not.b32 	%r638, %r782;
	add.s32 	%r782, %r637, %r638;
	neg.s32 	%r781, %r781;
	xor.b32  	%r780, %r780, 2147483648;

BB1_129:                                                    // %._crit_edge1077
	setp.gt.s32 	%p113, %r782, 0;
	@%p113 bra 	BB1_131;

BB1_130:                                                    // %._crit_edge1077.._crit_edge1077._crit_edge_crit_edge
	mov.u32 	%r785, 0;
	bra.uni 	BB1_133;

BB1_131:                                                    // %._crit_edge1077.bb.nph1173_crit_edge
	mov.u32 	%r785, 0;

BB1_132:                                                    // %bb.nph1173
	shr.u32 	%r641, %r781, 31;
	shl.b32 	%r642, %r782, 1;
	or.b32  	%r782, %r641, %r642;
	shl.b32 	%r781, %r781, 1;
	add.s32 	%r785, %r785, 4294967295;
	setp.gt.s32 	%p114, %r782, 0;
	@%p114 bra 	BB1_132;

BB1_133:                                                    // %._crit_edge1077._crit_edge
	mov.u32 	%r643, 3373259426;
	mul.hi.u32 	%r783, %r782, %r643;
	mul.lo.s32 	%r784, %r782, 3373259426;
	setp.gt.s32 	%p115, %r783, 0;
	@%p115 bra 	BB1_134;
	bra.uni 	BB1_135;

BB1_134:
	shr.u32 	%r644, %r784, 31;
	shl.b32 	%r645, %r783, 1;
	or.b32  	%r783, %r645, %r644;
	add.s32 	%r785, %r785, 4294967295;
	mul.lo.s32 	%r784, %r782, 2451551556;

BB1_135:                                                    // %._crit_edge1078
	setp.ne.s32 	%p116, %r784, 0;
	selp.u32 	%r646, 1, 0, %p116;
	add.s32 	%r647, %r646, %r783;
	shr.u32 	%r648, %r647, 7;
	shr.u32 	%r649, %r647, 8;
	shl.b32 	%r650, %r785, 23;
	add.s32 	%r651, %r650, %r649;
	and.b32  	%r652, %r648, 1;
	add.s32 	%r653, %r651, %r652;
	add.s32 	%r654, %r653, 1056964608;
	or.b32  	%r655, %r654, %r780;
	mov.b32 	 %f1072, %r655;

BB1_136:                                                    // %__internal_trig_reduction_kernel.exit.i.i.i
	and.b32  	%r656, %r786, 1;
	mul.rn.f32 	%f164, %f1072, %f1072;
	setp.eq.s32 	%p117, %r656, 0;
	@%p117 bra 	BB1_138;

BB1_137:
	mov.f32 	%f647, 0f37CCF5CE;
	mul.rn.f32 	%f648, %f647, %f164;
	add.rn.f32 	%f649, %f648, 0fBAB6061A;
	mul.rn.f32 	%f650, %f649, %f164;
	add.rn.f32 	%f651, %f650, 0f3D2AAAA5;
	mul.rn.f32 	%f652, %f651, %f164;
	add.rn.f32 	%f653, %f652, 0fBF000000;
	mul.rn.f32 	%f654, %f653, %f164;
	add.rn.f32 	%f1073, %f654, 0f3F800000;
	bra.uni 	BB1_139;

BB1_138:
	mov.f32 	%f655, 0fB94CA1F9;
	mul.rn.f32 	%f656, %f655, %f164;
	add.rn.f32 	%f657, %f656, 0f3C08839E;
	mul.rn.f32 	%f658, %f657, %f164;
	add.rn.f32 	%f659, %f658, 0fBE2AAAA3;
	mul.rn.f32 	%f660, %f659, %f164;
	mul.rn.f32 	%f661, %f660, %f1072;
	add.rn.f32 	%f1073, %f661, %f1072;

BB1_139:
	and.b32  	%r657, %r786, 2;
	setp.eq.s32 	%p118, %r657, 0;
	@%p118 bra 	BB1_142;

BB1_140:
	neg.f32 	%f1073, %f1073;
	bra.uni 	BB1_142;

BB1_141:                                                    // %_Z5isinff.exit.i.i.i.thread
	mov.f32 	%f662, 0f00000000;
	mul.rn.f32 	%f1073, %f140, %f662;

BB1_142:                                                    // %_Z3sinf.exit.i
	mov.f32 	%f663, 0f3F800000;
	sub.rn.f32 	%f664, %f663, %f141;
	mul.rn.f32 	%f665, %f1073, %f142;
	sqrt.approx.f32 	%f666, %f664;
	mul.rn.f32 	%f667, %f146, %f665;
	mul.rn.f32 	%f668, %f147, %f665;
	mul.rn.f32 	%f669, %f148, %f665;
	mul.rn.f32 	%f670, %f45, %f666;
	add.rn.f32 	%f671, %f158, %f667;
	mul.rn.f32 	%f672, %f46, %f666;
	add.rn.f32 	%f673, %f159, %f668;
	mul.rn.f32 	%f674, %f47, %f666;
	add.rn.f32 	%f675, %f160, %f669;
	add.rn.f32 	%f1047, %f671, %f670;
	add.rn.f32 	%f1052, %f673, %f672;
	add.rn.f32 	%f1057, %f675, %f674;
	mov.u32 	%r741, 0;

BB1_143:
	mov.f32 	%f1056, %f1057;
	mov.f32 	%f1051, %f1052;
	mov.f32 	%f1046, %f1047;
	add.s32 	%r740, %r740, 1;
	bra.uni 	BB1_3;

BB1_144:
	mad.lo.s32 	%r662, %r212, 12, %r1;
	st.global.f32 	[%r662], %f1074;
	st.global.f32 	[%r662+4], %f1075;
	st.global.f32 	[%r662+8], %f1076;

BB1_145:
	mad.lo.s32 	%r663, %r212, 12, %r1;
	ld.global.f32 	%f692, [%r663];
	cvt.sat.f32.f32 	%f186, %f692; 

	setp.eq.f32 	%p120, %f186, 0f3F800000;
	@%p120 bra 	BB1_174;

BB1_146:                                                    // %._crit_edge1079
	setp.nan.f32 	%p121, %f186, %f186;
	@%p121 bra 	BB1_173;

BB1_147:
	abs.f32 	%f1077, %f186;
	mov.f32 	%f693, 0f3EE8BA2E;
	mov.f32 	%f694, 0f3F000000;
	mul.rn.f32 	%f695, %f694, %f693;
	cvt.rmi.f32.f32 	%f696, %f695;
	mov.f32 	%f697, 0f40000000;
	mul.rn.f32 	%f698, %f697, %f696;
	cvt.rzi.f32.f32 	%f188, %f693;
	sub.rn.f32 	%f699, %f693, %f698;
	setp.eq.f32 	%p122, %f699, 0f3F800000;
	setp.eq.f32 	%p123, %f188, 0f3EE8BA2E;
	and.pred  	%p1, %p122, %p123;
	setp.eq.f32 	%p124, %f1077, 0f00000000;
	@%p124 bra 	BB1_170;

BB1_148:
	setp.eq.f32 	%p125, %f186, 0f7F800000;
	@%p125 bra 	BB1_167;

BB1_149:
	setp.eq.f32 	%p126, %f186, 0fFF800000;
	@%p126 bra 	BB1_167;

BB1_150:
	setp.geu.f32 	%p127, %f186, 0f00000000;
	@%p127 bra 	BB1_152;

BB1_151:
	setp.neu.f32 	%p128, %f188, 0f3EE8BA2E;
	@%p128 bra 	BB1_166;

BB1_152:                                                    // %._crit_edge1084
	mov.b32 	 %r213, %f1077;
	shr.u32 	%r664, %r213, 23;
	and.b32  	%r665, %r664, 255;
	setp.eq.s32 	%p129, %r665, 0;
	@%p129 bra 	BB1_154;

BB1_153:                                                    // %._crit_edge1084.._crit_edge1086_crit_edge
	add.s32 	%r787, %r665, 4294967169;
	bra.uni 	BB1_155;

BB1_154:
	or.b32  	%r666, %r213, 1065353216;
	and.b32  	%r667, %r666, 3221225471;
	mov.b32 	 %f700, %r667;
	add.rn.f32 	%f701, %f700, 0fBF800000;
	mov.b32 	 %r668, %f701;
	shr.u32 	%r669, %r668, 23;
	or.b32  	%r670, %r668, 1065353216;
	and.b32  	%r671, %r669, 255;
	and.b32  	%r672, %r670, 3221225471;
	add.s32 	%r787, %r671, 4294967043;
	mov.b32 	 %f1077, %r672;

BB1_155:                                                    // %._crit_edge1086
	mov.b32 	 %r673, %f1077;
	or.b32  	%r674, %r673, 1065353216;
	and.b32  	%r675, %r674, 3221225471;
	mov.b32 	 %f1078, %r675;
	setp.gt.f32 	%p130, %f1078, 0f3FB504F3;
	@%p130 bra 	BB1_156;
	bra.uni 	BB1_157;

BB1_156:
	mov.f32 	%f702, 0f3F000000;
	add.s32 	%r787, %r787, 1;
	mul.rn.f32 	%f1078, %f1078, %f702;

BB1_157:                                                    // %__internal_log_ep.exit.i.i81
	add.rn.f32 	%f703, %f1078, 0f3F800000;
	mov.f32 	%f704, 0f3F800000;
	add.rn.f32 	%f705, %f1078, 0fBF800000;
	div.full.f32 	%f706, %f704, %f703;
	mul.rz.f32 	%f707, %f705, %f706;
	mov.f32 	%f708, 0f40000000;
	mul.rn.f32 	%f709, %f708, %f707;
	mov.b32 	 %r676, %f709;
	and.b32  	%r677, %r676, 4294963200;
	mov.b32 	 %r678, %f705;
	mov.b32 	 %f710, %r677;
	and.b32  	%r679, %r678, 4294963200;
	mul.rn.f32 	%f711, %f709, %f709;
	mov.f32 	%f712, 0f3B18F0FE;
	mov.b32 	 %f713, %r679;
	sub.rn.f32 	%f714, %f705, %f710;
	mul.rn.f32 	%f715, %f712, %f711;
	add.rn.f32 	%f716, %f715, 0f3C4CAF63;
	sub.rn.f32 	%f717, %f705, %f713;
	mul.rn.f32 	%f718, %f708, %f714;
	mul.rn.f32 	%f719, %f710, %f713;
	mul.rn.f32 	%f720, %f716, %f711;
	sub.rn.f32 	%f721, %f718, %f719;
	mul.rn.f32 	%f722, %f710, %f717;
	sub.rn.f32 	%f723, %f721, %f722;
	add.rn.f32 	%f724, %f720, 0f3DAAAABD;
	mul.rn.f32 	%f725, %f706, %f723;
	mul.rn.f32 	%f726, %f724, %f711;
	add.rn.f32 	%f727, %f710, %f725;
	mul.rn.f32 	%f728, %f726, %f709;
	add.rn.f32 	%f729, %f727, %f728;
	sub.rn.f32 	%f730, %f727, %f729;
	sub.rn.f32 	%f731, %f727, %f710;
	add.rz.f32 	%f732, %f730, %f728;
	sub.rn.f32 	%f733, %f725, %f731;
	add.rn.f32 	%f734, %f732, %f733;
	cvt.rn.f32.s32 	%f735, %r787;
	mov.f32 	%f736, 0f3F317200;
	add.rn.f32 	%f737, %f729, %f734;
	mul.rn.f32 	%f738, %f735, %f736;
	add.rn.f32 	%f739, %f738, %f737;
	sub.rn.f32 	%f740, %f738, %f739;
	sub.rn.f32 	%f741, %f729, %f737;
	mov.f32 	%f742, 0f35BFBE8E;
	add.rn.f32 	%f743, %f740, %f737;
	add.rn.f32 	%f744, %f741, %f734;
	add.rn.f32 	%f745, %f743, %f744;
	mul.rn.f32 	%f746, %f735, %f742;
	add.rn.f32 	%f747, %f745, %f746;
	add.rn.f32 	%f194, %f739, %f747;
	mov.f32 	%f748, 0f3EE8BA2E;
	sub.rn.f32 	%f749, %f739, %f194;
	abs.f32 	%f750, %f748;
	add.rn.f32 	%f195, %f749, %f747;
	setp.gt.f32 	%p131, %f750, 0f77F684DF;
	@%p131 bra 	BB1_159;

BB1_158:                                                    // %__internal_log_ep.exit.i.i81.__internal_log_ep.exit.i.i81._crit_edge_crit_edge
	mov.f32 	%f1079, 0f3EE8BA2E;
	bra.uni 	BB1_160;

BB1_159:
	mov.f32 	%f752, 0f39000000;
	mov.f32 	%f753, 0f3EE8BA2E;
	mul.rn.f32 	%f1079, %f753, %f752;

BB1_160:                                                    // %__internal_log_ep.exit.i.i81._crit_edge
	mov.f32 	%f754, 0f45800800;
	mul.rn.f32 	%f755, %f1079, %f754;
	mul.rn.f32 	%f756, %f194, %f754;
	sub.rn.f32 	%f757, %f1079, %f755;
	sub.rn.f32 	%f758, %f194, %f756;
	add.rn.f32 	%f759, %f757, %f755;
	add.rn.f32 	%f760, %f758, %f756;
	sub.rn.f32 	%f761, %f1079, %f759;
	mul.rn.f32 	%f762, %f760, %f759;
	mul.rn.f32 	%f763, %f194, %f1079;
	sub.rn.f32 	%f764, %f194, %f760;
	mul.rn.f32 	%f765, %f760, %f761;
	sub.rn.f32 	%f766, %f762, %f763;
	add.rn.f32 	%f767, %f766, %f765;
	mul.rn.f32 	%f768, %f764, %f759;
	add.rn.f32 	%f769, %f767, %f768;
	mul.rn.f32 	%f770, %f764, %f761;
	add.rn.f32 	%f771, %f769, %f770;
	mul.rn.f32 	%f772, %f195, %f1079;
	add.rn.f32 	%f773, %f772, %f771;
	add.rn.f32 	%f774, %f763, %f773;
	sub.rn.f32 	%f775, %f763, %f774;
	add.rn.f32 	%f198, %f775, %f773;
	mov.b32 	 %r219, %f774;
	mov.f32 	%f1093, %f198;
	mov.f32 	%f1094, %f774;
	setp.eq.s32 	%p132, %r219, 1118925336;
	@%p132 bra 	BB1_161;
	bra.uni 	BB1_162;

BB1_161:
	add.s32 	%r680, %r219, 4294967295;
	mov.b32 	 %f776, %r680;
	add.rn.f32 	%f777, %f198, 0f37000000;
	mov.f32 	%f1093, %f777;
	mov.f32 	%f1094, %f776;

BB1_162:                                                    // %._crit_edge1087
	mov.f32 	%f779, 0f3FB8AA3B;
	mul.rn.f32 	%f780, %f1094, %f779;
	cvt.rzi.f32.f32 	%f781, %f780;
	mov.f32 	%f782, 0f3F317200;
	mul.rn.f32 	%f783, %f781, %f782;
	mov.f32 	%f784, 0f35BFBE8E;
	sub.rn.f32 	%f785, %f1094, %f783;
	mul.rn.f32 	%f786, %f781, %f784;
	sub.rn.f32 	%f787, %f785, %f786;
	mul.rn.f32 	%f788, %f787, %f779;
	add.rn.f32 	%f789, %f781, 0f00000000;
	ex2.approx.f32 	%f790, %f788;
	ex2.approx.f32 	%f791, %f789;
	mul.rn.f32 	%f792, %f790, %f791;
	setp.lt.f32 	%p133, %f1094, 0fC2D20000;
	selp.f32 	%f793, 0f00000000, %f792, %p133;
	setp.gt.f32 	%p134, %f1094, 0f42D20000;
	selp.f32 	%f1080, 0f7F800000, %f793, %p134;
	setp.neu.f32 	%p135, %f1080, 0f7F800000;
	@%p135 bra 	BB1_163;
	bra.uni 	BB1_164;

BB1_163:
	mad.f32 	%f1080, %f1080, %f1093, %f1080;

BB1_164:                                                    // %__internal_accurate_powf.exit.i90
	setp.lt.f32 	%p136, %f186, 0f00000000;
	and.pred  	%p137, %p1, %p136;
	@%p137 bra 	BB1_165;
	bra.uni 	BB1_175;

BB1_165:
	mov.b32 	 %r681, %f1080;
	xor.b32  	%r682, %r681, 2147483648;
	mov.b32 	 %f1080, %r682;
	bra.uni 	BB1_175;

BB1_166:                                                    // %._Z3powff.exit93_crit_edge1410
	mov.f32 	%f1080, 0f7FFFFFFF;
	bra.uni 	BB1_175;

BB1_167:                                                    // %.critedge128
	mov.b32 	 %r683, %f186;
	setp.gt.s32 	%p139, %r683, 4294967295;
	or.pred  	%p140, %p1, %p139;
	@%p140 bra 	BB1_169;

BB1_168:
	mov.f32 	%f1080, 0f7F800000;
	bra.uni 	BB1_175;

BB1_169:                                                    // %.critedge128._Z3powff.exit93_crit_edge
	setp.lt.s32 	%p138, %r683, 0;
	selp.f32 	%f1080, 0fFF800000, 0f7F800000, %p138;
	bra.uni 	BB1_175;

BB1_170:
	@%p1 bra 	BB1_172;

BB1_171:                                                    // %._Z3powff.exit93_crit_edge1409
	mov.f32 	%f1080, 0f00000000;
	bra.uni 	BB1_175;

BB1_172:
	mov.b32 	 %r684, %f186;
	and.b32  	%r685, %r684, 2147483648;
	mov.b32 	 %f1080, %r685;
	bra.uni 	BB1_175;

BB1_173:
	add.rn.f32 	%f1080, %f186, 0f3EE8BA2E;
	bra.uni 	BB1_175;

BB1_174:                                                    // %._Z3powff.exit93_crit_edge
	mov.f32 	%f1080, 0f3F800000;

BB1_175:                                                    // %_Z3powff.exit93
	mad.lo.s32 	%r686, %r212, 12, %r1;
	ld.global.f32 	%f799, [%r686+4];
	mul.rn.f32 	%f800, %f1080, 0f437F0000;
	cvt.sat.f32.f32 	%f207, %f799; 

	add.rn.f32 	%f801, %f800, 0f3F000000;
	cvt.rzi.s32.f32 	%r220, %f801;
	setp.eq.f32 	%p141, %f207, 0f3F800000;
	@%p141 bra 	BB1_204;

BB1_176:                                                    // %._crit_edge1088
	setp.nan.f32 	%p142, %f207, %f207;
	@%p142 bra 	BB1_203;

BB1_177:
	abs.f32 	%f1081, %f207;
	mov.f32 	%f802, 0f3EE8BA2E;
	mov.f32 	%f803, 0f3F000000;
	mul.rn.f32 	%f804, %f803, %f802;
	cvt.rmi.f32.f32 	%f805, %f804;
	mov.f32 	%f806, 0f40000000;
	mul.rn.f32 	%f807, %f806, %f805;
	cvt.rzi.f32.f32 	%f209, %f802;
	sub.rn.f32 	%f808, %f802, %f807;
	setp.eq.f32 	%p143, %f808, 0f3F800000;
	setp.eq.f32 	%p144, %f209, 0f3EE8BA2E;
	and.pred  	%p2, %p143, %p144;
	setp.eq.f32 	%p145, %f1081, 0f00000000;
	@%p145 bra 	BB1_200;

BB1_178:
	setp.eq.f32 	%p146, %f207, 0f7F800000;
	@%p146 bra 	BB1_197;

BB1_179:
	setp.eq.f32 	%p147, %f207, 0fFF800000;
	@%p147 bra 	BB1_197;

BB1_180:
	setp.geu.f32 	%p148, %f207, 0f00000000;
	@%p148 bra 	BB1_182;

BB1_181:
	setp.neu.f32 	%p149, %f209, 0f3EE8BA2E;
	@%p149 bra 	BB1_196;

BB1_182:                                                    // %._crit_edge1092
	mov.b32 	 %r221, %f1081;
	shr.u32 	%r687, %r221, 23;
	and.b32  	%r688, %r687, 255;
	setp.eq.s32 	%p150, %r688, 0;
	@%p150 bra 	BB1_184;

BB1_183:                                                    // %._crit_edge1092.._crit_edge1094_crit_edge
	add.s32 	%r788, %r688, 4294967169;
	bra.uni 	BB1_185;

BB1_184:
	or.b32  	%r689, %r221, 1065353216;
	and.b32  	%r690, %r689, 3221225471;
	mov.b32 	 %f809, %r690;
	add.rn.f32 	%f810, %f809, 0fBF800000;
	mov.b32 	 %r691, %f810;
	shr.u32 	%r692, %r691, 23;
	or.b32  	%r693, %r691, 1065353216;
	and.b32  	%r694, %r692, 255;
	and.b32  	%r695, %r693, 3221225471;
	add.s32 	%r788, %r694, 4294967043;
	mov.b32 	 %f1081, %r695;

BB1_185:                                                    // %._crit_edge1094
	mov.b32 	 %r696, %f1081;
	or.b32  	%r697, %r696, 1065353216;
	and.b32  	%r698, %r697, 3221225471;
	mov.b32 	 %f1082, %r698;
	setp.gt.f32 	%p151, %f1082, 0f3FB504F3;
	@%p151 bra 	BB1_186;
	bra.uni 	BB1_187;

BB1_186:
	mov.f32 	%f811, 0f3F000000;
	add.s32 	%r788, %r788, 1;
	mul.rn.f32 	%f1082, %f1082, %f811;

BB1_187:                                                    // %__internal_log_ep.exit.i.i35
	add.rn.f32 	%f812, %f1082, 0f3F800000;
	mov.f32 	%f813, 0f3F800000;
	add.rn.f32 	%f814, %f1082, 0fBF800000;
	div.full.f32 	%f815, %f813, %f812;
	mul.rz.f32 	%f816, %f814, %f815;
	mov.f32 	%f817, 0f40000000;
	mul.rn.f32 	%f818, %f817, %f816;
	mov.b32 	 %r699, %f818;
	and.b32  	%r700, %r699, 4294963200;
	mov.b32 	 %r701, %f814;
	mov.b32 	 %f819, %r700;
	and.b32  	%r702, %r701, 4294963200;
	mul.rn.f32 	%f820, %f818, %f818;
	mov.f32 	%f821, 0f3B18F0FE;
	mov.b32 	 %f822, %r702;
	sub.rn.f32 	%f823, %f814, %f819;
	mul.rn.f32 	%f824, %f821, %f820;
	add.rn.f32 	%f825, %f824, 0f3C4CAF63;
	sub.rn.f32 	%f826, %f814, %f822;
	mul.rn.f32 	%f827, %f817, %f823;
	mul.rn.f32 	%f828, %f819, %f822;
	mul.rn.f32 	%f829, %f825, %f820;
	sub.rn.f32 	%f830, %f827, %f828;
	mul.rn.f32 	%f831, %f819, %f826;
	sub.rn.f32 	%f832, %f830, %f831;
	add.rn.f32 	%f833, %f829, 0f3DAAAABD;
	mul.rn.f32 	%f834, %f815, %f832;
	mul.rn.f32 	%f835, %f833, %f820;
	add.rn.f32 	%f836, %f819, %f834;
	mul.rn.f32 	%f837, %f835, %f818;
	add.rn.f32 	%f838, %f836, %f837;
	sub.rn.f32 	%f839, %f836, %f838;
	sub.rn.f32 	%f840, %f836, %f819;
	add.rz.f32 	%f841, %f839, %f837;
	sub.rn.f32 	%f842, %f834, %f840;
	add.rn.f32 	%f843, %f841, %f842;
	cvt.rn.f32.s32 	%f844, %r788;
	mov.f32 	%f845, 0f3F317200;
	add.rn.f32 	%f846, %f838, %f843;
	mul.rn.f32 	%f847, %f844, %f845;
	add.rn.f32 	%f848, %f847, %f846;
	sub.rn.f32 	%f849, %f847, %f848;
	sub.rn.f32 	%f850, %f838, %f846;
	mov.f32 	%f851, 0f35BFBE8E;
	add.rn.f32 	%f852, %f849, %f846;
	add.rn.f32 	%f853, %f850, %f843;
	add.rn.f32 	%f854, %f852, %f853;
	mul.rn.f32 	%f855, %f844, %f851;
	add.rn.f32 	%f856, %f854, %f855;
	add.rn.f32 	%f215, %f848, %f856;
	mov.f32 	%f857, 0f3EE8BA2E;
	sub.rn.f32 	%f858, %f848, %f215;
	abs.f32 	%f859, %f857;
	add.rn.f32 	%f216, %f858, %f856;
	setp.gt.f32 	%p152, %f859, 0f77F684DF;
	@%p152 bra 	BB1_189;

BB1_188:                                                    // %__internal_log_ep.exit.i.i35.__internal_log_ep.exit.i.i35._crit_edge_crit_edge
	mov.f32 	%f1083, 0f3EE8BA2E;
	bra.uni 	BB1_190;

BB1_189:
	mov.f32 	%f861, 0f39000000;
	mov.f32 	%f862, 0f3EE8BA2E;
	mul.rn.f32 	%f1083, %f862, %f861;

BB1_190:                                                    // %__internal_log_ep.exit.i.i35._crit_edge
	mov.f32 	%f863, 0f45800800;
	mul.rn.f32 	%f864, %f1083, %f863;
	mul.rn.f32 	%f865, %f215, %f863;
	sub.rn.f32 	%f866, %f1083, %f864;
	sub.rn.f32 	%f867, %f215, %f865;
	add.rn.f32 	%f868, %f866, %f864;
	add.rn.f32 	%f869, %f867, %f865;
	sub.rn.f32 	%f870, %f1083, %f868;
	mul.rn.f32 	%f871, %f869, %f868;
	mul.rn.f32 	%f872, %f215, %f1083;
	sub.rn.f32 	%f873, %f215, %f869;
	mul.rn.f32 	%f874, %f869, %f870;
	sub.rn.f32 	%f875, %f871, %f872;
	add.rn.f32 	%f876, %f875, %f874;
	mul.rn.f32 	%f877, %f873, %f868;
	add.rn.f32 	%f878, %f876, %f877;
	mul.rn.f32 	%f879, %f873, %f870;
	add.rn.f32 	%f880, %f878, %f879;
	mul.rn.f32 	%f881, %f216, %f1083;
	add.rn.f32 	%f882, %f881, %f880;
	add.rn.f32 	%f883, %f872, %f882;
	sub.rn.f32 	%f884, %f872, %f883;
	add.rn.f32 	%f219, %f884, %f882;
	mov.b32 	 %r227, %f883;
	mov.f32 	%f1091, %f219;
	mov.f32 	%f1092, %f883;
	setp.eq.s32 	%p153, %r227, 1118925336;
	@%p153 bra 	BB1_191;
	bra.uni 	BB1_192;

BB1_191:
	add.s32 	%r703, %r227, 4294967295;
	mov.b32 	 %f885, %r703;
	add.rn.f32 	%f886, %f219, 0f37000000;
	mov.f32 	%f1091, %f886;
	mov.f32 	%f1092, %f885;

BB1_192:                                                    // %._crit_edge1095
	mov.f32 	%f888, 0f3FB8AA3B;
	mul.rn.f32 	%f889, %f1092, %f888;
	cvt.rzi.f32.f32 	%f890, %f889;
	mov.f32 	%f891, 0f3F317200;
	mul.rn.f32 	%f892, %f890, %f891;
	mov.f32 	%f893, 0f35BFBE8E;
	sub.rn.f32 	%f894, %f1092, %f892;
	mul.rn.f32 	%f895, %f890, %f893;
	sub.rn.f32 	%f896, %f894, %f895;
	mul.rn.f32 	%f897, %f896, %f888;
	add.rn.f32 	%f898, %f890, 0f00000000;
	ex2.approx.f32 	%f899, %f897;
	ex2.approx.f32 	%f900, %f898;
	mul.rn.f32 	%f901, %f899, %f900;
	setp.lt.f32 	%p154, %f1092, 0fC2D20000;
	selp.f32 	%f902, 0f00000000, %f901, %p154;
	setp.gt.f32 	%p155, %f1092, 0f42D20000;
	selp.f32 	%f1084, 0f7F800000, %f902, %p155;
	setp.neu.f32 	%p156, %f1084, 0f7F800000;
	@%p156 bra 	BB1_193;
	bra.uni 	BB1_194;

BB1_193:
	mad.f32 	%f1084, %f1084, %f1091, %f1084;

BB1_194:                                                    // %__internal_accurate_powf.exit.i44
	setp.lt.f32 	%p157, %f207, 0f00000000;
	and.pred  	%p158, %p2, %p157;
	@%p158 bra 	BB1_195;
	bra.uni 	BB1_205;

BB1_195:
	mov.b32 	 %r704, %f1084;
	xor.b32  	%r705, %r704, 2147483648;
	mov.b32 	 %f1084, %r705;
	bra.uni 	BB1_205;

BB1_196:                                                    // %._Z3powff.exit47_crit_edge1411
	mov.f32 	%f1084, 0f7FFFFFFF;
	bra.uni 	BB1_205;

BB1_197:                                                    // %.critedge130
	mov.b32 	 %r706, %f207;
	setp.gt.s32 	%p160, %r706, 4294967295;
	or.pred  	%p161, %p2, %p160;
	@%p161 bra 	BB1_199;

BB1_198:
	mov.f32 	%f1084, 0f7F800000;
	bra.uni 	BB1_205;

BB1_199:                                                    // %.critedge130._Z3powff.exit47_crit_edge
	setp.lt.s32 	%p159, %r706, 0;
	selp.f32 	%f1084, 0fFF800000, 0f7F800000, %p159;
	bra.uni 	BB1_205;

BB1_200:
	@%p2 bra 	BB1_202;

BB1_201:                                                    // %._Z3powff.exit47_crit_edge
	mov.f32 	%f1084, 0f00000000;
	bra.uni 	BB1_205;

BB1_202:
	mov.b32 	 %r707, %f207;
	and.b32  	%r708, %r707, 2147483648;
	mov.b32 	 %f1084, %r708;
	bra.uni 	BB1_205;

BB1_203:
	add.rn.f32 	%f1084, %f207, 0f3EE8BA2E;
	bra.uni 	BB1_205;

BB1_204:                                                    // %_Z3powff.exit93._Z3powff.exit47_crit_edge
	mov.f32 	%f1084, 0f3F800000;

BB1_205:                                                    // %_Z3powff.exit47
	mul.rn.f32 	%f908, %f1084, 0f437F0000;
	mad.lo.s32 	%r709, %r212, 12, %r1;
	ld.global.f32 	%f909, [%r709+8];
	add.rn.f32 	%f910, %f908, 0f3F000000;
	cvt.sat.f32.f32 	%f228, %f909; 

	cvt.rzi.s32.f32 	%r710, %f910;
	shl.b32 	%r228, %r710, 8;
	setp.eq.f32 	%p162, %f228, 0f3F800000;
	@%p162 bra 	BB1_234;

BB1_206:                                                    // %._crit_edge1096
	setp.nan.f32 	%p163, %f228, %f228;
	@%p163 bra 	BB1_233;

BB1_207:
	abs.f32 	%f1085, %f228;
	mov.f32 	%f911, 0f3EE8BA2E;
	mov.f32 	%f912, 0f3F000000;
	mul.rn.f32 	%f913, %f912, %f911;
	cvt.rmi.f32.f32 	%f914, %f913;
	mov.f32 	%f915, 0f40000000;
	mul.rn.f32 	%f916, %f915, %f914;
	cvt.rzi.f32.f32 	%f230, %f911;
	sub.rn.f32 	%f917, %f911, %f916;
	setp.eq.f32 	%p164, %f917, 0f3F800000;
	setp.eq.f32 	%p165, %f230, 0f3EE8BA2E;
	and.pred  	%p3, %p164, %p165;
	setp.eq.f32 	%p166, %f1085, 0f00000000;
	@%p166 bra 	BB1_230;

BB1_208:
	setp.eq.f32 	%p167, %f228, 0f7F800000;
	@%p167 bra 	BB1_227;

BB1_209:
	setp.eq.f32 	%p168, %f228, 0fFF800000;
	@%p168 bra 	BB1_227;

BB1_210:
	setp.geu.f32 	%p169, %f228, 0f00000000;
	@%p169 bra 	BB1_212;

BB1_211:
	setp.neu.f32 	%p170, %f230, 0f3EE8BA2E;
	@%p170 bra 	BB1_226;

BB1_212:                                                    // %._crit_edge1100
	mov.b32 	 %r229, %f1085;
	shr.u32 	%r711, %r229, 23;
	and.b32  	%r712, %r711, 255;
	setp.eq.s32 	%p171, %r712, 0;
	@%p171 bra 	BB1_214;

BB1_213:                                                    // %._crit_edge1100.._crit_edge1102_crit_edge
	add.s32 	%r789, %r712, 4294967169;
	bra.uni 	BB1_215;

BB1_214:
	or.b32  	%r713, %r229, 1065353216;
	and.b32  	%r714, %r713, 3221225471;
	mov.b32 	 %f918, %r714;
	add.rn.f32 	%f919, %f918, 0fBF800000;
	mov.b32 	 %r715, %f919;
	shr.u32 	%r716, %r715, 23;
	or.b32  	%r717, %r715, 1065353216;
	and.b32  	%r718, %r716, 255;
	and.b32  	%r719, %r717, 3221225471;
	add.s32 	%r789, %r718, 4294967043;
	mov.b32 	 %f1085, %r719;

BB1_215:                                                    // %._crit_edge1102
	mov.b32 	 %r720, %f1085;
	or.b32  	%r721, %r720, 1065353216;
	and.b32  	%r722, %r721, 3221225471;
	mov.b32 	 %f1086, %r722;
	setp.gt.f32 	%p172, %f1086, 0f3FB504F3;
	@%p172 bra 	BB1_216;
	bra.uni 	BB1_217;

BB1_216:
	mov.f32 	%f920, 0f3F000000;
	add.s32 	%r789, %r789, 1;
	mul.rn.f32 	%f1086, %f1086, %f920;

BB1_217:                                                    // %__internal_log_ep.exit.i.i
	add.rn.f32 	%f921, %f1086, 0f3F800000;
	mov.f32 	%f922, 0f3F800000;
	add.rn.f32 	%f923, %f1086, 0fBF800000;
	div.full.f32 	%f924, %f922, %f921;
	mul.rz.f32 	%f925, %f923, %f924;
	mov.f32 	%f926, 0f40000000;
	mul.rn.f32 	%f927, %f926, %f925;
	mov.b32 	 %r723, %f927;
	and.b32  	%r724, %r723, 4294963200;
	mov.b32 	 %r725, %f923;
	mov.b32 	 %f928, %r724;
	and.b32  	%r726, %r725, 4294963200;
	mul.rn.f32 	%f929, %f927, %f927;
	mov.f32 	%f930, 0f3B18F0FE;
	mov.b32 	 %f931, %r726;
	sub.rn.f32 	%f932, %f923, %f928;
	mul.rn.f32 	%f933, %f930, %f929;
	add.rn.f32 	%f934, %f933, 0f3C4CAF63;
	sub.rn.f32 	%f935, %f923, %f931;
	mul.rn.f32 	%f936, %f926, %f932;
	mul.rn.f32 	%f937, %f928, %f931;
	mul.rn.f32 	%f938, %f934, %f929;
	sub.rn.f32 	%f939, %f936, %f937;
	mul.rn.f32 	%f940, %f928, %f935;
	sub.rn.f32 	%f941, %f939, %f940;
	add.rn.f32 	%f942, %f938, 0f3DAAAABD;
	mul.rn.f32 	%f943, %f924, %f941;
	mul.rn.f32 	%f944, %f942, %f929;
	add.rn.f32 	%f945, %f928, %f943;
	mul.rn.f32 	%f946, %f944, %f927;
	add.rn.f32 	%f947, %f945, %f946;
	sub.rn.f32 	%f948, %f945, %f947;
	sub.rn.f32 	%f949, %f945, %f928;
	add.rz.f32 	%f950, %f948, %f946;
	sub.rn.f32 	%f951, %f943, %f949;
	add.rn.f32 	%f952, %f950, %f951;
	cvt.rn.f32.s32 	%f953, %r789;
	mov.f32 	%f954, 0f3F317200;
	add.rn.f32 	%f955, %f947, %f952;
	mul.rn.f32 	%f956, %f953, %f954;
	add.rn.f32 	%f957, %f956, %f955;
	sub.rn.f32 	%f958, %f956, %f957;
	sub.rn.f32 	%f959, %f947, %f955;
	mov.f32 	%f960, 0f35BFBE8E;
	add.rn.f32 	%f961, %f958, %f955;
	add.rn.f32 	%f962, %f959, %f952;
	add.rn.f32 	%f963, %f961, %f962;
	mul.rn.f32 	%f964, %f953, %f960;
	add.rn.f32 	%f965, %f963, %f964;
	add.rn.f32 	%f236, %f957, %f965;
	mov.f32 	%f966, 0f3EE8BA2E;
	sub.rn.f32 	%f967, %f957, %f236;
	abs.f32 	%f968, %f966;
	add.rn.f32 	%f237, %f967, %f965;
	setp.gt.f32 	%p173, %f968, 0f77F684DF;
	@%p173 bra 	BB1_219;

BB1_218:                                                    // %__internal_log_ep.exit.i.i.__internal_log_ep.exit.i.i._crit_edge_crit_edge
	mov.f32 	%f1087, 0f3EE8BA2E;
	bra.uni 	BB1_220;

BB1_219:
	mov.f32 	%f970, 0f39000000;
	mov.f32 	%f971, 0f3EE8BA2E;
	mul.rn.f32 	%f1087, %f971, %f970;

BB1_220:                                                    // %__internal_log_ep.exit.i.i._crit_edge
	mov.f32 	%f972, 0f45800800;
	mul.rn.f32 	%f973, %f1087, %f972;
	mul.rn.f32 	%f974, %f236, %f972;
	sub.rn.f32 	%f975, %f1087, %f973;
	sub.rn.f32 	%f976, %f236, %f974;
	add.rn.f32 	%f977, %f975, %f973;
	add.rn.f32 	%f978, %f976, %f974;
	sub.rn.f32 	%f979, %f1087, %f977;
	mul.rn.f32 	%f980, %f978, %f977;
	mul.rn.f32 	%f981, %f236, %f1087;
	sub.rn.f32 	%f982, %f236, %f978;
	mul.rn.f32 	%f983, %f978, %f979;
	sub.rn.f32 	%f984, %f980, %f981;
	add.rn.f32 	%f985, %f984, %f983;
	mul.rn.f32 	%f986, %f982, %f977;
	add.rn.f32 	%f987, %f985, %f986;
	mul.rn.f32 	%f988, %f982, %f979;
	add.rn.f32 	%f989, %f987, %f988;
	mul.rn.f32 	%f990, %f237, %f1087;
	add.rn.f32 	%f991, %f990, %f989;
	add.rn.f32 	%f992, %f981, %f991;
	sub.rn.f32 	%f993, %f981, %f992;
	add.rn.f32 	%f240, %f993, %f991;
	mov.b32 	 %r235, %f992;
	mov.f32 	%f1089, %f240;
	mov.f32 	%f1090, %f992;
	setp.eq.s32 	%p174, %r235, 1118925336;
	@%p174 bra 	BB1_221;
	bra.uni 	BB1_222;

BB1_221:
	add.s32 	%r727, %r235, 4294967295;
	mov.b32 	 %f994, %r727;
	add.rn.f32 	%f995, %f240, 0f37000000;
	mov.f32 	%f1089, %f995;
	mov.f32 	%f1090, %f994;

BB1_222:                                                    // %._crit_edge1103
	mov.f32 	%f997, 0f3FB8AA3B;
	mul.rn.f32 	%f998, %f1090, %f997;
	cvt.rzi.f32.f32 	%f999, %f998;
	mov.f32 	%f1000, 0f3F317200;
	mul.rn.f32 	%f1001, %f999, %f1000;
	mov.f32 	%f1002, 0f35BFBE8E;
	sub.rn.f32 	%f1003, %f1090, %f1001;
	mul.rn.f32 	%f1004, %f999, %f1002;
	sub.rn.f32 	%f1005, %f1003, %f1004;
	mul.rn.f32 	%f1006, %f1005, %f997;
	add.rn.f32 	%f1007, %f999, 0f00000000;
	ex2.approx.f32 	%f1008, %f1006;
	ex2.approx.f32 	%f1009, %f1007;
	mul.rn.f32 	%f1010, %f1008, %f1009;
	setp.lt.f32 	%p175, %f1090, 0fC2D20000;
	selp.f32 	%f1011, 0f00000000, %f1010, %p175;
	setp.gt.f32 	%p176, %f1090, 0f42D20000;
	selp.f32 	%f1088, 0f7F800000, %f1011, %p176;
	setp.neu.f32 	%p177, %f1088, 0f7F800000;
	@%p177 bra 	BB1_223;
	bra.uni 	BB1_224;

BB1_223:
	mad.f32 	%f1088, %f1088, %f1089, %f1088;

BB1_224:                                                    // %__internal_accurate_powf.exit.i
	setp.lt.f32 	%p178, %f228, 0f00000000;
	and.pred  	%p179, %p3, %p178;
	@%p179 bra 	BB1_225;
	bra.uni 	BB1_235;

BB1_225:
	mov.b32 	 %r728, %f1088;
	xor.b32  	%r729, %r728, 2147483648;
	mov.b32 	 %f1088, %r729;
	bra.uni 	BB1_235;

BB1_226:                                                    // %._Z3powff.exit_crit_edge1412
	mov.f32 	%f1088, 0f7FFFFFFF;
	bra.uni 	BB1_235;

BB1_227:                                                    // %.critedge132
	mov.b32 	 %r730, %f228;
	setp.gt.s32 	%p181, %r730, 4294967295;
	or.pred  	%p182, %p3, %p181;
	@%p182 bra 	BB1_229;

BB1_228:
	mov.f32 	%f1088, 0f7F800000;
	bra.uni 	BB1_235;

BB1_229:                                                    // %.critedge132._Z3powff.exit_crit_edge
	setp.lt.s32 	%p180, %r730, 0;
	selp.f32 	%f1088, 0fFF800000, 0f7F800000, %p180;
	bra.uni 	BB1_235;

BB1_230:
	@%p3 bra 	BB1_232;

BB1_231:                                                    // %._Z3powff.exit_crit_edge
	mov.f32 	%f1088, 0f00000000;
	bra.uni 	BB1_235;

BB1_232:
	mov.b32 	 %r731, %f228;
	and.b32  	%r732, %r731, 2147483648;
	mov.b32 	 %f1088, %r732;
	bra.uni 	BB1_235;

BB1_233:
	add.rn.f32 	%f1088, %f228, 0f3EE8BA2E;
	bra.uni 	BB1_235;

BB1_234:                                                    // %_Z3powff.exit47._Z3powff.exit_crit_edge
	mov.f32 	%f1088, 0f3F800000;

BB1_235:                                                    // %_Z3powff.exit
	mul.rn.f32 	%f1017, %f1088, 0f437F0000;
	add.rn.f32 	%f1018, %f1017, 0f3F000000;
	cvt.rzi.s32.f32 	%r733, %f1018;
	mad.lo.s32 	%r734, %r13, %r6, %r12;
	shl.b32 	%r735, %r733, 16;
	shl.b32 	%r736, %r734, 2;
	or.b32  	%r737, %r228, %r220;
	or.b32  	%r738, %r737, %r735;
	add.s32 	%r739, %r9, %r736;
	st.global.u32 	[%r739], %r738;
	st.global.u32 	[%r15], %r767;
	st.global.u32 	[%r15+4], %r768;
	ret;
}
