
# =======================================================
# XDL NCD CONVERSION MODE $Revision: 1.01$
# time: Mon Oct 24 08:22:23 2016

# =======================================================


# =======================================================
# The syntax for the design statement is:                
# design <design_name> <part> <ncd version>;             
# or                                                     
# design <design_name> <device> <package> <speed> <ncd_version>
# =======================================================
design "c432" xc5vlx155ff1153-2 v3.2 ,
  cfg "
       _DESIGN_PROP:P3_PLACE_OPTIONS:EFFORT_LEVEL:high
       _DESIGN_PROP::P3_PLACED:
       _DESIGN_PROP::P3_PLACE_OPTIONS:
       _DESIGN_PROP::PK_NGMTIMESTAMP:1477322204";


#  =======================================================
#  The syntax for instances is:
#      instance <name> <sitedef>, placed <tile> <site>, cfg <string> ;
#  or
#      instance <name> <sitedef>, unplaced, cfg <string> ;
# 
#  For typing convenience you can abbreviate instance to inst.
# 
#  For IOs there are two special keywords: bonded and unbonded
#  that can be used to designate whether the PAD of an unplaced IO is
#  bonded out. If neither keyword is specified, bonded is assumed.
# 
#  The bonding of placed IOs is determined by the site they are placed in.
# 
#  If you specify bonded or unbonded for an instance that is not an
#  IOB it is ignored.
# 
#  Shown below are three examples for IOs. 
#     instance IO1 IOB, unplaced ;          # This will be bonded
#     instance IO1 IOB, unplaced bonded ;   # This will be bonded
#     instance IO1 IOB, unplaced unbonded ; # This will be unbonded
#  =======================================================
inst "G430" "IOB",placed LIOB_X0Y73 AC32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:G430_OBUF: PAD:G430:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "G431" "IOB",placed LIOB_X0Y73 AB32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:G431_OBUF: PAD:G431:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "G426" "IOB",placed LIOB_X0Y76 Y34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:G426_OBUF: PAD:G426:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "G427" "IOB",placed LIOB_X0Y60 AP32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:G427_OBUF: PAD:G427:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "G428" "IOB",placed LIOB_X0Y66 AK34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:G428_OBUF: PAD:G428:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "G429" "IOB",placed LIOB_X0Y82 R32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:G429_OBUF: PAD:G429:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "G10" "IOB",placed LIOB_X0Y79 V33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G10_IBUF: PAD:G10:
         ISTANDARD::LVCMOS25 "
  ;
inst "G11" "IOB",placed LIOB_X0Y77 AA33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G11_IBUF: PAD:G11:
         ISTANDARD::LVCMOS25 "
  ;
inst "G20" "IOB",placed LIOB_X0Y72 AB33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G20_IBUF: PAD:G20:
         ISTANDARD::LVCMOS25 "
  ;
inst "G12" "IOB",placed LIOB_X0Y78 V34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G12_IBUF: PAD:G12:
         ISTANDARD::LVCMOS25 "
  ;
inst "G21" "IOB",placed LIOB_X0Y76 AA34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G21_IBUF: PAD:G21:
         ISTANDARD::LVCMOS25 "
  ;
inst "G13" "IOB",placed LIOB_X0Y75 W32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G13_IBUF: PAD:G13:
         ISTANDARD::LVCMOS25 "
  ;
inst "G30" "IOB",placed LIOB_X0Y62 AM33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G30_IBUF: PAD:G30:
         ISTANDARD::LVCMOS25 "
  ;
inst "G22" "IOB",placed LIOB_X0Y75 Y32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G22_IBUF: PAD:G22:
         ISTANDARD::LVCMOS25 "
  ;
inst "G14" "IOB",placed LIOB_X0Y71 AF33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G14_IBUF: PAD:G14:
         ISTANDARD::LVCMOS25 "
  ;
inst "G31" "IOB",placed LIOB_X0Y62 AM32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G31_IBUF: PAD:G31:
         ISTANDARD::LVCMOS25 "
  ;
inst "G23" "IOB",placed LIOB_X0Y70 AF34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G23_IBUF: PAD:G23:
         ISTANDARD::LVCMOS25 "
  ;
inst "G15" "IOB",placed LIOB_X0Y71 AE33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G15_IBUF: PAD:G15:
         ISTANDARD::LVCMOS25 "
  ;
inst "G32" "IOB",placed LIOB_X0Y65 AH32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G32_IBUF: PAD:G32:
         ISTANDARD::LVCMOS25 "
  ;
inst "G24" "IOB",placed LIOB_X0Y57 W25  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G24_IBUF: PAD:G24:
         ISTANDARD::LVCMOS25 "
  ;
inst "G16" "IOB",placed LIOB_X0Y74 AC34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G16_IBUF: PAD:G16:
         ISTANDARD::LVCMOS25 "
  ;
inst "G33" "IOB",placed LIOB_X0Y63 AL34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G33_IBUF: PAD:G33:
         ISTANDARD::LVCMOS25 "
  ;
inst "G25" "IOB",placed LIOB_X0Y72 AC33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G25_IBUF: PAD:G25:
         ISTANDARD::LVCMOS25 "
  ;
inst "G17" "IOB",placed LIOB_X0Y77 Y33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G17_IBUF: PAD:G17:
         ISTANDARD::LVCMOS25 "
  ;
inst "G34" "IOB",placed LIOB_X0Y69 AJ34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G34_IBUF: PAD:G34:
         ISTANDARD::LVCMOS25 "
  ;
inst "G26" "IOB",placed LIOB_X0Y64 AJ32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G26_IBUF: PAD:G26:
         ISTANDARD::LVCMOS25 "
  ;
inst "G18" "IOB",placed LIOB_X0Y74 AD34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G18_IBUF: PAD:G18:
         ISTANDARD::LVCMOS25 "
  ;
inst "G35" "IOB",placed LIOB_X0Y69 AH34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G35_IBUF: PAD:G35:
         ISTANDARD::LVCMOS25 "
  ;
inst "G27" "IOB",placed LIOB_X0Y61 AN33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G27_IBUF: PAD:G27:
         ISTANDARD::LVCMOS25 "
  ;
inst "G19" "IOB",placed LIOB_X0Y67 AH33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G19_IBUF: PAD:G19:
         ISTANDARD::LVCMOS25 "
  ;
inst "G36" "IOB",placed LIOB_X0Y67 AG33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G36_IBUF: PAD:G36:
         ISTANDARD::LVCMOS25 "
  ;
inst "G28" "IOB",placed LIOB_X0Y64 AK32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G28_IBUF: PAD:G28:
         ISTANDARD::LVCMOS25 "
  ;
inst "G29" "IOB",placed LIOB_X0Y60 AN32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G29_IBUF: PAD:G29:
         ISTANDARD::LVCMOS25 "
  ;
inst "G432" "IOB",placed LIOB_X0Y68 AE32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:G432_OBUF: PAD:G432.PAD:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "G1" "IOB",placed LIOB_X0Y65 AG32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G1_IBUF: PAD:G1:
         ISTANDARD::LVCMOS25 "
  ;
inst "G2" "IOB",placed LIOB_X0Y61 AN34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G2_IBUF: PAD:G2:
         ISTANDARD::LVCMOS25 "
  ;
inst "G3" "IOB",placed LIOB_X0Y63 AL33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G3_IBUF: PAD:G3:
         ISTANDARD::LVCMOS25 "
  ;
inst "G4" "IOB",placed LIOB_X0Y79 V32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G4_IBUF: PAD:G4:
         ISTANDARD::LVCMOS25 "
  ;
inst "G5" "IOB",placed LIOB_X0Y66 AK33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G5_IBUF: PAD:G5:
         ISTANDARD::LVCMOS25 "
  ;
inst "G6" "IOB",placed LIOB_X0Y80 U32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G6_IBUF: PAD:G6:
         ISTANDARD::LVCMOS25 "
  ;
inst "G7" "IOB",placed LIOB_X0Y70 AE34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G7_IBUF: PAD:G7:
         ISTANDARD::LVCMOS25 "
  ;
inst "G8" "IOB",placed LIOB_X0Y78 W34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G8_IBUF: PAD:G8:
         ISTANDARD::LVCMOS25 "
  ;
inst "G9" "IOB",placed LIOB_X0Y68 AD32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:G9_IBUF: PAD:G9:
         ISTANDARD::LVCMOS25 "
  ;
inst "G35536" "SLICEL",placed CLBLM_X1Y64 SLICE_X0Y64  ,
  cfg " A5LUT::#OFF A6LUT:G35536:#LUT:O6=((~A4*(A6*((A2@A1)+~A3)))+(A4*(~A6*((A2@A1)+A3))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX "
  ;
inst "N93" "SLICEL",placed CLBLM_X1Y65 SLICE_X0Y65  ,
  cfg " A5LUT::#OFF A6LUT:G429611:#LUT:O6=((~A2*(A1*~A5))+(A3*~A4)) ACY0::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::F7 AUSED::#OFF
       B5LUT::#OFF B6LUT:G429612:#LUT:O6=((A3*~A4)+(A5*(A6*~A1))) BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:G355168:#LUT:O6=((~A3*((~A4*A6)+(A4*(A1+(A5+A6)))))+(A3*((~A4*(A1+(~A5+A6)))+(A4*A6))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:G355168_SW0:#LUT:O6=(A5+(((~A4*(A3*~A2))+(A4*A3))+A6))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       F7AMUX:G42961_f7: "
  ;
inst "G417" "SLICEL",placed CLBLM_X1Y66 SLICE_X0Y66  ,
  cfg " A5LUT::#OFF A6LUT:G432_SW01:#LUT:O6=(A5*((~A1*((A6*~A4)+~A3))+(A1*(~A2+((A6*~A4)+~A3)))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::F7
       AUSED::#OFF B5LUT::#OFF B6LUT:G408_and00001:#LUT:O6=(A1*((~A2*(A4*((~A6+(A6*A5))*~A3)))+(A2*(A4*(~A6+A5)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF F7AMUX:G432_SW0_f7:
       "
  ;
inst "G355229" "SLICEL",placed CLBLM_X1Y67 SLICE_X0Y67  ,
  cfg " A5LUT::#OFF A6LUT:G4291351:#LUT:O6=(~A4*(~A3*(A5+~A1))) ACY0::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::F7 AUSED::#OFF
       B5LUT::#OFF B6LUT:G4291352:#LUT:O6=(~A6*(~A3*((~A5*((~A2*A1)+~A4))+(A5*(A2*~A4)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:G4281:#LUT:O6=(~A6+(~A4+(~A5+~A2)))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:G355229:#LUT:O6=(~A4+((A2@A3)+((A5@A1)+A6)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       F7AMUX:G429135_f7: "
  ;
inst "N95" "SLICEL",placed CLBLM_X1Y68 SLICE_X0Y68  ,
  cfg " A5LUT::#OFF A6LUT:G355537:#LUT:O6=((~A1*(((~A5*((~A2*A6)+(A2*(~A4+(A4*A6)))))+A5)*~A3))+(A1*(A5+((A2*~A4)+A6))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:G355623_SW0:#LUT:O6=(A5+(((~A4*(A1*~A3))+(A4*A1))+A6))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "G295205" "SLICEL",placed CLBLM_X1Y69 SLICE_X0Y69  ,
  cfg " A5LUT::#OFF A6LUT:SF251:#LUT:O6=((A6*(A4*(A5*A3)))+~A1) ACY0::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B6LUT:SF131:#LUT:O6=((A6*(A4*(A5*A3)))+~A1) BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C6LUT:G295205:#LUT:O6=(A3*((~A6+(A6*((A2@A1)+A4)))*A5))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:A:AMUX "
  ;
inst "N107" "SLICEL",placed CLBLM_X1Y70 SLICE_X0Y70  ,
  cfg " A5LUT::#OFF A6LUT:G355455:#LUT:O6=(A4*(A6+(A1+(A2+A5)))) ACY0::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B6LUT:G355455_SW0:#LUT:O6=((~A6*((~A3*(~A5*A1))+(A3*(~A5+A2))))+(A6*((~A3*(~A5+~A2))+(A3*(~A5*A1)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:G2951311:#LUT:O6=(~A3+((A6@A5)+A4)) CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::F7 COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:G2951312:#LUT:O6=((~A5*(A4+((A6@A1)+~A3)))+(A5*((~A4*((~A6*((~A1*(~A3*A2))+(A1*~A2)))+(A6*((~A1*A2)+(A1*(~A3*~A2))))))+(A4*(A1@A2)))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       F7BMUX:G295131_f7: "
  ;
inst "N30" "SLICEL",placed CLBLM_X1Y71 SLICE_X0Y71  ,
  cfg " A5LUT::#OFF A6LUT:SF041:#LUT:O6=((A6*(A3*(A4*A5)))+~A1) ACY0::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "G355419" "SLICEL",placed CLBLM_X1Y72 SLICE_X0Y72  ,
  cfg " A5LUT::#OFF A6LUT:G4311:#LUT:O6=(A6+((~A5*((~A3*(A1+(A4+A2)))+(A3*A2)))+(A5*A2)))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT:G355419:#LUT:O6=((~A6*(((~A3*((~A4*(A2@A1))+A4))+(A3*(~A4+(A4*(A2@A1)))))*~A5))+(A6*((A3@A4)+(A2@A1))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "G430_OBUF" "SLICEL",placed CLBLM_X1Y73 SLICE_X0Y73  ,
  cfg " A5LUT::#OFF A6LUT:G295641:#LUT:O6=((~A3*(~A5+(A2+~A6)))+(A3*((~A5*((A6@A1)+A4))+(A5*((~A2*(~A6*(A1+A4)))+(A2*((A6@A1)+A4)))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::F7
       AUSED::#OFF B5LUT::#OFF B6LUT:G295642:#LUT:O6=((~A3*(~A5+(A2+A6)))+(A3*((~A5*((A6@A1)+A4))+(A5*((~A2*(A6*(~A1+A4)))+(A2*((A6@A1)+A4)))))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:G383_and00001:#LUT:O6=(A5*((~A1*(A3*((~A6+(A6*A2))*~A4)))+(A1*(A3*(~A6+A2)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:G4301:#LUT:O6=(A6+(A3+(A1+A5)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       F7AMUX:G29564_f7: "
  ;
inst "G355654" "SLICEL",placed CLBLM_X1Y74 SLICE_X0Y74  ,
  cfg " A5LUT::#OFF A6LUT:G355633:#LUT:O6=((A5@A3)+~A4) ACY0::#OFF AFF::#OFF
       AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:SF031:#LUT:O6=((~A4*~A2)+(A4*((~A3*~A2)+(A3*(~A1+(A5+~A2))))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:G19935:#LUT:O6=((~A2*((~A6+(A6*A4))*~A5))+(A2*(~A6+A4)))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:G355654:#LUT:O6=((~A2*A4)+(A2*((~A1*A4)+(A1*((~A5*((~A6+(A6*A3))@A4))+(A5*(A6*(A4*~A3))))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:D:DMUX "
  ;
inst "G426_OBUF" "SLICEL",placed CLBLM_X1Y75 SLICE_X0Y75  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:G4261:#LUT:O6=(~A2+((~A1*(~A5+(A6*~A4)))+(A1*(~A3+(~A5+(A6*~A4))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "G427_OBUF" "SLICEL",placed CLBLM_X1Y64 SLICE_X1Y64  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:G4271:#LUT:O6=(~A2+(~A3+(~A5+~A4))) CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "G35575" "SLICEL",placed CLBLM_X1Y65 SLICE_X1Y65  ,
  cfg " A5LUT::#OFF A6LUT:SF2111:#LUT:O6=((~A4*A3)+(A4*((~A3*(A5*(A6*A2)))+(A3*(~A5+(~A6+~A2))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:G355153:#LUT:O6=((A5@A1)+(~A4+(A3+A6)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:G35575:#LUT:O6=((~A5*(((~A6*((~A1*(A3@A4))+A1))+(A6*(~A1+(A1*(A3@A4)))))*~A2))+(A5*((A6@A1)+(A3@A4))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "N22" "SLICEL",placed CLBLM_X1Y66 SLICE_X1Y66  ,
  cfg " A5LUT::#OFF A6LUT:G429171_SW0:#LUT:O6=((~A3*((~A2*(~A4*(A6*A5)))+A1))+(A3*(~A2+(A4+A1))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:G42931:#LUT:O6=((~A5*(A6*~A1))+(A5*(A6+~A3)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:G295181:#LUT:O6=(~A3+((A6@A1)+A2)) CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:SF231:#LUT:O6=((A6*(A1*(A3*A2)))+~A4)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "G355" "SLICEL",placed CLBLM_X1Y67 SLICE_X1Y67  ,
  cfg " A5LUT::#OFF A6LUT:G295228:#LUT:O6=(A4*(A2*(A5*A6))) ACY0::#OFF AFF::#OFF
       AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF
       B6LUT:G3551211:#LUT:O6=((~A5*A1)+(A4*~A6)) BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:G355623:#LUT:O6=((~A3*((~A6*A1)+(A6*(A5+(A4+A1)))))+(A3*((~A6*(A5+(~A4+A1)))+(A6*A1))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:G355826:#LUT:O6=(A6*(A4*(A5*A2)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:D:DMUX "
  ;
inst "G416" "SLICEL",placed CLBLM_X1Y68 SLICE_X1Y68  ,
  cfg " A5LUT::#OFF A6LUT:G355537_SW0:#LUT:O6=(~A4*(A1*(A5*(A3*A6)))) ACY0::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B6LUT:G404_and00001:#LUT:O6=(A5*((~A2*(A3*((~A4+(A4*A6))*~A1)))+(A2*(A3*(~A4+A6)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:B:BMUX
       "
  ;
inst "G432_OBUF" "SLICEL",placed CLBLM_X1Y69 SLICE_X1Y69  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:G432:#LUT:O6=((~A5*(A2+(A1+((~A4*A6)+A3))))+(A5*A3))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:D:DMUX "
  ;
inst "N29" "SLICEL",placed CLBLM_X1Y70 SLICE_X1Y70  ,
  cfg " A5LUT::#OFF A6LUT:G19986_SW0:#LUT:O6=((~A1*((~A2*(A5*~A3))+(A2*(A5*(~A3*A4)))))+(A1*((~A2+(A2*A4))*A5)))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:G19965:#LUT:O6=((~A3*((~A4*((~A6*(~A5*~A1))+(A6*(~A5*(A2*~A1)))))+(A4*((~A6+(A6*A2))*~A1))))+(A3*((~A4*((~A6+(A6*A2))*~A5))+(A4*(~A6+A2)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:G401_and00001:#LUT:O6=(A6*((~A1*(A3*((~A4+(A4*A2))*~A5)))+(A1*(A3*(~A4+A2)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:SF151:#LUT:O6=((A3*(A1*(A2*A5)))+~A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:C:CMUX "
  ;
inst "G414" "SLICEL",placed CLBLM_X1Y71 SLICE_X1Y71  ,
  cfg " A5LUT::#OFF A6LUT:G390_and00001:#LUT:O6=(A6*((~A4*(A3*((~A2+(A2*A5))*~A1)))+(A4*(A3*(~A2+A5)))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "G355264" "SLICEL",placed CLBLM_X1Y72 SLICE_X1Y72  ,
  cfg " A5LUT::#OFF A6LUT:G355264:#LUT:O6=((~A6*(A3*(A5@A1)))+(A6*((~A3*((A5@A1)+~A4))+(A3*((A1@A2)*~A4)))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "G355789" "SLICEL",placed CLBLM_X1Y73 SLICE_X1Y73  ,
  cfg " A5LUT::#OFF A6LUT:G355803:#LUT:O6=(A5+((~A4*(((~A6*A1)+A6)*~A3))+(A4*((~A2*(A6+(~A1+~A3)))+(A2*(((~A6*A1)+A6)*~A3))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:G355803_SW0:#LUT:O6=(A6+(((~A2*(A1*~A5))+(A2*A1))+A4))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:SF0121:#LUT:O6=((~A5*A2)+(A5*((~A2*(A6*(A4*A1)))+(A2*(~A6+(~A4+~A1))))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:G355789:#LUT:O6=((A1@A4)+(~A2+(A6+A5)))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:C:CMUX "
  ;
inst "G355721" "SLICEL",placed CLBLM_X1Y74 SLICE_X1Y74  ,
  cfg " A5LUT::#OFF A6LUT:G355701:#LUT:O6=((~A2*((~A5*((~A3*(A4@A1))+(A3*(A4*(~A1*A6)))))+(A5*(~A3+(A4*(~A1*A6))))))+(A2*(A5+(A4@A1))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:G295205_SW0:#LUT:O6=(~A1+((A2@A4)+A5))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:G355721:#LUT:O6=(A6*(~A4*((A5@A3)+A2)))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:C:CMUX "
  ;
inst "N27" "SLICEL",placed CLBLL_X2Y70 SLICE_X2Y70  ,
  cfg " A5LUT::#OFF A6LUT:SF241:#LUT:O6=(A6@~A4) ACY0::#OFF AFF::#OFF AFFINIT::#OFF
       AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N11" "SLICEL",placed CLBLL_X2Y68 SLICE_X3Y68  ,
  cfg " A5LUT::#OFF A6LUT:G42911:#LUT:O6=(~A3+((A1*~A2)+A4)) ACY0::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "G378_and0000" "SLICEL",placed CLBLM_X3Y69 SLICE_X4Y69  ,
  cfg " A5LUT::#OFF A6LUT:G19986:#LUT:O6=(A3*((~A5*(A4*((~A1+(A1*A6))*~A2)))+(A5*(A4*(~A1+A6)))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:G378_and00001:#LUT:O6=(A2*((~A3*(A5*((~A6+(A6*A1))*~A4)))+(A3*(A5*(~A6+A1)))))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:B:BMUX
       "
  ;
inst "N105" "SLICEL",placed CLBLM_X3Y70 SLICE_X5Y70  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:G355141:#LUT:O6=((~A5*~A3)+(A5*((~A3*(A1+((~A6*A4)+~A2)))+(A3*(((~A6*~A4)+A6)*A2)))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:G295228_SW0:#LUT:O6=((~A3*(~A2+(A4+~A5)))+(A3*((~A2*(~A6+A1))+(A2*((~A4*((~A6+(A6*A1))*~A5))+(A4*(~A6+A1)))))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "G355343" "SLICEL",placed CLBLM_X3Y72 SLICE_X5Y72  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:G355343:#LUT:O6=(~A5+((A2@A6)+A4))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "G355608" "SLICEL",placed CLBLL_X4Y68 SLICE_X7Y68  ,
  cfg " A5LUT::#OFF A6LUT:G3551121:#LUT:O6=((~A4*A1)+(A4*((~A1*(A3*(A5*A2)))+(A1*(~A3+(~A5+~A2))))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:G355608:#LUT:O6=((A1@A4)+(~A2+(A6+A3)))
       BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "G4298" "SLICEL",placed CLBLM_X6Y68 SLICE_X9Y68  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:G429171:#LUT:O6=((~A2*(A4*A5))+(A2*(A3+(A1+(A6+(A4*A5))))))
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:G4298:#LUT:O6=(A4+(A3+(A5+(A6+A2))))
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "G355367" "SLICEL",placed CLBLL_X7Y72 SLICE_X10Y72  ,
  cfg " A5LUT::#OFF A6LUT:G355367:#LUT:O6=((~A2*((~A4*(A3@A5))+(A4*((A3@A5)*A1))))+(A2*(~A4+A1)))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "G355511" "SLICEL",placed CLBLM_X8Y68 SLICE_X13Y68  ,
  cfg " A5LUT::#OFF A6LUT:G355511:#LUT:O6=((~A3*(A1*((A5@A4)+~A2)))+(A3*(~A1*((A5@A4)+A2))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "N23" "SLICEL",placed CLBLM_X8Y69 SLICE_X13Y69  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:G355131:#LUT:O6=((A4*(A2*(A3*A5)))+~A6)
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "G396_and0000" "SLICEL",placed CLBLM_X8Y70 SLICE_X13Y70  ,
  cfg " A5LUT::#OFF A6LUT:G396_and00001:#LUT:O6=(A5*((~A6*(A3*((~A1+(A1*A4))*~A2)))+(A6*(A3*(~A1+A4)))))
       ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "XDL_DUMMY_IOI_X0Y57_ILOGIC_X0Y114" "ILOGIC",placed IOI_X0Y57 ILOGIC_X0Y114  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y60_OLOGIC_X0Y120" "OLOGIC",placed IOI_X0Y60 OLOGIC_X0Y120  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X0Y60_ILOGIC_X0Y121" "ILOGIC",placed IOI_X0Y60 ILOGIC_X0Y121  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y61_ILOGIC_X0Y122" "ILOGIC",placed IOI_X0Y61 ILOGIC_X0Y122  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y61_ILOGIC_X0Y123" "ILOGIC",placed IOI_X0Y61 ILOGIC_X0Y123  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y62_ILOGIC_X0Y124" "ILOGIC",placed IOI_X0Y62 ILOGIC_X0Y124  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y62_ILOGIC_X0Y125" "ILOGIC",placed IOI_X0Y62 ILOGIC_X0Y125  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y63_ILOGIC_X0Y126" "ILOGIC",placed IOI_X0Y63 ILOGIC_X0Y126  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y63_ILOGIC_X0Y127" "ILOGIC",placed IOI_X0Y63 ILOGIC_X0Y127  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y64_ILOGIC_X0Y128" "ILOGIC",placed IOI_X0Y64 ILOGIC_X0Y128  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y64_ILOGIC_X0Y129" "ILOGIC",placed IOI_X0Y64 ILOGIC_X0Y129  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y65_ILOGIC_X0Y130" "ILOGIC",placed IOI_X0Y65 ILOGIC_X0Y130  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y65_ILOGIC_X0Y131" "ILOGIC",placed IOI_X0Y65 ILOGIC_X0Y131  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y66_ILOGIC_X0Y132" "ILOGIC",placed IOI_X0Y66 ILOGIC_X0Y132  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y66_OLOGIC_X0Y133" "OLOGIC",placed IOI_X0Y66 OLOGIC_X0Y133  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X0Y67_ILOGIC_X0Y134" "ILOGIC",placed IOI_X0Y67 ILOGIC_X0Y134  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y67_ILOGIC_X0Y135" "ILOGIC",placed IOI_X0Y67 ILOGIC_X0Y135  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y68_OLOGIC_X0Y136" "OLOGIC",placed IOI_X0Y68 OLOGIC_X0Y136  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X0Y68_ILOGIC_X0Y137" "ILOGIC",placed IOI_X0Y68 ILOGIC_X0Y137  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y69_ILOGIC_X0Y138" "ILOGIC",placed IOI_X0Y69 ILOGIC_X0Y138  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y69_ILOGIC_X0Y139" "ILOGIC",placed IOI_X0Y69 ILOGIC_X0Y139  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y70_ILOGIC_X0Y140" "ILOGIC",placed IOI_X0Y70 ILOGIC_X0Y140  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y70_ILOGIC_X0Y141" "ILOGIC",placed IOI_X0Y70 ILOGIC_X0Y141  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y71_ILOGIC_X0Y142" "ILOGIC",placed IOI_X0Y71 ILOGIC_X0Y142  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y71_ILOGIC_X0Y143" "ILOGIC",placed IOI_X0Y71 ILOGIC_X0Y143  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y72_ILOGIC_X0Y144" "ILOGIC",placed IOI_X0Y72 ILOGIC_X0Y144  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y72_ILOGIC_X0Y145" "ILOGIC",placed IOI_X0Y72 ILOGIC_X0Y145  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y73_OLOGIC_X0Y146" "OLOGIC",placed IOI_X0Y73 OLOGIC_X0Y146  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X0Y73_OLOGIC_X0Y147" "OLOGIC",placed IOI_X0Y73 OLOGIC_X0Y147  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X0Y74_ILOGIC_X0Y148" "ILOGIC",placed IOI_X0Y74 ILOGIC_X0Y148  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y74_ILOGIC_X0Y149" "ILOGIC",placed IOI_X0Y74 ILOGIC_X0Y149  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y75_ILOGIC_X0Y150" "ILOGIC",placed IOI_X0Y75 ILOGIC_X0Y150  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y75_ILOGIC_X0Y151" "ILOGIC",placed IOI_X0Y75 ILOGIC_X0Y151  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y76_OLOGIC_X0Y152" "OLOGIC",placed IOI_X0Y76 OLOGIC_X0Y152  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X0Y76_ILOGIC_X0Y153" "ILOGIC",placed IOI_X0Y76 ILOGIC_X0Y153  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y77_ILOGIC_X0Y154" "ILOGIC",placed IOI_X0Y77 ILOGIC_X0Y154  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y77_ILOGIC_X0Y155" "ILOGIC",placed IOI_X0Y77 ILOGIC_X0Y155  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y78_ILOGIC_X0Y156" "ILOGIC",placed IOI_X0Y78 ILOGIC_X0Y156  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y78_ILOGIC_X0Y157" "ILOGIC",placed IOI_X0Y78 ILOGIC_X0Y157  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y79_ILOGIC_X0Y158" "ILOGIC",placed IOI_X0Y79 ILOGIC_X0Y158  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y79_ILOGIC_X0Y159" "ILOGIC",placed IOI_X0Y79 ILOGIC_X0Y159  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y80_ILOGIC_X0Y160" "ILOGIC",placed IOI_X0Y80 ILOGIC_X0Y160  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y82_OLOGIC_X0Y164" "OLOGIC",placed IOI_X0Y82 OLOGIC_X0Y164  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;

#  ================================================
#  The syntax for nets is:
#     net <name> <type>,
#       outpin <inst_name> <inst_pin>,
#       .
#       .
#       inpin <inst_name> <inst_pin>,
#       .
#       .
#       pip <tile> <wire0> <dir> <wire1> , # [<rt>]
#       .
#       .
#       ;
# 
#  There are three available wire types: wire, power and ground.
#  If no type is specified, wire is assumed.
# 
#  Wire indicates that this a normal wire.
#  Power indicates that this net is tied to a DC power source.
#  You can use "power", "vcc" or "vdd" to specify a power net.
# 
#  Ground indicates that this net is tied to ground.
#  You can use "ground", or "gnd" to specify a ground net.
# 
#  The <dir> token will be one of the following:
# 
#     Symbol Description
#     ====== ==========================================
#       ==   Bidirectional, unbuffered.
#       =>   Bidirectional, buffered in one direction.
#       =-   Bidirectional, buffered in both directions.
#       ->   Directional, buffered.
# 
#  No pips exist for unrouted nets.
#  ================================================
net "G1" , cfg " _BELSIG:PAD,PAD,G1:G1",
  ;
net "G10" , cfg " _BELSIG:PAD,PAD,G10:G10",
  ;
net "G10_IBUF" , 
  outpin "G10" I ,
  inpin "G355654" D5 ,
  inpin "G355789" B5 ,
  inpin "G378_and0000" A2 ,
  inpin "G426_OBUF" D6 ,
  inpin "G430_OBUF" A5 ,
  inpin "G430_OBUF" B5 ,
  inpin "G430_OBUF" C3 ,
  inpin "N105" C4 ,
  pip CLBLM_X1Y73 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X1Y73 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X1Y73 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X1Y73 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X1Y74 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X1Y75 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X3Y69 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X3Y70 SITE_IMUX_B10 -> L_C4 , 
  pip INT_INTERFACE_X0Y79 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y74 SR5END2 -> SE5BEG2 , 
  pip INT_X0Y74 SR5END2 -> WR2BEG1 , 
  pip INT_X0Y76 SR5MID2 -> SE2BEG2 , 
  pip INT_X0Y79 LOGIC_OUTS11 -> SR5BEG2 , 
  pip INT_X1Y73 SR2MID1 -> IMUX_B14 , 
  pip INT_X1Y73 SR2MID1 -> IMUX_B26 , 
  pip INT_X1Y73 SR2MID1 -> IMUX_B32 , 
  pip INT_X1Y73 SR2MID1 -> IMUX_B38 , 
  pip INT_X1Y74 EL2END1 -> IMUX_B21 , 
  pip INT_X1Y74 EL2END1 -> SR2BEG1 , 
  pip INT_X1Y75 SE2END2 -> IMUX_B23 , 
  pip INT_X2Y71 SE5END2 -> ES2BEG2 , 
  pip INT_X3Y69 SR2MID2 -> IMUX_B28 , 
  pip INT_X3Y70 ES2END2 -> IMUX_B10 , 
  pip INT_X3Y70 ES2END2 -> SR2BEG2 , 
  pip IOI_X0Y79 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y79_ILOGIC_X0Y159" D -> O
  pip IOI_X0Y79 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y79 IOI_IBUF0 -> IOI_D0 , 
  pip L_TERM_INT_X0Y74 L_TERM_INT_WR2BEG1 -> L_TERM_INT_EL2MID1 , 
  ;
net "G11" , cfg " _BELSIG:PAD,PAD,G11:G11",
  ;
net "G11_IBUF" , 
  outpin "G11" I ,
  inpin "G355721" A1 ,
  inpin "G355721" C6 ,
  inpin "G430_OBUF" A2 ,
  inpin "G430_OBUF" B2 ,
  inpin "G430_OBUF" C6 ,
  pip CLBLM_X1Y73 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X1Y73 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X1Y73 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X1Y74 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X1Y74 SITE_IMUX_B5 -> L_A1 , 
  pip INT_INTERFACE_X0Y77 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y77 LOGIC_OUTS11 -> SW5BEG2 , 
  pip INT_X1Y73 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X1Y73 BYP_BOUNCE3 -> IMUX_B35 , 
  pip INT_X1Y73 SE2MID2 -> BYP3 , 
  pip INT_X1Y73 SE2MID2 -> IMUX_B16 , 
  pip INT_X1Y73 SE2MID2 -> IMUX_B28 , 
  pip INT_X1Y74 EL2BEG2 -> IMUX_B11 , 
  pip INT_X1Y74 EL2BEG2 -> IMUX_B5 , 
  pip INT_X1Y74 SE5END2 -> EL2BEG2 , 
  pip INT_X1Y74 SE5END2 -> SE2BEG2 , 
  pip IOI_X0Y77 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y77_ILOGIC_X0Y155" D -> O
  pip IOI_X0Y77 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y77 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G12" , cfg " _BELSIG:PAD,PAD,G12:G12",
  ;
net "G12_IBUF" , 
  outpin "G12" I ,
  inpin "G355654" A5 ,
  inpin "G355721" C3 ,
  inpin "G355789" A1 ,
  inpin "G355789" D4 ,
  inpin "G414" A2 ,
  inpin "N107" C6 ,
  inpin "N107" D6 ,
  inpin "N29" A1 ,
  pip CLBLM_X1Y70 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X1Y70 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X1Y70 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X1Y71 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X1Y73 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X1Y73 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X1Y74 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X1Y74 SITE_IMUX_B8 -> L_C3 , 
  pip INT_INTERFACE_X0Y78 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y73 SR5END2 -> EL2BEG2 , 
  pip INT_X0Y78 LOGIC_OUTS21 -> SR5BEG2 , 
  pip INT_X1Y70 SW2MID2 -> IMUX_B23 , 
  pip INT_X1Y70 SW2MID2 -> IMUX_B35 , 
  pip INT_X1Y70 SW2MID2 -> IMUX_B5 , 
  pip INT_X1Y71 SR2END2 -> IMUX_B4 , 
  pip INT_X1Y71 SR2END2 -> SW2BEG2 , 
  pip INT_X1Y73 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X1Y73 EL2MID2 -> IMUX_B5 , 
  pip INT_X1Y73 EL2MID2 -> SR2BEG2 , 
  pip INT_X1Y73 SR2BEG2 -> BYP7 , 
  pip INT_X1Y73 SR2BEG2 -> IMUX_B46 , 
  pip INT_X1Y74 BYP_BOUNCE_N7 -> IMUX_B26 , 
  pip INT_X1Y74 BYP_BOUNCE_N7 -> IMUX_B8 , 
  pip IOI_X0Y78 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y78_ILOGIC_X0Y156" D -> O
  pip IOI_X0Y78 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y78 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G13" , cfg " _BELSIG:PAD,PAD,G13:G13",
  ;
net "G13_IBUF" , 
  outpin "G13" I ,
  inpin "G355789" B2 ,
  inpin "G430_OBUF" C4 ,
  pip CLBLM_X1Y73 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X1Y73 SITE_IMUX_B40 -> L_B2 , 
  pip INT_INTERFACE_X0Y75 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y75 LOGIC_OUTS21 -> ES2BEG2 , 
  pip INT_X1Y73 SR2MID2 -> IMUX_B34 , 
  pip INT_X1Y73 SR2MID2 -> IMUX_B40 , 
  pip INT_X1Y74 ES2END2 -> SR2BEG2 , 
  pip IOI_X0Y75 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y75_ILOGIC_X0Y150" D -> O
  pip IOI_X0Y75 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y75 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G14" , cfg " _BELSIG:PAD,PAD,G14:G14",
  ;
net "G14_IBUF" , 
  outpin "G14" I ,
  inpin "G355721" A3 ,
  inpin "G355789" D2 ,
  inpin "G414" A3 ,
  inpin "N107" C3 ,
  inpin "N107" D3 ,
  inpin "N29" A3 ,
  pip CLBLM_X1Y70 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X1Y70 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X1Y70 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X1Y71 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X1Y73 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X1Y74 SITE_IMUX_B3 -> L_A3 , 
  pip INT_INTERFACE_X0Y71 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y71 LOGIC_OUTS11 -> EN2BEG2 , 
  pip INT_X0Y71 LOGIC_OUTS11 -> NL2BEG_S0 , 
  pip INT_X0Y71 LOGIC_OUTS11 -> SE2BEG2 , 
  pip INT_X0Y74 NL2END0 -> ER2BEG1 , 
  pip INT_X1Y70 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X1Y70 FAN_BOUNCE6 -> IMUX_B20 , 
  pip INT_X1Y70 FAN_BOUNCE6 -> IMUX_B3 , 
  pip INT_X1Y70 FAN_BOUNCE6 -> IMUX_B32 , 
  pip INT_X1Y70 SE2END2 -> FAN6 , 
  pip INT_X1Y71 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X1Y71 BYP_BOUNCE6 -> IMUX_B3 , 
  pip INT_X1Y71 EN2MID2 -> BYP6 , 
  pip INT_X1Y72 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X1Y72 EN2END2 -> FAN6 , 
  pip INT_X1Y72 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X1Y72 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X1Y73 CTRL_BOUNCE_N3 -> IMUX_B43 , 
  pip INT_X1Y74 ER2MID1 -> IMUX_B3 , 
  pip IOI_X0Y71 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y71_ILOGIC_X0Y143" D -> O
  pip IOI_X0Y71 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y71 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G15" , cfg " _BELSIG:PAD,PAD,G15:G15",
  ;
net "G15_IBUF" , 
  outpin "G15" I ,
  inpin "G355654" A4 ,
  inpin "G355721" C2 ,
  inpin "G355789" C2 ,
  inpin "N107" C4 ,
  inpin "N107" D4 ,
  inpin "N30" A1 ,
  pip CLBLM_X1Y70 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X1Y70 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X1Y71 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X1Y73 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X1Y74 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X1Y74 SITE_IMUX_B7 -> L_C2 , 
  pip INT_INTERFACE_X0Y71 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y71 LOGIC_OUTS21 -> ES2BEG2 , 
  pip INT_X1Y70 ES2END2 -> IMUX_B22 , 
  pip INT_X1Y70 ES2END2 -> IMUX_B34 , 
  pip INT_X1Y71 ES2MID2 -> IMUX_B29 , 
  pip INT_X1Y71 ES2MID2 -> NL2BEG_S0 , 
  pip INT_X1Y73 NL2MID0 -> IMUX_B7 , 
  pip INT_X1Y74 NL2END0 -> IMUX_B25 , 
  pip INT_X1Y74 NL2END0 -> IMUX_B7 , 
  pip IOI_X0Y71 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y71_ILOGIC_X0Y142" D -> O
  pip IOI_X0Y71 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y71 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G16" , cfg " _BELSIG:PAD,PAD,G16:G16",
  ;
net "G16_IBUF" , 
  outpin "G16" I ,
  inpin "G355264" A5 ,
  inpin "G355419" D4 ,
  inpin "G355654" C4 ,
  inpin "G355721" B2 ,
  inpin "G396_and0000" A1 ,
  inpin "N107" B2 ,
  pip CLBLM_X1Y70 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X1Y72 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X1Y72 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X1Y74 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X1Y74 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X8Y70 SITE_IMUX_B5 -> L_A1 , 
  pip INT_INTERFACE_X0Y74 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y73 SW2MID2 -> ES2BEG2 , 
  pip INT_X0Y74 LOGIC_OUTS11 -> EN2BEG2 , 
  pip INT_X0Y74 LOGIC_OUTS11 -> SW2BEG2 , 
  pip INT_X0Y74 LOGIC_OUTS11 -> SW5BEG2 , 
  pip INT_X1Y70 SE2MID2 -> IMUX_B16 , 
  pip INT_X1Y71 SE5END2 -> EL5BEG2 , 
  pip INT_X1Y71 SE5END2 -> SE2BEG2 , 
  pip INT_X1Y72 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X1Y72 BYP_BOUNCE6 -> IMUX_B2 , 
  pip INT_X1Y72 ES2END2 -> BYP6 , 
  pip INT_X1Y72 ES2END2 -> IMUX_B22 , 
  pip INT_X1Y74 EN2MID2 -> IMUX_B34 , 
  pip INT_X1Y74 EN2MID2 -> IMUX_B40 , 
  pip INT_X6Y71 EL5END2 -> ES2BEG2 , 
  pip INT_X7Y70 ES2END2 -> ES2BEG2 , 
  pip INT_X8Y70 ES2MID2 -> IMUX_B5 , 
  pip IOI_X0Y74 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y74_ILOGIC_X0Y149" D -> O
  pip IOI_X0Y74 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y74 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G17" , cfg " _BELSIG:PAD,PAD,G17:G17",
  ;
net "G17_IBUF" , 
  outpin "G17" I ,
  inpin "G355721" A2 ,
  inpin "G355789" D6 ,
  inpin "G414" A1 ,
  pip CLBLM_X1Y71 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X1Y73 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X1Y74 SITE_IMUX_B4 -> L_A2 , 
  pip INT_INTERFACE_X0Y77 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y72 SR5END2 -> SE2BEG2 , 
  pip INT_X0Y74 SR5MID2 -> SE2BEG2 , 
  pip INT_X0Y77 LOGIC_OUTS21 -> SE2BEG2 , 
  pip INT_X0Y77 LOGIC_OUTS21 -> SR5BEG2 , 
  pip INT_X1Y71 SE2END2 -> IMUX_B5 , 
  pip INT_X1Y73 SE2END2 -> IMUX_B47 , 
  pip INT_X1Y74 SR2END2 -> IMUX_B4 , 
  pip INT_X1Y76 SE2END2 -> SR2BEG2 , 
  pip IOI_X0Y77 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y77_ILOGIC_X0Y154" D -> O
  pip IOI_X0Y77 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y77 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G18" , cfg " _BELSIG:PAD,PAD,G18:G18",
  ;
net "G18_IBUF" , 
  outpin "G18" I ,
  inpin "G355367" A4 ,
  inpin "G355654" C6 ,
  inpin "G355721" B1 ,
  inpin "G396_and0000" A3 ,
  pip CLBLL_X7Y72 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X1Y74 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X1Y74 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X8Y70 SITE_IMUX_B3 -> L_A3 , 
  pip INT_INTERFACE_X0Y74 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y74 LOGIC_OUTS21 -> ER5BEG2 , 
  pip INT_X0Y74 LOGIC_OUTS21 -> ES2BEG2 , 
  pip INT_X1Y74 ES2MID2 -> IMUX_B35 , 
  pip INT_X1Y74 ES2MID2 -> IMUX_B41 , 
  pip INT_X5Y74 ER5END2 -> ES2BEG2 , 
  pip INT_X6Y70 SL2END1 -> EL2BEG1 , 
  pip INT_X6Y72 SE2MID2 -> SL2BEG1 , 
  pip INT_X6Y73 ES2END2 -> ES2BEG2 , 
  pip INT_X6Y73 ES2END2 -> SE2BEG2 , 
  pip INT_X7Y72 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X7Y72 BYP_BOUNCE2 -> IMUX_B25 , 
  pip INT_X7Y72 ES2END2 -> BYP2 , 
  pip INT_X8Y70 EL2END1 -> IMUX_B3 , 
  pip IOI_X0Y74 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y74_ILOGIC_X0Y148" D -> O
  pip IOI_X0Y74 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y74 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G19" , cfg " _BELSIG:PAD,PAD,G19:G19",
  ;
net "G199" , 
  outpin "G378_and0000" A ,
  inpin "G295205" C1 ,
  inpin "G355" B5 ,
  inpin "G355" C3 ,
  inpin "G355229" D3 ,
  inpin "G355264" A1 ,
  inpin "G355343" D2 ,
  inpin "G35536" A2 ,
  inpin "G355419" D3 ,
  inpin "G355511" A5 ,
  inpin "G355608" B1 ,
  inpin "G355654" A3 ,
  inpin "G355721" B4 ,
  inpin "G355721" C5 ,
  inpin "G35575" B5 ,
  inpin "G35575" D3 ,
  inpin "G355789" A4 ,
  inpin "G355789" D1 ,
  inpin "G378_and0000" B1 ,
  inpin "G396_and0000" A4 ,
  inpin "G414" A5 ,
  inpin "G416" B2 ,
  inpin "G417" A4 ,
  inpin "G417" B5 ,
  inpin "G430_OBUF" A6 ,
  inpin "G430_OBUF" B6 ,
  inpin "N107" B6 ,
  inpin "N107" C5 ,
  inpin "N107" D1 ,
  inpin "N22" B5 ,
  inpin "N22" C1 ,
  inpin "N27" A6 ,
  inpin "N29" C1 ,
  inpin "N93" A5 ,
  inpin "N93" B5 ,
  inpin "N93" C3 ,
  inpin "N95" A2 ,
  pip CLBLL_X2Y70 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X4Y68 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X1Y64 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X1Y65 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X1Y65 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X1Y65 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X1Y65 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X1Y65 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X1Y66 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X1Y66 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X1Y66 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X1Y66 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X1Y67 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X1Y67 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X1Y67 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X1Y68 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X1Y68 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X1Y69 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X1Y70 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X1Y70 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X1Y70 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X1Y70 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X1Y71 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X1Y72 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X1Y72 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X1Y73 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X1Y73 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X1Y73 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X1Y73 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X1Y74 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X1Y74 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X1Y74 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X3Y69 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X3Y69 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X3Y72 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X8Y68 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X8Y70 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X1Y64 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X1Y64 SL2MID2 -> BYP7 , 
  pip INT_X1Y64 SL2MID2 -> IMUX_B28 , 
  pip INT_X1Y65 BYP_BOUNCE_N7 -> IMUX_B14 , 
  pip INT_X1Y65 BYP_BOUNCE_N7 -> IMUX_B26 , 
  pip INT_X1Y65 BYP_BOUNCE_N7 -> IMUX_B32 , 
  pip INT_X1Y65 BYP_BOUNCE_N7 -> IMUX_B38 , 
  pip INT_X1Y65 BYP_BOUNCE_N7 -> IMUX_B44 , 
  pip INT_X1Y66 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X1Y66 FAN_BOUNCE2 -> IMUX_B25 , 
  pip INT_X1Y66 SL2BEG_N2 -> IMUX_B6 , 
  pip INT_X1Y66 SL2END1 -> FAN2 , 
  pip INT_X1Y66 SL2END1 -> IMUX_B14 , 
  pip INT_X1Y66 SL2END1 -> IMUX_B38 , 
  pip INT_X1Y66 SW5END0 -> SL2BEG_N2 , 
  pip INT_X1Y67 SL2MID1 -> IMUX_B20 , 
  pip INT_X1Y67 SL2MID1 -> IMUX_B38 , 
  pip INT_X1Y67 SL2MID1 -> IMUX_B8 , 
  pip INT_X1Y68 WR2END2 -> IMUX_B28 , 
  pip INT_X1Y68 WR2END2 -> IMUX_B40 , 
  pip INT_X1Y68 WR2END2 -> NR2BEG1 , 
  pip INT_X1Y68 WR2END2 -> SL2BEG1 , 
  pip INT_X1Y69 WL2END0 -> IMUX_B30 , 
  pip INT_X1Y70 NR2END1 -> IMUX_B33 , 
  pip INT_X1Y70 WN2MID0 -> IMUX_B12 , 
  pip INT_X1Y70 WN2MID0 -> IMUX_B18 , 
  pip INT_X1Y70 WN2MID0 -> IMUX_B6 , 
  pip INT_X1Y71 NW5END2 -> NW2BEG2 , 
  pip INT_X1Y71 WL2END1 -> IMUX_B2 , 
  pip INT_X1Y72 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X1Y72 NW2MID2 -> FAN7 , 
  pip INT_X1Y72 NW2MID2 -> IMUX_B5 , 
  pip INT_X1Y72 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X1Y72 WL2END1 -> IMUX_B20 , 
  pip INT_X1Y73 FAN_BOUNCE_N7 -> IMUX_B1 , 
  pip INT_X1Y73 FAN_BOUNCE_N7 -> IMUX_B12 , 
  pip INT_X1Y73 FAN_BOUNCE_N7 -> IMUX_B24 , 
  pip INT_X1Y73 FAN_BOUNCE_N7 -> IMUX_B42 , 
  pip INT_X1Y74 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X1Y74 BYP_BOUNCE1 -> IMUX_B27 , 
  pip INT_X1Y74 BYP_BOUNCE1 -> IMUX_B9 , 
  pip INT_X1Y74 NL2MID0 -> BYP1 , 
  pip INT_X1Y74 NL2MID0 -> IMUX_B37 , 
  pip INT_X2Y70 NW2END_N2 -> IMUX_B24 , 
  pip INT_X2Y70 NW2END_N2 -> WN2BEG0 , 
  pip INT_X3Y68 LOGIC_OUTS_S12 -> ES2BEG2 , 
  pip INT_X3Y68 LOGIC_OUTS_S12 -> NW2BEG2 , 
  pip INT_X3Y68 LOGIC_OUTS_S12 -> WL2BEG_S0 , 
  pip INT_X3Y68 LOGIC_OUTS_S1_12 -> ER5BEG2 , 
  pip INT_X3Y68 LOGIC_OUTS_S1_12 -> NW5BEG2 , 
  pip INT_X3Y69 LOGIC_OUTS12 -> SW5BEG0 , 
  pip INT_X3Y69 LOGIC_OUTS12 -> WR2BEG_N2 , 
  pip INT_X3Y69 NW2MID2 -> IMUX_B17 , 
  pip INT_X3Y69 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X3Y71 NL2MID0 -> WL2BEG1 , 
  pip INT_X3Y72 NL2END0 -> IMUX_B43 , 
  pip INT_X3Y72 NL2END0 -> WL2BEG1 , 
  pip INT_X4Y68 ES2MID2 -> IMUX_B41 , 
  pip INT_X8Y68 ER5END2 -> NL2BEG_S0 , 
  pip INT_X8Y68 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X8Y68 FAN_BOUNCE6 -> IMUX_B2 , 
  pip INT_X8Y68 NL2BEG_S0 -> FAN6 , 
  pip INT_X8Y70 NL2MID0 -> IMUX_B1 , 
  ;
net "G19935" , 
  outpin "G355654" C ,
  inpin "G355654" B3 ,
  inpin "G355654" D2 ,
  inpin "G378_and0000" A3 ,
  inpin "G426_OBUF" D2 ,
  inpin "N105" C5 ,
  pip CLBLM_X1Y74 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X1Y74 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X1Y74 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X1Y75 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X3Y69 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X3Y70 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X1Y69 SR5END1 -> EL2BEG1 , 
  pip INT_X1Y74 LOGIC_OUTS14 -> IMUX_B15 , 
  pip INT_X1Y74 LOGIC_OUTS14 -> NR2BEG0 , 
  pip INT_X1Y74 LOGIC_OUTS14 -> SR5BEG1 , 
  pip INT_X1Y74 NR2BEG0 -> IMUX_B19 , 
  pip INT_X1Y75 NR2MID0 -> IMUX_B19 , 
  pip INT_X2Y69 EL2MID1 -> EN2BEG1 , 
  pip INT_X3Y69 EL2END1 -> IMUX_B27 , 
  pip INT_X3Y70 EN2END1 -> IMUX_B9 , 
  ;
net "G19965" , 
  outpin "N29" B ,
  inpin "N29" A5 ,
  pip CLBLM_X1Y70 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X1Y70 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X1Y70 LOGIC_OUTS9 -> IMUX_B2 , 
  ;
net "G19_IBUF" , 
  outpin "G19" I ,
  inpin "G295205" B1 ,
  inpin "G355264" A4 ,
  inpin "G355419" D2 ,
  inpin "G355721" B5 ,
  pip CLBLM_X1Y69 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X1Y72 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X1Y72 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X1Y74 SITE_IMUX_B38 -> L_B5 , 
  pip INT_INTERFACE_X0Y67 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y67 LOGIC_OUTS21 -> NR2BEG1 , 
  pip INT_X0Y67 LOGIC_OUTS21 -> NW5BEG2 , 
  pip INT_X0Y69 NR2END1 -> ER2BEG2 , 
  pip INT_X1Y69 ER2MID2 -> IMUX_B17 , 
  pip INT_X1Y70 NE5END2 -> NL2BEG_S0 , 
  pip INT_X1Y72 NL2MID0 -> IMUX_B1 , 
  pip INT_X1Y72 NL2MID0 -> IMUX_B19 , 
  pip INT_X1Y73 NL2END0 -> NE2BEG0 , 
  pip INT_X1Y74 NE2MID0 -> IMUX_B38 , 
  pip IOI_X0Y67 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y67_ILOGIC_X0Y134" D -> O
  pip IOI_X0Y67 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y67 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G1_IBUF" , 
  outpin "G1" I ,
  inpin "G355" B1 ,
  inpin "G355" C6 ,
  inpin "N22" C6 ,
  inpin "N29" A4 ,
  inpin "N93" A1 ,
  inpin "N95" A4 ,
  pip CLBLM_X1Y65 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X1Y66 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X1Y67 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X1Y67 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X1Y68 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X1Y70 SITE_IMUX_B1 -> L_A4 , 
  pip INT_INTERFACE_X0Y65 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y65 LOGIC_OUTS11 -> ES2BEG2 , 
  pip INT_X0Y65 LOGIC_OUTS11 -> NE2BEG2 , 
  pip INT_X1Y65 ES2MID2 -> IMUX_B29 , 
  pip INT_X1Y66 NE2END2 -> IMUX_B11 , 
  pip INT_X1Y66 NE2END2 -> NL2BEG_S0 , 
  pip INT_X1Y67 BYP_BOUNCE_S4 -> IMUX_B11 , 
  pip INT_X1Y67 BYP_BOUNCE_S4 -> IMUX_B41 , 
  pip INT_X1Y68 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X1Y68 NL2MID0 -> BYP4 , 
  pip INT_X1Y68 NL2MID0 -> IMUX_B25 , 
  pip INT_X1Y69 NL2END0 -> NW2BEG0 , 
  pip INT_X1Y70 NW2MID0 -> IMUX_B1 , 
  pip IOI_X0Y65 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y65_ILOGIC_X0Y131" D -> O
  pip IOI_X0Y65 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y65 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G2" , cfg " _BELSIG:PAD,PAD,G2:G2",
  ;
net "G20" , cfg " _BELSIG:PAD,PAD,G20:G20",
  ;
net "G20_IBUF" , 
  outpin "G20" I ,
  inpin "G355264" A2 ,
  inpin "G355343" D6 ,
  inpin "G355654" C2 ,
  inpin "G430_OBUF" A1 ,
  inpin "G430_OBUF" B1 ,
  inpin "N107" B3 ,
  inpin "N29" C5 ,
  pip CLBLM_X1Y70 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X1Y70 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X1Y72 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X1Y73 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X1Y73 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X1Y74 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X3Y72 SITE_IMUX_B47 -> L_D6 , 
  pip INT_INTERFACE_X0Y72 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y71 SL2MID1 -> SE2BEG1 , 
  pip INT_X0Y72 LOGIC_OUTS21 -> EN2BEG2 , 
  pip INT_X0Y72 LOGIC_OUTS21 -> NE2BEG2 , 
  pip INT_X0Y72 LOGIC_OUTS21 -> SL2BEG1 , 
  pip INT_X1Y70 SE2END1 -> IMUX_B15 , 
  pip INT_X1Y70 SE2END1 -> IMUX_B9 , 
  pip INT_X1Y72 EN2MID2 -> EL2BEG2 , 
  pip INT_X1Y72 EN2MID2 -> IMUX_B4 , 
  pip INT_X1Y73 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X1Y73 NE2END2 -> FAN7 , 
  pip INT_X1Y73 NE2END2 -> IMUX_B17 , 
  pip INT_X1Y73 NE2END2 -> IMUX_B29 , 
  pip INT_X1Y74 FAN_BOUNCE_N7 -> IMUX_B31 , 
  pip INT_X3Y72 EL2END2 -> IMUX_B47 , 
  pip IOI_X0Y72 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y72_ILOGIC_X0Y144" D -> O
  pip IOI_X0Y72 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y72 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G21" , cfg " _BELSIG:PAD,PAD,G21:G21",
  ;
net "G21_IBUF" , 
  outpin "G21" I ,
  inpin "G355367" A1 ,
  inpin "G396_and0000" A2 ,
  pip CLBLL_X7Y72 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X8Y70 SITE_IMUX_B4 -> L_A2 , 
  pip INT_INTERFACE_X0Y76 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y76 LOGIC_OUTS11 -> WS5BEG2 , 
  pip INT_X2Y74 ES5END2 -> ES5BEG2 , 
  pip INT_X5Y72 ES5END2 -> EL2BEG2 , 
  pip INT_X7Y72 EL2END2 -> ES2BEG2 , 
  pip INT_X7Y72 EL2END2 -> IMUX_B29 , 
  pip INT_X8Y70 SR2MID2 -> IMUX_B4 , 
  pip INT_X8Y71 ES2END2 -> SR2BEG2 , 
  pip IOI_X0Y76 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y76_ILOGIC_X0Y153" D -> O
  pip IOI_X0Y76 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y76 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G22" , cfg " _BELSIG:PAD,PAD,G22:G22",
  ;
net "G22_IBUF" , 
  outpin "G22" I ,
  inpin "G355343" D5 ,
  inpin "G355419" D5 ,
  inpin "G355654" C5 ,
  inpin "G430_OBUF" A3 ,
  inpin "G430_OBUF" B3 ,
  inpin "N29" C3 ,
  pip CLBLM_X1Y70 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X1Y72 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X1Y73 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X1Y73 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X1Y74 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X3Y72 SITE_IMUX_B45 -> L_D5 , 
  pip INT_INTERFACE_X0Y75 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y73 SL2END1 -> EL2BEG1 , 
  pip INT_X0Y73 SL2END1 -> SE2BEG1 , 
  pip INT_X0Y74 SL2MID1 -> EL2BEG1 , 
  pip INT_X0Y75 LOGIC_OUTS11 -> SL2BEG1 , 
  pip INT_X1Y70 SR2END1 -> IMUX_B8 , 
  pip INT_X1Y72 SE2END1 -> EL2BEG1 , 
  pip INT_X1Y72 SE2END1 -> IMUX_B21 , 
  pip INT_X1Y72 SE2END1 -> SR2BEG1 , 
  pip INT_X1Y73 EL2MID1 -> IMUX_B15 , 
  pip INT_X1Y73 EL2MID1 -> IMUX_B27 , 
  pip INT_X1Y74 EL2MID1 -> IMUX_B33 , 
  pip INT_X3Y72 EL2END1 -> IMUX_B45 , 
  pip IOI_X0Y75 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y75_ILOGIC_X0Y151" D -> O
  pip IOI_X0Y75 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y75 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G23" , cfg " _BELSIG:PAD,PAD,G23:G23",
  ;
net "G23_IBUF" , 
  outpin "G23" I ,
  inpin "G355264" A3 ,
  inpin "G355367" A3 ,
  inpin "G430_OBUF" A4 ,
  inpin "G430_OBUF" B4 ,
  inpin "N107" B1 ,
  inpin "N29" D6 ,
  pip CLBLL_X7Y72 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X1Y70 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X1Y70 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X1Y72 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X1Y73 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X1Y73 SITE_IMUX_B25 -> M_A4 , 
  pip INT_INTERFACE_X0Y70 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y70 LOGIC_OUTS11 -> ES2BEG2 , 
  pip INT_X0Y70 LOGIC_OUTS11 -> NL2BEG_S0 , 
  pip INT_X0Y70 LOGIC_OUTS11 -> WL5BEG_S0 , 
  pip INT_X0Y72 NL2MID0 -> ER2BEG1 , 
  pip INT_X0Y72 NL2MID0 -> NE2BEG0 , 
  pip INT_X1Y70 ES2MID2 -> IMUX_B17 , 
  pip INT_X1Y70 ES2MID2 -> IMUX_B47 , 
  pip INT_X1Y72 ER2MID1 -> IMUX_B3 , 
  pip INT_X1Y73 NE2END0 -> IMUX_B13 , 
  pip INT_X1Y73 NE2END0 -> IMUX_B25 , 
  pip INT_X4Y71 ER5END0 -> EN2BEG0 , 
  pip INT_X5Y72 EN2END0 -> ER2BEG1 , 
  pip INT_X7Y72 ER2END1 -> IMUX_B27 , 
  pip IOI_X0Y70 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y70_ILOGIC_X0Y141" D -> O
  pip IOI_X0Y70 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y70 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G24" , cfg " _BELSIG:PAD,PAD,G24:G24",
  ;
net "G24_IBUF" , 
  outpin "G24" I ,
  inpin "G35575" D4 ,
  inpin "G416" B1 ,
  inpin "G417" A6 ,
  inpin "N107" D2 ,
  inpin "N29" B2 ,
  inpin "N93" C4 ,
  pip CLBLM_X1Y65 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X1Y65 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X1Y66 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X1Y68 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X1Y70 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X1Y70 SITE_IMUX_B40 -> L_B2 , 
  pip INT_INTERFACE_X0Y57 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y57 LOGIC_OUTS21 -> NE5BEG2 , 
  pip INT_X1Y65 FAN_BOUNCE_S0 -> IMUX_B34 , 
  pip INT_X1Y65 FAN_BOUNCE_S0 -> IMUX_B46 , 
  pip INT_X1Y66 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X1Y66 WL2MID0 -> FAN0 , 
  pip INT_X1Y66 WL2MID0 -> IMUX_B24 , 
  pip INT_X1Y67 NW2END_N2 -> NR2BEG_N2 , 
  pip INT_X1Y68 NR2END2 -> IMUX_B41 , 
  pip INT_X1Y70 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X1Y70 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X1Y70 FAN_BOUNCE2 -> IMUX_B19 , 
  pip INT_X1Y70 FAN_BOUNCE3 -> IMUX_B40 , 
  pip INT_X1Y70 NW2END0 -> FAN2 , 
  pip INT_X1Y70 NW2END0 -> FAN3 , 
  pip INT_X2Y60 NE5END2 -> NL5BEG2 , 
  pip INT_X2Y65 NL5END2 -> NW2BEG2 , 
  pip INT_X2Y65 NL5END2 -> WL2BEG_S0 , 
  pip INT_X2Y66 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X2Y69 NL2END0 -> NW2BEG0 , 
  pip IOI_X0Y57 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y57_ILOGIC_X0Y114" D -> O
  pip IOI_X0Y57 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y57 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G25" , cfg " _BELSIG:PAD,PAD,G25:G25",
  ;
net "G25_IBUF" , 
  outpin "G25" I ,
  inpin "G355343" D4 ,
  inpin "G355419" D6 ,
  inpin "N29" C4 ,
  pip CLBLM_X1Y70 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X1Y72 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X3Y72 SITE_IMUX_B46 -> L_D4 , 
  pip INT_INTERFACE_X0Y72 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y72 LOGIC_OUTS11 -> EL2BEG2 , 
  pip INT_X0Y72 LOGIC_OUTS11 -> ES2BEG2 , 
  pip INT_X1Y70 SR2MID2 -> IMUX_B10 , 
  pip INT_X1Y71 ES2END2 -> SR2BEG2 , 
  pip INT_X1Y72 ES2MID2 -> IMUX_B23 , 
  pip INT_X2Y72 EL2END2 -> EN2BEG2 , 
  pip INT_X3Y72 EN2MID2 -> IMUX_B46 , 
  pip IOI_X0Y72 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y72_ILOGIC_X0Y145" D -> O
  pip IOI_X0Y72 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y72 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G26" , cfg " _BELSIG:PAD,PAD,G26:G26",
  ;
net "G26_IBUF" , 
  outpin "G26" I ,
  inpin "G416" B3 ,
  inpin "G417" A3 ,
  inpin "N107" D5 ,
  inpin "N29" B6 ,
  inpin "N93" D2 ,
  pip CLBLM_X1Y65 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X1Y66 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X1Y68 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X1Y70 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X1Y70 SITE_IMUX_B36 -> L_B6 , 
  pip INT_INTERFACE_X0Y64 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y64 LOGIC_OUTS11 -> ER2BEG_S0 , 
  pip INT_X0Y64 LOGIC_OUTS11 -> NR5BEG1 , 
  pip INT_X0Y67 NR5MID1 -> NE2BEG1 , 
  pip INT_X0Y69 NR5END1 -> NE2BEG1 , 
  pip INT_X1Y65 ER2MID0 -> IMUX_B19 , 
  pip INT_X1Y65 ER2MID0 -> NL2BEG1 , 
  pip INT_X1Y66 NL2MID1 -> IMUX_B27 , 
  pip INT_X1Y68 NE2END1 -> IMUX_B39 , 
  pip INT_X1Y70 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X1Y70 CTRL_BOUNCE2 -> IMUX_B36 , 
  pip INT_X1Y70 NE2END1 -> CTRL2 , 
  pip INT_X1Y70 NE2END1 -> IMUX_B21 , 
  pip IOI_X0Y64 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y64_ILOGIC_X0Y129" D -> O
  pip IOI_X0Y64 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y64 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G27" , cfg " _BELSIG:PAD,PAD,G27:G27",
  ;
net "G27_IBUF" , 
  outpin "G27" I ,
  inpin "G295205" A1 ,
  inpin "G35536" A4 ,
  inpin "G35575" D6 ,
  inpin "N107" CX ,
  pip CLBLM_X1Y64 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X1Y65 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X1Y69 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X1Y70 SITE_BYP_B3 -> M_CX , 
  pip INT_INTERFACE_X0Y61 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y61 LOGIC_OUTS21 -> NL2BEG_S0 , 
  pip INT_X0Y63 NL2MID0 -> NE2BEG0 , 
  pip INT_X1Y64 NE2END0 -> IMUX_B25 , 
  pip INT_X1Y64 NE2END0 -> NL2BEG1 , 
  pip INT_X1Y65 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X1Y65 FAN_BOUNCE5 -> IMUX_B47 , 
  pip INT_X1Y65 NL2MID1 -> FAN5 , 
  pip INT_X1Y66 NL2END1 -> NE2BEG1 , 
  pip INT_X1Y66 NL2END1 -> NW2BEG1 , 
  pip INT_X1Y67 NE2MID1 -> NR2BEG1 , 
  pip INT_X1Y67 NW2MID1 -> NL2BEG2 , 
  pip INT_X1Y69 NL2END2 -> IMUX_B29 , 
  pip INT_X1Y69 NR2END1 -> NE2BEG1 , 
  pip INT_X1Y70 BYP3 -> BYP_B3 , 
  pip INT_X1Y70 NE2MID1 -> BYP3 , 
  pip IOI_X0Y61 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y61_ILOGIC_X0Y122" D -> O
  pip IOI_X0Y61 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y61 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G28" , cfg " _BELSIG:PAD,PAD,G28:G28",
  ;
net "G28_IBUF" , 
  outpin "G28" I ,
  inpin "G35536" A1 ,
  inpin "G35575" B1 ,
  inpin "G417" B6 ,
  inpin "N27" A4 ,
  inpin "N29" B4 ,
  inpin "N93" C5 ,
  pip CLBLL_X2Y70 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X1Y64 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X1Y65 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X1Y65 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X1Y66 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X1Y70 SITE_IMUX_B37 -> L_B4 , 
  pip INT_INTERFACE_X0Y64 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y64 LOGIC_OUTS21 -> ES2BEG2 , 
  pip INT_X0Y64 LOGIC_OUTS21 -> NE2BEG2 , 
  pip INT_X0Y64 LOGIC_OUTS21 -> NL5BEG2 , 
  pip INT_X0Y69 NL5END2 -> ER2BEG_S0 , 
  pip INT_X1Y64 ES2MID2 -> IMUX_B29 , 
  pip INT_X1Y65 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X1Y65 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X1Y65 FAN_BOUNCE6 -> IMUX_B33 , 
  pip INT_X1Y65 NE2END2 -> FAN6 , 
  pip INT_X1Y65 NE2END2 -> FAN7 , 
  pip INT_X1Y65 NE2END2 -> IMUX_B41 , 
  pip INT_X1Y66 FAN_BOUNCE_N7 -> IMUX_B12 , 
  pip INT_X1Y70 ER2MID0 -> IMUX_B37 , 
  pip INT_X2Y70 ER2END0 -> IMUX_B25 , 
  pip IOI_X0Y64 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y64_ILOGIC_X0Y128" D -> O
  pip IOI_X0Y64 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y64 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G29" , cfg " _BELSIG:PAD,PAD,G29:G29",
  ;
net "G295" , 
  outpin "G355" A ,
  inpin "G355" B6 ,
  inpin "G355229" D1 ,
  inpin "G355264" A6 ,
  inpin "G35536" A6 ,
  inpin "G355367" A5 ,
  inpin "G355419" D1 ,
  inpin "G355511" A1 ,
  inpin "G355721" A4 ,
  inpin "G355721" C4 ,
  inpin "G35575" D1 ,
  inpin "G430_OBUF" C2 ,
  inpin "N22" B6 ,
  inpin "N93" AX ,
  pip CLBLL_X7Y72 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X1Y64 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X1Y65 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X1Y65 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X1Y66 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X1Y67 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X1Y67 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X1Y67 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X1Y72 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X1Y72 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X1Y73 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X1Y74 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X1Y74 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X8Y68 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X0Y72 NR2MID2 -> ER2BEG_S0 , 
  pip INT_X0Y72 WL2MID0 -> NR2BEG_N2 , 
  pip INT_X0Y73 NR2END2 -> ER2BEG_S0 , 
  pip INT_X1Y64 SE2MID0 -> IMUX_B24 , 
  pip INT_X1Y65 BYP1 -> BYP_B1 , 
  pip INT_X1Y65 SR2END0 -> IMUX_B42 , 
  pip INT_X1Y65 SR2END0 -> SE2BEG0 , 
  pip INT_X1Y65 SW2MID0 -> BYP1 , 
  pip INT_X1Y66 SR2MID0 -> IMUX_B36 , 
  pip INT_X1Y66 SR2MID0 -> SW2BEG0 , 
  pip INT_X1Y67 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X1Y67 LOGIC_OUTS8 -> NR5BEG_N2 , 
  pip INT_X1Y67 LOGIC_OUTS8 -> SR2BEG0 , 
  pip INT_X1Y67 SR2BEG0 -> IMUX_B18 , 
  pip INT_X1Y71 NR5END2 -> ER5BEG2 , 
  pip INT_X1Y71 NR5END2 -> WL2BEG_S0 , 
  pip INT_X1Y72 WL2BEG0 -> IMUX_B0 , 
  pip INT_X1Y72 WL2BEG0 -> IMUX_B18 , 
  pip INT_X1Y73 ER2MID0 -> IMUX_B31 , 
  pip INT_X1Y74 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X1Y74 BYP_BOUNCE5 -> IMUX_B10 , 
  pip INT_X1Y74 ER2MID0 -> BYP5 , 
  pip INT_X1Y74 ER2MID0 -> IMUX_B1 , 
  pip INT_X6Y71 ER5END2 -> EN2BEG2 , 
  pip INT_X7Y69 SR2END2 -> SE2BEG2 , 
  pip INT_X7Y71 EN2MID2 -> SR2BEG2 , 
  pip INT_X7Y72 EN2END2 -> FAN6 , 
  pip INT_X7Y72 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X7Y72 FAN_BOUNCE6 -> IMUX_B26 , 
  pip INT_X8Y68 SE2END2 -> IMUX_B5 , 
  ;
net "G295131" , 
  outpin "N107" CMUX ,
  inpin "G295205" A4 ,
  inpin "G295205" B4 ,
  inpin "G355" A4 ,
  inpin "G355608" A4 ,
  inpin "G35575" A4 ,
  inpin "G355789" C5 ,
  inpin "G416" A1 ,
  inpin "G427_OBUF" C2 ,
  inpin "N22" D1 ,
  inpin "N23" D2 ,
  inpin "N29" D1 ,
  inpin "N30" A3 ,
  pip CLBLL_X4Y68 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X1Y64 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X1Y65 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X1Y66 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X1Y67 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X1Y68 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X1Y69 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X1Y69 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X1Y70 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X1Y70 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X1Y71 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X1Y73 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X8Y69 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X1Y64 SW2MID0 -> IMUX_B7 , 
  pip INT_X1Y65 EL2BEG0 -> IMUX_B1 , 
  pip INT_X1Y65 SL5END0 -> EL2BEG0 , 
  pip INT_X1Y65 SL5END0 -> SW2BEG0 , 
  pip INT_X1Y66 SE2MID0 -> IMUX_B42 , 
  pip INT_X1Y67 EL2BEG0 -> IMUX_B1 , 
  pip INT_X1Y67 SL5MID0 -> EL2BEG0 , 
  pip INT_X1Y67 SL5MID0 -> SE2BEG0 , 
  pip INT_X1Y68 BYP_BOUNCE_S4 -> IMUX_B5 , 
  pip INT_X1Y69 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X1Y69 SW2MID0 -> BYP4 , 
  pip INT_X1Y69 SW2MID0 -> IMUX_B13 , 
  pip INT_X1Y69 SW2MID0 -> IMUX_B25 , 
  pip INT_X1Y70 LOGIC_OUTS22 -> EL5BEG0 , 
  pip INT_X1Y70 LOGIC_OUTS22 -> IMUX_B42 , 
  pip INT_X1Y70 LOGIC_OUTS22 -> NL2BEG1 , 
  pip INT_X1Y70 LOGIC_OUTS22 -> SL5BEG0 , 
  pip INT_X1Y70 LOGIC_OUTS22 -> SW2BEG0 , 
  pip INT_X1Y71 NL2MID1 -> IMUX_B27 , 
  pip INT_X1Y72 NL2END1 -> NW2BEG1 , 
  pip INT_X1Y73 NW2MID1 -> IMUX_B9 , 
  pip INT_X3Y67 EL2END0 -> EN2BEG0 , 
  pip INT_X4Y68 EN2END0 -> IMUX_B1 , 
  pip INT_X6Y70 EL5END0 -> ES2BEG0 , 
  pip INT_X7Y69 ES2END0 -> ES2BEG0 , 
  pip INT_X8Y69 ES2MID0 -> IMUX_B43 , 
  ;
net "G295181" , 
  outpin "N22" C ,
  inpin "G295205" C5 ,
  pip CLBLM_X1Y66 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X1Y69 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X1Y66 LOGIC_OUTS10 -> NR2BEG1 , 
  pip INT_X1Y68 NR2END1 -> NW2BEG1 , 
  pip INT_X1Y69 NW2MID1 -> IMUX_B33 , 
  ;
net "G295205" , 
  outpin "G295205" C ,
  inpin "G295205" A5 ,
  inpin "G295205" B5 ,
  inpin "G355" A2 ,
  inpin "G355608" A3 ,
  inpin "G35575" A5 ,
  inpin "G355789" C6 ,
  inpin "G416" A5 ,
  inpin "G427_OBUF" C3 ,
  inpin "N22" D3 ,
  inpin "N23" D3 ,
  inpin "N29" D2 ,
  inpin "N30" A4 ,
  pip CLBLL_X4Y68 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X1Y64 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X1Y65 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X1Y66 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X1Y67 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X1Y68 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X1Y69 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X1Y69 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X1Y69 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X1Y70 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X1Y71 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X1Y73 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X8Y69 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X1Y64 SR2END1 -> IMUX_B8 , 
  pip INT_X1Y65 SR2MID1 -> IMUX_B2 , 
  pip INT_X1Y66 SR2BEG1 -> IMUX_B44 , 
  pip INT_X1Y66 SW5MID1 -> SR2BEG1 , 
  pip INT_X1Y67 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X1Y67 FAN_BOUNCE3 -> IMUX_B4 , 
  pip INT_X1Y67 SR2END1 -> FAN3 , 
  pip INT_X1Y68 SR2MID1 -> IMUX_B2 , 
  pip INT_X1Y69 LOGIC_OUTS14 -> EL5BEG1 , 
  pip INT_X1Y69 LOGIC_OUTS14 -> NR2BEG0 , 
  pip INT_X1Y69 LOGIC_OUTS14 -> NW5BEG1 , 
  pip INT_X1Y69 LOGIC_OUTS14 -> SE2BEG1 , 
  pip INT_X1Y69 LOGIC_OUTS14 -> SR2BEG1 , 
  pip INT_X1Y69 LOGIC_OUTS14 -> SW5BEG1 , 
  pip INT_X1Y69 SR2BEG1 -> IMUX_B14 , 
  pip INT_X1Y69 SR2BEG1 -> IMUX_B26 , 
  pip INT_X1Y70 NR2MID0 -> IMUX_B43 , 
  pip INT_X1Y71 NR2END0 -> IMUX_B25 , 
  pip INT_X1Y72 NW5MID1 -> NL2BEG2 , 
  pip INT_X1Y73 NL2MID2 -> IMUX_B11 , 
  pip INT_X2Y68 SE2END1 -> EL2BEG1 , 
  pip INT_X4Y68 EL2END1 -> IMUX_B3 , 
  pip INT_X6Y69 EL5END1 -> ES2BEG1 , 
  pip INT_X7Y69 ES2MID1 -> EN2BEG1 , 
  pip INT_X8Y69 EN2MID1 -> IMUX_B44 , 
  ;
net "G29564" , 
  outpin "G430_OBUF" AMUX ,
  inpin "G295205" A3 ,
  inpin "G295205" B3 ,
  inpin "G355" A5 ,
  inpin "G355608" A5 ,
  inpin "G35575" A6 ,
  inpin "G355789" C4 ,
  inpin "G416" A3 ,
  inpin "G427_OBUF" C5 ,
  inpin "N22" D2 ,
  inpin "N23" D5 ,
  inpin "N29" D5 ,
  inpin "N30" A5 ,
  pip CLBLL_X4Y68 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X1Y64 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X1Y65 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X1Y66 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X1Y67 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X1Y68 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X1Y69 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X1Y69 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X1Y70 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X1Y71 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X1Y73 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X1Y73 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X8Y69 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X0Y65 SE5END1 -> ES2BEG1 , 
  pip INT_X0Y65 SE5END1 -> SE2BEG1 , 
  pip INT_X1Y64 SE2END1 -> IMUX_B9 , 
  pip INT_X1Y65 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X1Y65 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X1Y65 CTRL_BOUNCE2 -> IMUX_B0 , 
  pip INT_X1Y65 ES2MID1 -> CTRL2 , 
  pip INT_X1Y65 ES2MID1 -> CTRL3 , 
  pip INT_X1Y66 CTRL_BOUNCE_N3 -> IMUX_B43 , 
  pip INT_X1Y67 SE2MID1 -> IMUX_B2 , 
  pip INT_X1Y68 EL2BEG1 -> IMUX_B3 , 
  pip INT_X1Y68 SR5END1 -> EL2BEG1 , 
  pip INT_X1Y68 SR5END1 -> SE2BEG1 , 
  pip INT_X1Y68 SR5END1 -> SW5BEG1 , 
  pip INT_X1Y69 SW2MID1 -> IMUX_B15 , 
  pip INT_X1Y69 SW2MID1 -> IMUX_B27 , 
  pip INT_X1Y70 SR5MID1 -> EL5BEG1 , 
  pip INT_X1Y70 SR5MID1 -> SW2BEG1 , 
  pip INT_X1Y70 SW2MID1 -> IMUX_B45 , 
  pip INT_X1Y71 SL2END1 -> IMUX_B26 , 
  pip INT_X1Y71 SL2END1 -> SW2BEG1 , 
  pip INT_X1Y73 LOGIC_OUTS20 -> SL2BEG1 , 
  pip INT_X1Y73 LOGIC_OUTS20 -> SR5BEG1 , 
  pip INT_X1Y73 SL2BEG1 -> IMUX_B10 , 
  pip INT_X3Y68 EL2END1 -> EN2BEG1 , 
  pip INT_X4Y68 EN2MID1 -> IMUX_B2 , 
  pip INT_X6Y70 EL5END1 -> ES2BEG1 , 
  pip INT_X7Y69 ES2END1 -> ES2BEG1 , 
  pip INT_X8Y69 ES2MID1 -> IMUX_B45 , 
  ;
net "G29_IBUF" , 
  outpin "G29" I ,
  inpin "G416" B4 ,
  inpin "G417" A1 ,
  inpin "N93" D4 ,
  pip CLBLM_X1Y65 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X1Y66 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X1Y68 SITE_IMUX_B37 -> L_B4 , 
  pip INT_INTERFACE_X0Y60 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y60 LOGIC_OUTS11 -> NR5BEG1 , 
  pip INT_X0Y65 NR5END1 -> ER2BEG2 , 
  pip INT_X1Y65 ER2MID2 -> NL2BEG_S0 , 
  pip INT_X1Y65 ER2MID2 -> SR2BEG2 , 
  pip INT_X1Y65 SR2BEG2 -> IMUX_B22 , 
  pip INT_X1Y66 BYP_BOUNCE_S4 -> IMUX_B29 , 
  pip INT_X1Y67 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X1Y67 NL2MID0 -> BYP4 , 
  pip INT_X1Y68 NL2END0 -> IMUX_B37 , 
  pip IOI_X0Y60 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y60_ILOGIC_X0Y121" D -> O
  pip IOI_X0Y60 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y60 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G2_IBUF" , 
  outpin "G2" I ,
  inpin "G355229" B4 ,
  inpin "N11" A3 ,
  inpin "N22" C3 ,
  inpin "N29" A2 ,
  inpin "N93" A4 ,
  inpin "N93" B4 ,
  inpin "N95" B3 ,
  pip CLBLL_X2Y68 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X1Y65 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X1Y65 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X1Y66 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X1Y67 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X1Y68 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X1Y70 SITE_IMUX_B4 -> L_A2 , 
  pip INT_INTERFACE_X0Y61 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y61 LOGIC_OUTS11 -> NE2BEG2 , 
  pip INT_X0Y61 LOGIC_OUTS11 -> NL5BEG2 , 
  pip INT_X0Y66 NL5END2 -> ER2BEG_S0 , 
  pip INT_X1Y62 NE2END2 -> NL2BEG_S0 , 
  pip INT_X1Y65 NL2END0 -> IMUX_B13 , 
  pip INT_X1Y65 NL2END0 -> IMUX_B25 , 
  pip INT_X1Y65 NL2END0 -> NE2BEG0 , 
  pip INT_X1Y66 NE2MID0 -> IMUX_B8 , 
  pip INT_X1Y67 ER2MID0 -> IMUX_B13 , 
  pip INT_X1Y67 ER2MID0 -> NL2BEG1 , 
  pip INT_X1Y68 NL2MID1 -> IMUX_B15 , 
  pip INT_X1Y70 NW2END1 -> IMUX_B4 , 
  pip INT_X2Y67 ER2END0 -> NL2BEG1 , 
  pip INT_X2Y68 NL2MID1 -> IMUX_B3 , 
  pip INT_X2Y69 NL2END1 -> NW2BEG1 , 
  pip IOI_X0Y61 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y61_ILOGIC_X0Y123" D -> O
  pip IOI_X0Y61 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y61 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G3" , cfg " _BELSIG:PAD,PAD,G3:G3",
  ;
net "G30" , cfg " _BELSIG:PAD,PAD,G30:G30",
  ;
net "G30_IBUF" , 
  outpin "G30" I ,
  inpin "G35575" B4 ,
  inpin "G35575" D2 ,
  inpin "G417" B4 ,
  inpin "N105" D3 ,
  inpin "N29" B5 ,
  pip CLBLM_X1Y65 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X1Y65 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X1Y66 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X1Y70 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X3Y70 SITE_IMUX_B44 -> L_D3 , 
  pip INT_INTERFACE_X0Y62 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y62 LOGIC_OUTS11 -> NL2BEG_S0 , 
  pip INT_X0Y64 NL2MID0 -> NE2BEG0 , 
  pip INT_X0Y65 NL2END0 -> NE2BEG0 , 
  pip INT_X1Y65 NE2END0 -> IMUX_B37 , 
  pip INT_X1Y65 NE2END0 -> IMUX_B43 , 
  pip INT_X1Y66 NE2END0 -> IMUX_B13 , 
  pip INT_X1Y66 NE2END0 -> NL2BEG1 , 
  pip INT_X1Y68 NL2END1 -> NE2BEG1 , 
  pip INT_X1Y69 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X1Y69 NE2MID1 -> BYP7 , 
  pip INT_X1Y70 BYP_BOUNCE_N7 -> IMUX_B38 , 
  pip INT_X2Y69 NE2END1 -> NE2BEG1 , 
  pip INT_X3Y70 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X3Y70 FAN_BOUNCE4 -> IMUX_B44 , 
  pip INT_X3Y70 NE2END1 -> FAN4 , 
  pip IOI_X0Y62 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y62_ILOGIC_X0Y125" D -> O
  pip IOI_X0Y62 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y62 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G31" , cfg " _BELSIG:PAD,PAD,G31:G31",
  ;
net "G31_IBUF" , 
  outpin "G31" I ,
  inpin "G35536" A3 ,
  inpin "G35575" A3 ,
  inpin "N105" D1 ,
  inpin "N22" D4 ,
  pip CLBLM_X1Y64 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X1Y65 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X1Y66 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X3Y70 SITE_IMUX_B42 -> L_D1 , 
  pip INT_INTERFACE_X0Y62 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y62 LOGIC_OUTS21 -> ER2BEG_S0 , 
  pip INT_X1Y63 ER2MID0 -> NL2BEG1 , 
  pip INT_X1Y64 NL2MID1 -> IMUX_B27 , 
  pip INT_X1Y65 NL2END1 -> IMUX_B3 , 
  pip INT_X1Y65 NL2END1 -> NE2BEG1 , 
  pip INT_X1Y66 NE2MID1 -> IMUX_B46 , 
  pip INT_X2Y66 NE2END1 -> NE2BEG1 , 
  pip INT_X3Y67 NE2END1 -> NL2BEG2 , 
  pip INT_X3Y69 NL2END2 -> WL2BEG_S0 , 
  pip INT_X3Y70 WL2BEG0 -> IMUX_B42 , 
  pip IOI_X0Y62 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y62_ILOGIC_X0Y124" D -> O
  pip IOI_X0Y62 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y62 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G32" , cfg " _BELSIG:PAD,PAD,G32:G32",
  ;
net "G32_IBUF" , 
  outpin "G32" I ,
  inpin "G295205" C2 ,
  inpin "G355229" A4 ,
  inpin "G355229" B6 ,
  inpin "G355229" D2 ,
  inpin "N22" B1 ,
  inpin "N29" B3 ,
  inpin "N93" A2 ,
  pip CLBLM_X1Y65 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X1Y66 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X1Y67 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X1Y67 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X1Y67 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X1Y69 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X1Y70 SITE_IMUX_B39 -> L_B3 , 
  pip INT_INTERFACE_X0Y65 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y65 LOGIC_OUTS21 -> EN2BEG2 , 
  pip INT_X0Y65 LOGIC_OUTS21 -> NL2BEG_S0 , 
  pip INT_X0Y68 NL2END0 -> NE2BEG0 , 
  pip INT_X1Y65 EN2MID2 -> IMUX_B28 , 
  pip INT_X1Y66 EN2END2 -> FAN7 , 
  pip INT_X1Y66 EN2END2 -> IMUX_B41 , 
  pip INT_X1Y66 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X1Y67 FAN_BOUNCE_N7 -> IMUX_B12 , 
  pip INT_X1Y67 FAN_BOUNCE_N7 -> IMUX_B19 , 
  pip INT_X1Y67 FAN_BOUNCE_N7 -> IMUX_B25 , 
  pip INT_X1Y69 NE2END0 -> IMUX_B31 , 
  pip INT_X1Y69 NE2END0 -> NL2BEG1 , 
  pip INT_X1Y70 NL2MID1 -> IMUX_B39 , 
  pip IOI_X0Y65 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y65_ILOGIC_X0Y130" D -> O
  pip IOI_X0Y65 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y65 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G33" , cfg " _BELSIG:PAD,PAD,G33:G33",
  ;
net "G33_IBUF" , 
  outpin "G33" I ,
  inpin "G35575" B3 ,
  inpin "G35575" D5 ,
  inpin "G417" B3 ,
  pip CLBLM_X1Y65 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X1Y65 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X1Y66 SITE_IMUX_B15 -> M_B3 , 
  pip INT_INTERFACE_X0Y63 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y63 LOGIC_OUTS11 -> NR2BEG1 , 
  pip INT_X0Y64 NR2MID1 -> NE2BEG1 , 
  pip INT_X0Y65 NR2END1 -> NE2BEG1 , 
  pip INT_X1Y65 NE2END1 -> IMUX_B39 , 
  pip INT_X1Y65 NE2END1 -> IMUX_B45 , 
  pip INT_X1Y66 NE2END1 -> IMUX_B15 , 
  pip IOI_X0Y63 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y63_ILOGIC_X0Y127" D -> O
  pip IOI_X0Y63 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y63 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G34" , cfg " _BELSIG:PAD,PAD,G34:G34",
  ;
net "G34_IBUF" , 
  outpin "G34" I ,
  inpin "G295205" C6 ,
  inpin "G355229" D4 ,
  inpin "G4298" C4 ,
  inpin "N29" B1 ,
  pip CLBLM_X1Y67 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X1Y69 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X1Y70 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X6Y68 SITE_IMUX_B10 -> L_C4 , 
  pip INT_INTERFACE_X0Y69 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y69 LOGIC_OUTS21 -> ER5BEG2 , 
  pip INT_X0Y69 LOGIC_OUTS21 -> ES2BEG2 , 
  pip INT_X0Y69 LOGIC_OUTS21 -> NE2BEG2 , 
  pip INT_X0Y69 LOGIC_OUTS21 -> SE2BEG2 , 
  pip INT_X1Y67 SE2MID2 -> IMUX_B22 , 
  pip INT_X1Y68 SE2END2 -> SE2BEG2 , 
  pip INT_X1Y69 ES2MID2 -> IMUX_B35 , 
  pip INT_X1Y70 NE2END2 -> IMUX_B41 , 
  pip INT_X5Y69 ER5END2 -> ES2BEG2 , 
  pip INT_X6Y68 ES2END2 -> IMUX_B10 , 
  pip IOI_X0Y69 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y69_ILOGIC_X0Y138" D -> O
  pip IOI_X0Y69 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y69 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G35" , cfg " _BELSIG:PAD,PAD,G35:G35",
  ;
net "G355" , 
  outpin "G355" D ,
  inpin "G355229" A5 ,
  inpin "G355229" B2 ,
  inpin "G378_and0000" B3 ,
  inpin "G396_and0000" A6 ,
  inpin "G414" A4 ,
  inpin "G416" B6 ,
  inpin "G417" A2 ,
  inpin "G417" B2 ,
  inpin "G430_OBUF" C1 ,
  inpin "N11" A2 ,
  inpin "N22" A4 ,
  inpin "N29" C2 ,
  pip CLBLL_X2Y68 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X1Y66 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X1Y66 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X1Y66 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X1Y67 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "G355" D -> DMUX
  pip CLBLM_X1Y67 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X1Y67 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip CLBLM_X1Y67 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X1Y67 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X1Y68 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X1Y70 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X1Y71 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X1Y73 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X3Y69 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X8Y70 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X1Y66 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X1Y66 BYP_BOUNCE2 -> IMUX_B1 , 
  pip INT_X1Y66 SR2MID2 -> BYP2 , 
  pip INT_X1Y66 SR2MID2 -> IMUX_B16 , 
  pip INT_X1Y66 SR2MID2 -> IMUX_B28 , 
  pip INT_X1Y67 LOGIC_OUTS11 -> ER2BEG_S0 , 
  pip INT_X1Y67 LOGIC_OUTS11 -> NL5BEG2 , 
  pip INT_X1Y67 LOGIC_OUTS11 -> SR2BEG2 , 
  pip INT_X1Y67 LOGIC_OUTS11 -> WL2BEG_S0 , 
  pip INT_X1Y67 LOGIC_OUTS19 -> IMUX_B26 , 
  pip INT_X1Y67 SR2BEG2 -> IMUX_B16 , 
  pip INT_X1Y68 WL2BEG0 -> IMUX_B36 , 
  pip INT_X1Y70 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X1Y70 BYP_BOUNCE2 -> IMUX_B7 , 
  pip INT_X1Y70 ER2BEG_S0 -> FAN7 , 
  pip INT_X1Y70 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X1Y70 NL5MID2 -> ER2BEG_S0 , 
  pip INT_X1Y70 NL5MID2 -> ER5BEG2 , 
  pip INT_X1Y70 WL2END2 -> BYP2 , 
  pip INT_X1Y71 FAN_BOUNCE_N7 -> IMUX_B1 , 
  pip INT_X1Y72 NL5END2 -> WL2BEG_S0 , 
  pip INT_X1Y73 WL2BEG0 -> IMUX_B30 , 
  pip INT_X2Y68 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X2Y68 BYP_BOUNCE5 -> IMUX_B4 , 
  pip INT_X2Y68 ER2MID0 -> BYP5 , 
  pip INT_X3Y68 ER2END0 -> NL2BEG1 , 
  pip INT_X3Y69 NL2MID1 -> IMUX_B15 , 
  pip INT_X3Y70 NL2END1 -> WL2BEG2 , 
  pip INT_X6Y70 ER5END2 -> ES2BEG2 , 
  pip INT_X7Y70 ES2MID2 -> EN2BEG2 , 
  pip INT_X8Y70 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X8Y70 BYP_BOUNCE2 -> IMUX_B0 , 
  pip INT_X8Y70 EN2MID2 -> BYP2 , 
  ;
net "G355153" , 
  outpin "G35575" B ,
  inpin "N93" D3 ,
  pip CLBLM_X1Y65 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X1Y65 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X1Y65 LOGIC_OUTS9 -> IMUX_B20 , 
  ;
net "G355168" , 
  outpin "N93" C ,
  inpin "G355" D6 ,
  inpin "G355229" C6 ,
  pip CLBLM_X1Y65 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X1Y67 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X1Y67 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X1Y65 LOGIC_OUTS14 -> NL2BEG2 , 
  pip INT_X1Y67 NL2END2 -> IMUX_B35 , 
  pip INT_X1Y67 NL2END2 -> IMUX_B47 , 
  ;
net "G355229" , 
  outpin "G355229" D ,
  inpin "N107" A4 ,
  pip CLBLM_X1Y67 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X1Y70 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X1Y67 LOGIC_OUTS15 -> NL2BEG_S0 , 
  pip INT_X1Y70 NL2END0 -> IMUX_B25 , 
  ;
net "G355264" , 
  outpin "G355264" A ,
  inpin "N107" A6 ,
  pip CLBLM_X1Y70 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X1Y72 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X1Y70 SR2END0 -> IMUX_B24 , 
  pip INT_X1Y72 LOGIC_OUTS8 -> SR2BEG0 , 
  ;
net "G355343" , 
  outpin "G355343" D ,
  inpin "G355367" A2 ,
  pip CLBLL_X7Y72 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X3Y72 L_D -> SITE_LOGIC_OUTS11 , 
  pip INT_X3Y72 LOGIC_OUTS11 -> ES5BEG2 , 
  pip INT_X6Y72 ES5MID2 -> EN2BEG2 , 
  pip INT_X7Y72 EN2MID2 -> IMUX_B28 , 
  ;
net "G35536" , 
  outpin "G35536" A ,
  inpin "N93" D5 ,
  pip CLBLM_X1Y64 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "G35536" A -> AMUX
  pip CLBLM_X1Y64 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X1Y65 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X1Y64 LOGIC_OUTS20 -> NR2BEG1 , 
  pip INT_X1Y65 NR2MID1 -> IMUX_B21 , 
  ;
net "G355367" , 
  outpin "G355367" A ,
  inpin "N107" A1 ,
  pip CLBLL_X7Y72 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X1Y70 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X1Y70 FAN_BOUNCE_S0 -> IMUX_B29 , 
  pip INT_X1Y71 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X1Y71 WS2END0 -> FAN0 , 
  pip INT_X2Y72 WL5END0 -> WS2BEG0 , 
  pip INT_X7Y71 LOGIC_OUTS_S1_12 -> WL5BEG_S0 , 
  ;
net "G355419" , 
  outpin "G355419" D ,
  inpin "N107" A2 ,
  pip CLBLM_X1Y70 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X1Y72 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X1Y70 SR2END2 -> IMUX_B28 , 
  pip INT_X1Y72 LOGIC_OUTS15 -> SR2BEG2 , 
  ;
net "G355455" , 
  outpin "N107" A ,
  inpin "G355" D4 ,
  inpin "G355229" C4 ,
  pip CLBLM_X1Y67 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X1Y67 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X1Y70 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X1Y67 SR2END2 -> IMUX_B34 , 
  pip INT_X1Y67 SR2END2 -> IMUX_B46 , 
  pip INT_X1Y69 LOGIC_OUTS_S12 -> SR2BEG2 , 
  ;
net "G355511" , 
  outpin "G355511" A ,
  inpin "N95" B5 ,
  pip CLBLM_X1Y68 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X8Y68 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X1Y68 WN2MID1 -> IMUX_B14 , 
  pip INT_X2Y68 WS2MID1 -> WN2BEG1 , 
  pip INT_X3Y68 WL5END1 -> WS2BEG1 , 
  pip INT_X8Y68 LOGIC_OUTS8 -> WL5BEG1 , 
  ;
net "G355537" , 
  outpin "N95" A ,
  inpin "N95" B6 ,
  pip CLBLM_X1Y68 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X1Y68 SITE_IMUX_B12 -> M_B6 , 
  pip INT_X1Y68 LOGIC_OUTS12 -> IMUX_B12 , 
  ;
net "G355608" , 
  outpin "G355608" B ,
  inpin "N95" B1 ,
  pip CLBLL_X4Y68 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X1Y68 SITE_IMUX_B17 -> M_B1 , 
  pip INT_X1Y68 WN2END_S0 -> IMUX_B17 , 
  pip INT_X2Y68 WR2END0 -> WN2BEG0 , 
  pip INT_X4Y68 LOGIC_OUTS9 -> WR2BEG0 , 
  ;
net "G355623" , 
  outpin "G355" C ,
  inpin "G355" D5 ,
  inpin "G355229" C5 ,
  pip CLBLM_X1Y67 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X1Y67 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X1Y67 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X1Y67 LOGIC_OUTS10 -> IMUX_B33 , 
  pip INT_X1Y67 LOGIC_OUTS10 -> IMUX_B45 , 
  ;
net "G355633" , 
  outpin "G355654" A ,
  inpin "G355721" A6 ,
  pip CLBLM_X1Y74 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X1Y74 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X1Y74 LOGIC_OUTS12 -> IMUX_B0 , 
  ;
net "G355654" , 
  outpin "G355654" D ,
  inpin "G355721" A5 ,
  pip CLBLM_X1Y74 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "G355654" D -> DMUX
  pip CLBLM_X1Y74 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X1Y74 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X1Y74 LOGIC_OUTS23 -> IMUX_B2 , 
  ;
net "G355701" , 
  outpin "G355721" A ,
  inpin "G355789" B4 ,
  pip CLBLM_X1Y73 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X1Y74 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X1Y73 SW2MID0 -> IMUX_B37 , 
  pip INT_X1Y74 LOGIC_OUTS8 -> SW2BEG0 , 
  ;
net "G355721" , 
  outpin "G355721" C ,
  inpin "G355789" B6 ,
  pip CLBLM_X1Y73 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X1Y74 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "G355721" C -> CMUX
  pip CLBLM_X1Y74 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip INT_X1Y73 SE2MID0 -> IMUX_B36 , 
  pip INT_X1Y74 LOGIC_OUTS18 -> SE2BEG0 , 
  ;
net "G35575" , 
  outpin "G35575" D ,
  inpin "N93" D6 ,
  pip CLBLM_X1Y65 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X1Y65 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X1Y65 LOGIC_OUTS11 -> IMUX_B23 , 
  ;
net "G355789" , 
  outpin "G355789" D ,
  inpin "G355789" B1 ,
  pip CLBLM_X1Y73 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X1Y73 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X1Y73 EL2BEG2 -> IMUX_B41 , 
  pip INT_X1Y73 LOGIC_OUTS11 -> EL2BEG2 , 
  ;
net "G355803" , 
  outpin "G355789" A ,
  inpin "G355" D2 ,
  inpin "G355229" C2 ,
  pip CLBLM_X1Y67 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X1Y67 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X1Y73 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X1Y67 SW2MID0 -> IMUX_B31 , 
  pip INT_X1Y67 SW2MID0 -> IMUX_B43 , 
  pip INT_X1Y68 SR5END0 -> SW2BEG0 , 
  pip INT_X1Y73 LOGIC_OUTS8 -> SR5BEG0 , 
  ;
net "G35_IBUF" , 
  outpin "G35" I ,
  inpin "G295205" C4 ,
  inpin "G355229" A3 ,
  inpin "G355229" B3 ,
  inpin "G355229" D5 ,
  inpin "N22" B3 ,
  inpin "N93" B1 ,
  pip CLBLM_X1Y65 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X1Y66 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X1Y67 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X1Y67 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X1Y67 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X1Y69 SITE_IMUX_B34 -> M_C4 , 
  pip INT_INTERFACE_X0Y69 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y66 SW5MID2 -> SE2BEG2 , 
  pip INT_X0Y67 SL2END1 -> EL2BEG1 , 
  pip INT_X0Y67 SL2END1 -> SE2BEG1 , 
  pip INT_X0Y69 LOGIC_OUTS11 -> EN2BEG2 , 
  pip INT_X0Y69 LOGIC_OUTS11 -> SL2BEG1 , 
  pip INT_X0Y69 LOGIC_OUTS11 -> SW5BEG2 , 
  pip INT_X1Y65 SE2END2 -> IMUX_B17 , 
  pip INT_X1Y66 SE2END1 -> IMUX_B39 , 
  pip INT_X1Y67 EL2MID1 -> IMUX_B15 , 
  pip INT_X1Y67 EL2MID1 -> IMUX_B21 , 
  pip INT_X1Y67 EL2MID1 -> IMUX_B27 , 
  pip INT_X1Y69 EN2MID2 -> IMUX_B34 , 
  pip IOI_X0Y69 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y69_ILOGIC_X0Y139" D -> O
  pip IOI_X0Y69 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y69 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G36" , cfg " _BELSIG:PAD,PAD,G36:G36",
  ;
net "G36_IBUF" , 
  outpin "G36" I ,
  inpin "G355229" A1 ,
  inpin "G355229" B5 ,
  inpin "G355229" D6 ,
  inpin "N22" A2 ,
  pip CLBLM_X1Y66 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X1Y67 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X1Y67 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X1Y67 SITE_IMUX_B29 -> M_A1 , 
  pip INT_INTERFACE_X0Y67 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y67 LOGIC_OUTS11 -> ES2BEG2 , 
  pip INT_X1Y66 ES2END2 -> IMUX_B4 , 
  pip INT_X1Y67 ES2MID2 -> FAN6 , 
  pip INT_X1Y67 ES2MID2 -> IMUX_B23 , 
  pip INT_X1Y67 ES2MID2 -> IMUX_B29 , 
  pip INT_X1Y67 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X1Y67 FAN_BOUNCE6 -> IMUX_B14 , 
  pip IOI_X0Y67 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y67_ILOGIC_X0Y135" D -> O
  pip IOI_X0Y67 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y67 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G378_and0000" , 
  outpin "G378_and0000" B ,
  inpin "G355419" A6 ,
  inpin "G4298" D3 ,
  inpin "G430_OBUF" D1 ,
  inpin "G432_OBUF" D3 ,
  pip CLBLM_X1Y69 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X1Y72 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X1Y73 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X3Y69 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "G378_and0000" B -> BMUX
  pip CLBLM_X3Y69 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X3Y69 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X6Y68 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X1Y69 WR2END1 -> IMUX_B44 , 
  pip INT_X1Y72 WL2END0 -> IMUX_B24 , 
  pip INT_X1Y73 WL2MID0 -> IMUX_B18 , 
  pip INT_X2Y72 NW2END2 -> WL2BEG_S0 , 
  pip INT_X3Y69 LOGIC_OUTS13 -> EL2BEG1 , 
  pip INT_X3Y69 LOGIC_OUTS13 -> NL2BEG2 , 
  pip INT_X3Y69 LOGIC_OUTS21 -> WR2BEG1 , 
  pip INT_X3Y71 NL2END2 -> NW2BEG2 , 
  pip INT_X3Y71 NL2END2 -> WL2BEG_S0 , 
  pip INT_X5Y69 EL2END1 -> ES2BEG1 , 
  pip INT_X6Y68 ES2END1 -> IMUX_B44 , 
  ;
net "G383_and0000" , 
  outpin "G430_OBUF" C ,
  inpin "G355419" A2 ,
  inpin "G4298" C3 ,
  inpin "G430_OBUF" D5 ,
  inpin "G432_OBUF" D5 ,
  pip CLBLM_X1Y69 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X1Y72 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X1Y73 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X1Y73 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X6Y68 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X0Y70 SE5END1 -> SE2BEG1 , 
  pip INT_X1Y69 SE2END1 -> IMUX_B45 , 
  pip INT_X1Y72 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X1Y72 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X1Y72 SW2MID1 -> FAN5 , 
  pip INT_X1Y73 LOGIC_OUTS14 -> IMUX_B21 , 
  pip INT_X1Y73 LOGIC_OUTS14 -> SE5BEG1 , 
  pip INT_X1Y73 LOGIC_OUTS14 -> SW2BEG1 , 
  pip INT_X1Y73 LOGIC_OUTS14 -> SW5BEG1 , 
  pip INT_X3Y70 SE5END1 -> ES5BEG1 , 
  pip INT_X6Y68 ES5END1 -> SR2BEG1 , 
  pip INT_X6Y68 SR2BEG1 -> IMUX_B8 , 
  ;
net "G396_and0000" , 
  outpin "G396_and0000" A ,
  inpin "G355419" A5 ,
  inpin "G4298" C1 ,
  inpin "G430_OBUF" D3 ,
  inpin "G432_OBUF" D4 ,
  pip CLBLM_X1Y69 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X1Y72 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X1Y73 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X6Y68 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X8Y70 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X1Y69 WR2MID2 -> IMUX_B46 , 
  pip INT_X1Y72 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X1Y72 FAN_BOUNCE1 -> IMUX_B26 , 
  pip INT_X1Y72 NW2END_N2 -> FAN1 , 
  pip INT_X1Y73 WL2MID1 -> IMUX_B20 , 
  pip INT_X2Y70 WN2END_S0 -> NW2BEG2 , 
  pip INT_X2Y70 WN2MID0 -> WR2BEG_N2 , 
  pip INT_X2Y71 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X2Y73 NL2MID0 -> WL2BEG1 , 
  pip INT_X3Y70 WR5END0 -> WN2BEG0 , 
  pip INT_X6Y68 WS2END0 -> IMUX_B6 , 
  pip INT_X7Y69 SW2END0 -> WS2BEG0 , 
  pip INT_X8Y70 LOGIC_OUTS8 -> SW2BEG0 , 
  pip INT_X8Y70 LOGIC_OUTS8 -> WR5BEG0 , 
  ;
net "G3_IBUF" , 
  outpin "G3" I ,
  inpin "G355" B4 ,
  inpin "G355511" A3 ,
  inpin "G416" A4 ,
  inpin "N22" C2 ,
  inpin "N93" B6 ,
  pip CLBLM_X1Y65 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X1Y66 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X1Y67 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X1Y68 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X8Y68 SITE_IMUX_B3 -> L_A3 , 
  pip INT_INTERFACE_X0Y63 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y63 LOGIC_OUTS21 -> NE2BEG2 , 
  pip INT_X10Y64 LH6 -> NW5BEG1 , 
  pip INT_X1Y64 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X1Y64 NE2END2 -> FAN7 , 
  pip INT_X1Y64 NE2END2 -> NL2BEG_S0 , 
  pip INT_X1Y64 NL2BEG_S0 -> LH0 , 
  pip INT_X1Y65 FAN_BOUNCE_N7 -> IMUX_B12 , 
  pip INT_X1Y66 NL2MID0 -> IMUX_B7 , 
  pip INT_X1Y67 NL2END0 -> IMUX_B37 , 
  pip INT_X1Y67 NL2END0 -> NW2BEG0 , 
  pip INT_X1Y68 NW2MID0 -> IMUX_B1 , 
  pip INT_X8Y67 NW5END1 -> NR2BEG1 , 
  pip INT_X8Y68 NR2MID1 -> IMUX_B3 , 
  pip IOI_X0Y63 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y63_ILOGIC_X0Y126" D -> O
  pip IOI_X0Y63 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y63 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G4" , cfg " _BELSIG:PAD,PAD,G4:G4",
  ;
net "G414" , 
  outpin "G414" A ,
  inpin "G355419" A3 ,
  inpin "G4298" D2 ,
  inpin "G430_OBUF" D6 ,
  inpin "G432_OBUF" D1 ,
  pip CLBLM_X1Y69 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X1Y71 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X1Y72 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X1Y73 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X6Y68 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X1Y69 SR2END0 -> IMUX_B42 , 
  pip INT_X1Y71 LOGIC_OUTS8 -> ES5BEG0 , 
  pip INT_X1Y71 LOGIC_OUTS8 -> NL2BEG1 , 
  pip INT_X1Y71 LOGIC_OUTS8 -> SR2BEG0 , 
  pip INT_X1Y72 NL2MID1 -> IMUX_B27 , 
  pip INT_X1Y73 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X1Y73 FAN_BOUNCE5 -> IMUX_B23 , 
  pip INT_X1Y73 NL2END1 -> FAN5 , 
  pip INT_X4Y69 ES5END0 -> SE2BEG0 , 
  pip INT_X5Y68 SE2END0 -> ES2BEG0 , 
  pip INT_X6Y68 ES2MID0 -> IMUX_B43 , 
  ;
net "G415" , 
  outpin "N29" C ,
  inpin "G355419" A1 ,
  inpin "G4298" D4 ,
  inpin "G432_OBUF" D6 ,
  pip CLBLM_X1Y69 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X1Y70 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "N29" C -> CMUX
  pip CLBLM_X1Y70 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X1Y70 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLM_X1Y72 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X6Y68 SITE_IMUX_B46 -> L_D4 , 
  pip INT_X1Y69 LOGIC_OUTS_S1_18 -> ER5BEG2 , 
  pip INT_X1Y69 SW2MID2 -> IMUX_B47 , 
  pip INT_X1Y70 LOGIC_OUTS10 -> NL2BEG2 , 
  pip INT_X1Y70 LOGIC_OUTS10 -> SW2BEG2 , 
  pip INT_X1Y72 NL2END2 -> IMUX_B29 , 
  pip INT_X6Y68 SR2MID2 -> IMUX_B46 , 
  pip INT_X6Y69 ER5END2 -> SR2BEG2 , 
  ;
net "G416" , 
  outpin "G416" B ,
  inpin "G355419" A4 ,
  inpin "G4298" D5 ,
  pip CLBLM_X1Y68 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "G416" B -> BMUX
  pip CLBLM_X1Y68 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X1Y68 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLM_X1Y72 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X6Y68 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X1Y68 LOGIC_OUTS17 -> NL2BEG_S0 , 
  pip INT_X1Y68 LOGIC_OUTS9 -> ES5BEG0 , 
  pip INT_X1Y71 NL2END0 -> NW2BEG0 , 
  pip INT_X1Y72 NW2MID0 -> IMUX_B25 , 
  pip INT_X4Y68 ES5MID0 -> ER2BEG1 , 
  pip INT_X6Y68 ER2END1 -> IMUX_B45 , 
  ;
net "G417" , 
  outpin "G417" B ,
  inpin "G417" A5 ,
  inpin "G4298" D6 ,
  pip CLBLM_X1Y66 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X1Y66 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X6Y68 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X1Y66 LOGIC_OUTS13 -> ER5BEG1 , 
  pip INT_X1Y66 LOGIC_OUTS13 -> IMUX_B26 , 
  pip INT_X6Y66 ER5END1 -> NL2BEG2 , 
  pip INT_X6Y68 NL2END2 -> IMUX_B47 , 
  ;
net "G426" , cfg " _BELSIG:PAD,PAD,G426:G426",
  ;
net "G426_OBUF" , 
  outpin "G426_OBUF" D ,
  inpin "G426" O ,
  pip CLBLM_X1Y75 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X0Y76 WN2END_S0 -> IMUX_B41 , 
  pip INT_X1Y76 LOGIC_OUTS_N15 -> WN2BEG0 , 
  pip IOI_X0Y76 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y76 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X0Y76_OLOGIC_X0Y152" D1 -> OQ
  pip IOI_X0Y76 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "G427" , cfg " _BELSIG:PAD,PAD,G427:G427",
  ;
net "G427_OBUF" , 
  outpin "G427_OBUF" C ,
  inpin "G427" O ,
  pip CLBLM_X1Y64 L_C -> SITE_LOGIC_OUTS10 , 
  pip INT_X0Y60 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X0Y60 CTRL_BOUNCE1 -> IMUX_B41 , 
  pip INT_X0Y60 SW2END1 -> CTRL1 , 
  pip INT_X1Y61 SR5MID1 -> SW2BEG1 , 
  pip INT_X1Y64 LOGIC_OUTS10 -> SR5BEG1 , 
  pip IOI_X0Y60 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y60 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X0Y60_OLOGIC_X0Y120" D1 -> OQ
  pip IOI_X0Y60 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "G428" , cfg " _BELSIG:PAD,PAD,G428:G428",
  ;
net "G428_OBUF" , 
  outpin "G355229" C ,
  inpin "G428" O ,
  pip CLBLM_X1Y67 M_C -> SITE_LOGIC_OUTS14 , 
  pip INT_X0Y66 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X0Y66 CTRL_BOUNCE1 -> IMUX_B47 , 
  pip INT_X0Y66 WS2END1 -> CTRL1 , 
  pip INT_X1Y67 LOGIC_OUTS14 -> WS2BEG1 , 
  pip IOI_X0Y66 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y66 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X0Y66_OLOGIC_X0Y133" D1 -> OQ
  pip IOI_X0Y66 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "G429" , cfg " _BELSIG:PAD,PAD,G429:G429",
  ;
net "G429135" , 
  outpin "G355229" AMUX ,
  inpin "N22" A1 ,
  pip CLBLM_X1Y66 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X1Y67 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X1Y66 SW2MID2 -> IMUX_B5 , 
  pip INT_X1Y67 LOGIC_OUTS20 -> SW2BEG2 , 
  ;
net "G42961" , 
  outpin "N93" AMUX ,
  inpin "N22" A3 ,
  pip CLBLM_X1Y65 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X1Y66 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X1Y65 LOGIC_OUTS20 -> NW2BEG1 , 
  pip INT_X1Y66 NW2MID1 -> IMUX_B3 , 
  ;
net "G4298" , 
  outpin "G4298" D ,
  inpin "G4298" C6 ,
  pip CLBLM_X6Y68 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X6Y68 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X6Y68 LOGIC_OUTS11 -> IMUX_B11 , 
  ;
net "G429_OBUF" , 
  outpin "G4298" C ,
  inpin "G429" O ,
  pip CLBLM_X6Y68 L_C -> SITE_LOGIC_OUTS10 , 
  pip INT_X0Y82 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X0Y82 CTRL_BOUNCE1 -> IMUX_B41 , 
  pip INT_X0Y82 WN2MID1 -> CTRL1 , 
  pip INT_X1Y82 WL5END1 -> WN2BEG1 , 
  pip INT_X6Y68 LOGIC_OUTS10 -> NL2BEG2 , 
  pip INT_X6Y70 NL2END2 -> LV0 , 
  pip INT_X6Y82 LV12 -> WL5BEG1 , 
  pip IOI_X0Y82 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y82 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X0Y82_OLOGIC_X0Y164" D1 -> OQ
  pip IOI_X0Y82 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "G430" , cfg " _BELSIG:PAD,PAD,G430:G430",
  ;
net "G430_OBUF" , 
  outpin "G430_OBUF" D ,
  inpin "G430" O ,
  pip CLBLM_X1Y73 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X0Y73 EL2END2 -> IMUX_B47 , 
  pip INT_X1Y74 LOGIC_OUTS_N15 -> WR2BEG_N2 , 
  pip IOI_X0Y73 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y73 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X0Y73_OLOGIC_X0Y147" D1 -> OQ
  pip IOI_X0Y73 IOI_O_PINWIRE0 -> IOI_O0 , 
  pip L_TERM_INT_X0Y73 L_TERM_INT_WR2MID2 -> L_TERM_INT_EL2END2 , 
  ;
net "G431" , cfg " _BELSIG:PAD,PAD,G431:G431",
  ;
net "G431_OBUF" , 
  outpin "G355419" A ,
  inpin "G431" O ,
  pip CLBLM_X1Y72 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X0Y72 WN2END_S0 -> NW2BEG2 , 
  pip INT_X0Y73 NW2MID2 -> IMUX_B41 , 
  pip INT_X1Y72 LOGIC_OUTS12 -> WN2BEG0 , 
  pip IOI_X0Y73 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y73 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X0Y73_OLOGIC_X0Y146" D1 -> OQ
  pip IOI_X0Y73 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "G432" , cfg " _BELSIG:PAD,PAD,G432:G432",
  ;
net "G432_OBUF" , 
  outpin "G432_OBUF" D ,
  inpin "G432" O ,
  pip CLBLM_X1Y69 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "G432_OBUF" D -> DMUX
  pip CLBLM_X1Y69 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip INT_X0Y68 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X0Y68 CTRL_BOUNCE1 -> IMUX_B41 , 
  pip INT_X0Y68 WS2END1 -> CTRL1 , 
  pip INT_X1Y69 LOGIC_OUTS19 -> WS2BEG1 , 
  pip IOI_X0Y68 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y68 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X0Y68_OLOGIC_X0Y136" D1 -> OQ
  pip IOI_X0Y68 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "G4_IBUF" , 
  outpin "G4" I ,
  inpin "G355" C4 ,
  inpin "G355511" A4 ,
  inpin "G355608" B4 ,
  inpin "G355654" B5 ,
  inpin "G355654" D3 ,
  inpin "G378_and0000" A6 ,
  inpin "G378_and0000" B6 ,
  inpin "G426_OBUF" D3 ,
  inpin "N105" C3 ,
  pip CLBLL_X4Y68 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X1Y67 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X1Y74 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X1Y74 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X1Y75 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X3Y69 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X3Y69 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X3Y70 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X8Y68 SITE_IMUX_B1 -> L_A4 , 
  pip INT_INTERFACE_X0Y79 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y77 SL2END1 -> SE2BEG1 , 
  pip INT_X0Y79 LOGIC_OUTS21 -> SL2BEG1 , 
  pip INT_X1Y67 SL2END2 -> IMUX_B10 , 
  pip INT_X1Y70 SE2MID0 -> SL2BEG_N2 , 
  pip INT_X1Y71 SL2END0 -> SE2BEG0 , 
  pip INT_X1Y73 SE2MID1 -> SL2BEG0 , 
  pip INT_X1Y74 SR2END1 -> IMUX_B14 , 
  pip INT_X1Y74 SR2END1 -> IMUX_B20 , 
  pip INT_X1Y74 SR2END1 -> SE2BEG1 , 
  pip INT_X1Y75 SR2MID1 -> IMUX_B20 , 
  pip INT_X1Y76 SE2END1 -> SR2BEG1 , 
  pip INT_X2Y70 SE2END0 -> ES2BEG0 , 
  pip INT_X3Y69 ES2END0 -> EL2BEG0 , 
  pip INT_X3Y69 ES2END0 -> IMUX_B12 , 
  pip INT_X3Y69 ES2END0 -> IMUX_B24 , 
  pip INT_X3Y69 ES2END0 -> SE2BEG0 , 
  pip INT_X3Y70 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X3Y70 BYP_BOUNCE1 -> IMUX_B8 , 
  pip INT_X3Y70 ES2MID0 -> BYP1 , 
  pip INT_X4Y68 SE2END0 -> IMUX_B37 , 
  pip INT_X5Y69 EL2END0 -> ES2BEG0 , 
  pip INT_X6Y68 ES2END0 -> EL2BEG0 , 
  pip INT_X8Y68 EL2END0 -> IMUX_B1 , 
  pip IOI_X0Y79 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y79_ILOGIC_X0Y158" D -> O
  pip IOI_X0Y79 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y79 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G5" , cfg " _BELSIG:PAD,PAD,G5:G5",
  ;
net "G5_IBUF" , 
  outpin "G5" I ,
  inpin "G355229" B1 ,
  inpin "N11" A1 ,
  inpin "N22" A6 ,
  inpin "N95" B4 ,
  pip CLBLL_X2Y68 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X1Y66 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X1Y67 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X1Y68 SITE_IMUX_B13 -> M_B4 , 
  pip INT_INTERFACE_X0Y66 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y66 LOGIC_OUTS21 -> ES2BEG2 , 
  pip INT_X0Y66 LOGIC_OUTS21 -> NE2BEG2 , 
  pip INT_X1Y65 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X1Y65 ES2END2 -> BYP3 , 
  pip INT_X1Y66 BYP_BOUNCE_N3 -> IMUX_B0 , 
  pip INT_X1Y67 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X1Y67 NE2END2 -> FAN7 , 
  pip INT_X1Y67 NE2END2 -> IMUX_B17 , 
  pip INT_X1Y67 NE2END2 -> NE2BEG2 , 
  pip INT_X1Y68 FAN_BOUNCE_N7 -> IMUX_B13 , 
  pip INT_X2Y68 NE2END2 -> IMUX_B5 , 
  pip IOI_X0Y66 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y66_ILOGIC_X0Y132" D -> O
  pip IOI_X0Y66 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y66 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G6" , cfg " _BELSIG:PAD,PAD,G6:G6",
  ;
net "G6_IBUF" , 
  outpin "G6" I ,
  inpin "G355608" B2 ,
  inpin "G355654" B1 ,
  inpin "G355654" D6 ,
  inpin "G378_and0000" A1 ,
  inpin "G378_and0000" B5 ,
  inpin "G426_OBUF" D1 ,
  inpin "N105" C1 ,
  inpin "N105" D2 ,
  inpin "N95" A3 ,
  pip CLBLL_X4Y68 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X1Y68 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X1Y74 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X1Y74 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X1Y75 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X3Y69 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X3Y69 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X3Y70 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X3Y70 SITE_IMUX_B6 -> L_C1 , 
  pip INT_INTERFACE_X0Y80 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y75 SR5END2 -> SE2BEG2 , 
  pip INT_X0Y75 SR5END2 -> SW5BEG2 , 
  pip INT_X0Y80 LOGIC_OUTS21 -> SR5BEG2 , 
  pip INT_X1Y68 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X1Y68 FAN_BOUNCE6 -> IMUX_B27 , 
  pip INT_X1Y68 SW2MID2 -> FAN6 , 
  pip INT_X1Y69 SR5MID2 -> EL2BEG2 , 
  pip INT_X1Y69 SR5MID2 -> SW2BEG2 , 
  pip INT_X1Y72 SE5END2 -> SR5BEG2 , 
  pip INT_X1Y74 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X1Y74 SE2END2 -> FAN7 , 
  pip INT_X1Y74 SE2END2 -> IMUX_B17 , 
  pip INT_X1Y74 SE2END2 -> IMUX_B23 , 
  pip INT_X1Y75 FAN_BOUNCE_N7 -> IMUX_B18 , 
  pip INT_X3Y69 EL2END2 -> ES2BEG2 , 
  pip INT_X3Y69 EL2END2 -> FAN6 , 
  pip INT_X3Y69 EL2END2 -> FAN7 , 
  pip INT_X3Y69 EL2END2 -> IMUX_B29 , 
  pip INT_X3Y69 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X3Y69 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X3Y69 FAN_BOUNCE6 -> IMUX_B14 , 
  pip INT_X3Y70 FAN_BOUNCE_N7 -> IMUX_B43 , 
  pip INT_X3Y70 FAN_BOUNCE_N7 -> IMUX_B6 , 
  pip INT_X4Y68 ES2END2 -> IMUX_B40 , 
  pip IOI_X0Y80 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y80_ILOGIC_X0Y160" D -> O
  pip IOI_X0Y80 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y80 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G7" , cfg " _BELSIG:PAD,PAD,G7:G7",
  ;
net "G7_IBUF" , 
  outpin "G7" I ,
  inpin "G355511" A2 ,
  inpin "G355608" A1 ,
  inpin "N105" D4 ,
  inpin "N23" D6 ,
  pip CLBLL_X4Y68 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X3Y70 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X8Y68 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X8Y69 SITE_IMUX_B47 -> L_D6 , 
  pip INT_INTERFACE_X0Y70 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y70 LOGIC_OUTS21 -> EL2BEG2 , 
  pip INT_X2Y68 SR2END2 -> EL2BEG2 , 
  pip INT_X2Y70 EL2END2 -> EN2BEG2 , 
  pip INT_X2Y70 EL2END2 -> SR2BEG2 , 
  pip INT_X3Y70 EN2MID2 -> IMUX_B46 , 
  pip INT_X4Y68 EL2END2 -> EN2BEG2 , 
  pip INT_X4Y68 EL2END2 -> IMUX_B5 , 
  pip INT_X5Y68 EN2MID2 -> EL2BEG2 , 
  pip INT_X7Y68 EL2END2 -> EN2BEG2 , 
  pip INT_X8Y68 EN2MID2 -> IMUX_B4 , 
  pip INT_X8Y69 EN2END2 -> IMUX_B47 , 
  pip IOI_X0Y70 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y70_ILOGIC_X0Y140" D -> O
  pip IOI_X0Y70 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y70 IOI_IBUF1 -> IOI_D1 , 
  ;
net "G8" , cfg " _BELSIG:PAD,PAD,G8:G8",
  ;
net "G8_IBUF" , 
  outpin "G8" I ,
  inpin "G355654" B2 ,
  inpin "G355654" D4 ,
  inpin "G355789" A2 ,
  inpin "G378_and0000" A5 ,
  inpin "G426_OBUF" D4 ,
  inpin "G430_OBUF" AX ,
  inpin "N105" C6 ,
  pip CLBLM_X1Y73 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X1Y73 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X1Y74 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X1Y74 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X1Y75 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X3Y69 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X3Y70 SITE_IMUX_B11 -> L_C6 , 
  pip INT_INTERFACE_X0Y78 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y78 LOGIC_OUTS11 -> SW5BEG2 , 
  pip INT_X1Y70 SR5END2 -> EL2BEG2 , 
  pip INT_X1Y73 BYP1 -> BYP_B1 , 
  pip INT_X1Y73 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X1Y73 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X1Y73 SL2MID1 -> FAN2 , 
  pip INT_X1Y73 SR2END2 -> IMUX_B4 , 
  pip INT_X1Y74 SE2MID2 -> SL2BEG1 , 
  pip INT_X1Y74 SR2MID2 -> IMUX_B16 , 
  pip INT_X1Y74 SR2MID2 -> IMUX_B22 , 
  pip INT_X1Y75 SE5END2 -> SE2BEG2 , 
  pip INT_X1Y75 SE5END2 -> SR2BEG2 , 
  pip INT_X1Y75 SE5END2 -> SR5BEG2 , 
  pip INT_X1Y75 SR2BEG2 -> IMUX_B22 , 
  pip INT_X2Y70 EL2MID2 -> ES2BEG2 , 
  pip INT_X3Y69 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X3Y69 BYP_BOUNCE6 -> IMUX_B26 , 
  pip INT_X3Y69 ES2END2 -> BYP6 , 
  pip INT_X3Y70 EL2END2 -> IMUX_B11 , 
  pip IOI_X0Y78 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y78_ILOGIC_X0Y157" D -> O
  pip IOI_X0Y78 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y78 IOI_IBUF0 -> IOI_D0 , 
  ;
net "G9" , cfg " _BELSIG:PAD,PAD,G9:G9",
  ;
net "G9_IBUF" , 
  outpin "G9" I ,
  inpin "G355608" B6 ,
  inpin "G378_and0000" B4 ,
  inpin "N95" A1 ,
  pip CLBLL_X4Y68 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X1Y68 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X3Y69 SITE_IMUX_B13 -> M_B4 , 
  pip INT_INTERFACE_X0Y68 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y68 LOGIC_OUTS11 -> ES2BEG2 , 
  pip INT_X1Y68 ES2MID2 -> ER2BEG_S0 , 
  pip INT_X1Y68 ES2MID2 -> IMUX_B29 , 
  pip INT_X3Y69 ER2END0 -> ES2BEG0 , 
  pip INT_X3Y69 ER2END0 -> IMUX_B13 , 
  pip INT_X4Y68 ES2END0 -> IMUX_B36 , 
  pip IOI_X0Y68 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y68_ILOGIC_X0Y137" D -> O
  pip IOI_X0Y68 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y68 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N101" , 
  outpin "N22" A ,
  inpin "G4298" C5 ,
  pip CLBLM_X1Y66 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X6Y68 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X1Y66 LOGIC_OUTS8 -> ER5BEG0 , 
  pip INT_X6Y66 ER5END0 -> NL2BEG1 , 
  pip INT_X6Y68 NL2END1 -> IMUX_B9 , 
  ;
net "N103" , 
  outpin "G355721" B ,
  inpin "G295205" C3 ,
  pip CLBLM_X1Y69 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X1Y74 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X1Y69 SR2END1 -> IMUX_B32 , 
  pip INT_X1Y71 SW5MID1 -> SR2BEG1 , 
  pip INT_X1Y74 LOGIC_OUTS9 -> SW5BEG1 , 
  ;
net "N105" , 
  outpin "N105" D ,
  inpin "G295205" A6 ,
  inpin "G295205" B6 ,
  inpin "G355" A6 ,
  inpin "G355608" A2 ,
  inpin "G35575" A2 ,
  inpin "G355789" C1 ,
  inpin "G416" A6 ,
  inpin "G427_OBUF" C4 ,
  inpin "N22" D6 ,
  inpin "N23" D4 ,
  inpin "N29" D3 ,
  inpin "N30" A6 ,
  pip CLBLL_X4Y68 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X1Y64 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X1Y65 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X1Y66 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X1Y67 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X1Y68 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X1Y69 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X1Y69 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X1Y70 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X1Y71 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X1Y73 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X3Y70 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X8Y69 SITE_IMUX_B46 -> L_D4 , 
  pip INT_X1Y64 SL2END2 -> IMUX_B10 , 
  pip INT_X1Y65 SL2MID2 -> IMUX_B4 , 
  pip INT_X1Y66 FAN_BOUNCE_S0 -> IMUX_B47 , 
  pip INT_X1Y67 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X1Y67 SE2MID0 -> FAN0 , 
  pip INT_X1Y67 SE2MID0 -> IMUX_B0 , 
  pip INT_X1Y67 SE2MID0 -> SL2BEG_N2 , 
  pip INT_X1Y68 SL2END0 -> IMUX_B0 , 
  pip INT_X1Y68 SL2END0 -> SE2BEG0 , 
  pip INT_X1Y69 SL2MID0 -> IMUX_B12 , 
  pip INT_X1Y69 SL2MID0 -> IMUX_B24 , 
  pip INT_X1Y70 WR2END1 -> IMUX_B44 , 
  pip INT_X1Y70 WR2END1 -> SL2BEG0 , 
  pip INT_X1Y71 WL2END0 -> IMUX_B24 , 
  pip INT_X1Y73 NW2END_N2 -> IMUX_B6 , 
  pip INT_X2Y71 NW2END2 -> NW2BEG2 , 
  pip INT_X3Y70 LOGIC_OUTS11 -> ER5BEG2 , 
  pip INT_X3Y70 LOGIC_OUTS11 -> NW2BEG2 , 
  pip INT_X3Y70 LOGIC_OUTS11 -> SE2BEG2 , 
  pip INT_X3Y70 LOGIC_OUTS11 -> WL2BEG_S0 , 
  pip INT_X3Y70 LOGIC_OUTS11 -> WR2BEG1 , 
  pip INT_X4Y68 SE2MID2 -> IMUX_B4 , 
  pip INT_X4Y69 SE2END2 -> SE2BEG2 , 
  pip INT_X8Y69 SR2MID2 -> IMUX_B46 , 
  pip INT_X8Y70 ER5END2 -> SR2BEG2 , 
  ;
net "N107" , 
  outpin "N107" B ,
  inpin "N107" A5 ,
  pip CLBLM_X1Y70 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X1Y70 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X1Y70 LOGIC_OUTS13 -> IMUX_B26 , 
  ;
net "N11" , 
  outpin "N11" A ,
  inpin "G4298" C2 ,
  pip CLBLL_X2Y68 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X6Y68 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X2Y68 LOGIC_OUTS8 -> EN5BEG0 , 
  pip INT_X5Y68 EN5MID0 -> EL2BEG0 , 
  pip INT_X6Y68 EL2MID0 -> IMUX_B7 , 
  ;
net "N17" , 
  outpin "N22" B ,
  inpin "N22" A5 ,
  inpin "N93" A3 ,
  inpin "N93" B3 ,
  pip CLBLM_X1Y65 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X1Y65 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X1Y66 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X1Y66 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X1Y65 SW2MID1 -> IMUX_B15 , 
  pip INT_X1Y65 SW2MID1 -> IMUX_B27 , 
  pip INT_X1Y66 LOGIC_OUTS9 -> IMUX_B2 , 
  pip INT_X1Y66 LOGIC_OUTS9 -> SW2BEG1 , 
  ;
net "N21" , 
  outpin "G295205" B ,
  inpin "G396_and0000" A5 ,
  inpin "N107" B5 ,
  pip CLBLM_X1Y69 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X1Y70 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X8Y70 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X1Y69 LOGIC_OUTS13 -> ER5BEG1 , 
  pip INT_X1Y69 LOGIC_OUTS13 -> NW2BEG1 , 
  pip INT_X1Y70 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X1Y70 FAN_BOUNCE4 -> IMUX_B14 , 
  pip INT_X1Y70 NW2MID1 -> FAN4 , 
  pip INT_X6Y69 ER5END1 -> EN2BEG1 , 
  pip INT_X7Y70 EN2END1 -> EN2BEG1 , 
  pip INT_X8Y70 EN2MID1 -> IMUX_B2 , 
  ;
net "N22" , 
  outpin "N22" D ,
  inpin "G417" B1 ,
  pip CLBLM_X1Y66 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X1Y66 SITE_IMUX_B17 -> M_B1 , 
  pip INT_X1Y66 LOGIC_OUTS11 -> IMUX_B17 , 
  ;
net "N23" , 
  outpin "N23" D ,
  inpin "G378_and0000" B2 ,
  pip CLBLM_X3Y69 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X8Y69 L_D -> SITE_LOGIC_OUTS11 , 
  pip INT_X3Y69 WL2END2 -> IMUX_B16 , 
  pip INT_X5Y69 WS5MID2 -> WL2BEG2 , 
  pip INT_X8Y69 LOGIC_OUTS11 -> WS5BEG2 , 
  ;
net "N24" , 
  outpin "G355654" B ,
  inpin "G355789" A3 ,
  inpin "G430_OBUF" C5 ,
  pip CLBLM_X1Y73 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X1Y73 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X1Y74 M_B -> SITE_LOGIC_OUTS13 , 
  pip INT_X1Y73 SW2MID1 -> IMUX_B3 , 
  pip INT_X1Y73 SW2MID1 -> IMUX_B33 , 
  pip INT_X1Y74 LOGIC_OUTS13 -> SW2BEG1 , 
  ;
net "N25" , 
  outpin "N105" C ,
  inpin "N105" D5 ,
  pip CLBLM_X3Y70 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X3Y70 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X3Y70 LOGIC_OUTS10 -> IMUX_B45 , 
  ;
net "N27" , 
  outpin "N27" A ,
  inpin "N105" D6 ,
  pip CLBLL_X2Y70 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X3Y70 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X2Y69 LOGIC_OUTS_S12 -> NE2BEG2 , 
  pip INT_X3Y70 NE2END2 -> IMUX_B47 , 
  ;
net "N28" , 
  outpin "G295205" A ,
  inpin "G416" B5 ,
  inpin "G417" AX ,
  pip CLBLM_X1Y66 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X1Y68 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X1Y69 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "G295205" A -> AMUX
  pip CLBLM_X1Y69 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X1Y69 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X0Y66 SE5END0 -> ES2BEG0 , 
  pip INT_X1Y66 BYP1 -> BYP_B1 , 
  pip INT_X1Y66 ES2MID0 -> BYP1 , 
  pip INT_X1Y68 SL2MID1 -> IMUX_B38 , 
  pip INT_X1Y69 LOGIC_OUTS12 -> SW5BEG0 , 
  pip INT_X1Y69 LOGIC_OUTS20 -> SL2BEG1 , 
  ;
net "N29" , 
  outpin "N29" D ,
  inpin "N29" C6 ,
  pip CLBLM_X1Y70 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X1Y70 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X1Y70 LOGIC_OUTS11 -> IMUX_B11 , 
  ;
net "N30" , 
  outpin "N30" A ,
  inpin "G414" A6 ,
  pip CLBLM_X1Y71 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X1Y71 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X1Y71 LOGIC_OUTS12 -> IMUX_B0 , 
  ;
net "N81" , 
  outpin "G355608" A ,
  inpin "G355" C5 ,
  inpin "G355608" B3 ,
  pip CLBLL_X4Y68 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X4Y68 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X1Y67 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X1Y67 WS2MID2 -> IMUX_B9 , 
  pip INT_X2Y67 WR2END2 -> WS2BEG2 , 
  pip INT_X4Y68 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X4Y68 FAN_BOUNCE1 -> IMUX_B39 , 
  pip INT_X4Y68 LOGIC_OUTS8 -> WR2BEG_N2 , 
  pip INT_X4Y68 WR2BEG_N2 -> FAN1 , 
  ;
net "N82" , 
  outpin "G355" B ,
  inpin "G355229" AX ,
  inpin "N11" A4 ,
  inpin "N95" A5 ,
  pip CLBLL_X2Y68 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X1Y67 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X1Y67 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X1Y68 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X1Y67 BYP1 -> BYP_B1 , 
  pip INT_X1Y67 LOGIC_OUTS9 -> NE2BEG0 , 
  pip INT_X1Y67 LOGIC_OUTS9 -> NR2BEG0 , 
  pip INT_X1Y67 NR2BEG0 -> BYP1 , 
  pip INT_X1Y68 NE2MID0 -> IMUX_B26 , 
  pip INT_X2Y68 NE2END0 -> IMUX_B1 , 
  ;
net "N83" , 
  outpin "G355789" C ,
  inpin "G355789" A6 ,
  inpin "G355789" D5 ,
  pip CLBLM_X1Y73 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "G355789" C -> CMUX
  pip CLBLM_X1Y73 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X1Y73 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLM_X1Y73 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X1Y73 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X1Y73 LOGIC_OUTS10 -> IMUX_B45 , 
  pip INT_X1Y73 LOGIC_OUTS18 -> IMUX_B0 , 
  ;
net "N84" , 
  outpin "G35575" A ,
  inpin "G35575" B6 ,
  inpin "N93" C1 ,
  pip CLBLM_X1Y65 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X1Y65 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X1Y65 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X1Y65 LOGIC_OUTS8 -> IMUX_B30 , 
  pip INT_X1Y65 LOGIC_OUTS8 -> IMUX_B36 , 
  ;
net "N89" , 
  outpin "G417" AMUX ,
  inpin "G432_OBUF" D2 ,
  pip CLBLM_X1Y66 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X1Y69 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X1Y66 LOGIC_OUTS20 -> NL2BEG2 , 
  pip INT_X1Y68 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X1Y68 NL2END2 -> FAN7 , 
  pip INT_X1Y69 FAN_BOUNCE_N7 -> IMUX_B43 , 
  ;
net "N91" , 
  outpin "G355789" B ,
  inpin "G355789" A5 ,
  pip CLBLM_X1Y73 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X1Y73 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X1Y73 LOGIC_OUTS9 -> IMUX_B2 , 
  ;
net "N93" , 
  outpin "N93" D ,
  inpin "N93" C6 ,
  pip CLBLM_X1Y65 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X1Y65 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X1Y65 LOGIC_OUTS15 -> IMUX_B35 , 
  ;
net "N95" , 
  outpin "N95" B ,
  inpin "G355" C1 ,
  pip CLBLM_X1Y67 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X1Y68 M_B -> SITE_LOGIC_OUTS13 , 
  pip INT_X1Y67 SL2MID0 -> IMUX_B6 , 
  pip INT_X1Y68 LOGIC_OUTS13 -> SL2BEG0 , 
  ;
net "N97" , 
  outpin "G416" A ,
  inpin "N95" A6 ,
  pip CLBLM_X1Y68 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X1Y68 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X1Y68 LOGIC_OUTS8 -> IMUX_B24 , 
  ;
net "N99" , 
  outpin "N29" A ,
  inpin "G355654" B4 ,
  inpin "G355654" D1 ,
  inpin "G378_and0000" A4 ,
  inpin "G426_OBUF" D5 ,
  inpin "N105" C2 ,
  pip CLBLM_X1Y70 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X1Y74 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X1Y74 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X1Y75 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X3Y69 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X3Y70 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X0Y73 NE5END0 -> NE2BEG0 , 
  pip INT_X1Y70 LOGIC_OUTS8 -> EL2BEG0 , 
  pip INT_X1Y70 LOGIC_OUTS8 -> NW5BEG0 , 
  pip INT_X1Y70 LOGIC_OUTS8 -> SE2BEG0 , 
  pip INT_X1Y73 NW5MID0 -> NL2BEG1 , 
  pip INT_X1Y74 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X1Y74 CTRL_BOUNCE2 -> IMUX_B18 , 
  pip INT_X1Y74 NE2END0 -> IMUX_B13 , 
  pip INT_X1Y74 NL2MID1 -> CTRL2 , 
  pip INT_X1Y75 NL2END1 -> IMUX_B21 , 
  pip INT_X2Y69 SE2END0 -> ES2BEG0 , 
  pip INT_X3Y69 ES2MID0 -> IMUX_B25 , 
  pip INT_X3Y70 EL2END0 -> IMUX_B7 , 
  ;

# =======================================================
# SUMMARY
# Number of Module Defs: 0
# Number of Module Insts: 0
# Number of Primitive Insts: 77
# Number of Nets: 150
# =======================================================

