[2025-09-17 08:23:23] START suite=qualcomm_srv trace=srv56_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv56_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2789460 heartbeat IPC: 3.585 cumulative IPC: 3.585 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5293154 cumulative IPC: 3.778 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5293154 cumulative IPC: 3.778 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5293155 heartbeat IPC: 3.994 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 15555868 heartbeat IPC: 0.9744 cumulative IPC: 0.9744 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 26054656 heartbeat IPC: 0.9525 cumulative IPC: 0.9633 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 36194669 heartbeat IPC: 0.9862 cumulative IPC: 0.9708 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 46266959 heartbeat IPC: 0.9928 cumulative IPC: 0.9762 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 56204234 heartbeat IPC: 1.006 cumulative IPC: 0.9821 (Simulation time: 00 hr 07 min 26 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 66534702 heartbeat IPC: 0.968 cumulative IPC: 0.9797 (Simulation time: 00 hr 08 min 39 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 76666985 heartbeat IPC: 0.9869 cumulative IPC: 0.9808 (Simulation time: 00 hr 09 min 54 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 86328545 heartbeat IPC: 1.035 cumulative IPC: 0.9872 (Simulation time: 00 hr 11 min 11 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv56_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000022 cycles: 96405983 heartbeat IPC: 0.9923 cumulative IPC: 0.9878 (Simulation time: 00 hr 12 min 32 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 100866834 cumulative IPC: 0.9914 (Simulation time: 00 hr 13 min 49 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 100866834 cumulative IPC: 0.9914 (Simulation time: 00 hr 13 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv56_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9914 instructions: 100000004 cycles: 100866834
CPU 0 Branch Prediction Accuracy: 93.7% MPKI: 11.29 Average ROB Occupancy at Mispredict: 42.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1807
BRANCH_INDIRECT: 0.3025
BRANCH_CONDITIONAL: 9.925
BRANCH_DIRECT_CALL: 0.3425
BRANCH_INDIRECT_CALL: 0.2212
BRANCH_RETURN: 0.3142


====Backend Stall Breakdown====
ROB_STALL: 1524723
LQ_STALL: 0
SQ_STALL: 346760


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 190.27199
REPLAY_LOAD: 71.50092
NON_REPLAY_LOAD: 17.027357

== Total ==
ADDR_TRANS: 423926
REPLAY_LOAD: 232521
NON_REPLAY_LOAD: 868276

== Counts ==
ADDR_TRANS: 2228
REPLAY_LOAD: 3252
NON_REPLAY_LOAD: 50993

cpu0->cpu0_STLB TOTAL        ACCESS:    1518572 HIT:    1347626 MISS:     170946 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1518572 HIT:    1347626 MISS:     170946 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 115.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4735987 HIT:    2755913 MISS:    1980074 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3677043 HIT:    2094196 MISS:    1582847 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     176377 HIT:      85218 MISS:      91159 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     528835 HIT:     526525 MISS:       2310 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     353732 HIT:      49974 MISS:     303758 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.42 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13926212 HIT:   10378569 MISS:    3547643 MSHR_MERGE:     983127
cpu0->cpu0_L1I LOAD         ACCESS:   13926212 HIT:   10378569 MISS:    3547643 MSHR_MERGE:     983127
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 23.99 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25000422 HIT:   22724678 MISS:    2275744 MSHR_MERGE:     633091
cpu0->cpu0_L1D LOAD         ACCESS:   14581282 HIT:   13098564 MISS:    1482718 MSHR_MERGE:     370190
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10027308 HIT:    9591264 MISS:     436044 MSHR_MERGE:     259651
cpu0->cpu0_L1D TRANSLATION  ACCESS:     391832 HIT:      34850 MISS:     356982 MSHR_MERGE:       3250
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 37.81 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11309462 HIT:   10528160 MISS:     781302 MSHR_MERGE:     411013
cpu0->cpu0_ITLB LOAD         ACCESS:   11309462 HIT:   10528160 MISS:     781302 MSHR_MERGE:     411013
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 19.09 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23504301 HIT:   21957951 MISS:    1546350 MSHR_MERGE:     398068
cpu0->cpu0_DTLB LOAD         ACCESS:   23504301 HIT:   21957951 MISS:    1546350 MSHR_MERGE:     398068
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 17.26 cycles
cpu0->LLC TOTAL        ACCESS:    2264334 HIT:    2045313 MISS:     219021 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1582847 HIT:    1431360 MISS:     151487 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      91159 HIT:      67328 MISS:      23831 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     286570 HIT:     286350 MISS:        220 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     303758 HIT:     260275 MISS:      43483 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.71 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4196
  ROW_BUFFER_MISS:     214606
  AVG DBUS CONGESTED CYCLE: 7.438
Channel 0 WQ ROW_BUFFER_HIT:      18683
  ROW_BUFFER_MISS:      91822
  FULL:          0
Channel 0 REFRESHES ISSUED:       8405

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       809225       255057       144236         7446
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          584         7148        42455         8238
  STLB miss resolved @ L2C                0         1092        13251        37886         3836
  STLB miss resolved @ LLC                0          809        28500       137781        15646
  STLB miss resolved @ MEM                0          185         4237        20988        24546

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              92344        17766       336771       127902         2764
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           62         2457        14021          878
  STLB miss resolved @ L2C                0          127         5208        14739          370
  STLB miss resolved @ LLC                0          188        15431        88131         1548
  STLB miss resolved @ MEM                0           57         2195         8961         3623
[2025-09-17 08:37:13] END   suite=qualcomm_srv trace=srv56_ap (rc=0)
