==39552== Cachegrind, a cache and branch-prediction profiler
==39552== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39552== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39552== Command: ./sift .
==39552== 
--39552-- warning: L3 cache found, using its data for the LL simulation.
--39552-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39552-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39552== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39552== (see section Limitations in user manual)
==39552== NOTE: further instances of this message will not be shown
==39552== 
==39552== I   refs:      3,167,698,646
==39552== I1  misses:            1,822
==39552== LLi misses:            1,817
==39552== I1  miss rate:          0.00%
==39552== LLi miss rate:          0.00%
==39552== 
==39552== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39552== D1  misses:        5,393,869  (  3,228,863 rd   +   2,165,006 wr)
==39552== LLd misses:        4,936,247  (  2,824,298 rd   +   2,111,949 wr)
==39552== D1  miss rate:           0.6% (        0.5%     +         0.7%  )
==39552== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39552== 
==39552== LL refs:           5,395,691  (  3,230,685 rd   +   2,165,006 wr)
==39552== LL misses:         4,938,064  (  2,826,115 rd   +   2,111,949 wr)
==39552== LL miss rate:            0.1% (        0.1%     +         0.7%  )
