`timescale 1ns / 1ps

module and_gate(
    input A, 
    input B,
    output Y);

and U1 (A, B, Y);  // Instantiating an AND gate 

endmodule
