[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS65023RSBT production of TEXAS INSTRUMENTS from the text:System PlatformTPS6502x\nDCDC1\nDCDC2\nDCDC3LDO1\nLDO1Example SoC\nCORE\n1.8-V IO \nDomain\nMemory3.3-V IO \nDomain\nMemory22 µF\n22 µF\n22 µF2.2 µH\n2.2 µH\n2.2 µH2.2 µF\n2.2 µF2.2 µF     BACKUP\nEnables \nand\nVout \nSelectDCDC1_EN\nDCDC2_EN\nDCDC3_EN\nLDO_EN\nDEFDCDC1\nDEFDCDC2\nDEFDCDC3+\n±\n+\n±R1\nR2Monitored \nVoltage1\nR3\nR4Monitored \nVoltage2\nRESPWRON System ResetPWRFAIL\nLOWBATT\nRTC AND \nVBACKUP\nPeripherals\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018\nTPS65023x Power Management IC(PMIC) With3DC/DCs, 3LDOs, I2CInterface andDVS\n11Features\n1•1.7-A, 90% Efficient Step-Down Converter for\nProcessor Core (VDCDC1)\n•1.2-A, Upto95% Efficient Step-Down Converter\nforSystem Voltage (VDCDC2)\n•1.0-A, 92% Efficient Step-Down Converter for\nMemory Voltage (VDCDC3)\n•30-mA LDO andSwitch forReal Time Clock\n(VRTC)\n•2×200-mA General-Purpose LDO\n•Dynamic Voltage Management forProcessor Core\n•Preselectable LDO Voltage Using Two Digital\nInput Pins\n•Externally Adjustable Reset Delay Time\n•Battery Backup Functionality\n•Separate Enable Pins forInductive Converters\n•I2C-Compatible Serial Interface\n•I2C™Setup andHold Timing:\n–TPS65023: 300ns\n–TPS65023B: 100ns\n•85-μAQuiescent Current\n•Low Ripple PFM Mode\n•Thermal Shutdown Protection\n•40-Pin, 5-mm ×5-mm WQFN Package\n2Applications\n•Digital Media Players\n•Internet Audio Players\n•Digital StillCameras\n•Smart Phones\n•Supply DaVinci ™DSP Family Solutions\n3Description\nThe TPS65023x device isanintegrated power\nmanagement ICforapplications powered byone\nLi-Ion orLi-Polymer cell, which require multiple power\nrails. The TPS65023x provides three highly efficient,\nstep-down converters targeted atproviding thecore\nvoltage, peripheral, I/O, and memory rails ina\nprocessor-based system. The core converter allows\nfor on-the-fly voltage changes through serial\ninterface, allowing thesystem toimplement dynamic\npower savings. Allthree step-down converters enter a\nlow-power mode atlight load formaximum efficiency\nacross thewidest possible range ofload currents.The TPS65023x also integrates twogeneral-purpose\n200-mA LDO voltage regulators, which areenabled\nwith anexternal input pin. Each LDO operates with\naninput voltage range from 1.5Vto6.5V,thus\nallowing them tobesupplied from one ofthestep-\ndown converters ordirectly from thebattery. The\ndefault output voltage oftheLDOs canbedigitally set\nto4different voltage combinations using the\nDEFLDO1 and DEFLDO2 pins. The serial interface\ncan beused fordynamic voltage scaling, masking\ninterrupts, orfordisabling orenabling andsetting the\nLDO output voltages. The interface iscompatible with\nboth thefast and standard mode I2Cspecifications,\nallowing transfers atupto400 kHz. The TPS65023x\nisavailable ina40-pin WQFN package, andoperates\nover afree-air temperature of–40°Cto85°C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS65023\nWQFN (40) 5.00 mm×5.00 mm\nTPS65023B\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic\n2TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 5\n6Specifications ......................................................... 7\n6.1 Absolute Maximum Ratings ...................................... 7\n6.2 ESD Ratings .............................................................. 7\n6.3 Recommended Operating Conditions ....................... 7\n6.4 Thermal Information .................................................. 8\n6.5 Electrical Characteristics ........................................... 8\n6.6 Electrical Characteristics: Supply Pins VCC,\nVINDCDC1, VINDCDC2, VINDCDC3 ...................... 10\n6.7 Electrical Characteristics: Supply Pins VBACKUP,\nVSYSIN, VRTC, VINLDO ......................................... 10\n6.8 Electrical Characteristics: VDCDC1 Step-Down\nConverter ................................................................. 11\n6.9 Electrical Characteristics: VDCDC2 Step-Down\nConverter ................................................................. 12\n6.10 Electrical Characteristics: VDCDC3 Step-Down\nConverter ................................................................. 12\n6.11 I2CTiming Requirements forTPS65023B ............ 13\n6.12 Typical Characteristics .......................................... 16\n7Detailed Description ............................................ 217.1 Overview ................................................................. 21\n7.2 Functional Block Diagram ....................................... 22\n7.3 Feature Description ................................................. 22\n7.4 Device Functional Modes ........................................ 27\n7.5 Programming ........................................................... 28\n7.6 Register Maps ......................................................... 31\n8Application andImplementation ........................ 37\n8.1 Application Information ............................................ 37\n8.2 Typical Application ................................................. 39\n9Power Supply Recommendations ...................... 44\n9.1 Requirements forSupply Voltages Below 3.0V.....44\n10Layout ................................................................... 45\n10.1 Layout Guidelines ................................................. 45\n10.2 Layout Example .................................................... 45\n11Device andDocumentation Support ................. 46\n11.1 Device Support ...................................................... 46\n11.2 Documentation Support ........................................ 46\n11.3 Related Links ........................................................ 46\n11.4 Community Resources .......................................... 46\n11.5 Trademarks ........................................................... 47\n11.6 Electrostatic Discharge Caution ............................ 47\n11.7 Glossary ................................................................ 47\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 47\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision K(December 2015) toRevision L Page\n•Changed thetitleofthedata sheet ....................................................................................................................................... 1\n•Replaced references ofTIPowerPAD ICpackage with thermal pad ................................................................................... 6\n•Added theDevice Support andDocumentation Support sections ....................................................................................... 46\n•Changed theElectrostatic Discharge Caution statement ..................................................................................................... 46\nChanges from Revision J(September 2011) toRevision K Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\nChanges from Revision I(July 2010) toRevision J Page\n•Added Thermal Information Table anddeleted Dissipation Ratings Table ............................................................................ 8\nChanges from Revision H(December 2009) toRevision I Page\n•Added I2CCompatible Serial Interface toFeatures list.......................................................................................................... 1\n•Added TPS65023B device specs ........................................................................................................................................... 1\n•Added ordering infoforTPS65023B device. ......................................................................................................................... 1\n•Added specs forTPS65023B device ...................................................................................................................................... 8\n3TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated•Changed "VBACKUP threshold "testcondition typographical error from "VBACKUP falling "to"VBACKUP rising "........... 11\n•Added specs forTPS65023B device .................................................................................................................................... 13\n•Added Differences table forTPS65023 andTPS65023B devices ....................................................................................... 39\nChanges from Revision G(October 2008) toRevision H Page\n•Changed IO(DCDC1) MAX from: 1500 mAto:1700 mA............................................................................................................. 7\n•Added High level input voltage fortheSDAT pin................................................................................................................... 8\n•Changed IOfrom:1500 mAMIN to1700 mA....................................................................................................................... 11\n•Changed IOmaximum from:1.5 Ato:1.7AforVDCDC1 fixed andadjustable output voltage testcondition specs. .......... 11\n•Changed IOmaximum from: 1500 mAto:1700 mAforVDCDC1 Load Regulation testcondition ...................................... 11\n•Changed VDCDC1 "soft-start ramp time"spec to:"tStartandtRamp"specifications with MIN TYP MAX values. .................. 11\n•Changed VDCDC2 "soft-start ramp time"spec To:"tStartandtRamp"specifications with MIN TYP MAX values. ................. 12\n•Changed VDCDC3 "soft-start ramp time"spec To:"tStartandtRamp"specifications with MIN TYP MAX values. ................. 13\n•Changed FBD graphic toshow 1700 mAforDCDC1 Buck Converter ................................................................................ 22\n•Changed textstring from: "1.2Vor1.8V"to:"1.2Vto1.6V"intheSTEP-DOWN CONVERTERS.,VDCDC1....\ndescription. ........................................................................................................................................................................... 24\n•Changed graphic entity totheoneused intheApplication Note SLVA273 ......................................................................... 39\nChanges from Revision F(July 2007) toRevision G Page\n•Changed theInterrupt Management andtheINTPinsection. ............................................................................................. 28\nChanges from Revision E(January 2007) toRevision F Page\n•Changed textstring from: "IfitistiedtoVCC, thedefault is2.5V"To:"IfitistiedtoVCC, thedefault is3.3V"............... 24\nChanges from Revision D(December 2006) toRevision E Page\n•Changed LDO1 output voltage range from: 3.3to:3.3.......................................................................................................... 9\n•Changed textstring from: "VDCDC2 converter defaults to1.8Vor2.5V"to:"VDCDC2 converter defaults to1.8V\nor3.3V"................................................................................................................................................................................ 24\nChanges from Revision C(October 2006) toRevision D Page\n•Changed Typical Configuration forTiDaVinci Processors .................................................................................................. 39\nChanges from Revision B(June 2006) toRevision C Page\n•Changed from: ADCoupled to:ADCoupled -Figure 16.................................................................................................... 17\n•Changed from: ADCoupled to:ADCoupled -Figure 17.................................................................................................... 18\nChanges from Revision A(June 2006) toRevision B Page\n•Changed from: 1.5A and97% Efficient Step-Down to:1.7A and90% Efficient Step-Down .................................................. 1\n•Changed from: 6mm×6mmQFN Package to:5mm×5mmQFN Package .................................................................... 1\n•Changed from: RHA package to:RSB package .................................................................................................................... 1\n•Changed from: O(DCDC2) to:IO(DCDC1) ........................................................................................................................................ 7\n•Changed Forward current limit -removed TBD andadded values ...................................................................................... 11\n4TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated•Changed Fixed output voltage -removed TBD andadded values ...................................................................................... 11\n•Changed Fixed output voltage -removed TBD andadded values ...................................................................................... 12\n•Added VINDCDC3 =3.6VtoMaximum output current ....................................................................................................... 12\n•Changed Fixed output voltage -removed TBD andadded values ...................................................................................... 13\n•Changed Figure 3(DVS Timing) .......................................................................................................................................... 15\n•Changed Figure 11(Graph -DCDC2: OUTPUT VOLTAGE) ............................................................................................... 17\n•Added Figure 12(Graph -DCDC3: OUTPUT VOLTAGE ).................................................................................................. 17\n•Changed Figure 20(Graph -VDCDC2 OUTPUT VOLTAGE RIPPLE) ............................................................................... 18\n•Added Reset Condition ofDCDC1 Information .................................................................................................................... 37\n•Changed Typical Configuration forTiDaVinci Processors .................................................................................................. 39\n•Changed from: TPS65023 typically usea3.3μHoutput inductor to:TPS65023 typically usea2.2μHoutput inductor ....40\n•Changed from: VDCDC3 to:VDCDC1 ................................................................................................................................. 41\n•Changed from: VDEFDCDC3 to:DEFDCDC1 ..................................................................................................................... 41\n•Changed from: 2.5Vto3.3V(Table 20)............................................................................................................................. 41\nChanges from Original (May 2006) toRevision A Page\n•Changed Electrical Characteristics: VDCDC1 Step-Down Converter .................................................................................. 11\n•Changed Electrical Characteristics: VDCDC3 Step-Down Converter ................................................................................. 12\n•Changed CON_CTRL Register Address -Column B0default value changed from 1to0.................................................. 33\n•Changed VDCDC# toVDCDC1 ........................................................................................................................................... 35\n1\n2\n3\n4\n5\n6\n7\n8\n9\n1030\n29\n28\n27\n26\n25\n24\n23\n22\n21\n11 12 13 14 15 16 17 18 19 2040 39 38 37 36 35 34 33 32 31\nDEFDCDC3\nVDCDC3\nPGND3\nL3\nVINDCDC3\nVINDCDC1\nL1\nPGND1\nVDCDC1\nDEFDCDC1\nHOT_RESETDEFLDO1DEFLDO2VSYSIN\nVBACKUPVRTCAGND2 VINLDOVLDO1 VLDO2SCLK\nSDAT\nINT\nRESPWRON\nTRESPWRON\nDCDC1_EN\nDCDC2_EN\nDCDC3_EN\nLDO_EN\nLOWBATAGND1LOWBAT_SNSPWRFAIL_SNS\nVCC\nVINDCDC2L2PGND2\nVDCDC2\nDEFDCDC2PWRFAIL\n5TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated5PinConfiguration andFunctions\nRSB Package\n40-Pin WQFN\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nSWITCHING REGULATOR SECTION\nAGND1 40 — Analog ground. Allanalog ground pins areconnected internally onthechip.\nAGND2 17 — Analog ground. Allanalog ground pins areconnected internally onthechip.\nDCDC1_EN 25 I VDCDC1 enable pin.Alogic high enables theregulator, alogic lowdisables theregulator.\nDCDC2_EN 24 I VDCDC2 enable pin.Alogic high enables theregulator, alogic lowdisables theregulator.\nDCDC3_EN 23 I VDCDC3 enable pin.Alogic high enables theregulator, alogic lowdisables theregulator.\nDEFDCDC1 10 IInput signal indicating default VDCDC1 voltage, 0=1.2V,1=1.6VDEFDCDC1 canalso be\nconnected toaresistor divider between VDCDC1 andGND, iftheoutput voltage oftheDCDC1\nconverter issetinarange from 0.6VtoVINDCDC1 V.\nDEFDCDC2 32 IInput signal indicating default VDCDC2 voltage, 0=1.8V,1=3.3VDEFDCDC2 canalso be\nconnected toaresistor divider between VDCDC2 andGND, iftheoutput voltage oftheDCDC2\nconverter issetinarange from 0.6VtoVINDCDC2 V.\nDEFDCDC3 1 IInput signal indicating default VDCDC3 voltage, 0=1.8V,1=3.3VDEFDCDC3 canalso be\nconnected toaresistor divider between VDCDC3 andGND, iftheoutput voltage oftheDCDC3\nconverter issetinarange from 0.6VtoVINDCDC3 V.\nL1 7 — Switch pinofVDCDC1 converter. TheVDCDC1 inductor isconnected here.\nL2 35 — Switch pinofVDCDC2 converter. TheVDCDC2 inductor isconnected here.\nL3 4 — Switch pinofVDCDC3 converter. TheVDCDC3 inductor isconnected here.\nPGND1 8 — Power ground forVDCDC1 converter\n6TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAME NO.\nPGND2 34 — Power ground forVDCDC2 converter\nPGND3 3 — Power ground forVDCDC3 converter\nVCC 37 IPower supply fordigital andanalog circuitry ofVDCDC1, VDCDC2, andVDCDC3 DC-DC converters.\nVCC must beconnected tothesame voltage supply asVINDCDC3, VINDCDC1, andVINDCDC2.\nVCC also supplies serial interface block.\nVDCDC1 9 I VDCDC1 feedback voltage sense input. Connect directly toVDCDC1\nVDCDC2 33 I VDCDC2 feedback voltage sense input. Connect directly toVDCDC2\nVDCDC3 2 I VDCDC3 feedback voltage sense input. Connect directly toVDCDC3\nVINDCDC1 6 IInput voltage forVDCDC1 step-down converter. VINDCDC1 must beconnected tothesame voltage\nsupply asVINDCDC2, VINDCDC3, andVCC.\nVINDCDC2 36 IInput voltage forVDCDC2 step-down converter. VINDCDC2 must beconnected tothesame voltage\nsupply asVINDCDC1, VINDCDC3, andVCC.\nVINDCDC3 5 IInput voltage forVDCDC3 step-down converter. VINDCDC3 must beconnected tothesame voltage\nsupply asVINDCDC1, VINDCDC2, andVCC.\nThermal Pad — — Connect thepower padtoanalog ground\nLDO REGULATOR SECTION\nDEFLD01 12 I Digital input. DEFLD01 sets thedefault output voltage ofLDO1 andLDO2.\nDEFLD02 13 I Digital input. DEFLD02 sets thedefault output voltage ofLDO1 andLDO2.\nLDO_EN 22 I Enable input forLDO1 andLDO2. Alogic high enables theLDOs andalogic lowdisables theLDOs.\nVBACKUP 15 I Connect thebackup battery tothisinput pin\nVINLDO 19 I Input voltage forLDO1 andLDO2\nVLDO1 20 O Output voltage ofLDO1\nVLDO2 18 O Output voltage ofLDO2\nVRTC 16 O Output voltage oftheLDO andswitch fortherealtime clock\nVSYSIN 14 I Input ofsystem voltage forVRTC switch\nCONTROL AND I2CSECTION\nHOT_RESET 11 I Push button input thatreboots orwakes uptheprocessor through theRESPWRON output pin.\nINT 28 O Open-drain output\nLOW_BAT 21 O Open-drain output ofLOW_BAT comparator\nLOWBAT_SNS 39 I Input forthecomparator driving theLOW_BAT output.\nPWRFAIL 31 O Open-drain output. Active lowwhen PWRFAIL comparator indicates lowVBAT condition.\nPWRFAIL_SNS 38 I Input forthecomparator driving thePWRFAIL output\nRESPWRON 27 O Open-drain system reset output\nSCLK 30 I Serial interface clock line\nSDAT 29 I/O Serial interface data andaddress\nTRESPWRON 26 I Connect thetiming capacitor toTRESPWRON tosetthereset delay time: 1nF→100ms\n7TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVI Input voltage onallpins except AGND andPGND pins with respect toAGND –0.3 7 V\nCurrent atVINDCDC1, L1,PGND1, VINDCDC2, L2,PGND2, VINDCDC3, L3,\nPGND32000 mA\nPeak current atallother pins 1000 mA\nContinuous total power dissipation SeeThermal Information\nTA Operating free-air temperature –40 85 °C\nTJ Maximum junction temperature 125 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n(1) When using anexternal resistor divider atDEFDCDC3, DEFDCDC2, andDEFDCDC1\n(2) SeeApplication Information section formore information.6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVCCInput voltage step-down converters\n(VINDCDC1, VINDCDC2, VINDCDC3); pins need tobetiedtothesame\nvoltage rail2.5 6 V\nVOOutput voltage forVDCDC1 step-down converter(1)0.6 VINDCDC1\nV Output voltage forVDCDC2 step-down converter(1)0.6 VINDCDC2\nOutput voltage forVDCDC3 step-down converter(1)0.6 VINDCDC3\nVI Input voltage forLDOs (VINLDO1, VINLDO2) 1.5 6.5 V\nVO Output voltage forLDOs (VLDO1, VLDO2) 1 VINLDO1 –2 V\nIO(DCDC1) Output current atL1 1700 mA\nInductor atL1(2)1.5 2.2 μH\nCI(DCDC1) Input capacitor atVINDCDC1(2)10 μF\nCO(DCDC1) Output capacitor atVDCDC1(2)10 22 μF\nIO(DCDC2) Output current atL2 1200 mA\nInductor atL2(2)1.5 2.2 μH\nCI(DCDC2) Input capacitor atVINDCDC2(2)10 μF\nCO(DCDC2) Output capacitor atVDCDC2(2)10 22 μF\nIO(DCDC3) Output current atL3 1000 mA\nInductor atL3(2)1.5 2.2 μH\nCI(DCDC3) Input capacitor atVINDCDC3(2)10 μF\nCO(DCDC3) Output capacitor atVDCDC3(2)10 22 μF\nCI(VCC) Input capacitor atVCC(2)1 μF\nCi(VINLDO) Input capacitor atVINLDO(2)1 μF\nCO(VLDO1-2) Output capacitor atVLDO1, VLDO2(2)2.2 μF\n8TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedRecommended Operating Conditions (continued)\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\n(3) Upto3mAcanflow intoVCCwhen all3converters arerunning inPWM. This resistor causes theUVLO threshold tobeshifted\naccordingly.IO(VLDO1-2) Output current atVLDO1, VLDO2 200 mA\nCO(VRTC) Output capacitor atVRTC(2)4.7 μF\nTA Operating ambient temperature –40 85 °C\nTJ Operating junction temperature –40 125 °C\nResistor from VINDCDC3, VINDCDC2, VINDCDC1 toVCC used forfiltering(3)1 10Ω\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport .6.4 Thermal Information\nTHERMAL METRIC(1)TPS65023x\nUNIT RSB (WQFN)\n40PINS\nRθJA Junction-to-ambient thermal resistance 32.7 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 15.3 °C/W\nRθJB Junction-to-board thermal resistance 13.6 °C/W\nψJT Junction-to-top characterization parameter 0.1 °C/W\nψJB Junction-to-board characterization parameter 5.4 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.1 °C/W\n(1) Typical values areatTA=25°C,unless otherwise noted.6.5 Electrical Characteristics\nVINDCDC1 =VINDCDC2 =VINDCDC3 =VCC =VINLDO =3.6V,VBACKUP =3V,TA=–40°Cto85°C(unless otherwise\nnoted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nCONTROL SIGNALS: SCLK, SDAT (INPUT) FOR TPS65023\nVIHHigh level input voltage (except the\nSDAT pin)Resistor pullup atSCLK =4.7kΩ,pulled to\nVRTC1.3 VCC V\nVIH High level input voltage fortheSDAT pinResistor pullup atSDAT =4.7kΩ,pulled to\nVRTC1.45 VCC V\nVIL Low level input voltageResistor pullup atSCLK andSDAT =4.7kΩ,\npulled toVRTC0 0.4 V\nIH Input bias current 0.01 0.1μA\nCONTROL SIGNALS: SCLK, SDAT (INPUT) FOR TPS65023B\nVIH High level input voltage fortheSCLK pinRpullup atSCLK =4.7kΩ,pulled toVRTC;\nForVCC=2.5Vto5.25 V1.4 VCC V\nVIH High level input voltage fortheSDAT pinRpullup atSDAT =4.7kΩ,pulled toVRTC;\nForVCC=2.5Vto5.25 V1.69 VCC V\nVIH High level input voltage fortheSDAT pinRpullup atSDAT =4.7kΩ,pulled toVRTC;\nForVCC=2.5Vto4.5V1.55 VCC V\nVIL Low level input voltageRpullup atSCLK andSDAT =4.7kΩ,pulled to\nVRTC0 0.35 V\nIH Input bias current 0.01 0.1μA\nCONTROL SIGNALS: HOT_RESET, DCDC1_EN, DCDC2_EN, DCDC3_EN, LDO_EN, DEFLDO1, DEFLDO2\nVIH High-level input voltage 1.3 VCC V\nVIL Low-level input voltage 0 0.4 V\nIIB Input bias current 0.01 0.1μA\ntdeglitch Deglitch time atHOT_RESET 25 30 35 ms\n9TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nVINDCDC1 =VINDCDC2 =VINDCDC3 =VCC =VINLDO =3.6V,VBACKUP =3V,TA=–40°Cto85°C(unless otherwise\nnoted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nCONTROL SIGNALS: LOWBAT, PWRFAIL, RESPWRON, INT,SDAT (OUTPUT)\nVOH High-level output voltage 6 V\nVOL Low-level output voltage IIL=5mA 0 0.3 V\nDuration oflowpulse atRESPWRON External capacitor 1nF 100 ms\nICONSTInternal charge /discharge current onpin\nTRESPWRONUsed forgenerating RESPWRON delay1.7 2 2.3μA\nTRESPWRON_LOWTHInternal lower comparator threshold on\npinTRESPWRONUsed forgenerating RESPWRON delay0.225 0.25 0.275 V\nTRESPWRON_UPTHInternal upper comparator threshold on\npinTRESPWRONUsed forgenerating RESPWRON delay0.97 1 1.103 V\nResetpwron threshold VRTC falling –3% 2.4 3% V\nResetpwron threshold VRTC rising –3% 2.52 3% V\nILK Leakage current Output inactive high 0.1μA\nVLDO1 AND VLDO2 LOW DROPOUT REGULATORS\nVI Input voltage range forLDO1, 2 1.5 6.5 V\nVO(LD01) LDO1 output voltage range 1 3.15 V\nVO(LDO2) LDO2 output voltage range 1 3.3 V\nIOMaximum output current forLDO1,\nLDO2VI=1.8V,VO=1.3V 200\nmA\nVI=1.5V,VO=1.3V 120\nI(SC)LDO1 andLDO2 short-circuit current\nlimitV(LDO1) =GND, V(LDO2) =GND 400 mA\nMinimum voltage drop atLDO1, LDO2IO=50mA, VINLDO =1.8V 120\nmV IO=50mA, VINLDO =1.5V 65 150\nIO=200mA, VINLDO =1.8V 300\nOutput voltage accuracy forLDO1,\nLDO2IO=10mA –2% 1%\nLine regulation forLDO1, LDO2VINLDO1, 2=VLDO1,2 +0.5V\n(min. 2.5V)to6.5V,IO=10mA–1% 1%\nLoad regulation forLDO1, LDO2 IO=0mAto50mA –1% 1%\nRegulation time forLDO1, LDO2 Load change from 10% to90% 10 μs\nANALOGIC SIGNALS DEFDCDC1, DEFDCDC2, DEFDCDC3\nVIH High-level input voltage 1.3 VCC V\nVIL Low-level input voltage 0 0.1 V\nInput bias current 0.001 0.05 μA\nTHERMAL SHUTDOWN\nT(SD) Thermal shutdown Increasing junction temperature 160 °C\nThermal shutdown hysteresis Decreasing junction temperature 20 °C\nINTERNAL UNDERVOLTAGE LOCK OUT\nUVLO Internal UVLO VCC falling –2% 2.35 2% V\nV(UVLO_HYST) Internal UVLO comparator hysteresis 120 mV\nVOLTAGE DETECTOR COMPARATORS\nComparator threshold\n(PWRFAIL_SNS, LOWBAT_SNS)Falling threshold –1% 1 1% V\nHysteresis 40 50 60 mV\nPropagation delay 25-mV overdrive 10μs\nPOWER-GOOD\nV(PGOODF)VDCDC1, VDCDC2, VDCDC3, VLDO1,\nVLDO2, decreasing–12% –10% –8%\nV(PGOODR)VDCDC1, VDCDC2, VDCDC3, VLDO1,\nVLDO2, increasing–7% –5% –3%\n10TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated(1) Typical values areatTA=25°C,unless otherwise noted.6.6 Electrical Characteristics: Supply Pins VCC, VINDCDC1, VINDCDC2, VINDCDC3\nVINDCDC1 =VINDCDC2 =VINDCDC3 =VCC =VINLDO =3.6V,VBACKUP =3V,TA=–40°Cto85°C(unless otherwise\nnoted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nI(q)Operating quiescent\ncurrent, PFMAll3DCDC converters enabled, zero\nload, andnoswitching, LDOs enabledVCC =3.6V,VBACKUP =3V;\nV(VSYSIN) =0V85 100\nμAAll3DCDC converters enabled, zero\nload, andnoswitching, LDOs offVCC =3.6V,VBACKUP =3V;\nV(VSYSIN) =0V78 90\nDCDC1 andDCDC2 converters\nenabled, zero load, andnoswitching,\nLDOs offVCC =3.6V,VBACKUP =3V;\nV(VSYSIN) =0V57 70\nDCDC1 converter enabled, zero load,\nandnoswitching, LDOs offVCC =3.6V,VBACKUP =3V;\nV(VSYSIN) =0V43 55\nII Current intoVCC; PWMAll3DCDC converters enabled and\nrunning inPWM, LDOs offVCC =3.6V,VBACKUP =3V;\nV(VSYSIN) =0V2 3\nmADCDC1 andDCDC2 converters\nenabled andrunning inPWM, LDOs\noffVCC =3.6V,VBACKUP =3V;\nV(VSYSIN) =0V1.5 2.5\nDCDC1 converter enabled andrunning\ninPWM, LDOs offVCC =3.6V,VBACKUP =3V;\nV(VSYSIN) =0V0.85 2\nI(q) Quiescent current Allconverters disabled, LDOs offVCC =3.6V,VBACKUP =3V;\nV(VSYSIN) =0V23 33μA\nVCC =2.6V,VBACKUP =3V;\nV(VSYSIN) =0V3.5 5μA\nVCC =3.6V,VBACKUP =0V;\nV(VSYSIN) =0V43μA\n(1) Typical values areatTA=25°C,unless otherwise noted.\n(2) Based ontherequirements fortheIntel PXA270 processor.6.7 Electrical Characteristics: Supply Pins VBACKUP, VSYSIN, VRTC, VINLDO\nVINDCDC1 =VINDCDC2 =VINDCDC3 =VCC =VINLDO =3.6V,VBACKUP =3V,TA=–40°Cto85°C(unless otherwise\nnoted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nVBACKUP, VSYSIN, VRTC\nI(q) Operating quiescent currentVBACKUP =3V,VSYSIN =0V;\nVCC =2.6V,current intoVBACKUP20 33μA\nI(SD) Operating quiescent currentVBACKUP <V_VBACKUP, current into\nVBACKUP2 3μA\nVRTC LDO output voltage VSYSIN =VBACKUP =0V,IO=0mA 3 V\nIO Output current forVRTC VSYSIN <2.57 VandVBACKUP <2.57 V 30 mA\nVRTC short-circuit current limit VRTC =GND; VSYSIN =VBACKUP =0V 100 mA\nMaximum output current atVRTC for\nRESPWRON =1VRTC >2.6V,VCC=3V;\nVSYSIN =VBACKUP =0V30 mA\nVO Output voltage accuracy forVRTC VSYSIN =VBACKUP =0V;IO=0mA –1% 1%\nLine regulation forVRTC VCC =VRTC +0.5Vto6.5V,IO=5mA –1% 1%\nLoad regulation VRTCIO=1mAto30mA;\nVSYSIN =VBACKUP =0V–3% 1%\nRegulation time forVRTC Load change from 10% to90% 10 μs\nIlkg Input leakage current atVSYSIN VSYSIN <V_VSYSIN 2μA\nrDS(on) ofVSYSIN switch 12.5 Ω\nrDS(on) ofVBACKUP switch 12.5 Ω\nInput voltage range atVBACKUP(2)2.73 3.75 V\nInput voltage range atVSYSIN(2)2.73 3.75 V\nVSYSIN threshold VSYSIN falling –3% 2.55 3% V\n11TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedElectrical Characteristics: Supply Pins VBACKUP, VSYSIN, VRTC, VINLDO (continued)\nVINDCDC1 =VINDCDC2 =VINDCDC3 =VCC =VINLDO =3.6V,VBACKUP =3V,TA=–40°Cto85°C(unless otherwise\nnoted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nVSYSIN threshold VSYSIN rising –3% 2.65 3% V\nVBACKUP threshold VBACKUP falling –3% 2.55 3% V\nVBACKUP threshold VBACKUP rising –3% 2.65 3% V\nVINLDO\nI(q) Operating quiescent currentCurrent perLDO intoVINLDO\nforLDO_CTRL =0x016 30μA\nI(SD) Shutdown currentTotal current forboth LDOs intoVINLDO,\nVLDO =0V0.1 1μA\n(1) Typical values areatTA=25°C,unless otherwise noted.6.8 Electrical Characteristics: VDCDC1 Step-Down Converter\nVINDCDC1 =VINDCDC2 =VINDCDC3 =VCC =VINLDO =3.6V,VBACKUP =3V,TA=–40°Cto85°C(unless otherwise\nnoted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nVI Input voltage range, VINDCDC1 2.5 6 V\nIO Maximum output current 1700 mA\nI(SD) Shutdown supply current inVINDCDC1 DCDC1_EN =GND 0.1 1μA\nrDS(on) P-channel MOSFET on-resistance VINDCDC1 =V(GS)=3.6V 125 261 mΩ\nIlkg P-channel leakage current VINDCDC1 =6V 2μA\nrDS(on) N-channel MOSFET on-resistance VINDCDC1 =V(GS)=3.6V 130 260 mΩ\nIlkg N-channel leakage current V(DS)=6V 7 10μA\nForward current limit (P-channel and\nN-channel)2.5V<VI(MAIN) <6V 1.94 2.19 2.44 A\nfS Oscillator frequency 1.95 2.25 2.55 MHz\nFixed output voltage\nFPWMDCDC1 =0\nAllVDCDC1VINDCDC1 =2.5Vto6V;\n0mA≤IO≤1.7A–2% 2%\nFixed output voltage\nFPWMDCDC1 =1VINDCDC1 =2.5Vto6V;\n0mA≤IO≤1.7A–1% 1%\nAdjustable output voltage with resistor divider\natDEFDCDC1; FPWMDCDC1 =0VINDCDC1 =VDCDC1 +0.5V(min 2.5V)\nto6V;0mA≤IO≤1.7A–2% 2%\nAdjustable output voltage with resistor divider\natDEFDCDC1; FPWMDCDC1 =1VINDCDC1 =VDCDC1 +0.5V(min 2.5V)\nto6V;0mA≤IO≤1.7A–1% 1%\nLine RegulationVINDCDC1 =VDCDC1 +0.3V(min. 2.5V)\nto6V;IO=10mA0% V\nLoad Regulation IO=10mAto1700 mA 0.25% A\ntStart Start-up time Time from active ENtostart switching 145 175 200μs\ntRamp VOUTramp-up time Time toramp from 5%to95% ofVOUT 400 750 1000 μs\nInternal resistance from L1toGND 1 MΩ\nVDCDC1 discharge resistance DCDC1 discharge =1 300 Ω\n12TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated(1) Typical values areatTA=25°C,unless otherwise noted.6.9 Electrical Characteristics: VDCDC2 Step-Down Converter\nVINDCDC1 =VINDCDC2 =VINDCDC3 =VCC =VINLDO =3.6V,VBACKUP =3V,TA=–40°Cto85°C(unless otherwise\nnoted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nVI Input voltage range, VINDCDC2 2.5 6 V\nIO Maximum output currentDEFDCDC2 =GND 1200\nmA VINDCDC2 =3.6V;\n3.3V-1%≤VDCDC2 ≤3.3V +1%1000\nI(SD) Shutdown supply current inVINDCDC2 DCDC2_EN =GND 0.1 1μA\nrDS(on) P-channel MOSFET on-resistance VINDCDC2 =V(GS)=3.6V 140 300 mΩ\nIlkg P-channel leakage current VINDCDC2 =6V 2μA\nrDS(on) N-channel MOSFET on-resistance VINDCDC2 =V(GS)=3.6V 150 297 mΩ\nIlkg N-channel leakage current V(DS)=6V 7 10μA\nILIMFForward current limit (P-channel andN-\nchannel)2.5V<VINDCDC2 <6V 1.74 1.94 2.12 A\nfS Oscillator frequency 1.95 2.25 2.55 MHz\nFixed output voltage\nFPWMDCDC2=0VDCDC2 =1.8VVINDCDC2 =2.5Vto6V;\n0mA≤IO≤1.2A–2% 2%\nVDCDC2 =3.3VVINDCDC2 =3.7Vto6V;\n0mA≤IO≤1.2A–1% 1%\nFixed output voltage\nFPWMDCDC2=1VDCDC2 =1.8VVINDCDC2 =2.5Vto6V;\n0mA≤IO≤1.2A–2% 2%\nVDCDC2 =3.3VVINDCDC2 =3.7Vto6V;\n0mA≤IO≤1.2A–1% 1%\nAdjustable output voltage with resistor\ndivider atDEFDCDC2 FPWMDCDC2=0VINDCDC2 =VDCDC2 +0.3V(min 2.5V)to6\nV;0mA≤IO≤1A–2% 2%\nAdjustable output voltage with resistor\ndivider atDEFDCDC2; FPWMDCDC2=1VINDCDC2 =VDCDC2 +0.3V(min 2.5V)to6\nV;0mA≤IO≤1A–1% 1%\nLine RegulationVINDCDC2 =VDCDC2 +0.3V(min. 2.5V)to6\nV;IO=10mA0% V\nLoad Regulation IO=10mAto1000 mA 0.25% A\ntStart Start-up time Time from active ENtostart switching 145 175 200 µs\ntRamp VOUTramp-up time Time toramp from 5%to95% ofVOUT 400 750 1000 μs\nInternal resistance from L2toGND 1 MΩ\nVDCDC2 discharge resistance DCDC2 discharge =1 300 Ω\n(1) Typical values areatTA=25°C,unless otherwise noted.6.10 Electrical Characteristics: VDCDC3 Step-Down Converter\nVINDCDC1 =VINDCDC2 =VINDCDC3 =VCC =VINLDO =3.6V,VBACKUP =3V,TA=–40°Cto85°C(unless otherwise\nnoted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nVI Input voltage range, VINDCDC3 2.5 6 V\nIO Maximum output currentDEFDCDC3 =GND 1000\nmA VINDCDC3 =3.6V;\n3.3V -1%≤VDCDC3 ≤3.3V +1%525\nI(SD) Shutdown supply current inVINDCDC3 DCDC3_EN =GND 0.1 1μA\nrDS(on) P-channel MOSFET on-resistance VINDCDC3 =V(GS)=3.6V 310 698 mΩ\nIlkg P-channel leakage current VINDCDC3 =6V 0.1 2μA\nrDS(on) N-channel MOSFET on-resistance VINDCDC3 =V(GS)=3.6V 220 503 mΩ\nIlkg N-channel leakage current V(DS)=6V 7 10μA\nForward current limit (P-channel andN-\nchannel)2.5V<VINDCDC3 <6V 1.28 1.49 1.69 A\n13TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedElectrical Characteristics: VDCDC3 Step-Down Converter (continued)\nVINDCDC1 =VINDCDC2 =VINDCDC3 =VCC =VINLDO =3.6V,VBACKUP =3V,TA=–40°Cto85°C(unless otherwise\nnoted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nfS Oscillator frequency 1.95 2.25 2.55 MHz\nFixed output voltage\nFPWMDCDC3=0VDCDC3 =1.8VVINDCDC3 =2.5Vto6V;\n0mA≤IO≤1A–2% 2%\nVDCDC3 =3.3VVINDCDC3 =3.6Vto6V;\n0mA≤IO≤1A–1% 1%\nFixed output voltage\nFPWMDCDC3=1VDCDC3 =1.8VVINDCDC3 =2.5Vto6V;\n0mA≤IO≤1A–2% 2%\nVDCDC3 =3.3VVINDCDC3 =3.6Vto6V;\n0mA≤IO≤1A–1% 1%\nAdjustable output voltage with resistor\ndivider atDEFDCDC3 FPWMDCDC3=0VINDCDC3 =VDCDC3 +0.5V(min 2.5V)to\n6V;0mA≤IO≤800mA–2% 2%\nAdjustable output voltage with resistor\ndivider atDEFDCDC3; FPWMDCDC3=1VINDCDC3 =VDCDC3 +0.5V(min 2.5V)to\n6V;0mA≤IO≤800mA–1% 1%\nLine RegulationVINDCDC3 =VDCDC3 +0.3V(min. 2.5V)to\n6V;IO=10mA0% V\nLoad Regulation IO=10mAto1000 mA 0.25% A\ntStart Start-up time Time from active ENtostart switching 145 175 200 µs\ntRamp VOUTramp-up time Time toramp from 5%to95% ofVOUT 400 750 1000 μs\nInternal resistance from L3toGND 1 MΩ\nVDCDC3 discharge resistance DCDC3 discharge =1 300 Ω\n6.11 I2CTiming Requirements forTPS65023B\nVINDCDC1 =VINDCDC2 =VINDCDC3 =VCC =VINLDO =2.5Vto5.5V,VBACKUP =3.0V,TA=–40°Cto85°C\nMIN MAX UNIT\nfMAX Clock frequency 400 kHz\ntwH(HIGH) Clock high time 600 ns\ntwL(LOW) Clock lowtime 1300 ns\ntR DATA andCLK risetime 300 ns\ntF DATA andCLK falltime 300 ns\nth(STA) Hold time (repeated) START condition (after thisperiod thefirstclock pulse isgenerated) 600 ns\ntsu(DATA) Setup time forrepeated START condition 600 ns\nth(DATA) Data input hold time 100 ns\ntsu(DATA) Data input setup time 100 ns\ntsu(STO) STOP condition setup time 600 ns\nt(BUF) Busfreetime 1300 ns\nVCC\nUVLO*\nVRTC\nVSYSIN=VBACKUP=GND;\nVINLDO=VCCtNRESPWRON\nDCDCx_EN\nVODCDCx\n*...□internal□signal0.8V1.9V\n2.52V\n3.0V\nRamp□within\n800μs\nLDO_ENslope□depending\non□load2.47V\nVOLDOx2.4V2.35V\n1.2V1.9V\nRESPWRON\n14TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedFigure 1.HOT_RESET Timing\nFigure 2.Power-Up andPower-Down Timing\nCLKDATA\nSTA STA STO STOth(STA)t(BUF)\nt(LOW)\ntrtf\nth(DATA)tsu(DATA)tsu(STA)th(STA)\ntsu(STO)t(HIGH)\n15TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedFigure 3.DVS Timing\nFigure 4.Serial I/FTiming Diagram\n0102030405060708090100\n0.01 0.1 1 10 100 1□k 10□k\nI -□Output□Current□-□mAOEfficiency□-□%T =□25°C\nV =□1.8□V\nPWM□ModeA\nO\nV =□4.2□VIV =□2.5□VI\nV =□3.6□VI\nV =□5□VI\n0102030405060708090100\n0.01 0.1 1 10 100 1□k 10□k\nI -□Output□Current□-□mAOEfficiency□-□%\nT =□25°C\nV =□1.8□V\nPWM/PFM□ModeA\nOV =□4.2□VIV =□2.5□VI\nV =□3.6□VI\nV =□5□VI\n0102030405060708090100\n0.01 0.1 1 10 100 1□k 10□k\nI -□Output□Current□-□mAOEfficiency□-□%T =□25°C\nV =□1.2□V\nPWM□ModeA\nO\nV =□4.2□VIV =□2.5□VI\nV =□3.6□VI\nV =□5□VI\n0102030405060708090100\n0.01 0.1 1 10 100 1□k 10□k\nI -□Output□Current□-□mAOEfficiency□-□%\nT =□25°C\nV =□1.2□V\nPWM/PFM□ModeA\nOV =□4.2□VIV =□2.5□VI\nV =□3.6□VI\nV =□5□VI\n16TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated6.12 Typical Characteristics\nTable 1.Table ofGraphs\nFIGURE\nη Efficiency vsOutput currentFigure 5,Figure 6,Figure 7,\nFigure 8,Figure 9,Figure 10\nOutput voltage vsOutput current at85°C Figure 11,Figure 12\nLine transient response Figure 13,Figure 14,Figure 15\nLoad transient response Figure 16,Figure 17,Figure 18\nVDCDC2 PFM operation Figure 19\nVDCDC2 lowripple PFM operation Figure 20\nVDCDC2 PWM operation Figure 21\nStartup VDCDC1, VDCDC2 andVDCDC3 Figure 22\nStartup LDO1 andLDO2 Figure 23\nLine transient response Figure 24,Figure 25,Figure 26\nLoad transient response Figure 27,Figure 28,Figure 29\nFigure 5.DCDC1: Efficiency vsOutput Current Figure 6.DCDC1: Efficiency vsOutput Current\nFigure 7.DCDC2: Efficiency vsOutput Current Figure 8.DCDC2: Efficiency vsOutput Current\nC2□Pk-Pk\n48.9□mV\nC2□Mean\n1.81053□V\nC1□High\n4.01□V\nC1□Low\n3.02□VVINDCDC2\nVDCDC2\nI =□100□mA\nVINDCDC2□=□3□V□-□4□V\nDEFDCDC2□=□GND\nPWW□ModeO\nC1□High\n4.71□V\nC1□Low\n3.68□V\nC2□Pk-Pk\n28.5□mV\nC2□Mean\n1.18925□VVINDCDC1\nVDCDC1\nI =□100□mA\nVINDCDC1□=□3.7□V□-□4.7□V\nDEFDCDC1□=□VINDCDC1\nPWW□ModeO\n3.2343.2543.2743.2943.3143.3343.354\n0.1 1 10\nI -□□Output□Current□- AOV -□Output□Voltage□-□VOT =□85°C\nDEFDCDC2□=□VINDCDC2A\nV =□3.8□VI\nV =□3.7□VI\nV =□3.6□VI V =□3.5□VI\n3.2343.2543.2743.2943.3143.3343.354\nI -□□Output□Current□- AOV -□Output□Voltage□-□VOT =□85°C\nDEFDCDC3□=□VINDCDC3A\nV =□3.8□VI\nV =□3.7□VIV =□3.6□VI\n0.1 1 10V =□4□VI\nV =□3.9□VIV =□3.5□VI\n0102030405060708090100\n0.01 0.1 1 10 100 1□k 10□k\nI -□Output□Current□-□mAOEfficiency□-□%\nT =□25°C\nV =□1.8□V\nPWM/PFM□ModeA\nOV =□4.2□VIV =□2.5□VI\nV =□3.6□VI\nV =□5□VI\n0102030405060708090100\n0.01 0.1 1 10 100 1□k 10□k\nI -□Output□Current□-□mAOEfficiency□-□%T =□25°C\nV =□1.8□V\nPWM□ModeA\nO\nV =□4.2□VIV =□2.5□VI\nV =□3.6□VI\nV =□5□VI\n17TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedFigure 9.DCDC3: Efficiency vsOutput Current Figure 10.DCDC3: Efficiency vsOutput Current\nFigure 11.DCDC2: Output Voltage\nvsOutput Current at85°CFigure 12.DCDC3: Output Voltage\nvsOutput Current at85°C\nFigure 13.VDCDC1 Line Transient Response Figure 14.VDCDC2 Line Transient Response\nVDCDC3□=□3.3□V□@□50□mV/Div\n(AC□Coupled)\nILOAD□@□500□mA/Div\n100□mA800□mA\nVIN□=□3.8□VTIMESCALE□=□50 s/Div /c109\nC1□High\n4.20□V\nC1□Low\n3.59□V\nC2□Pk-Pk\n60.4□mV\nC2□Mean\n3.28264□VVINDCDC3\nVDCDC3\nI =□100□mA\nVINDCDC3□=□3.6□V□-□4.2□V\nDEFDCDC3□=□VINDCDC3\nPWW□ModeO\n18TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedFigure 15.VDCDC3 Line Transient Response Figure 16.VDCDC1 Load Transient Response\nFigure 17.VDCDC2 Load Transient Response Figure 18.VDCDC3 Load Transient Response\nFigure 19.VDCDC2 Output Voltage Ripple Figure 20.VDCDC2 Output Voltage Ripple\nC1□High\n4.51□V\nC1□Low\n3.99□V\nC2□PK-PK\n6.1□mV\n= Ch1 V\nCh2 VI\nO=I =□25□mA\nV =□3.3□V\nT =□25 CO\nO\nAo\nC2□Mean\n3.29828□V\nC1□High\n3.82□V\nC1□Low\n3.28□V\nC2□PK-PK\n22.8□mV= Ch1 V\nCh2 VI\nO=I =□10□mA\nV =□3□V\nT =□25 CO\nO\nAo\nC2□Mean\n2.98454□V\nENABLE\nLDO1\nLDO2\nC1□High\n3.83□V\nC1□Low\n3.29□V\nC2□PK-PK\n6.2□mV\nC2□Mean\n1.09702□V\n= Ch1 V\nCh2 VI\nO=I =□25□mA\nV =□1.1□V\nT =□25 CO\nO\nAo\nmV\n19TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedFigure 21.VDCDC2 Output Voltage Ripple Figure 22.Start-Up VDCDC1, VDCDC2, andVDCDC3\nFigure 23.Start-Up LDO1 andLDO2 Figure 24.LDO1 Line Transient Response\nFigure 25.LDO2 Line Transient Response Figure 26.VRTC Line Transient Response\nC4□High\n21.4□mA\nC4□Low\n-1.4□mA\nC2□PK-PK\n76□mV\n= Ch2 V\nCh4 IO\nO=VI\nO\nA=□3.8□V\nV =□3□V\nT =□25 CoC2□Mean\n2.9762□V\nC4□High\n48.9□mA\nC4□Low\n2.1□mA\nC2□PK-PK\n42.5□mV\n= Ch2 V\nCh4O\nO=□IVI\nO\nA=□3.3□V\nV =□1.1□V\nT =□25 CoC2□Mean\n1.09664□V\nC4□High\n47.8□mA\nC4□Low\n-2.9□mA\nC2□PK-PK\n40.4□mV\n= Ch2 V\nCh4 IO\nO=VI\nO\nA=□4□V\nV =□3.3□V\nT =□25 CoC2□Mean\n3.29821□V\n20TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedFigure 27.LDO1 Load Transient Response Figure 28.LDO2 Load Transient Response\nFigure 29.VRTC Load Transient Response\n21TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nTPS65023x has5regulator channels, 3DCDCs and2LDOs. DCDC3 hasdynamic voltage scaling feature (DVS)\nthat allows forpower reduction toCORE supplies during idle operation orovervoltage during heavy-duty\noperation. With DVS and 2more DCDCs plus 2LDOs, theTPS65023x isideal forCORE, Memory, IO,and\nperipheral power fortheentire system ofawide range ofsuitable applications.\nThe device incorporates enables fortheDCDCs and LDOs, I2Cfordevice control, push button, and areset\ninterface thatcomplete thesystem and allow theTPS65023x tobeadapted fordifferent kinds ofprocessors or\nFPGAs.\nFornoise-sensitive circuits, theDCDCs canbesynchronized outofphase from oneanother, reducing thepeak\nnoise attheswitching frequency. Each converter can beforced tooperate inPWM mode toensure constant\nswitching frequency across theentire load range. However, forlowload efficiency performance theDCDCs\nautomatically enter PSM mode which reduces theswitching frequency when theload current islow, saving\npower atidleoperation.\nTPS65023, TPS65023B\nLOW_BA TTVCC\nHOT_RESET\nINTRESPWRONVINDCDC1\nDCDC1_EN\nPWRFAILBBA T\nSWITCH\nSerial Interface\nCONTROL\nUVLO\nVREF\nOSCThermal\nShutdown\nDCDC1\nBuck Converter\n1700 mA\nDCDC2\nBuck Converter\n1200 mA\nDCDC3\nBuck Converter\n1000 mA\nLDO1\n200 mA\nLDO2\n200 mADynamic\nVoltage\nManagementVSYSIN\nVBACKUP\nVRTC\nSCLK\nSDAT\nDCDC2_EN\nDCDC3_EN\nLDO_EN\nLOWBA T_SNS\nPWRFAIL_SNS\nTRESPWRON\nDEFLDO1\nDEFLDO2L1\nVDCDC1\nDEFDCDC1\nPGND1\nVINDCDC2\nL2\nVDCDC2\nDEFDCDC2\nPGND2\nVINDCDC3\nL3\nVDCDC3\nDEFDCDC3\nPGND3\nAGND1VLDO1\nAGND2VINLDO\nVLDO2\n22TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 VRTC Output andOperation With orWithout Backup Battery\nThe VRTC pinisanalways-on output, intended tosupply upto30mAtoapermanently required rail(that is,for\narealtime clock). TheTPS65023x asserts theRESPWRON signal ifVRTC drops below 2.4V.VRTC isselected\nfrom apriority scheme based ontheVSYSIN andVBACKUP inputs.\nWhen thevoltage attheVSYSIN pinexceeds 2.65 V,VRTC connects totheVSYSIN input through aPMOS\nswitch and allother paths toVRTC aredisabled. The PMOS switch drops amaximum of375 mVat30mA,\nwhich must beconsidered when using VRTC. VSYSIN can beconnected toany voltage source with the\nappropriate input voltage, including VCC or,ifsetto3.3-V output, DCDC2 orDCDC3. When VSYSIN falls below\n2.65 Vorshorts toground, thePMOS switch connecting VRTC andVSYSIN opens andVRTC then connects to\neither VBACKUP ortheoutput ofadedicated 3-Vor30-mA LDO.\n23TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedFeature Description (continued)\nNOTE\nTexas Instruments recommends connecting VSYSIN toVCC orground –VCC ifanon-\nreplaceable primary cellisconnected toVBACKUP and ground iftheVRTC output will\nfloat.\nIfthePMOS switch between VSYSIN and VRTC isopen and VBACKUP exceeds 2.65 V,VRTC connects to\nVBACKUP through aPMOS switch. The PMOS switch drops amaximum of375 mVat30mA, which must be\nconsidered ifusing VRTC. Atypical application may connect VBACKUP toaprimary Libutton cell, butany\nbattery that provides avoltage between 2.65 Vand 6V(that is,asingle Li-Ion cellorasingle boosted NiMH\nbattery) isacceptable, tosupply theVRTC output.\nNOTE\nInsystems with nobackup battery, theVBACKUP pinmust beconnected toGND.\nIftheswitches between VRTC and VSYSIN orVBACKUP areopen, thededicated 3-Vor30-mA LDO, driven\nfrom VCC, connects toVRTC. This LDO isdisabled ifthevoltage attheVSYSIN input exceeds 2.65 V.\nInside TPS65023x there isaswitch (Vmax switch) which selects thehigher voltage between VCCandVBACKUP.\nThis isused asthesupply voltage forsome basic functions. The functions powered from theoutput oftheVmax\nswitch are:\n•INToutput\n•RESPWRON output\n•HOT_RESET input\n•LOW_BATT output\n•PWRFAIL output\n•Enable pins forDC-DC converters, LDO1 andLDO2\n•Undervoltage lockout comparator (UVLO)\n•Reference system with lowfrequency timing oscillators\n•LOW_BATT andPWRFAIL comparators\nThemain 2.25-MHz oscillator, andtheI2Cinterface areonly powered from VCC.\nRESPWRONVRTC\nLDOVCC\nVRTC\nVrefVref Vref\npriority\n#3priority\n#2priority\n#1EN V_VSYSIN\nV_VBACKUPVBACKUP\nV_VBACKUPVSYSIN\nV_VSYSIN\n24TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedFeature Description (continued)\nA. V_VSYSIN, V_VBACKUP thresholds: falling =2.55 V,rising =2.65 V±3%\nB. RESPWRON thresholds: falling =2.4V,rising =2.52 V±3%\nFigure 30.RTC andnRESPWRON\n7.3.2 Step-Down Converters, VDCDC1, VDCDC2, andVDCDC3\nTheTPS65023x incorporates three synchronous step-down converters operating typically at\n2.25-MHz, fixed frequency pulse width modulation (PWM) atmoderate toheavy-load currents. Atlight-load\ncurrents, theconverters automatically enter thepower save mode (PSM), and operate with pulse frequency\nmodulation (PFM). The VDCDC1 converter iscapable ofdelivering 1.5-A output current, theVDCDC2 converter\niscapable ofdelivering 1.2AandtheVDCDC3 converter iscapable ofdelivering upto1A.\nThe converter output voltages canbeprogrammed through theDEFDCDC1, DEFDCDC2, andDEFDCDC3 pins.\nThe pins caneither beconnected toGND, VCC, ortoaresistor divider between theoutput voltage and GND.\nTheVDCDC1 converter defaults to1.2Vor1.6Vdepending ontheDEFDCDC1 configuration pin.IfDEFDCDC1\nistied toground, thedefault is1.2V.Ifitistied toVCC, thedefault is1.6V.When theDEFDCDC1 pinis\nconnected toaresistor divider, theoutput voltage can besetintherange of0.6VtoVINDCDC1 V.See\nApplication Information formore details. The core voltage canbereprogrammed through theserial interface in\ntherange of0.8Vto1.6Vwith aprogrammable slew rate. The converter isforced intoPWM operation whilst\nany programmed voltage change isunderway, whether thevoltage isbeing increased ordecreased. The\nDEFCORE and DEFSLEW registers areused toprogram theoutput voltage and slew rate during voltage\ntransitions.\nTheVDCDC2 converter defaults to1.8Vor3.3Vdepending ontheDEFDCDC2 configuration pin.IfDEFDCDC2\nistied toground, thedefault is1.8V.Ifitistied toVCC, thedefault is3.3V.When theDEFDCDC2 pinis\nconnected toaresistor divider, theoutput voltage canbesetintherange of0.6VtoVINDCDC2 V.\nTheVDCDC3 converter defaults to1.8Vor3.3Vdepending ontheDEFDCDC3 configuration pin.IfDEFDCDC3\nistied toground thedefault is1.8V.Ifitistied toVCC, thedefault is3.3V.When theDEFDCDC3 pinis\nconnected toaresistor divider, theoutput voltage canbesetintherange of0.6VtoVINDCDC3 V.\nThestep-down converter outputs (when enabled) aremonitored bypower-good (PG) comparators, theoutputs of\nwhich are available through theserial interface. The outputs oftheDC-DC converters can beoptionally\ndischarged through on-chip 300-Ωresistors when theDC-DC converters aredisabled.\nPFMDCDC3VINDCDC3I leave =29/c87\nPFMDCDC2VINDCDC2I leave =20/c87\nPFMDCDC1VINDCDC1I leave =18/c87\nPFMDCDC3VINDCDC3I enter =39/c87\nPFMDCDC2VINDCDC2I enter =26 Ω\nPFMDCDC1VINDCDCI enter =24 Ω1\n25TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedFeature Description (continued)\nDuring PWM operation, theconverters useaunique fastresponse voltage mode controller scheme with input\nvoltage feedforward toachieve good lineandload regulation allowing theuseofsmall ceramic input andoutput\ncapacitors. Atthebeginning ofeach clock cycle initiated bytheclock signal, theP-channel MOSFET switch is\nturned on.The inductor current ramps upuntil thecomparator trips andthecontrol logic turns offtheswitch. The\ncurrent limit comparator also turns offtheswitch ifthecurrent limit oftheP-channel switch isexceeded. After the\nadaptive dead-time used toprevent shoot through current, theN-channel MOSFET rectifier isturned on,andthe\ninductor current ramps down. The next cycle isinitiated bytheclock signal, again turning offtheN-channel\nrectifier andturning ontheP-channel switch.\nThe three DC-DC converters operate synchronized toeach other with theVDCDC1 converter asthemaster. A\n180°phase shift between theVDCDC1 switch turn onandtheVDCDC2 andafurther 90°shift totheVDCDC3\nswitch turnondecreases theinput RMS current andsmaller input capacitors canbeused. This isoptimized fora\ntypical application where theVDCDC1 converter regulates aLi-Ion battery voltage of3.7Vto1.2V,the\nVDCDC2 converter from 3.7Vto1.8V,andtheVDCDC3 converter from 3.7Vto3.3V.The phase ofthethree\nconverters canbechanged using theCON_CTRL register.\n7.3.3 Power Save Mode Operation\nAstheload current decreases, theconverters enter thepower save mode operation. During PSM, theconverters\noperate inaburst mode (PFM mode) with afrequency between 750 kHz and 2.25 MHz, nominal forone burst\ncycle. However, thefrequency between different burst cycles depends ontheactual load current andistypically\nfarless than theswitching frequency with aminimum quiescent current tomaintain high efficiency.\nTooptimize theconverter efficiency atlight load, theaverage current ismonitored and ifinPWM mode the\ninductor current remains below acertain threshold, then PSM isentered. The typical threshold toenter PSM is\ncalculated asshown inEquation 1,Equation 2andEquation 3.\n(1)\n(2)\n(3)\nDuring thePSM theoutput voltage ismonitored with acomparator, and bymaximum skip burst width. Asthe\noutput voltage falls below thethreshold, settothenominal VO,theP-channel switch turns onandtheconverter\neffectively delivers aconstant current defined inEquation 4,Equation 5andEquation 6.\n(4)\n(5)\n(6)\nIftheload isbelow thedelivered current then theoutput voltage rises until thesame threshold iscrossed inthe\nother direction. Allswitching activity ceases, reducing thequiescent current toaminimum until theoutput voltage\nhasagain dropped below thethreshold. Thepower save mode isexited, andtheconverter returns toPWM mode\nifeither ofthefollowing conditions aremet:\n1.theoutput voltage drops 2%below thenominal VOduetoincreasing load current\n2.thePFM burst time exceeds 16×1/fs(7.11μstypical).\nThese control methods reduce thequiescent current totypically 14μAperconverter, andtheswitching activity to\naminimum, thus achieving thehighest converter efficiency. Setting thecomparator thresholds atthenominal\noutput voltage atlight-load current results inalowoutput voltage ripple. The ripple depends onthecomparator\ndelay andthesize oftheoutput capacitor. Increasing capacitor values makes theoutput ripple tend tozero. The\nPSM isdisabled through theI2Cinterface toforce theindividual converters tostay infixed frequency PWM\nmode.\n\x0b \x0c min min max DS(on) LVin Vout Iout r max R \x0e u \x0e\n26TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedFeature Description (continued)\n7.3.4 Low Ripple Mode\nSetting bit3inregister CON-CTRL to1enables thelowripple mode foralloftheDC-DC converters ifoperated\ninPFM mode. Foranoutput current less than approximately 10mA, theoutput voltage ripple inPFM mode is\nreduced, depending ontheactual load current. The lower theactual output current ontheconverter, thelower\ntheoutput ripple voltage. Foranoutput current above 10mA, there isonly minor difference inoutput voltage\nripple between PFM mode and lowripple PFM mode. Asthisfeature also increases switching frequency, itis\nused tokeep theswitching frequency above theaudible range inPFM mode down toalowoutput current.\n7.3.5 Soft-Start\nEach ofthethree converters hasaninternal soft-start circuit that limits theinrush current during start-up. The\nsoft-start isrealized byusing alowcurrent toinitially charge theinternal compensation capacitor. The soft-start\ntime istypically 750μsiftheoutput voltage ramps from 5%to95% ofthefinal target value. Iftheoutput is\nalready precharged tosome voltage when theconverter isenabled, then thistime isreduced proportionally.\nThere isashort delay oftypically 170μsbetween theconverter being enabled and switching activity actually\nstarting. This allows theconverter tobias itself properly, torecognize iftheoutput isprecharged, and ifsoto\nprevent discharging oftheoutput while theinternal soft-start ramp catches upwith theoutput voltage.\n7.3.6 100% Duty Cycle Low Dropout Operation\nThe TPS65023x converters offer alowinput tooutput voltage difference while stillmaintaining operation with the\nuseofthe100% duty cycle mode. Inthismode theP-channel switch isconstantly turned on.This isparticularly\nuseful inbattery-powered applications toachieve longest operation time bytaking fulladvantage ofthewhole\nbattery voltage range. The minimum input voltage required tomaintain DCregulation depends ontheload\ncurrent andoutput voltage. Itiscalculated inEquation 7.\nwhere\n•Ioutmax=maximum load current (Note: ripple current intheinductor iszero under these conditions)\n•rDS(on) max =maximum P-channel switch rDS(on)\n•RL=DCresistance oftheinductor\n•Voutmin=nominal output voltage minus 2%tolerance limit (7)\n7.3.7 Active Discharge When Disabled\nWhen the VDCDC1, VDCDC2, and VDCDC3 converters are disabled, due toanUVLO, DCDC_EN or\nOVERTEMP condition, itispossible toactively pulldown theoutputs. This feature isdisabled perdefault andis\nindividually enabled through theCON_CTRL2 register intheserial interface. When thisfeature isenabled, the\nVDCDC1, VDCDC2, and VDCDC3 outputs aredischarged bya300-Ω(typical) load which isactive aslong as\ntheconverters aredisabled.\n7.3.8 Power-Good Monitoring\nAllthree step-down converters and both theLDO1 and LDO2 linear regulators have power-good comparators.\nEach comparator indicates when therelevant output voltage hasdropped 10% below itstarget value with 5%\nhysteresis. The outputs ofthese comparators areavailable inthePGOODZ register through theserial interface.\nAninterrupt isgenerated when anyvoltage raildrops below the10% threshold. The comparators aredisabled\nwhen theconverters aredisabled andtherelevant PGOODZ register bitsindicate thatpower isgood.\n27TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedFeature Description (continued)\n7.3.9 Low-Dropout Voltage Regulators\nThe low-dropout voltage regulators aredesigned tooperate well with low-value ceramic input and output\ncapacitors. They operate with input voltages down to1.5V.The LDOs offer amaximum dropout voltage of\n300 mVatrated output current. Each LDO supports acurrent limit feature. Both LDOs areenabled bythe\nLDO_EN pin,both LDOs canbedisabled orprogrammed through theserial interface using theREG_CTRL and\nLDO_CTRL registers. The LDOs also have reverse conduction prevention. This allows thepossibility toconnect\nexternal regulators inparallel insystems with abackup battery. The TPS65023x step-down and LDO voltage\nregulators automatically power down when theVCCvoltage drops below theUVLO threshold orwhen thejunction\ntemperature rises above 160°C.\n7.3.10 Undervoltage Lockout\nThe undervoltage lockout circuit forthe five regulators onthe TPS65023x prevents the device from\nmalfunctioning atlow-input voltages andfrom excessive discharge ofthebattery. Itdisables theconverters and\nLDOs. The UVLO circuit monitors theVCC pin, thethreshold issetinternally to2.35 Vwith 5%(120 mV)\nhysteresis. When anyoftheDC-DC converters arerunning, there isaninput current attheVCC pin,which isup\nto3mAwhen allthree converters arerunning inPWM mode. Consider thiscurrent ifanexternal RCfilter isused\nattheVCC pintoremove switching noise from theTPS65023x internal analog circuitry supply.\n7.3.11 Power-Up Sequencing\nThe TPS65023x power-up sequencing isdesigned tobeentirely flexible and customer driven. This isachieved\nbyproviding separate enable pins foreach switch-mode converter, and acommon enable signal fortheLDOs.\nTherelevant control pins aredescribed inTable 2.\nTable 2.Control Pins andStatus Outputs forDC–DCConverters\nPINNAME I/O FUNCTION\nDEFDCDC3 IDefines thedefault voltage oftheVDCDC3 switching converter. DEFDCDC3 =0defaults VDCDC3 to1.8V,\nDEFDCDC3 =VCC defaults VDCDC3 to3.3V.\nDEFDCDC2 IDefines thedefault voltage oftheVDCDC2 switching converter. DEFDCDC2 =0defaults VDCDC2 to1.8V,\nDEFDCDC2 =VCC defaults VDCDC2 to3.3V.\nDEFDCDC1 IDefines thedefault voltage oftheVDCDC1 switching converter. DEFDCDC1 =0defaults VDCDC1 to1.2V,\nDEFDCDC1 =VCC defaults VDCDC1 to1.6V.\nDCDC3_EN I SetDCDC3_EN =0todisable andDCDC3_EN =1toenable theVDCDC3 converter\nDCDC2_EN I SetDCDC2_EN =0todisable andDCDC2_EN =1toenable theVDCDC2 converter\nDCDC1_EN I SetDCDC1_EN =0todisable andDCDC1_EN =1toenable theVDCDC1 converter\nHOT_RESET ITheHOT_RESET pingenerates areset (RESPWRON) fortheprocessor. HOT_RESET does notalter any\nTPS65023x settings except theoutput voltage ofVDCDC1. Activating HOT_RESET sets thevoltage ofVDCDC1\ntoitsdefault value defined with theDEFDCDC1 pin.HOT_RESET isinternally de-bounced bytheTPS65023x.\nRESPWRON ORESPWRON isheld lowwhen power isinitially applied totheTPS65023x. TheVRTC voltage ismonitored:\nRESWPRON islowwhen VRTC <2.4Vandremains lowforatime defined bytheexternal capacitor atthe\nTRESPWRON pin.RESPWRON canalso beforced lowbyactivation oftheHOT_RESET pin.\nTRESPWRON I Connect acapacitor here todefine theRESET time attheRESPWRON pin(1nFtypically gives 100ms).\n7.4 Device Functional Modes\nThe TPS6502x devices areeither intheONortheOFF mode. The OFF mode isentered when thevoltage on\nVCC isbelow theUVLO threshold, 2.35 V(typically). Once thevoltage atVCC hasincreased above UVLO, the\ndevice enters ONmode. IntheONmode, theDCDCs andLDOs areavailable foruse.\n28TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated7.5 Programming\n7.5.1 System Reset +Control Signals\nThe RESPWRON signal can beused asaglobal reset fortheapplication. Itisanopen-drain output. The\nRESPWRON signal isgenerated according tothepower-good comparator ofVRTC, andremains lowfortnrespwron\nseconds after VRTC has risen above 2.52 V(falling threshold is2.4V,5%hysteresis). tnrespwron issetbyan\nexternal capacitor attheTRESPWRON pin.1nFgives typically 100 ms.RESPWRON isalso triggered bythe\nHOT_RESET input. This input isinternally debounced, with afilter time oftypically 30ms.\nThe PWRFAIL and LOW_BAT signals aregenerated bytwovoltage detectors using thePWRFAIL_SNS and\nLOWBAT_SNS input signals. Each input signal iscompared toa1-Vthreshold (falling edge) with 5%(50mV)\nhysteresis.\nThe DCDC1 converter isreset toitsdefault output voltage defined bytheDEFDCDC1 input, when HOT_RESET\nisasserted. Other I2Cregisters arenotaffected. Generally, theDCDC1 converter issettoitsdefault voltage with\none ofthese conditions: HOT_RESET active, VRTC lower than itsthreshold voltage, undervoltage lockout\n(UVLO) condition, orRESPWRON active.\n7.5.1.1 DEFLDO1 andDEFLDO2\nThese twopins areused tosetthedefault output voltage ofthetwo200-mA LDOs. The digital value applied to\nthepins islatched during power upanddetermines theinitial output voltage according toTable 3.Thevoltage of\nboth LDOs canbechanged during operation with theI2Cinterface asdescribed intheinterface description.\nTable 3.LDO1 andLDO2 Default Voltage Options\nDEFLDO2 DEFLDO1 VLDO1 VLDO2\n0 0 1.3V 3.3V\n0 1 2.8V 3.3V\n1 0 1.3V 1.8V\n1 1 1.8V 3.3V\n7.5.1.2 Interrupt Management andtheINTPin\nThe INTpincombines theoutputs ofthePGOOD comparators from each DC–DCconverter andtheLDOs. The\nINT pinisused asaPOWER_OK pintoindicate when allenabled supplies areinregulation. The INT pin\nremains active (low state) during power upaslong asallenabled power rails arebelow their regulation limit.\nOnce thelastenabled power railiswithin regulation, theINTpintransitions toahigh state.\nDuring operation, ifone oftheenabled supplies goes outofregulation, INTtransitions toalowstate, and the\ncorresponding bitinthePGOODZ register goes high. Ifthesupply goes back toitsregulation limits, INT\ntransitions back toahigh state.\nWhile INTisinanactive-low state, reading thePGOODZ register through theI2Cbusforces INTintoahigh-Z\nstate. Because thispinrequires anexternal pullup resistor, theINT pintransitions toalogic high state even\nthough thesupply inquestion isstilloutofregulation. The corresponding bitinthePGOODZ register still\nindicates thatthepower railisoutofregulation.\nInterrupts canbemasked using theMASK register; default operation isnottomask anyDCDC orLDO interrupts\nbecause thisprovides thePOWER_OK function. Ifnone oftheDCDC converters orLDos areenabled, /INT\ndefaults toalowstate independently ofthesettings oftheMASK register.\n7.5.2 Serial Interface\nThe serial interface iscompatible with thestandard andfastmode I2Cspecifications, allowing transfers atupto\n400kHz. Theinterface adds flexibility tothepower supply solution, enabling most functions tobeprogrammed to\nnew values depending ontheinstantaneous application requirements and charger status tobemonitored.\nRegister contents remain intact aslong asVCCremains above 2V.The TPS65023x has a7-bit address:\n1001000, other addresses areavailable upon contact with thefactory. Attempting toread data from theregister\naddresses notlisted inthissection results inFFh being read out.\nSCLK\nSDAT\nStart Slave Address Register Address Data0A6 A5 A4 A0 R/W R7 R6 R5 R0 D7 D6 D5 D0 ACK ACK ACK\n0 0 0\nStop\nNote: SLAVE = TPS65023\nDATA\nCLKCE\nS P\nSTART□Condition STOP Condition\nData□Line\nStable;\nData□ValidDATA\nCLK\nChange\nof□Data\nAllowed\n29TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedFornormal data transfer, DATA isallowed tochange only when CLK islow. Changes when CLK ishigh are\nreserved forindicating thestart and stop conditions. During data transfer, thedata line must remain stable\nwhenever theclock lineishigh. There isoneclock pulse perbitofdata. Each data transfer isinitiated with astart\ncondition and terminated with astop condition. When addressed, the TPS65023x device generates an\nacknowledge bitafter thereception ofeach byte. The master device (microprocessor) must generate anextra\nclock pulse that isassociated with theacknowledge bit.The TPS65023x device must pulldown theDATA line\nduring theacknowledge clock pulse sothat theDATA line isastable low during thehigh period ofthe\nacknowledge clock pulse. TheDATA lineisastable lowduring thehigh period oftheacknowledge –related clock\npulse. Setup andhold times must betaken intoaccount. During read operations, amaster must signal theendof\ndata totheslave bynotgenerating anacknowledge bitonthelastbyte thatwas clocked outoftheslave. Inthis\ncase, theslave TPS65023x device must leave thedata linehigh toenable themaster togenerate thestop\ncondition. SeeI2CTiming Requirements forTPS65023B formore information.\nFigure 31.BitTransfer ontheSerial Interface\nFigure 32.START andSTOP Conditions\nFigure 33.Serial I/FWRITE toTPS65023x Device\nSCLK\nSDA\nStartStop Start\nSlave\nDrives\nthe DataMaster\nDrives\nACK and StopSlave Address Slave AddressRegister\nAddress0 0 0 0 1\nStop\nNote: SLAVE = TPS65023A6 A6 A0 A0 R/W R/W R7 R0 D7 D0 ACK ACK ACK ACK\nSCLK\nSDAT\nStart\nRepeated\nStartSlave\nDrives\nthe DataMaster\nDrives\nACK and StopSlave Address Slave AddressRegister\nAddress0A6 A6 A0 A0 R/W R/W R7 R0 D7 D0 ACK ACK ACK ACK\n0 0 0 1\nStop\nNote: SLAVE = TPS65023\n30TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedFigure 34.Serial I/FREAD from TPS65023x: Protocol A\nFigure 35.Serial I/FREAD from TPS65023x: Protocol B\n31TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated7.6 Register Maps\n7.6.1 VERSION Register Address: 00h(Read Only)\nTable 4.VERSION Register\nVERSION B7 B6 B5 B4 B3 B2 B1 B0\nBitname and\nfunction0 0 1 0 0 0 1 1\nRead andwrite R R R R R R R R\n7.6.2 PGOODZ Register Address: 01h(Read Only)\nTable 5.PGOODZ Register\nPGOODZ B7 B6 B5 B4 B3 B2 B1 B0\nBitname and\nfunctionPWRFAILZ LOWBATTZPGOODZ\nVDCDC1PGOODZ\nVDCDC2PGOODZ\nVDCDC3PGOODZ\nLDO2PGOODZ\nLDO1–\nSetbysignal PWRFAIL LOWBATTPGOODZ\nVDCDC1PGOODZ\nVDCDC2PGOODZ\nVDCDC3PGOODZ\nLDO2PGOODZ\nLDO1–\nDefault value\nloadedPWRFAILZ LOWBATTZPGOOD\nVDCDC1PGOOD\nVDCDC2PGOOD\nVDCDC3PGOOD\nLDO2PGOOD\nLDO1–\nRead andwrite R R R R R R R R\nBit7PWRFAILZ:\n0=indicates thatthePWRFAIL_SNS input voltage isabove the1-Vthreshold.\n1=indicates thatthePWRFAIL_SNS input voltage isbelow the1-Vthreshold.\nBit6LOWBATTZ:\n0=indicates thattheLOWBATT_SNS input voltage isabove the1-Vthreshold.\n1=indicates thattheLOWBATT_SNS input voltage isbelow the1-Vthreshold.\nBit5PGOODZ VDCDC1:\n0=indicates thattheVDCDC1 converter output voltage iswithin itsnominal range. This bitiszero if\ntheVDCDC1 converter isdisabled.\n1=indicates thattheVDCDC1 converter output voltage isbelow itstarget regulation voltage\nBit4PGOODZ VDCDC2:\n0=indicates thattheVDCDC2 converter output voltage iswithin itsnominal range. This bitiszero if\ntheVDCDC2 converter isdisabled.\n1=indicates thattheVDCDC2 converter output voltage isbelow itstarget regulation voltage\nBit3PGOODZ VDCDC3: .\n0=indicates thattheVDCDC3 converter output voltage iswithin itsnominal range. This bitiszero if\ntheVDCDC3 converter isdisabled andduring aDVM controlled output voltage transition\n1=indicates thattheVDCDC3 converter output voltage isbelow itstarget regulation voltage\nBit2PGOODZ LDO2:\n0=indicates thattheLDO2 output voltage iswithin itsnominal range. This bitiszero ifLDO2 is\ndisabled.\n1=indicates thatLDO2 output voltage isbelow itstarget regulation voltage\nBit1PGOODZ LDO1\n0=indicates thattheLDO1 output voltage iswithin itsnominal range. This bitiszero ifLDO1 is\ndisabled.\n32TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated1=indicates thattheLDO1 output voltage isbelow itstarget regulation voltage\n7.6.3 MASK Register Address: 02h(Read andWrite), Default Value: C0h\nTable 6.MASK Register\nMASK B7 B6 B5 B4 B3 B2 B1 B0\nBitname and\nfunctionMASK\nPWRFAILZMASK\nLOWBATTZMASK\nVDCDC1MASK\nVDCDC2MASK\nVDCDC3MASK\nLDO2MASK\nLDO1–\nDefault 1 1 0 0 0 0 0 0\nDefault value\nloadedUVLO UVLO UVLO UVLO UVLO UVLO UVLO –\nRead andwrite R/W R/W R/W R/W R/W R/W R/W –\nThe MASK register canbeused tomask particular fault conditions from appearing attheINTpin.MASK <n>=1\nmasks PGOODZ <n>.\n7.6.4 REG_CTRL Register Address: 03h(Read andWrite), Default Value: FFh\nThe REG_CTRL register isused todisable orenable thepower supplies through theserial interface. The\ncontents oftheregister arelogically AND ’edwith theenable pins todetermine thestate ofthesupplies. AUVLO\ncondition resets theREG_CTRL to0xFF, sothestate ofthesupplies defaults tothestate oftheenable pin.The\nREG_CTRL bitsareautomatically reset todefault when thecorresponding enable pinislow.\nTable 7.REG_CTRL Register\nREG_CTRL B7 B6 B5 B4 B3 B2 B1 B0\nBitname and\nfunction– –VDCDC1\nENABLEVDCDC2\nENABLEVDCDC3\nENABLELDO2\nENABLELDO1\nENABLE–\nDefault 1 1 1 1 1 1 1 1\nSetbysignal – – DCDC1_ENZ DCDC2_ENZ DCDC3_ENZ LDO_ENZ LDO_ENZ –\nDefault value\nloaded– – UVLO UVLO UVLO UVLO UVLO –\nRead andwrite – – R/W R/W R/W R/W R/W –\nBit5 VDCDC1 ENABLE\nDCDC1 Enable. This bitislogically AND ’edwith thestate oftheDCDC1_EN pintoturnontheDCDC1\nconverter. Reset to1byaUVLO condition, thebitcanbewritten to0or1through theserial interface.\nThebitisreset to1when thepinDCDC1_EN ispulled toGND, allowing DCDC1 toturnonwhen\nDCDC1_EN returns high.\nBit4 VDCDC2 ENABLE\nDCDC2 Enable. This bitislogically AND ’edwith thestate oftheDCDC2_EN pintoturnontheDCDC2\nconverter. Reset to1byaUVLO condition, thebitcanbewritten to0or1through theserial interface.\nThebitisreset to1when thepinDCDC2_EN ispulled toGND, allowing DCDC2 toturnonwhen\nDCDC2_EN returns high.\nBit3 VDCDC3 ENABLE\nDCDC3 Enable. This bitislogically AND ’edwith thestate oftheDCDC3_EN pintoturnontheDCDC3\nconverter. Reset to1byaUVLO condition, thebitcanbewritten to0or1through theserial interface.\nThebitisreset to1when thepinDCDC3_EN ispulled toGND, allowing DCDC3 toturnonwhen\nDCDC3_EN returns high.\nBit2 LDO2 ENABLE\nLDO2 Enable. This bitislogically AND ’edwith thestate oftheLDO2_EN pintoturnonLDO2. Reset to\n1byaUVLO condition, thebitcanbewritten to0or1through theserial interface. Thebitisreset to1\nwhen thepinLDO_EN ispulled toGND, allowing LDO2 toturnonwhen LDO_EN returns high.\n33TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedBit1 LDO1 ENABLE\nLDO1 Enable. This bitislogically AND ’edwith thestate oftheLDO1_EN pintoturnonLDO1. Reset to\n1byaUVLO condition, thebitcanbewritten to0or1through theserial interface. Thebitisreset to1\nwhen thepinLDO_EN ispulled toGND, allowing LDO1 toturnonwhen LDO_EN returns high.\n7.6.5 CON_CTRL Register Address: 04h(Read andWrite), Default Value: B1h\nTable 8.CON_CTRL Register\nCON_CTRL B7 B6 B5 B4 B3 B2 B1 B0\nBitname and\nfunctionDCDC2\nPHASE1DCDC2\nPHASE0DCDC3\nPHASE1DCDC3\nPHASE0LOW\nRIPPLEFPWM\nDCDC2FPWM\nDCDC1FPWM\nDCDC3\nDefault 1 0 1 1 0 0 0 0\nDefault value\nloadedUVLO UVLO UVLO UVLO UVLO UVLO UVLO UVLO\nRead andwrite R/W R/W R/W R/W R/W R/W R/W R/W\nThe CON_CTRL register isused toforce any oralloftheconverters into forced PWM operation, when low\noutput voltage ripple isvital. Itisalso used tocontrol thephase shift between thethree converters tominimize\ntheinput rmscurrent, hence reduce therequired input blocking capacitance. The DCDC1 converter istaken as\nthereference andconsequently hasafixed zero phase shift.\nTable 9.DCDC2 andDCDC3 Phase Delay\nCON_CTRL <7:6>DCDC2 CONVERTER\nDELAYED BYCON_CTRL <5:4>DCDC3 CONVERTER\nDELAYED BY\n00 zero 00 zero\n01 1/4cycle 01 1/4cycle\n10 1/2cycle 10 1/2cycle\n11 3/4cycle 11 3/4cycle\nBit3 LOW RIPPLE:\n0= PFM mode operation optimized forhigh efficiency forallconverters\n1= PFM mode operation optimized forlowoutput voltage ripple forallconverters\nBit2 FPWM DCDC2:\n0= DCDC2 converter operates inPWM /PFM mode\n1= DCDC2 converter isforced intofixed frequency PWM mode\nBit1 FPWM DCDC1:\n0= DCDC1 converter operates inPWM /PFM mode\n1= DCDC1 converter isforced intofixed frequency PWM mode\nBit0 FPWM DCDC3:\n0= DCDC3 converter operates inPWM /PFM mode\n1= DCDC3 converter isforced intofixed frequency PWM mode\n7.6.6 CON_CTRL2 Register Address: 05h(Read andWrite), Default Value: 40h\nTable 10.CON_CTRL2 Register\nCON_CTRL2 B7 B6 B5 B4 B3 B2 B1 B0\nBitname and\nfunctionGOCore adj\nallowed– – –DCDC2\ndischargeDCDC1\ndischargeDCDC3\ndischarge\nDefault 0 1 0 0 0 0 0 0\n34TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedTable 10.CON_CTRL2 Register (continued)\nCON_CTRL2 B7 B6 B5 B4 B3 B2 B1 B0\nDefault value\nloadedUVLO +\nDONERESET(1) – – – UVLO UVLO UVLO\nRead andwrite R/W R/W – – – R/W R/W R/W\nTheCON_CTRL2 register canbeused totake control theinductive converters.\nRESET(1): CON_CTRL2[6] isreset toitsdefault value byoneofthese events:\n•undervoltage lockout (UVLO)\n•HOT_RESET pulled low\n•RESPWRON active\n•VRTC below threshold\nBit7 GO:\n0=nochange intheoutput voltage fortheDCDC1 converter\n1=theoutput voltage oftheDCDC1 converter ischanged tothevalue defined inDEFCORE with\ntheslew ratedefined inDEFSLEW. This bitisautomatically cleared when theDVM transition is\ncomplete. Thetransition isconsidered complete inthiscase when thedesired output voltage\ncode hasbeen reached, notwhen theVDCDC1 output voltage isactually inregulation atthe\ndesired voltage.\nBit6 CORE ADJ Allowed:\n0=theoutput voltage issetwith theI2Cregister\n1=DEFDCDC1 iseither connected toGND orVCC oranexternal voltage divider. When\nconnected toGND orVCC, VDCDC1 defaults to1.2Vor1.6Vrespectively atstart-up\nBit2–00=theoutput capacitor oftheassociated converter isnotactively discharged when theconverter is\ndisabled\n1=theoutput capacitor oftheassociated converter isactively discharged when theconverter is\ndisabled. This decreases thefalltime oftheoutput voltage atlight load\n7.6.7 DEFCORE Register Address: 06h(Read andWrite), Default Value: 14h/1Eh\nTable 11.DEFCORE Register\nDEFCORE B7 B6 B5 B4 B3 B2 B1 B0\nBitname and\nfunction– – – CORE4 CORE3 CORE2 CORE1 CORE0\nDefault 0 0 0 1 DEFDCDC1 DEFDCDC1 DEFDCDC1 DEFDCDC1\nDefault value\nloaded– – – RESET(1) RESET(1) RESET(1) RESET(1) RESET(1)\nRead andwrite – – – R/W R/W R/W R/W R/W\nRESET(1): DEFCORE isreset toitsdefault value byoneofthese events:\n•undervoltage lockout (UVLO)\n•HOT_RESET pulled low\n•RESPWRON active\n•VRTC below threshold\n35TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedTable 12.DCDC3 DVS Voltages\nCORE4 CORE3 CORE2 CORE1 CORE0 VDCDC1 CORE4 CORE3 CORE2 CORE1 CORE0 VDCDC1\n0 0 0 0 0 0.8V 1 0 0 0 0 1.2V\n0 0 0 0 1 0.825 V 1 0 0 0 1 1.225 V\n0 0 0 1 0 0.85 V 1 0 0 1 0 1.25 V\n0 0 0 1 1 0.875 V 1 0 0 1 1 1.275 V\n0 0 1 0 0 0.9V 1 0 1 0 0 1.3V\n0 0 1 0 1 0.925 V 1 0 1 0 1 1.325 V\n0 0 1 1 0 0.95 V 1 0 1 1 0 1.35 V\n0 0 1 1 1 0.975 V 1 0 1 1 1 1.375 V\n0 1 0 0 0 1V 1 1 0 0 0 1.4V\n0 1 0 0 1 1.025 V 1 1 0 0 1 1.425 V\n0 1 0 1 0 1.05 V 1 1 0 1 0 1.45 V\n0 1 0 1 1 1.075 V 1 1 0 1 1 1.475 V\n0 1 1 0 0 1.1V 1 1 1 0 0 1.5V\n0 1 1 0 1 1.125 V 1 1 1 0 1 1.525 V\n0 1 1 1 0 1.15 V 1 1 1 1 0 1.55 V\n0 1 1 1 1 1.175 V 1 1 1 1 1 1.6V\n7.6.8 DEFSLEW Register Address: 07h(Read andWrite), Default Value: 06h\nTable 13.DEFSLEW Register\nDEFSLEW B7 B6 B5 B4 B3 B2 B1 B0\nBitname and\nfunction– – – – – SLEW2 SLEW1 SLEW0\nDefault – – – – – 1 1 0\nDefault value\nloaded– – – – – UVLO UVLO UVLO\nRead andwrite – – – – – R/W R/W R/W\nTable 14.DCDC3 DVS Slew Rate\nSLEW2 SLEW1 SLEW0 VDCDC1 SLEW RATE\n0 0 0 0.225 mV/μs\n0 0 1 0.45 mV/μs\n0 1 0 0.9mV/μs\n0 1 1 1.8mV/μs\n1 0 0 3.6mV/μs\n1 0 1 7.2mV/μs\n1 1 0 14.4 mV/μs\n1 1 1 Immediate\n7.6.9 LDO_CTRL Register Address: 08h(Read andWrite), Default Value: Setwith DEFLDO1 and\nDEFLDO2\nTable 15.LDO_CTRL Register\nLDO_CTRL B7 B6 B5 B4 B3 B2 B1 B0\nBitname and\nfunctionRSVD LDO2_2 LDO2_1 LDO2_0 RSVD LDO1_2 LDO1_1 LDO1_0\nDefault – DEFLDOx DEFLDOx DEFLDOx – DEFLDOx DEFLDOx DEFLDOx\nDefault value\nloaded– UVLO UVLO UVLO – UVLO UVLO UVLO\nRead andwrite – R/W R/W R/W – R/W R/W R/W\n36TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedThe LDO_CTRL registers are used tosetthe output voltage ofLDO1 and LDO2. LDO_CTRL[7] and\nLDO_CTRL[3] arereserved andmust always bewritten to0.\nThedefault voltage issetwith DEFLDO1 andDEFLDO2 pins asdescribed inTable 16.\nTable 16.LDO2 andLDO3 I2CVoltage Options\nLDO2_2 LDO2_1 LDO2_0LDO2 OUTPUT\nVOLTAGELDO1_2 LDO1_1 LDO1_0LDO1 OUTPUT\nVOLTAGE\n0 0 0 1.05 V 0 0 0 1V\n0 0 1 1.2V 0 0 1 1.1V\n0 1 0 1.3V 0 1 0 1.3V\n0 1 1 1.8V 0 1 1 1.8V\n1 0 0 2.5V 1 0 0 2.2V\n1 0 1 2.8V 1 0 1 2.6V\n1 1 0 3.0V 1 1 0 2.8V\n1 1 1 3.3V 1 1 1 3.15 V\nVCC/VINDCDC1\nDCDC1_EN\nVDCDC11.225□V 1.225□V 1.225□V\n37TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.1.1 Input Voltage Connection\nThe lowpower section ofthecontrol circuit forthestep-down converters DCDC1, DCDC2, and DCDC3 is\nsupplied bytheVCC pinwhile thecircuitry with high power such asthepower stage ispowered from the\nVINDCDC1, VINDCDC2, and VINDCDC3 pins. Forproper operation ofthestep-down converters, VINDCDC1,\nVINDCDC2, VNDCDC3, andVCC must betiedtothesame voltage rail.Step-down converters thatareplanned\ntobenotused, stillneed tobepowered from their input pinonthesame rails than theother step-down\nconverters andVCC.\nLDO1 and LDO2 share asupply voltage pinwhich canbepowered from theVCCrails orfrom avoltage lower\nthan VCC,forexample, theoutput ofone ofthestep-down converters aslong asitisoperated within theinput\nvoltage range oftheLDOs. Ifboth LDOs arenotused, theVINLDO pincanbetiedtoGND.\n8.1.2 Unused Regulators\nIncase astep-down converter isnotused, itsinput supply voltage pinVINDCDCx stillneeds tobeconnected to\ntheVCCrailalong with supply input oftheother step-down converters. TIrecommends closing thecontrol loop\nsuch thataninductor andoutput capacitor isadded inthesame way asitwould bewhen operated normally. If\none oftheLDOs isnotused, itsoutput capacitor must beadded aswell. Ifboth LDOs arenotused, theinput\nsupply pinaswellastheoutput pins oftheLDOs (VINLDO, VLDO1, VLDO2) must betiedtoGND.\n8.1.3 Reset Condition ofDCDC1\nIfDEFDCDC1 isconnected toground and DCDC1_EN ispulled high after VINDCDC1 isapplied, theoutput\nvoltage ofDCDC1 defaults to1.225 Vinstead of1.2V(high by2%). Figure 36illustrates theproblem.\nFigure 36.Default DCDC1\nVCC/VINDCDC1\nDCDC1_EN\nHOT_RESET\nVDCDC11.225□V1.20□V1.225□V1.20□V\nVCC/VINDCDC1\nDCDC1_EN\nI2C□Bus\nDEF_CORE\nVDCDC1?? 0x1F 0x11 0x10 ?? 0x1E 0x1F 0x10\n1.20□V1.225□V1.20□V\nPull□DCDC1_EN□High\nWrite□DEF_CORE□to□0x10\nWrite□CON_CTRL [7]□to□1Write□DEF_CORE□to□0x10\nPull□DCDC1_EN□High\nVCC/VINDCDC1\nDCDC1_EN\nVDCDC11.20□V 1.20□V 1.20□V\n38TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedApplication Information (continued)\nOne workaround istotieDCDC1_EN toVINDCDC1 (Figure 37).\nFigure 37.Workaround 1\nAnother workaround istowrite thecorrect voltage totheDEF_CORE register through I2C.This can bedone\nbefore orafter theconverter isenabled. Ifwritten before theenable, theonly bitchanged isDEF_CORE[0]. The\nvoltage is1.2V,however, when theenable ispulled high (Figure 38).\nFigure 38.Workaround 2\nAthird workaround istogenerate aHOT_RESET after enabling DCDC1 (Figure 39)\nFigure 39.Workaround 3\n39TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedApplication Information (continued)\nTable 17.Changes ofTPS65023B vsTPS65023\nITEM DESCRIPTION Reference TPS65023 TPS65023B\nVIH High level input voltage fortheSDAT pin\nElectrical\nCharacteristicsMinimum 1.3VMinimum 1.69 V;\nVcc=2.5Vto5.25 V\nMinimum 1.55 V;\nVcc=2.5Vto4.5V\nVIH High level input voltage fortheSCLK pin Minimum 1.3VMinimum 1.4V;\nVcc=2.5Vto5.25 V\nVILLow level input voltage forSCLK and\nSDAT pinMaximum 0.4V Maximum 0.35 V\nth(DATA) Data input hold time I2CTiming\nRequirements for\nTPS65023BMinimum 300ns Minimum 100ns\ntsu(DATA) Data input setup time Minimum 300ns Minimum 100ns\n8.2 Typical Application\nFigure 40.Typical Configuration fortheTexas Instruments TMS320DM644x DaVinci ™Processors\n8.2.1 Design Requirements\nThe TPS6502x devices have only afew design requirements. Use thefollowing parameters forthedesign\nexamples:\n•1-μFbypass capacitor onVCC, located asclose aspossible totheVCC pintoground\n•VCC andVINDCDCx must beconnected tothesame voltage supply with minimal voltage difference.\n•Input capacitors must bepresent ontheVINDCDCx andVIN_LDO supplies ifused\n•Output inductor andcapacitors must beused ontheoutputs oftheDC–DCconverters ifused\n•Output capacitors must beused ontheoutputs oftheLDOs ifused\nL\nLmax outmaxII I 2\' \x0e \nLVout1VinI Vout/ ¦ \x10\n\'  uu\n40TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedTypical Application (continued)\n8.2.2 Detailed Design Procedure\n8.2.2.1 Inductor Selection fortheDC-DC Converters\nEach oftheconverters intheTPS65023x typically use a2.2-μHoutput inductor. Larger orsmaller inductor\nvalues areused tooptimize theperformance ofthedevice forspecific operation conditions. The selected\ninductor has toberated foritsDCresistance and saturation current. The DCresistance oftheinductance\ninfluences directly theefficiency oftheconverter. Therefore, aninductor with lowest DCresistance must be\nselected forhighest efficiency.\nForafasttransient response, a2.2-μHinductor incombination with a22-μFoutput capacitor isrecommended.\nEquation 8calculates themaximum inductor current under static load conditions. The saturation current ofthe\ninductor must berated higher than themaximum inductor current ascalculated with Equation 8.This isneeded\nbecause during heavy load transient theinductor current rises above thecalculated value.\n(8)\nwhere\n•f=Switching Frequency (2.25 MHz typical)\n•L=Inductor Value\n•ΔIL=Peak-to-Peak inductor ripple current\n•ILMAX =Maximum Inductor current (9)\nThehighest inductor current occurs atmaximum Vin.\nOpen-core inductors have asoftsaturation characteristic, and they canusually handle higher inductor currents\nversus acomparable shielded inductor.\nAconservative approach istoselect theinductor current rating just forthemaximum switch current ofthe\nTPS65023x (2AfortheVDCDC1 and VDCDC2 converters, and 1.5AfortheVDCDC3 converter). The core\nmaterial from inductor toinductor differs and has animpact ontheefficiency especially athigh switching\nfrequencies.\nSee Table 18andthetypical applications forpossible inductors.\nTable 18.Tested Inductors\nDEVICEINDUCTOR\nVALUETYPE COMPONENT SUPPLIER\nAllconverters2.2μH LPS4012-222LMB Coilcraft\n2.2μH VLCF4020T-2R2N1R7 TDK\nForDCDC2 or\nDCDC32.2uH LQH32PN2R2NN0 Murata\nForDCDC1 1.5uH LQH32PN1R5NN0 Murata\nAllconverters 2.2uH PST25201B-2R2MS Cyntec\n8.2.2.2 Output Capacitor Selection\nThe advanced fast response voltage mode control scheme oftheinductive converters implemented inthe\nTPS65023x allow theuseofsmall ceramic capacitors with atypical value of10μFforeach converter without\nhaving large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low\nESR values have thelowest output voltage ripple and arerecommended. See Table 19forrecommended\ncomponents.\n/c68Vout=□Voutx1□-Vout\nVin\nL x /c166x +□□ESR ( )1\n8□□x□□C xout/c166\nIRMSCout=□Voutx1□-Vout\nVin\nL x /c166x1\n2□□x 3 /c214\n41TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedIfceramic output capacitors areused, thecapacitor RMS ripple current rating always meets theapplication\nrequirements. Just forcompleteness, theRMS ripple current iscalculated inEquation 10.\n(10)\nAtnominal load current, theinductive converters operate inPWM mode. The overall output voltage ripple isthe\nsum ofthevoltage spike caused bytheoutput capacitor ESR plus thevoltage ripple caused bycharging and\ndischarging theoutput capacitor:\nwhere\n•Thehighest output voltage ripple occurs atthehighest input voltage Vin (11)\nAtlight load currents, theconverters operate inPSM and theoutput voltage ripple isdependent ontheoutput\ncapacitor value. The output voltage ripple issetbytheinternal comparator delay andtheexternal capacitor. The\ntypical output voltage ripple isless than 1%ofthenominal output voltage.\n8.2.2.3 Input Capacitor Selection\nBecause ofthenature ofthebuck converter having apulsating input current, alowESR input capacitor is\nrequired forbest input voltage filtering and minimizing theinterference with other circuits caused byhigh input\nvoltage spikes. Each DC-DC converter requires a10-μFceramic input capacitor onitsinput pinVINDCDCx. The\ninput capacitor isincreased without anylimit forbetter input voltage filtering. The VCC pinisseparated from the\ninput fortheDC-DC converters. Afilter resistor ofupto10R anda1-μFcapacitor isused fordecoupling theVCC\npinfrom switching noise. Note that thefilter resistor may affect theUVLO threshold since upto3mAcanflow\nthrough thisresistor intotheVCC pinwhen allconverters arerunning inPWM mode.\nTable 19.Possible Capacitors\nCAPACITOR VALUE CASE SIZE COMPONENT SUPPLIER COMMENTS\n22μF 1206 TDK C3216X5R0J226M Ceramic\n22μF 1206 Taiyo Yuden JMK316BJ226ML Ceramic\n22μF 0805 TDK C2012X5R0J226MT Ceramic\n22μF 0805 Taiyo Yuden JMK212BJ226MG Ceramic\n10μF 0805 Taiyo Yuden JMK212BJ106M Ceramic\n10μF 0805 TDK C2012X5R0J106M Ceramic\n8.2.2.4 Output Voltage Selection\nThe DEFDCDC1, DEFDCDC2, and DEFDCDC3 pins areused tosettheoutput voltage foreach step-down\nconverter. See Table 20forthedefault voltages ifthepins arepulled toGND ortoVCC. Ifadifferent voltage is\nneeded, anexternal resistor divider canbeadded totheDEFDCDCx pinasshown inFigure 41.\nThe output voltage ofVDCDC1 issetwith theI2Cinterface. Ifthevoltage ischanged from thedefault, using the\nDEFCORE register, theoutput voltage only depends ontheregister value. Any resistor divider atDEFDCDC1\ndoes notchange thevoltage setwith theregister.\nTable 20.DCDC1, DCDC2, andDCDC3 Default Voltage Levels\nPIN LEVEL DEFAULT OUTPUT VOLTAGE\nDEFDCDC1VCC 1.6V\nGND 1.2V\nDEFDCDC2VCC 3.3V\nGND 1.8V\nt =□□2(reset)x□□128□□x(1□V□□-□□0.25□V)□□x□□C(reset)\n2 A/c109 (□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□)\nVOUT DEFDCDCx=□□□V xR1□□+□□R2\nR2R1□□=□□R2□□xVOUT\nVDEFDCDCx-□□R2(□□□□□□□□□□□□□□□□□□□)\nVDCDC3\nDCDC3_EN DEFDCDC3\nAGND PGNDL3\nR1\nR2VOL\nCOVCC\nVINDCDC3\nCI1 F/c10910□R\nV(bat)\n42TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedTable 20.DCDC1, DCDC2, andDCDC3 Default Voltage Levels (continued)\nPIN LEVEL DEFAULT OUTPUT VOLTAGE\nDEFDCDC3VCC 3.3V\nGND 1.8V\nUsing anexternal resistor divider atDEFDCDCx:\nFigure 41.External Resistor Divider\nWhen aresistor divider isconnected toDEFDCDCx, theoutput voltage canbesetfrom 0.6Vuptotheinput\nvoltage V(bat).The total resistance (R1+R2)ofthevoltage divider must bekept inthe1-MR range tomaintain a\nhigh efficiency atlight load.\nV(DEFDCDCx) =0.6V\n(12)\n8.2.2.5 VRTC Output\nItisrequired thata4.7-μF(minimum) capacitor beadded totheVRTC pineven iftheoutput isnotused.\n8.2.2.6 LDO1 andLDO2\nThe LDOs intheTPS65023x aregeneral-purpose LDOs which arestable using ceramics capacitors. The\nminimum output capacitor required is2.2μF.The LDOs output voltage can bechanged todifferent voltages\nbetween 1Vand 3.3Vusing theI2Cinterface. Therefore, they canalso beused asgeneral-purpose LDOs in\napplications powering processors different from DaVinci. Thesupply voltage fortheLDOs needs tobeconnected\ntotheVINLDO pin,giving theflexibility toconnect thelowest voltage available inthesystem and provides the\nhighest efficiency.\n8.2.2.7 TRESPWRON\nThis istheinput toacapacitor that defines thereset delay time after thevoltage atVRTC rises above 2.52 V.\nThe timing isgenerated bycharging anddischarging thecapacitor with acurrent of2μAbetween athreshold of\n0.25 Vand1Vfor128cycles. A1-nF capacitor gives adelay time of100ms.\nWhile there isnoreal upper and lower limit forthecapacitor connected toTRESPWRON, TIrecommends not\nleaving signal pins open.\nwhere\n0102030405060708090100\n0.01 0.1 1 10 100 1□k 10□k\nI -□Output□Current□-□mAOEfficiency□-□%\nT =□25°C\nV =□1.2□V\nPWM/PFM□ModeA\nOV =□4.2□VIV =□2.5□VI\nV =□3.6□VI\nV =□5□VI\n0102030405060708090100\n0.01 0.1 1 10 100 1□k 10□k\nI -□Output□Current□-□mAOEfficiency□-□%\nT =□25°C\nV =□1.8□V\nPWM/PFM□ModeA\nOV =□4.2□VIV =□2.5□VI\nV =□3.6□VI\nV =□5□VI\n43TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated•t(reset) isthereset delay time\n•C(reset) isthecapacitor connected totheTRESPWRON pin (13)\nThe minimum and maximum values forthetiming parameters called ICONST (2uA), TRESPWRON_UPTH (1\nV),andTRESPWRON_LOWTH (0.25 V)canbefound under Electrical Characteristics .\n8.2.2.8 VCCFilter\nAnRCfilter connected attheVCC input isused tokeep noise from theinternal supply forthebandgap andother\nanalog circuitry. Atypical value of1Rand 1μFisused tofilter theswitching spikes, generated bytheDC-DC\nconverters. Alarger resistor than 10Rmust notbeused because thecurrent intoVCC ofupto3mAcauses a\nvoltage drop attheresistor causing theundervoltage lockout circuitry connected atVCC internally toswitch off\ntooearly.\n8.2.3 Application Curves\nGraphs were taken using theEVM with thefollowing inductor andoutput capacitor combinations:\nCONVERTER INDUCTOR OUTPUT CAPACITOR OUTPUT CAPACITOR VALUE\nVDCDC1 VLCF4020-2R2 C2012X5R0J106M 2×10μF\nVDCDC2 VLCF4020-2R2 C2012X5R0J106M 2×10μF\nVDCDC3 VLF4012AT-2R2M1R5 C2012X5R0J106M 2×10μF\nFigure 42.DCDC1 Efficiency Figure 43.DCDC2 Efficiency\n0102030405060708090100\n0.01 0.1 1 10 100 1□k 10□k\nI -□Output□Current□-□mAOEfficiency□-□%\nT =□25°C\nV =□1.8□V\nPWM/PFM□ModeA\nOV =□4.2□VIV =□2.5□VI\nV =□3.6□VI\nV =□5□VI\n44TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedFigure 44.DCDC3 Efficiency\n9Power Supply Recommendations\n9.1 Requirements forSupply Voltages Below 3.0V\nFor asupply voltage onpins Vcc,VINDCDC1, VINDCDC2, and VINDCDC3 below 3.0V,TIrecommends\nenabling theDCDC1, DCDC2, andDCDC3 converters insequence. Ifall3step-down converters areenabled at\nthesame time while thesupply voltage isclose totheinternal reset detection threshold, areset may be\ngenerated during power-up. Therefore TIrecommends enabling theDC-DC converters insequence. This canbe\ndone bydriving oneortwooftheenable pins with aRCdelay orbydriving theenable pinbytheoutput voltage\nofone oftheother step-down converters. Ifavoltage above 3.0Visapplied onpinVBACKUP while VCCand\nVINDCDCx isbelow 3.0V,there isnorestriction inthepower-up sequencing asVBACKUP willbeused topower\ntheinternal circuitry.\nCINL3\nCout\nCout\nPGND3VDCDC3VIN\n45TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nAsforallswitching power supplies, thelayout isanimportant step inthedesign. Proper function ofthedevice\ndemands careful attention toPCB layout. Take care inboard layout togetthespecified performance. Ifthe\nlayout isnotcarefully done, theregulators may show poor line, load regulation, orboth, along with stability issues\nandEMI problems. Itiscritical toprovide alowimpedance ground path. Therefore, usewide andshort traces for\nthemain current paths. The input capacitors must beplaced asclose aspossible totheICpins aswell asthe\ninductor andoutput capacitor.\nForTPS65023x, connect thePGND pins ofthedevice tothethermal pad land ofthePCB and connect the\nanalog ground connections (AGND) tothePGND atthethermal pad. Itisessential toprovide agood thermal\nand electrical connection ofallGND pins using multiple vias totheGND-plane. Keep thecommon path tothe\nAGND pins, which returns thesmall signal components, andthehigh current oftheoutput capacitors asshort as\npossible toavoid ground noise. The VDCDCx linemust beconnected right totheoutput capacitor and routed\naway from noisy components andtraces (forexample, theL1,L2,andL3traces).\n10.2 Layout Example\nFigure 45.Layout Example ofaDC–DCConverter\n46TPS65023 ,TPS65023B\nSLVS670L –JUNE 2006 –REVISED MAY 2018 www.ti.com\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.1.2 Development Support\nFordevelopment support, refer to:\n•Altera Cyclone IVFPGA Power Reference Design with TPS65023\n•Altera Cyclone IIIFPGA Power Reference Design with TPS65023\n•Integrated Power Supply Reference Design forXilinx Artix®-7,Spartan®-7,andZynq®-7000 FPGAs\n•Integrated Power Supply Reference Design forXilinx Zynq ®UltraScale+ ™ZU2CG−ZU5EV MPSoCs\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•Texas Instruments, DaVinci ™Sequencing Using TheTPS65023 application report\n•Texas Instruments, Empowering Designs With Power Management IC(PMIC) forProcessor Applications\napplication report\n•Texas Instruments, Optimizing Resistor Dividers ataComparator Input application report\n•Texas Instruments, Optimizing OMAP3630 BOOT Sequence Using theTPS65023-Q1 application report\n•Texas Instruments, Power Supply Design forNXP i.MX 6Using theTPS65023 application report\n•Texas Instruments, Power Supply Design forNXP i.MX 7Using theTPS65023 application report\n•Texas Instruments, Power Supply Reference Design forFreescale ™i.MX35 Using TPS65021 reference\nguide\n•Texas Instruments, Powering OMAP ™3With TPS65023: Design-In Guide application report\n•Texas Instruments, Push-Button Circuit application report\n•Texas Instruments, TPS65023x Check List\n•Texas Instruments, TPS65023EVM user\'sguide\n•Texas Instruments, TPS65023B/TPS650231EVM user\'sguide\n11.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 21.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTPS65023 Click here Click here Click here Click here Click here\nTPS65023B Click here Click here Click here Click here Click here\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\n47TPS65023 ,TPS65023B\nwww.ti.com SLVS670L –JUNE 2006 –REVISED MAY 2018\nProduct Folder Links: TPS65023 TPS65023BSubmit Documentation Feedback Copyright ©2006 –2018, Texas Instruments IncorporatedCommunity Resources (continued)\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nDaVinci, OMAP, E2E aretrademarks ofTexas Instruments.\nFreescale isatrademark ofMotorola, Inc.\nI2Cisatrademark ofNXP Semiconductors.\nUltraScale+ isatrademark ofXilinx Inc.\nArtix, Spartan, Zynq areregistered trademarks ofXilinx Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS65023BRSBR ACTIVE WQFN RSB 403000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n65023B\nTPS65023BRSBT ACTIVE WQFN RSB 40250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n65023B\nTPS65023RSBR ACTIVE WQFN RSB 403000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n65023\nTPS65023RSBRG4 ACTIVE WQFN RSB 403000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n65023\nTPS65023RSBT ACTIVE WQFN RSB 40250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n65023\nTPS65023RSBTG4 ACTIVE WQFN RSB 40250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TPS\n65023\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS65023 :\n•Automotive: TPS65023-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS65023BRSBR WQFN RSB 403000 330.0 12.4 5.35.31.18.012.0 Q2\nTPS65023BRSBT WQFN RSB 40250 180.0 12.4 5.35.31.18.012.0 Q2\nTPS65023RSBR WQFN RSB 403000 330.0 12.4 5.35.31.18.012.0 Q2\nTPS65023RSBT WQFN RSB 40250 180.0 12.4 5.35.31.18.012.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 30-Apr-2018\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS65023BRSBR WQFN RSB 403000 367.0 367.0 35.0\nTPS65023BRSBT WQFN RSB 40250 210.0 185.0 35.0\nTPS65023RSBR WQFN RSB 403000 367.0 367.0 35.0\nTPS65023RSBT WQFN RSB 40250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 30-Apr-2018\nPack Materials-Page 2\n\nwww.ti.comPACKAGE OUTLINE\nC5.15\n4.85\n5.154.85\n0.80.7\n0.050.00\n2X 3.6\n36X 0.42X 3.6\n40X 0.50.340X 0.250.153.5 0.1(0.2) TYPWQFN - 0.8 mm max height RSB0040B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219094/A   11/20180.08 C\n0.1 C A B\n0.05\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PIN 1 INDEX AREA\nSEATING PLANE\nPIN 1 IDSYMMEXPOSED\nTHERMAL PAD\nSYMM\n11011 20\n21\n30\n31 4041SCALE  3.000\nA B\nwww.ti.comEXAMPLE BOARD LAYOUT\n36X (0.4)\n(R0.05) TYP\n0.05 MAX\nALL AROUND0.05 MIN\nALL AROUND40X (0.6)\n40X (0.2)\n(4.8)(4.8)(3.5)\n(0.2) TYP\nVIA(0.6) TYP(0.9) TYP\n(0.6) TYP (0.9) TYPWQFN - 0.8 mm max height RSB0040B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219094/A   11/2018\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SYMM\nSYMM \nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 20XSEE SOLDER MASKDETAIL\n1\n10\n11 20213031 40\n41\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED METALMETAL UNDERSOLDER MASK\nSOLDER MASKOPENING\nEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK DEFINED\nSOLDER MASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n40X (0.6)\n40X (0.2)\n36X (0.4)\n(4.8)(4.8)\n9X (1)(R0.05) TYP(1.2) TYP\n(1.2) TYPWQFN - 0.8 mm max height RSB0040B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219094/A   11/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 MM THICK STENCIL\nSCALE: 20X\n \nEXPOSED PAD 41\n73% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGESYMMSYMM 1\n10\n11 20213031 40\n41\nMETAL\nTYP\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES  TECHNICAL  AND  RELIABILITY  DATA  (INCLUDING  DATASHEETS),  DESIGN  RESOURCES  (INCLUDING  REFERENCE  \nDESIGNS),  APPLICATION  OR OTHER  DESIGN  ADVICE,  WEB  TOOLS,  SAFETY  INFORMATION,  AND  OTHER  RESOURCES  “AS IS” \nAND  WITH  ALL FAULTS,  AND  DISCLAIMS  ALL WARRANTIES,  EXPRESS  AND  IMPLIED,  INCLUDING  WITHOUT  LIMITATION  ANY \nIMPLIED  WARRANTIES  OF MERCHANTABILITY,  FITNESS  FOR  A PARTICULAR  PURPOSE  OR NON-INFRINGEMENT  OF THIRD  \nPARTY  INTELLECTUAL  PROPERTY  RIGHTS.\nThese  resources  are intended  for skilled  developers  designing  with TI products.  You are solely  responsible  for (1) selecting  the appropriate  \nTI products  for your application,  (2) designing,  validating  and testing  your application,  and (3) ensuring  your application  meets  applicable  \nstandards,  and any other  safety,  security,  or other  requirements.  These  resources  are subject  to change  without  notice.  TI grants  you \npermission  to use these  resources  only for development  of an application  that uses the TI products  described  in the resource.  Other  \nreproduction  and display  of these  resources  is prohibited.  No license  is granted  to any other  TI intellectual  property  right or to any third \nparty  intellectual  property  right.  TI disclaims  responsibility  for, and you will fully indemnify  TI and its representatives  against,  any claims,  \ndamages,  costs,  losses,  and liabilities  arising  out of your use of these  resources.\nTI’s products  are provided  subject  to TI’s Terms  of Sale (www.ti.com/legal/termsofsale.html ) or other  applicable  terms  available  either  on \nti.com  or provided  in conjunction  with such TI products.  TI’s provision  of these  resources  does not expand  or otherwise  alter TI’s applicable  \nwarranties  or warranty  disclaimers  for TI products.\nMailing  Address:  Texas  Instruments,  Post Office  Box 655303,  Dallas,  Texas  75265\nCopyright  © 2020 , Texas  Instruments  Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS65023RSBT

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.5V to 6V for DCDC converters
  - LDO Input Voltage Range: 1.5V to 6.5V
  - Output Voltage for DCDC1: 1.2V or 1.6V (configurable)
  - Output Voltage for DCDC2: 1.8V or 3.3V (configurable)
  - Output Voltage for DCDC3: 1.8V or 3.3V (configurable)
  - LDO Output Voltage: Configurable between 1V and 3.3V

- **Current Ratings:**
  - DCDC1: 1.7A
  - DCDC2: 1.2A
  - DCDC3: 1.0A
  - LDO1 and LDO2: 200mA each

- **Power Consumption:**
  - Quiescent Current: 85μA
  - Shutdown Supply Current: 0.1μA (typical)

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - 40-Pin WQFN (5mm x 5mm)

- **Special Features:**
  - Dynamic Voltage Management (DVM)
  - I2C-Compatible Serial Interface
  - Thermal Shutdown Protection
  - Low Ripple PFM Mode
  - Battery Backup Functionality
  - Externally Adjustable Reset Delay Time
  - Separate Enable Pins for each converter

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The **TPS65023** is a highly integrated Power Management IC (PMIC) designed for applications powered by a single Li-Ion or Li-Polymer cell. It features three synchronous step-down converters (DCDC1, DCDC2, DCDC3) and two low-dropout (LDO) regulators, making it suitable for processor-based systems that require multiple power rails. The device supports dynamic voltage scaling, allowing for on-the-fly voltage adjustments to optimize power consumption based on the system's operational state.

#### Typical Applications:
- **Digital Media Players**
- **Internet Audio Players**
- **Digital Still Cameras**
- **Smartphones**
- **Supply for DaVinci™ DSP Family Solutions**

The TPS65023 is particularly useful in applications where efficient power management is critical, such as in portable devices that rely on battery power. Its ability to manage multiple voltage rails with high efficiency makes it ideal for modern electronic systems that demand both performance and power efficiency.