<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<!--
<enum name="index_mode" inline="yes">
	<value value="0" name="NONE" />
	<value value="1" name="UINT8" />
	<value value="2" name="UINT16" />
</enum>
-->

<domain name="A2XX" width="32">
	<reg32 offset="0x0001" name="RBBM_PATCH_RELEASE"/>
	<reg32 offset="0x003b" name="RBBM_CNTL"/>
	<reg32 offset="0x003c" name="RBBM_SOFT_RESET"/>
	<reg32 offset="0x00c0" name="CP_PFP_UCODE_ADDR"/>
	<reg32 offset="0x00c1" name="CP_PFP_UCODE_DATA"/>
	<reg32 offset="0x01c0" name="CP_RB_BASE"/>
	<reg32 offset="0x01c1" name="CP_RB_CNTL"/>
	<reg32 offset="0x01c3" name="CP_RB_RPTR_ADDR"/>
	<reg32 offset="0x01c4" name="CP_RB_RPTR"/>
	<reg32 offset="0x01c5" name="CP_RB_WPTR"/>
	<reg32 offset="0x01c6" name="CP_RB_WPTR_DELAY"/>
	<reg32 offset="0x01c7" name="CP_RB_RPTR_WR"/>
	<reg32 offset="0x01c8" name="CP_RB_WPTR_BASE"/>
	<reg32 offset="0x01d5" name="CP_QUEUE_THRESHOLDS"/>
	<reg32 offset="0x01dc" name="SCRATCH_UMSK"/>
	<reg32 offset="0x01dd" name="SCRATCH_ADDR"/>
	<reg32 offset="0x01ec" name="CP_STATE_DEBUG_INDEX"/>
	<reg32 offset="0x01ed" name="CP_STATE_DEBUG_DATA"/>
	<reg32 offset="0x01f2" name="CP_INT_CNTL"/>
	<reg32 offset="0x01f3" name="CP_INT_STATUS"/>
	<reg32 offset="0x01f4" name="CP_INT_ACK"/>
	<reg32 offset="0x01f6" name="CP_ME_CNTL"/>
	<reg32 offset="0x01f7" name="CP_ME_STATUS"/>
	<reg32 offset="0x01f8" name="CP_ME_RAM_WADDR"/>
	<reg32 offset="0x01f9" name="CP_ME_RAM_RADDR"/>
	<reg32 offset="0x01fa" name="CP_ME_RAM_DATA"/>
	<reg32 offset="0x01fc" name="CP_DEBUG"/>
	<reg32 offset="0x01fd" name="CP_CSQ_RB_STAT"/>
	<reg32 offset="0x01fe" name="CP_CSQ_IB1_STAT"/>
	<reg32 offset="0x01ff" name="CP_CSQ_IB2_STAT"/>
	<reg32 offset="0x0395" name="RBBM_PERFCOUNTER1_SELECT"/>
	<reg32 offset="0x0397" name="RBBM_PERFCOUNTER1_LO"/>
	<reg32 offset="0x0398" name="RBBM_PERFCOUNTER1_HI"/>
	<reg32 offset="0x039b" name="RBBM_DEBUG"/>
	<reg32 offset="0x039c" name="RBBM_PM_OVERRIDE1"/>
	<reg32 offset="0x039d" name="RBBM_PM_OVERRIDE2"/>
	<reg32 offset="0x03a0" name="RBBM_DEBUG_OUT"/>
	<reg32 offset="0x03a1" name="RBBM_DEBUG_CNTL"/>
	<reg32 offset="0x03b3" name="RBBM_READ_ERROR"/>
	<reg32 offset="0x03b4" name="RBBM_INT_CNTL"/>
	<reg32 offset="0x03b5" name="RBBM_INT_STATUS"/>
	<reg32 offset="0x03b6" name="RBBM_INT_ACK"/>
	<reg32 offset="0x03b7" name="MASTER_INT_SIGNAL"/>
	<reg32 offset="0x03f9" name="RBBM_PERIPHID1"/>
	<reg32 offset="0x03fa" name="RBBM_PERIPHID2"/>
	<reg32 offset="0x0444" name="CP_PERFMON_CNTL"/>
	<reg32 offset="0x0445" name="CP_PERFCOUNTER_SELECT"/>
	<reg32 offset="0x0446" name="CP_PERFCOUNTER_LO"/>
	<reg32 offset="0x0447" name="CP_PERFCOUNTER_HI"/>
	<reg32 offset="0x044d" name="CP_ST_BASE"/>
	<reg32 offset="0x044e" name="CP_ST_BUFSZ"/>
	<reg32 offset="0x0458" name="CP_IB1_BASE"/>
	<reg32 offset="0x0459" name="CP_IB1_BUFSZ"/>
	<reg32 offset="0x045a" name="CP_IB2_BASE"/>
	<reg32 offset="0x045b" name="CP_IB2_BUFSZ"/>
	<reg32 offset="0x047f" name="CP_STAT"/>
	<reg32 offset="0x0578" name="SCRATCH_REG0"/>
	<reg32 offset="0x057a" name="SCRATCH_REG2"/>
	<reg32 offset="0x05d0" name="RBBM_STATUS"/>
	<reg32 offset="0x0c01" name="A220_VSC_BIN_SIZE"/>
	<reg32 offset="0x0c06" name="VSC_PIPE_CONFIG_0"/>
	<reg32 offset="0x0c07" name="VSC_PIPE_DATA_ADDRESS_0"/>
	<reg32 offset="0x0c08" name="VSC_PIPE_DATA_LENGTH_0"/>
	<reg32 offset="0x0c09" name="VSC_PIPE_CONFIG_1"/>
	<reg32 offset="0x0c0a" name="VSC_PIPE_DATA_ADDRESS_1"/>
	<reg32 offset="0x0c0b" name="VSC_PIPE_DATA_LENGTH_1"/>
	<reg32 offset="0x0c0c" name="VSC_PIPE_CONFIG_2"/>
	<reg32 offset="0x0c0d" name="VSC_PIPE_DATA_ADDRESS_2"/>
	<reg32 offset="0x0c0e" name="VSC_PIPE_DATA_LENGTH_2"/>
	<reg32 offset="0x0c0f" name="VSC_PIPE_CONFIG_3"/>
	<reg32 offset="0x0c10" name="VSC_PIPE_DATA_ADDRESS_3"/>
	<reg32 offset="0x0c11" name="VSC_PIPE_DATA_LENGTH_3"/>
	<reg32 offset="0x0c12" name="VSC_PIPE_CONFIG_4"/>
	<reg32 offset="0x0c13" name="VSC_PIPE_DATA_ADDRESS_4"/>
	<reg32 offset="0x0c14" name="VSC_PIPE_DATA_LENGTH_4"/>
	<reg32 offset="0x0c15" name="VSC_PIPE_CONFIG_5"/>
	<reg32 offset="0x0c16" name="VSC_PIPE_DATA_ADDRESS_5"/>
	<reg32 offset="0x0c17" name="VSC_PIPE_DATA_LENGTH_5"/>
	<reg32 offset="0x0c18" name="VSC_PIPE_CONFIG_6"/>
	<reg32 offset="0x0c19" name="VSC_PIPE_DATA_ADDRESS_6"/>
	<reg32 offset="0x0c1a" name="VSC_PIPE_DATA_LENGTH_6"/>
	<reg32 offset="0x0c1b" name="VSC_PIPE_CONFIG_7"/>
	<reg32 offset="0x0c1c" name="VSC_PIPE_DATA_ADDRESS_7"/>
	<reg32 offset="0x0c1d" name="VSC_PIPE_DATA_LENGTH_7"/>
	<reg32 offset="0x0c38" name="PC_DEBUG_CNTL"/>
	<reg32 offset="0x0c39" name="PC_DEBUG_DATA"/>
	<reg32 offset="0x0c44" name="PA_SC_VIZ_QUERY_STATUS"/>
	<reg32 offset="0x0c80" name="GRAS_DEBUG_CNTL"/>
	<reg32 offset="0x0c80" name="PA_SU_DEBUG_CNTL"/>
	<reg32 offset="0x0c81" name="GRAS_DEBUG_DATA"/>
	<reg32 offset="0x0c81" name="PA_SU_DEBUG_DATA"/>
	<reg32 offset="0x0c86" name="PA_SU_FACE_DATA"/>
	<reg32 offset="0x0d00" name="SQ_GPR_MANAGEMENT"/>
	<reg32 offset="0x0d01" name="SQ_FLOW_CONTROL"/>
	<reg32 offset="0x0d02" name="SQ_INST_STORE_MANAGMENT"/>
	<reg32 offset="0x0d05" name="SQ_DEBUG_MISC"/>
	<reg32 offset="0x0d34" name="SQ_INT_CNTL"/>
	<reg32 offset="0x0d35" name="SQ_INT_STATUS"/>
	<reg32 offset="0x0d36" name="SQ_INT_ACK"/>
	<reg32 offset="0x0dae" name="SQ_DEBUG_INPUT_FSM"/>
	<reg32 offset="0x0daf" name="SQ_DEBUG_CONST_MGR_FSM"/>
	<reg32 offset="0x0db0" name="SQ_DEBUG_TP_FSM"/>
	<reg32 offset="0x0db1" name="SQ_DEBUG_FSM_ALU_0"/>
	<reg32 offset="0x0db2" name="SQ_DEBUG_FSM_ALU_1"/>
	<reg32 offset="0x0db3" name="SQ_DEBUG_EXP_ALLOC"/>
	<reg32 offset="0x0db4" name="SQ_DEBUG_PTR_BUFF"/>
	<reg32 offset="0x0db5" name="SQ_DEBUG_GPR_VTX"/>
	<reg32 offset="0x0db6" name="SQ_DEBUG_GPR_PIX"/>
	<reg32 offset="0x0db7" name="SQ_DEBUG_TB_STATUS_SEL"/>
	<reg32 offset="0x0db8" name="SQ_DEBUG_VTX_TB_0"/>
	<reg32 offset="0x0db9" name="SQ_DEBUG_VTX_TB_1"/>
	<reg32 offset="0x0dba" name="SQ_DEBUG_VTX_TB_STATUS_REG"/>
	<reg32 offset="0x0dbb" name="SQ_DEBUG_VTX_TB_STATE_MEM"/>
	<reg32 offset="0x0dbc" name="SQ_DEBUG_PIX_TB_0"/>
	<reg32 offset="0x0dbd" name="SQ_DEBUG_PIX_TB_STATUS_REG_0"/>
	<reg32 offset="0x0dbe" name="SQ_DEBUG_PIX_TB_STATUS_REG_1"/>
	<reg32 offset="0x0dbf" name="SQ_DEBUG_PIX_TB_STATUS_REG_2"/>
	<reg32 offset="0x0dc0" name="SQ_DEBUG_PIX_TB_STATUS_REG_3"/>
	<reg32 offset="0x0dc1" name="SQ_DEBUG_PIX_TB_STATE_MEM"/>
	<reg32 offset="0x0e00" name="TC_CNTL_STATUS"/>
	<reg32 offset="0x0e1e" name="TP0_CHICKEN"/>
	<reg32 offset="0x0f01" name="RB_BC_CONTROL"/>
	<reg32 offset="0x0f02" name="RB_EDRAM_INFO"/>
	<reg32 offset="0x0f26" name="RB_DEBUG_CNTL"/>
	<reg32 offset="0x0f27" name="RB_DEBUG_DATA"/>
	<reg32 offset="0x2000" name="RB_SURFACE_INFO"/>
	<reg32 offset="0x2001" name="RB_COLOR_INFO"/>
	<reg32 offset="0x2002" name="RB_DEPTH_INFO"/>
	<reg32 offset="0x2005" name="A225_RB_COLOR_INFO3"/>
	<reg32 offset="0x2006" name="COHER_DEST_BASE_0"/>
	<reg32 offset="0x200e" name="PA_SC_SCREEN_SCISSOR_TL"/>
	<reg32 offset="0x200f" name="PA_SC_SCREEN_SCISSOR_BR"/>
	<reg32 offset="0x2080" name="PA_SC_WINDOW_OFFSET"/>
	<reg32 offset="0x2081" name="PA_SC_WINDOW_SCISSOR_TL"/>
	<reg32 offset="0x2082" name="PA_SC_WINDOW_SCISSOR_BR"/>
	<reg32 offset="0x2100" name="VGT_MAX_VTX_INDX"/>
	<reg32 offset="0x2101" name="VGT_MIN_VTX_INDX"/>
	<reg32 offset="0x2102" name="VGT_INDX_OFFSET"/>
	<reg32 offset="0x2103" name="A225_PC_MULTI_PRIM_IB_RESET_INDX"/>
	<reg32 offset="0x2104" name="RB_COLOR_MASK"/>
	<reg32 offset="0x2105" name="RB_BLEND_RED"/>
	<reg32 offset="0x2106" name="RB_BLEND_GREEN"/>
	<reg32 offset="0x2107" name="RB_BLEND_BLUE"/>
	<reg32 offset="0x2108" name="RB_BLEND_ALPHA"/>
	<reg32 offset="0x2109" name="RB_FOG_COLOR"/>
	<reg32 offset="0x210c" name="RB_STENCILREFMASK_BF"/>
	<reg32 offset="0x210d" name="RB_STENCILREFMASK"/>
	<reg32 offset="0x210e" name="RB_ALPHA_REF"/>
	<reg32 offset="0x210f" name="PA_CL_VPORT_XSCALE"/>
	<reg32 offset="0x2110" name="PA_CL_VPORT_XOFFSET"/>
	<reg32 offset="0x2111" name="PA_CL_VPORT_YSCALE"/>
	<reg32 offset="0x2112" name="PA_CL_VPORT_YOFFSET"/>
	<reg32 offset="0x2113" name="PA_CL_VPORT_ZSCALE"/>
	<reg32 offset="0x2114" name="PA_CL_VPORT_ZOFFSET"/>
	<reg32 offset="0x2180" name="SQ_PROGRAM_CNTL"/>
	<reg32 offset="0x2181" name="SQ_CONTEXT_MISC"/>
	<reg32 offset="0x2182" name="SQ_INTERPOLATOR_CNTL"/>
	<reg32 offset="0x2183" name="SQ_WRAPPING_0"/>
	<reg32 offset="0x2184" name="SQ_WRAPPING_1"/>
	<reg32 offset="0x21f6" name="SQ_PS_PROGRAM"/>
	<reg32 offset="0x21f7" name="SQ_VS_PROGRAM"/>
	<reg32 offset="0x2200" name="RB_DEPTHCONTROL"/>
	<reg32 offset="0x2201" name="RB_BLEND_CONTROL"/>
	<reg32 offset="0x2202" name="RB_COLORCONTROL"/>
	<reg32 offset="0x2203" name="VGT_CURRENT_BIN_ID_MAX"/>
	<reg32 offset="0x2204" name="PA_CL_CLIP_CNTL"/>
	<reg32 offset="0x2205" name="PA_SU_SC_MODE_CNTL"/>
	<reg32 offset="0x2206" name="PA_CL_VTE_CNTL"/>
	<reg32 offset="0x2207" name="VGT_CURRENT_BIN_ID_MIN"/>
	<reg32 offset="0x2208" name="RB_MODECONTROL"/>
	<reg32 offset="0x2209" name="A220_RB_LRZ_VSC_CONTROL"/>
	<reg32 offset="0x220a" name="RB_SAMPLE_POS"/>
	<reg32 offset="0x220b" name="CLEAR_COLOR"/>
	<reg32 offset="0x2210" name="A220_GRAS_CONTROL"/>
	<reg32 offset="0x2280" name="PA_SU_POINT_SIZE"/>
	<reg32 offset="0x2281" name="PA_SU_POINT_MINMAX"/>
	<reg32 offset="0x2282" name="PA_SU_LINE_CNTL"/>
	<reg32 offset="0x2283" name="PA_SC_LINE_STIPPLE"/>
	<reg32 offset="0x2293" name="PA_SC_VIZ_QUERY"/>
	<reg32 offset="0x2294" name="VGT_ENHANCE"/>
	<reg32 offset="0x2300" name="PA_SC_LINE_CNTL"/>
	<reg32 offset="0x2301" name="PA_SC_AA_CONFIG"/>
	<reg32 offset="0x2302" name="PA_SU_VTX_CNTL"/>
	<reg32 offset="0x2303" name="PA_CL_GB_VERT_CLIP_ADJ"/>
	<reg32 offset="0x2304" name="PA_CL_GB_VERT_DISC_ADJ"/>
	<reg32 offset="0x2305" name="PA_CL_GB_HORZ_CLIP_ADJ"/>
	<reg32 offset="0x2306" name="PA_CL_GB_HORZ_DISC_ADJ"/>
	<reg32 offset="0x2307" name="SQ_VS_CONST"/>
	<reg32 offset="0x2308" name="SQ_PS_CONST"/>
	<reg32 offset="0x2309" name="SQ_DEBUG_MISC_0"/>
	<reg32 offset="0x230a" name="SQ_DEBUG_MISC_1"/>
	<reg32 offset="0x2312" name="PA_SC_AA_MASK"/>
	<reg32 offset="0x2316" name="VGT_VERTEX_REUSE_BLOCK_CNTL"/>
	<reg32 offset="0x2317" name="VGT_OUT_DEALLOC_CNTL"/>
	<reg32 offset="0x2318" name="RB_COPY_CONTROL"/>
	<reg32 offset="0x2319" name="RB_COPY_DEST_BASE"/>
	<reg32 offset="0x231a" name="RB_COPY_DEST_PITCH"/>
	<reg32 offset="0x231b" name="RB_COPY_DEST_INFO"/>
	<reg32 offset="0x231c" name="RB_COPY_DEST_OFFSET"/>
	<reg32 offset="0x231d" name="RB_DEPTH_CLEAR"/>
	<reg32 offset="0x2324" name="RB_SAMPLE_COUNT_CTL"/>
	<reg32 offset="0x2326" name="RB_COLOR_DEST_MASK"/>
	<reg32 offset="0x2340" name="A225_GRAS_UCP0X"/>
	<reg32 offset="0x2357" name="A225_GRAS_UCP5W"/>
	<reg32 offset="0x2360" name="A225_GRAS_UCP_ENABLED"/>
	<reg32 offset="0x2380" name="PA_SU_POLY_OFFSET_FRONT_SCALE"/>
	<reg32 offset="0x2383" name="PA_SU_POLY_OFFSET_BACK_OFFSET"/>
	<reg32 offset="0x4000" name="SQ_CONSTANT_0"/>
	<reg32 offset="0x4800" name="SQ_FETCH_0"/>
	<reg32 offset="0x4900" name="SQ_CF_BOOLEANS"/>
	<reg32 offset="0x4908" name="SQ_CF_LOOP"/>
	<reg32 offset="0xa29" name="COHER_SIZE_PM4"/>
	<reg32 offset="0xa2a" name="COHER_BASE_PM4"/>
	<reg32 offset="0xa2b" name="COHER_STATUS_PM4"/>
</domain>

</database>
