
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1389.578 ; gain = 86.977 ; free physical = 1645 ; free virtual = 11567
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:101]
	Parameter Ntrig_in bound to: 6 - type: integer 
	Parameter Ntrig_out bound to: 3 - type: integer 
	Parameter Nshaper_width bound to: 2 - type: integer 
	Parameter Nbusy_in bound to: 4 - type: integer 
	Parameter Nbusy_out bound to: 2 - type: integer 
	Parameter Nshutter_out bound to: 2 - type: integer 
	Parameter CR_N_REGISTER bound to: 32 - type: integer 
	Parameter CR_N_RW_REGISTER bound to: 15 - type: integer 
	Parameter CR_N_SC_REGISTER bound to: 1 - type: integer 
	Parameter CR_N_FF_REGISTER bound to: 2 - type: integer 
	Parameter CR_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CR_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'system_wrapper' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/bd/system/hdl/system_wrapper.vhd:14' bound to instance 'System_inst' of component 'System_wrapper' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:320]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/bd/system/hdl/system_wrapper.vhd:68]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/eda/Xilinx/Vivado_HLS/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'IIC_0_0_scl_iobuf' of component 'IOBUF' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/bd/system/hdl/system_wrapper.vhd:151]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/eda/Xilinx/Vivado_HLS/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [/eda/Xilinx/Vivado_HLS/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/eda/Xilinx/Vivado_HLS/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'IIC_0_0_sda_iobuf' of component 'IOBUF' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/bd/system/hdl/system_wrapper.vhd:158]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/eda/Xilinx/Vivado_HLS/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'IIC_1_0_scl_iobuf' of component 'IOBUF' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/bd/system/hdl/system_wrapper.vhd:165]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/eda/Xilinx/Vivado_HLS/2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'IIC_1_0_sda_iobuf' of component 'IOBUF' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/bd/system/hdl/system_wrapper.vhd:172]
INFO: [Synth 8-3491] module 'system' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/bd/system/synth/system.vhd:591' bound to instance 'system_i' of component 'system' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/bd/system/hdl/system_wrapper.vhd:179]
INFO: [Synth 8-638] synthesizing module 'system' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/bd/system/synth/system.vhd:657]
INFO: [Synth 8-638] synthesizing module 'system_axi_interconnect_0_0' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/bd/system/synth/system.vhd:398]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_Y9JEWS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/bd/system/synth/system.vhd:80]
INFO: [Synth 8-3491] module 'system_auto_pc_0' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/realtime/system_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_0' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/bd/system/synth/system.vhd:263]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/realtime/system_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_Y9JEWS' (2#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/bd/system/synth/system.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'system_axi_interconnect_0_0' (3#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/bd/system/synth/system.vhd:398]
INFO: [Synth 8-3491] module 'system_processing_system7_0_0' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/realtime/system_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'system_processing_system7_0_0' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/bd/system/synth/system.vhd:1022]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/realtime/system_processing_system7_0_0_stub.vhdl:88]
INFO: [Synth 8-3491] module 'system_rst_ps7_0_1M_0' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/realtime/system_rst_ps7_0_1M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_1M' of component 'system_rst_ps7_0_1M_0' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/bd/system/synth/system.vhd:1102]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_1M_0' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/realtime/system_rst_ps7_0_1M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'system' (4#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/bd/system/synth/system.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (5#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/bd/system/hdl/system_wrapper.vhd:68]
	Parameter fclock bound to: 80 - type: integer 
	Parameter Ntrig_in bound to: 6 - type: integer 
	Parameter Ntrig_out bound to: 3 - type: integer 
	Parameter Nshaper_width bound to: 2 - type: integer 
	Parameter Nbusy_in bound to: 4 - type: integer 
	Parameter Nbusy_out bound to: 2 - type: integer 
	Parameter Nshutter_out bound to: 2 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter CR_N_REGISTER bound to: 32 - type: integer 
	Parameter CR_N_RW_REGISTER bound to: 15 - type: integer 
	Parameter CR_N_SC_REGISTER bound to: 1 - type: integer 
	Parameter CR_N_FF_REGISTER bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'user_logic' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:9' bound to instance 'user_logic_i' of component 'user_logic' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:375]
INFO: [Synth 8-638] synthesizing module 'user_logic' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:59]
	Parameter fclock bound to: 80 - type: integer 
	Parameter Ntrig_in bound to: 6 - type: integer 
	Parameter Ntrig_out bound to: 3 - type: integer 
	Parameter Nshaper_width bound to: 2 - type: integer 
	Parameter Nbusy_in bound to: 4 - type: integer 
	Parameter Nbusy_out bound to: 2 - type: integer 
	Parameter Nshutter_out bound to: 2 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter CR_N_REGISTER bound to: 32 - type: integer 
	Parameter CR_N_RW_REGISTER bound to: 15 - type: integer 
	Parameter CR_N_SC_REGISTER bound to: 1 - type: integer 
	Parameter CR_N_FF_REGISTER bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:370]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:371]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:372]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:376]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:379]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:380]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:381]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:382]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:416]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:430]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:453]
	Parameter Ndata bound to: 7 - type: integer 
	Parameter Nwidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shaper' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/shaper.vhd:12' bound to instance 'trigger_shaper_i' of component 'shaper' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:478]
INFO: [Synth 8-638] synthesizing module 'shaper' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/shaper.vhd:26]
	Parameter Ndata bound to: 7 - type: integer 
	Parameter Nwidth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shaper' (6#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/shaper.vhd:26]
	Parameter Ndata bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'masker' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/masker.vhd:6' bound to instance 'trigger_masker_i' of component 'masker' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:493]
INFO: [Synth 8-638] synthesizing module 'masker' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/masker.vhd:18]
	Parameter Ndata bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'masker' (7#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/masker.vhd:18]
	Parameter Ncounter bound to: 32 - type: integer 
	Parameter Ntimeout bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'timer' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/timer.vhd:13' bound to instance 'timer_i' of component 'timer' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:509]
INFO: [Synth 8-638] synthesizing module 'timer' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/timer.vhd:28]
	Parameter Ncounter bound to: 32 - type: integer 
	Parameter Ntimeout bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fsm_counter' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/trigger_logic.vhd:32]
	Parameter Ncnt bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fsm_counter' (8#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/trigger_logic.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'timer' (9#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/timer.vhd:28]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'downscaler' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:11' bound to instance 'trig_downscaler' of component 'downscaler' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
INFO: [Synth 8-638] synthesizing module 'downscaler' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:24]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downscaler' (10#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:24]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'downscaler' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:11' bound to instance 'trig_downscaler' of component 'downscaler' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'downscaler' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:11' bound to instance 'trig_downscaler' of component 'downscaler' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'downscaler' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:11' bound to instance 'trig_downscaler' of component 'downscaler' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'downscaler' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:11' bound to instance 'trig_downscaler' of component 'downscaler' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'downscaler' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:11' bound to instance 'trig_downscaler' of component 'downscaler' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'downscaler' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:11' bound to instance 'trig_downscaler' of component 'downscaler' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'downscaler' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:11' bound to instance 'trig_downscaler' of component 'downscaler' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'nzs_zs_selector' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:7' bound to instance 'nzs_zs_select' of component 'nzs_zs_selector' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
INFO: [Synth 8-638] synthesizing module 'nzs_zs_selector' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:22]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nzs_zs_selector' (11#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:22]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'nzs_zs_selector' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:7' bound to instance 'nzs_zs_select' of component 'nzs_zs_selector' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'nzs_zs_selector' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:7' bound to instance 'nzs_zs_select' of component 'nzs_zs_selector' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'nzs_zs_selector' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:7' bound to instance 'nzs_zs_select' of component 'nzs_zs_selector' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'nzs_zs_selector' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:7' bound to instance 'nzs_zs_select' of component 'nzs_zs_selector' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'nzs_zs_selector' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:7' bound to instance 'nzs_zs_select' of component 'nzs_zs_selector' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'nzs_zs_selector' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:7' bound to instance 'nzs_zs_select' of component 'nzs_zs_selector' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
	Parameter Ndownscale_factor bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'nzs_zs_selector' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:7' bound to instance 'nzs_zs_select' of component 'nzs_zs_selector' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
	Parameter Nshape_factor bound to: 8 - type: integer 
	Parameter Ntrig_in bound to: 8 - type: integer 
	Parameter Ndead_time bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'nzs_zs_shaper' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_shaper.vhd:9' bound to instance 'nzs_zs_shape' of component 'nzs_zs_shaper' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:559]
INFO: [Synth 8-638] synthesizing module 'nzs_zs_shaper' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_shaper.vhd:30]
	Parameter Nshape_factor bound to: 8 - type: integer 
	Parameter Ntrig_in bound to: 8 - type: integer 
	Parameter Ndead_time bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fsm_counter__parameterized0' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/trigger_logic.vhd:32]
	Parameter Ncnt bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fsm_counter__parameterized0' (11#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/trigger_logic.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'nzs_zs_shaper' (12#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_shaper.vhd:30]
	Parameter Nbusy bound to: 5 - type: integer 
	Parameter Nbusy_counter bound to: 32 - type: integer 
	Parameter Nrun_window bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'daq_manager' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/daq_manager.vhd:6' bound to instance 'daq_manager_i' of component 'daq_manager' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:596]
INFO: [Synth 8-638] synthesizing module 'daq_manager' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/daq_manager.vhd:30]
	Parameter Nbusy bound to: 5 - type: integer 
	Parameter Nbusy_counter bound to: 32 - type: integer 
	Parameter Nrun_window bound to: 64 - type: integer 
	Parameter Nrun_window bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'window_generator' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/window_generator.vhd:8' bound to instance 'window_generator_i' of component 'window_generator' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/daq_manager.vhd:111]
INFO: [Synth 8-638] synthesizing module 'window_generator' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/window_generator.vhd:22]
	Parameter Nrun_window bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'window_generator' (13#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/window_generator.vhd:22]
	Parameter N_counter bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:8' bound to instance 'counter_i_x' of component 'counter' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/daq_manager.vhd:125]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:20]
	Parameter N_counter bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (14#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:20]
	Parameter N_counter bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:8' bound to instance 'counter_i_x' of component 'counter' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/daq_manager.vhd:125]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:20]
	Parameter N_counter bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (14#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:20]
	Parameter N_counter bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:8' bound to instance 'counter_i_x' of component 'counter' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/daq_manager.vhd:125]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized3' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:20]
	Parameter N_counter bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized3' (14#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:20]
	Parameter N_counter bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:8' bound to instance 'counter_i_x' of component 'counter' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/daq_manager.vhd:125]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized5' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:20]
	Parameter N_counter bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized5' (14#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:20]
	Parameter N_counter bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:8' bound to instance 'counter_i_x' of component 'counter' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/daq_manager.vhd:125]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized7' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:20]
	Parameter N_counter bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized7' (14#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'daq_manager' (15#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/daq_manager.vhd:30]
	Parameter Nrun_window bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'window_generator' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/window_generator.vhd:8' bound to instance 'window_generator_i' of component 'window_generator' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:624]
INFO: [Synth 8-638] synthesizing module 'window_generator__parameterized1' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/window_generator.vhd:22]
	Parameter Nrun_window bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'window_generator__parameterized1' (15#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/window_generator.vhd:22]
	Parameter Ntrig_in bound to: 8 - type: integer 
	Parameter Ntrig_out bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'trig_time_stamp' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/trig_time_stamp.vhd:5' bound to instance 'trig_time_stamp_i' of component 'trig_time_stamp' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:652]
INFO: [Synth 8-638] synthesizing module 'trig_time_stamp' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/trig_time_stamp.vhd:21]
	Parameter Ntrig_in bound to: 8 - type: integer 
	Parameter Ntrig_out bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trig_time_stamp' (16#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/trig_time_stamp.vhd:21]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'time_stamp_fifo' of component 'fifo_generator_0' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:670]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/realtime/fifo_generator_0_stub.vhdl:19]
	Parameter N_REGISTER bound to: 32 - type: integer 
	Parameter N_RW_REGISTER bound to: 15 - type: integer 
	Parameter N_SC_REGISTER bound to: 1 - type: integer 
	Parameter N_FF_REGISTER bound to: 2 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'axi4lite_reg' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/axi4lite_reg.vhd:26' bound to instance 'Inst_ConfRegister' of component 'axi4lite_reg' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
INFO: [Synth 8-638] synthesizing module 'axi4lite_reg' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/axi4lite_reg.vhd:67]
	Parameter N_REGISTER bound to: 32 - type: integer 
	Parameter N_RW_REGISTER bound to: 15 - type: integer 
	Parameter N_SC_REGISTER bound to: 1 - type: integer 
	Parameter N_FF_REGISTER bound to: 2 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/axi4lite_reg.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_reg' (17#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/axi4lite_reg.vhd:67]
	Parameter Ndownscale_factor bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'downscaler' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:11' bound to instance 'rtrig_downscaler' of component 'downscaler' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:746]
INFO: [Synth 8-638] synthesizing module 'downscaler__parameterized2' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:24]
	Parameter Ndownscale_factor bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downscaler__parameterized2' (17#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:24]
	Parameter Nwidth_in bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'corr_trigger' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/corr_trigger.vhd:6' bound to instance 'corr_trig_gen' of component 'corr_trigger' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:771]
INFO: [Synth 8-638] synthesizing module 'corr_trigger' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/corr_trigger.vhd:20]
	Parameter Nwidth_in bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'corr_trigger' (18#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/corr_trigger.vhd:20]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'corr_trig_gen'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:771]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_time_stamp_i'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:652]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'window_generator_i'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:624]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'daq_manager_i'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:596]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'nzs_zs_shape'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:559]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_zs_nzs_gen[7].nzs_zs_select'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_zs_nzs_gen[6].nzs_zs_select'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_zs_nzs_gen[5].nzs_zs_select'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_zs_nzs_gen[4].nzs_zs_select'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_zs_nzs_gen[3].nzs_zs_select'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_zs_nzs_gen[2].nzs_zs_select'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_zs_nzs_gen[1].nzs_zs_select'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_zs_nzs_gen[0].nzs_zs_select'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:545]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_downscaler_gen[7].trig_downscaler'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_downscaler_gen[6].trig_downscaler'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_downscaler_gen[5].trig_downscaler'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_downscaler_gen[4].trig_downscaler'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_downscaler_gen[3].trig_downscaler'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_downscaler_gen[2].trig_downscaler'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_downscaler_gen[1].trig_downscaler'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trig_downscaler_gen[0].trig_downscaler'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:530]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trigger_shaper_i'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:478]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'trigger_masker_i'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:493]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'timer_i'. This will prevent further optimization [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:509]
WARNING: [Synth 8-3848] Net timer_rst in module/entity user_logic does not have driver. [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'user_logic' (19#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:59]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_network' of component 'clk_wiz_0' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:423]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/realtime/clk_wiz_0_stub.vhdl:15]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst_x' to cell 'IBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:452]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst_x' to cell 'IBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:452]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst_x' to cell 'IBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:452]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst_x' to cell 'IBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:452]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst_x' to cell 'IBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:452]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst_x' to cell 'IBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:452]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst_x' to cell 'IBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:466]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst_x' to cell 'IBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:466]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst_x' to cell 'IBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:466]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst_x' to cell 'IBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:466]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_x' to cell 'OBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:488]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_x' to cell 'OBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:488]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_x' to cell 'OBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:488]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_x' to cell 'OBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:500]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_x' to cell 'OBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:500]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_x' to cell 'OBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:512]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_x' to cell 'OBUFDS' [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:512]
INFO: [Synth 8-256] done synthesizing module 'top' (20#1) [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/top.vhd:101]
WARNING: [Synth 8-3917] design top has port EN_40MHz driven by constant 1
WARNING: [Synth 8-3917] design top has port RST_I2C driven by constant 1
WARNING: [Synth 8-3331] design axi4lite_reg has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi4lite_reg has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi4lite_reg has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi4lite_reg has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi4lite_reg has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi4lite_reg has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_Y9JEWS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_Y9JEWS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1440.117 ; gain = 137.516 ; free physical = 1584 ; free virtual = 11507
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[159] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[158] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[157] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[156] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[155] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[154] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[153] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[152] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[151] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[150] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[149] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[148] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[147] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[146] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[145] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[144] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[47] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[46] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[45] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[15] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[14] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[13] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[12] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[11] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[10] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[9] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[8] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[7] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[6] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[5] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[4] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[3] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[2] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[1] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:rw_def[0] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[415] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[414] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[413] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[412] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[411] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[410] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[409] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[408] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[407] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[406] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[405] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[404] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[403] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[402] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[401] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[400] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[399] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[398] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[397] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[396] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[395] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[394] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[393] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[392] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[391] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[390] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[389] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[388] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[387] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[386] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[385] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[384] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[383] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[382] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[381] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[380] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[379] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[378] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[377] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[376] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[375] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[374] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[373] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[372] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[371] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[370] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[369] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[368] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[367] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[366] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[365] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[364] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[363] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[362] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[361] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[360] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[359] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[358] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[357] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[356] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[355] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[354] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[353] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[352] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
WARNING: [Synth 8-3295] tying undriven pin Inst_ConfRegister:ro_reg[351] to constant 0 [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/user_logic.vhd:693]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1440.117 ; gain = 137.516 ; free physical = 1578 ; free virtual = 11501
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp5/clk_wiz_0_in_context.xdc] for cell 'clk_network'
Finished Parsing XDC File [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp5/clk_wiz_0_in_context.xdc] for cell 'clk_network'
Parsing XDC File [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp6/fifo_generator_0_in_context.xdc] for cell 'user_logic_i/time_stamp_fifo'
Finished Parsing XDC File [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp6/fifo_generator_0_in_context.xdc] for cell 'user_logic_i/time_stamp_fifo'
Parsing XDC File [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc] for cell 'System_inst/system_i/processing_system7_0'
Finished Parsing XDC File [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc] for cell 'System_inst/system_i/processing_system7_0'
Parsing XDC File [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp8/system_rst_ps7_0_1M_0_in_context.xdc] for cell 'System_inst/system_i/rst_ps7_0_1M'
Finished Parsing XDC File [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp8/system_rst_ps7_0_1M_0_in_context.xdc] for cell 'System_inst/system_i/rst_ps7_0_1M'
Parsing XDC File [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp9/system_auto_pc_0_in_context.xdc] for cell 'System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp9/system_auto_pc_0_in_context.xdc] for cell 'System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/constrs_1/imports/new/IO.xdc]
WARNING: [Vivado 12-507] No nets matched 'g_trig_in[0].IBUFDS_inst_x_n_0'. [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/constrs_1/imports/new/IO.xdc:2]
WARNING: [Vivado 12-507] No nets matched 'g_trig_in[1].IBUFDS_inst_x_n_0'. [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/constrs_1/imports/new/IO.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'g_trig_in[2].IBUFDS_inst_x_n_0'. [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/constrs_1/imports/new/IO.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'g_trig_in[3].IBUFDS_inst_x_n_0'. [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/constrs_1/imports/new/IO.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'g_trig_in[4].IBUFDS_inst_x_n_0'. [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/constrs_1/imports/new/IO.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'g_trig_in[5].IBUFDS_inst_x_n_0'. [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/constrs_1/imports/new/IO.xdc:7]
Finished Parsing XDC File [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/constrs_1/imports/new/IO.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/constrs_1/imports/new/IO.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/constrs_1/imports/new/IO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1809.699 ; gain = 0.004 ; free physical = 1519 ; free virtual = 11357
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:59 . Memory (MB): peak = 1809.699 ; gain = 507.098 ; free physical = 1602 ; free virtual = 11448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:01:59 . Memory (MB): peak = 1809.699 ; gain = 507.098 ; free physical = 1602 ; free virtual = 11448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in_n. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp5/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in_n. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp5/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in_p. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp5/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in_p. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp5/clk_wiz_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/.Xil/Vivado-18895-selfcad2.lnf.infn.it/dcp7/system_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for System_inst/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_inst/system_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_inst/system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_inst/system_i/rst_ps7_0_1M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_network. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for user_logic_i/time_stamp_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:02:00 . Memory (MB): peak = 1809.699 ; gain = 507.098 ; free physical = 1604 ; free virtual = 11449
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/timer.vhd:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_shaper.vhd:118]
INFO: [Synth 8-802] inferred FSM for state register 'pstate_reg' in module 'nzs_zs_shaper'
INFO: [Synth 8-5544] ROM "trig_map_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_d_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/window_generator.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element count_d_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/window_generator.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/trig_time_stamp.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element trig_num_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/trig_time_stamp.vhd:42]
INFO: [Synth 8-5546] ROM "slv_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:37]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           wait_for_trig |                              000 |                              000
                 run_nzs |                              001 |                              001
                  run_zs |                              010 |                              011
wait_nzs_to_zs_dead_time |                              011 |                              010
          wait_dead_time |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pstate_reg' using encoding 'sequential' in module 'nzs_zs_shaper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:02:03 . Memory (MB): peak = 1809.699 ; gain = 507.098 ; free physical = 1591 ; free virtual = 11439
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 17    
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 20    
	               23 Bit    Registers := 2     
	               16 Bit    Registers := 17    
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 53    
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 54    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shaper 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 2     
Module fsm_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fsm_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module nzs_zs_shaper 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module window_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module daq_manager 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module window_generator__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module trig_time_stamp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module axi4lite_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 51    
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module downscaler__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module corr_trigger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module downscaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module nzs_zs_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module user_logic 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element window_generator_i/count_d_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/window_generator.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element counter_gen[0].counter_i_x/count_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element counter_gen[1].counter_i_x/count_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element counter_gen[2].counter_i_x/count_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element counter_gen[3].counter_i_x/count_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element counter_gen[4].counter_i_x/count_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/counter.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element count_d_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/window_generator.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element trig_num_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/trig_time_stamp.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/trig_time_stamp.vhd:38]
DSP Report: Generating DSP delay_reg, operation Mode is: (C:0xffffffffffff)+A*(B:0x50).
DSP Report: register delay_reg is absorbed into DSP delay_reg.
DSP Report: operator delay0 is absorbed into DSP delay_reg.
DSP Report: operator multOp is absorbed into DSP delay_reg.
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/nzs_zs_selector.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element rtrig_downscaler/count_reg_reg was removed.  [/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.srcs/sources_1/imports/sources_1/new/downscaler.vhd:39]
WARNING: [Synth 8-3917] design top has port EN_40MHz driven by constant 1
WARNING: [Synth 8-3917] design top has port RST_I2C driven by constant 1
WARNING: [Synth 8-3331] design axi4lite_reg has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi4lite_reg has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi4lite_reg has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi4lite_reg has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi4lite_reg has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi4lite_reg has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_axi_interconnect_0_0 has unconnected port M00_ARESETN
INFO: [Synth 8-3886] merging instance 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[0]' (FDR) to 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[1]' (FDR) to 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[2]' (FDR) to 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[3]' (FDR) to 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[4]' (FDR) to 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[5]' (FDR) to 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[6]' (FDR) to 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[7]' (FDR) to 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[8]' (FDR) to 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (user_logic_i/\rtrig_downscaler/downscale_factor_r_reg[9] )
INFO: [Synth 8-3886] merging instance 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[10]' (FDR) to 'user_logic_i/rtrig_downscaler/downscale_factor_r_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_logic_i/\rtrig_downscaler/downscale_factor_r_reg[11] )
INFO: [Synth 8-3886] merging instance 'user_logic_i/Inst_ConfRegister/axi_rresp_reg[0]' (FDRE) to 'user_logic_i/Inst_ConfRegister/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_logic_i/\Inst_ConfRegister/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'user_logic_i/Inst_ConfRegister/axi_bresp_reg[0]' (FDRE) to 'user_logic_i/Inst_ConfRegister/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_logic_i/\Inst_ConfRegister/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (Inst_ConfRegister/axi_awaddr_reg[1]) is unused and will be removed from module user_logic.
WARNING: [Synth 8-3332] Sequential element (Inst_ConfRegister/axi_awaddr_reg[0]) is unused and will be removed from module user_logic.
WARNING: [Synth 8-3332] Sequential element (Inst_ConfRegister/axi_araddr_reg[1]) is unused and will be removed from module user_logic.
WARNING: [Synth 8-3332] Sequential element (Inst_ConfRegister/axi_araddr_reg[0]) is unused and will be removed from module user_logic.
WARNING: [Synth 8-3332] Sequential element (Inst_ConfRegister/ff_req_reg[0]) is unused and will be removed from module user_logic.
WARNING: [Synth 8-3332] Sequential element (Inst_ConfRegister/axi_bresp_reg[1]) is unused and will be removed from module user_logic.
WARNING: [Synth 8-3332] Sequential element (Inst_ConfRegister/axi_rresp_reg[1]) is unused and will be removed from module user_logic.
WARNING: [Synth 8-3332] Sequential element (rtrig_downscaler/downscale_factor_r_reg[11]) is unused and will be removed from module user_logic.
WARNING: [Synth 8-3332] Sequential element (rtrig_downscaler/downscale_factor_r_reg[9]) is unused and will be removed from module user_logic.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_logic_i/timer_i/\fsm_cnt/cps_reg[2] )
WARNING: [Synth 8-3332] Sequential element (fsm_cnt/cps_reg[2]) is unused and will be removed from module timer.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_logic_i/nzs_zs_shape/\fsm_cnt/cps_reg[2] )
WARNING: [Synth 8-3332] Sequential element (fsm_cnt/cps_reg[2]) is unused and will be removed from module nzs_zs_shaper.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_logic_i/daq_manager_i/\window_generator_i/window_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_logic_i/daq_manager_i/\window_generator_i/window_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_logic_i/daq_manager_i/\rst_fifo_v_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_logic_i/daq_manager_i/\rst_fifo_v_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_logic_i/daq_manager_i/\rst_fifo_v_reg[3] )
WARNING: [Synth 8-3332] Sequential element (window_generator_i/window_r_reg[2]) is unused and will be removed from module daq_manager.
WARNING: [Synth 8-3332] Sequential element (window_generator_i/window_r_reg[1]) is unused and will be removed from module daq_manager.
WARNING: [Synth 8-3332] Sequential element (rst_fifo_v_reg[3]) is unused and will be removed from module daq_manager.
WARNING: [Synth 8-3332] Sequential element (rst_fifo_v_reg[2]) is unused and will be removed from module daq_manager.
WARNING: [Synth 8-3332] Sequential element (rst_fifo_v_reg[1]) is unused and will be removed from module daq_manager.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_logic_i/window_generator_i/\window_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_logic_i/window_generator_i/\window_r_reg[2] )
WARNING: [Synth 8-3332] Sequential element (window_r_reg[2]) is unused and will be removed from module window_generator__parameterized1.
WARNING: [Synth 8-3332] Sequential element (window_r_reg[1]) is unused and will be removed from module window_generator__parameterized1.
WARNING: [Synth 8-3332] Sequential element (trig_in_reg_reg[2]) is unused and will be removed from module trig_time_stamp.
WARNING: [Synth 8-3332] Sequential element (trig_in_reg_reg[1]) is unused and will be removed from module trig_time_stamp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:02:16 . Memory (MB): peak = 1809.699 ; gain = 507.098 ; free physical = 1548 ; free virtual = 11407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|corr_trigger | (C:0xffffffffffff)+A*(B:0x50) | 16     | 7      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+-------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_network/clk_out1' to pin 'clk_network/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'System_inst/system_i/processing_system7_0/FCLK_CLK1' to pin 'System_inst/system_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:44 . Memory (MB): peak = 1809.699 ; gain = 507.098 ; free physical = 1367 ; free virtual = 11254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:46 . Memory (MB): peak = 1815.727 ; gain = 513.125 ; free physical = 1358 ; free virtual = 11247
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:02:50 . Memory (MB): peak = 1818.727 ; gain = 516.125 ; free physical = 1352 ; free virtual = 11244
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:51 . Memory (MB): peak = 1818.730 ; gain = 516.129 ; free physical = 1350 ; free virtual = 11243
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:51 . Memory (MB): peak = 1818.730 ; gain = 516.129 ; free physical = 1350 ; free virtual = 11243
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:02:51 . Memory (MB): peak = 1818.730 ; gain = 516.129 ; free physical = 1350 ; free virtual = 11243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:02:51 . Memory (MB): peak = 1818.730 ; gain = 516.129 ; free physical = 1350 ; free virtual = 11243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:02:52 . Memory (MB): peak = 1818.730 ; gain = 516.129 ; free physical = 1350 ; free virtual = 11244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:02:52 . Memory (MB): peak = 1818.730 ; gain = 516.129 ; free physical = 1350 ; free virtual = 11244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |fifo_generator_0              |         1|
|2     |clk_wiz_0                     |         1|
|3     |system_auto_pc_0              |         1|
|4     |system_processing_system7_0_0 |         1|
|5     |system_rst_ps7_0_1M_0         |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |clk_wiz_0_bbox_4                     |     1|
|2     |fifo_generator_0_bbox_3              |     1|
|3     |system_auto_pc_0_bbox_0              |     1|
|4     |system_processing_system7_0_0_bbox_1 |     1|
|5     |system_rst_ps7_0_1M_0_bbox_2         |     1|
|6     |BUFG                                 |     6|
|7     |CARRY4                               |   358|
|8     |DSP48E1                              |     1|
|9     |LUT1                                 |    53|
|10    |LUT2                                 |   330|
|11    |LUT3                                 |   143|
|12    |LUT4                                 |   196|
|13    |LUT5                                 |   160|
|14    |LUT6                                 |   673|
|15    |MUXF7                                |    71|
|16    |FDCE                                 |    57|
|17    |FDPE                                 |     2|
|18    |FDRE                                 |  1605|
|19    |FDSE                                 |    73|
|20    |IBUFDS                               |    10|
|21    |IOBUF                                |     4|
|22    |OBUF                                 |     2|
|23    |OBUFDS                               |     7|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+---------------------------------------------+---------------------------------+------+
|      |Instance                                     |Module                           |Cells |
+------+---------------------------------------------+---------------------------------+------+
|1     |top                                          |                                 |  4200|
|2     |  user_logic_i                               |user_logic                       |  3782|
|3     |    trigger_shaper_i                         |shaper                           |    70|
|4     |    trigger_masker_i                         |masker                           |     8|
|5     |    timer_i                                  |timer                            |   236|
|6     |      fsm_cnt                                |fsm_counter                      |   142|
|7     |    nzs_zs_shape                             |nzs_zs_shaper                    |   120|
|8     |      fsm_cnt                                |fsm_counter__parameterized0      |    93|
|9     |    daq_manager_i                            |daq_manager                      |   598|
|10    |      \counter_gen[0].counter_i_x            |counter                          |    42|
|11    |      \counter_gen[1].counter_i_x            |counter__parameterized1          |    42|
|12    |      \counter_gen[2].counter_i_x            |counter__parameterized3          |    42|
|13    |      \counter_gen[3].counter_i_x            |counter__parameterized5          |    42|
|14    |      \counter_gen[4].counter_i_x            |counter__parameterized7          |    42|
|15    |      window_generator_i                     |window_generator                 |   382|
|16    |    window_generator_i                       |window_generator__parameterized1 |    63|
|17    |    trig_time_stamp_i                        |trig_time_stamp                  |   127|
|18    |    corr_trig_gen                            |corr_trigger                     |    47|
|19    |    \trig_downscaler_gen[0].trig_downscaler  |downscaler__1                    |    63|
|20    |    \trig_downscaler_gen[1].trig_downscaler  |downscaler__2                    |    63|
|21    |    \trig_downscaler_gen[2].trig_downscaler  |downscaler__3                    |    63|
|22    |    \trig_downscaler_gen[3].trig_downscaler  |downscaler__4                    |    63|
|23    |    \trig_downscaler_gen[4].trig_downscaler  |downscaler__5                    |    63|
|24    |    \trig_downscaler_gen[5].trig_downscaler  |downscaler__6                    |    63|
|25    |    \trig_downscaler_gen[6].trig_downscaler  |downscaler__7                    |    63|
|26    |    \trig_downscaler_gen[7].trig_downscaler  |downscaler                       |    63|
|27    |    \trig_zs_nzs_gen[0].nzs_zs_select        |nzs_zs_selector__1               |    95|
|28    |    \trig_zs_nzs_gen[1].nzs_zs_select        |nzs_zs_selector__2               |    95|
|29    |    \trig_zs_nzs_gen[2].nzs_zs_select        |nzs_zs_selector__3               |    95|
|30    |    \trig_zs_nzs_gen[3].nzs_zs_select        |nzs_zs_selector__4               |    95|
|31    |    \trig_zs_nzs_gen[4].nzs_zs_select        |nzs_zs_selector__5               |    95|
|32    |    \trig_zs_nzs_gen[5].nzs_zs_select        |nzs_zs_selector__6               |    95|
|33    |    \trig_zs_nzs_gen[6].nzs_zs_select        |nzs_zs_selector__7               |    95|
|34    |    \trig_zs_nzs_gen[7].nzs_zs_select        |nzs_zs_selector                  |    95|
|35    |    Inst_ConfRegister                        |axi4lite_reg                     |  1099|
|36    |    rtrig_downscaler                         |downscaler__parameterized2       |    27|
|37    |  System_inst                                |system_wrapper                   |   385|
|38    |    system_i                                 |system                           |   381|
|39    |      axi_interconnect_0                     |system_axi_interconnect_0_0      |   177|
|40    |        s00_couplers                         |s00_couplers_imp_Y9JEWS          |   177|
+------+---------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:02:52 . Memory (MB): peak = 1818.730 ; gain = 516.129 ; free physical = 1350 ; free virtual = 11244
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:33 . Memory (MB): peak = 1818.730 ; gain = 146.547 ; free physical = 1423 ; free virtual = 11316
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:02:52 . Memory (MB): peak = 1818.734 ; gain = 516.129 ; free physical = 1429 ; free virtual = 11323
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 451 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
212 Infos, 192 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:02:59 . Memory (MB): peak = 1850.746 ; gain = 572.992 ; free physical = 1422 ; free virtual = 11318
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/alp/Documents/Xilinx/vivado17.4/PADME_trigger_v3_1/PADME_trigger_v3_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1874.762 ; gain = 0.000 ; free physical = 1420 ; free virtual = 11318
INFO: [Common 17-206] Exiting Vivado at Thu Nov 15 10:20:29 2018...
