{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 14:47:42 2020 " "Info: Processing started: Tue Dec 15 14:47:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sopc_be_Q11 -c sopc_be_Q11 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sopc_be_Q11 -c sopc_be_Q11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_pwm.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file avalon_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm-arch_avalon_pwm " "Info (12022): Found design unit 1: avalon_pwm-arch_avalon_pwm" {  } { { "avalon_pwm.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_pwm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Info (12023): Found entity 1: avalon_pwm" {  } { { "avalon_pwm.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_pwm_0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file avalon_pwm_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm_0-rtl " "Info (12022): Found design unit 1: avalon_pwm_0-rtl" {  } { { "avalon_pwm_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_pwm_0.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm_0 " "Info (12023): Found entity 1: avalon_pwm_0" {  } { { "avalon_pwm_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_pwm_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gestion_anemo.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file avalon_gestion_anemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_gestion_anemo-behv " "Info (12022): Found design unit 1: avalon_gestion_anemo-behv" {  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 avalon_gestion_anemo " "Info (12023): Found entity 1: avalon_gestion_anemo" {  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gestion_anemo_0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file avalon_gestion_anemo_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_gestion_anemo_0-rtl " "Info (12022): Found design unit 1: avalon_gestion_anemo_0-rtl" {  } { { "avalon_gestion_anemo_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo_0.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 avalon_gestion_anemo_0 " "Info (12023): Found entity 1: avalon_gestion_anemo_0" {  } { { "avalon_gestion_anemo_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_nmea_tx.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file avalon_nmea_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_nmea_tx-arch_nmea_tx " "Info (12022): Found design unit 1: avalon_nmea_tx-arch_nmea_tx" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 avalon_nmea_tx " "Info (12023): Found entity 1: avalon_nmea_tx" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_nmea_tx_0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file avalon_nmea_tx_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_nmea_tx_0-rtl " "Info (12022): Found design unit 1: avalon_nmea_tx_0-rtl" {  } { { "avalon_nmea_tx_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx_0.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 avalon_nmea_tx_0 " "Info (12023): Found entity 1: avalon_nmea_tx_0" {  } { { "avalon_nmea_tx_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_nmea_rx.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file avalon_nmea_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_nmea_rx-arch_nmea_rx " "Info (12022): Found design unit 1: avalon_nmea_rx-arch_nmea_rx" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 avalon_nmea_rx " "Info (12023): Found entity 1: avalon_nmea_rx" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_nmea_rx_0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file avalon_nmea_rx_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_nmea_rx_0-rtl " "Info (12022): Found design unit 1: avalon_nmea_rx_0-rtl" {  } { { "avalon_nmea_rx_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx_0.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 avalon_nmea_rx_0 " "Info (12023): Found entity 1: avalon_nmea_rx_0" {  } { { "avalon_nmea_rx_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_be_q11.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file sopc_be_q11.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_be_Q11 " "Info (12023): Found entity 1: sopc_be_Q11" {  } { { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sopc_be_Q11 " "Info (12127): Elaborating entity \"sopc_be_Q11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mon_sopc.vhd 26 13 " "Warning (12125): Using design file mon_sopc.vhd, which is not specified as a design file for the current project, but contains definitions for 26 design units and 13 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_gestion_anemo_0_avalon_slave_0_arbitrator-europa " "Info (12022): Found design unit 1: avalon_gestion_anemo_0_avalon_slave_0_arbitrator-europa" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 avalon_nmea_rx_0_avalon_slave_0_arbitrator-europa " "Info (12022): Found design unit 2: avalon_nmea_rx_0_avalon_slave_0_arbitrator-europa" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 300 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 avalon_nmea_tx_0_avalon_slave_0_arbitrator-europa " "Info (12022): Found design unit 3: avalon_nmea_tx_0_avalon_slave_0_arbitrator-europa" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 538 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 avalon_pwm_0_avalon_slave_0_arbitrator-europa " "Info (12022): Found design unit 4: avalon_pwm_0_avalon_slave_0_arbitrator-europa" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 776 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_0_jtag_debug_module_arbitrator-europa " "Info (12022): Found design unit 5: cpu_0_jtag_debug_module_arbitrator-europa" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1030 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_0_data_master_arbitrator-europa " "Info (12022): Found design unit 6: cpu_0_data_master_arbitrator-europa" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1449 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_0_instruction_master_arbitrator-europa " "Info (12022): Found design unit 7: cpu_0_instruction_master_arbitrator-europa" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1551 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 jtag_uart_0_avalon_jtag_slave_arbitrator-europa " "Info (12022): Found design unit 8: jtag_uart_0_avalon_jtag_slave_arbitrator-europa" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1705 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 sram_s1_arbitrator-europa " "Info (12022): Found design unit 9: sram_s1_arbitrator-europa" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 switchs_config_s1_arbitrator-europa " "Info (12022): Found design unit 10: switchs_config_s1_arbitrator-europa" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 2375 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 sysid_control_slave_arbitrator-europa " "Info (12022): Found design unit 11: sysid_control_slave_arbitrator-europa" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 2603 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 mon_sopc_reset_clk_0_domain_synch_module-europa " "Info (12022): Found design unit 12: mon_sopc_reset_clk_0_domain_synch_module-europa" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 2821 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 mon_sopc-europa " "Info (12022): Found design unit 13: mon_sopc-europa" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 2904 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 avalon_gestion_anemo_0_avalon_slave_0_arbitrator " "Info (12023): Found entity 1: avalon_gestion_anemo_0_avalon_slave_0_arbitrator" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 avalon_nmea_rx_0_avalon_slave_0_arbitrator " "Info (12023): Found entity 2: avalon_nmea_rx_0_avalon_slave_0_arbitrator" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 avalon_nmea_tx_0_avalon_slave_0_arbitrator " "Info (12023): Found entity 3: avalon_nmea_tx_0_avalon_slave_0_arbitrator" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 avalon_pwm_0_avalon_slave_0_arbitrator " "Info (12023): Found entity 4: avalon_pwm_0_avalon_slave_0_arbitrator" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_jtag_debug_module_arbitrator " "Info (12023): Found entity 5: cpu_0_jtag_debug_module_arbitrator" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 989 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_data_master_arbitrator " "Info (12023): Found entity 6: cpu_0_data_master_arbitrator" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_instruction_master_arbitrator " "Info (12023): Found entity 7: cpu_0_instruction_master_arbitrator" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 jtag_uart_0_avalon_jtag_slave_arbitrator " "Info (12023): Found entity 8: jtag_uart_0_avalon_jtag_slave_arbitrator" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 sram_s1_arbitrator " "Info (12023): Found entity 9: sram_s1_arbitrator" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 switchs_config_s1_arbitrator " "Info (12023): Found entity 10: switchs_config_s1_arbitrator" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 2352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 sysid_control_slave_arbitrator " "Info (12023): Found entity 11: sysid_control_slave_arbitrator" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 2580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 mon_sopc_reset_clk_0_domain_synch_module " "Info (12023): Found entity 12: mon_sopc_reset_clk_0_domain_synch_module" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 2808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 mon_sopc " "Info (12023): Found entity 13: mon_sopc" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 2869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mon_sopc mon_sopc:inst " "Info (12128): Elaborating entity \"mon_sopc\" for hierarchy \"mon_sopc:inst\"" {  } { { "sopc_be_Q11.bdf" "inst" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_gestion_anemo_0_avalon_slave_0_arbitrator mon_sopc:inst\|avalon_gestion_anemo_0_avalon_slave_0_arbitrator:the_avalon_gestion_anemo_0_avalon_slave_0 " "Info (12128): Elaborating entity \"avalon_gestion_anemo_0_avalon_slave_0_arbitrator\" for hierarchy \"mon_sopc:inst\|avalon_gestion_anemo_0_avalon_slave_0_arbitrator:the_avalon_gestion_anemo_0_avalon_slave_0\"" {  } { { "mon_sopc.vhd" "the_avalon_gestion_anemo_0_avalon_slave_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_avalon_gestion_anemo_0_avalon_slave_0 mon_sopc.vhd(55) " "Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(55): used implicit default value for signal \"cpu_0_data_master_read_data_valid_avalon_gestion_anemo_0_avalon_slave_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_gestion_anemo_0 mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0 " "Info (12128): Elaborating entity \"avalon_gestion_anemo_0\" for hierarchy \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\"" {  } { { "mon_sopc.vhd" "the_avalon_gestion_anemo_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_gestion_anemo mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0 " "Info (12128): Elaborating entity \"avalon_gestion_anemo\" for hierarchy \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\"" {  } { { "avalon_gestion_anemo_0.vhd" "avalon_gestion_anemo_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo_0.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nios2_data_anemometre avalon_gestion_anemo.vhd(69) " "Warning (10036): Verilog HDL or VHDL warning at avalon_gestion_anemo.vhd(69): object \"nios2_data_anemometre\" assigned a value but never read" {  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1Hz avalon_gestion_anemo.vhd(71) " "Warning (10036): Verilog HDL or VHDL warning at avalon_gestion_anemo.vhd(71): object \"clk_1Hz\" assigned a value but never read" {  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mode_anemometre avalon_gestion_anemo.vhd(109) " "Warning (10631): VHDL Process Statement warning at avalon_gestion_anemo.vhd(109): inferring latch(es) for signal or variable \"mode_anemometre\", which holds its previous value in one or more paths through the process" {  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_leds_config avalon_gestion_anemo.vhd(109) " "Warning (10631): VHDL Process Statement warning at avalon_gestion_anemo.vhd(109): inferring latch(es) for signal or variable \"s_leds_config\", which holds its previous value in one or more paths through the process" {  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_data_valid avalon_gestion_anemo.vhd(109) " "Warning (10631): VHDL Process Statement warning at avalon_gestion_anemo.vhd(109): inferring latch(es) for signal or variable \"s_data_valid\", which holds its previous value in one or more paths through the process" {  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_multiplex avalon_gestion_anemo.vhd(275) " "Warning (10492): VHDL Process Statement warning at avalon_gestion_anemo.vhd(275): signal \"s_multiplex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_nmea_rx_0_avalon_slave_0_arbitrator mon_sopc:inst\|avalon_nmea_rx_0_avalon_slave_0_arbitrator:the_avalon_nmea_rx_0_avalon_slave_0 " "Info (12128): Elaborating entity \"avalon_nmea_rx_0_avalon_slave_0_arbitrator\" for hierarchy \"mon_sopc:inst\|avalon_nmea_rx_0_avalon_slave_0_arbitrator:the_avalon_nmea_rx_0_avalon_slave_0\"" {  } { { "mon_sopc.vhd" "the_avalon_nmea_rx_0_avalon_slave_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_avalon_nmea_rx_0_avalon_slave_0 mon_sopc.vhd(293) " "Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(293): used implicit default value for signal \"cpu_0_data_master_read_data_valid_avalon_nmea_rx_0_avalon_slave_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 293 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_nmea_rx_0 mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0 " "Info (12128): Elaborating entity \"avalon_nmea_rx_0\" for hierarchy \"mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\"" {  } { { "mon_sopc.vhd" "the_avalon_nmea_rx_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_nmea_rx mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0 " "Info (12128): Elaborating entity \"avalon_nmea_rx\" for hierarchy \"mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\"" {  } { { "avalon_nmea_rx_0.vhd" "avalon_nmea_rx_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx_0.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused avalon_nmea_rx.vhd(37) " "Warning (10036): Verilog HDL or VHDL warning at avalon_nmea_rx.vhd(37): object \"unused\" assigned a value but never read" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count4800 avalon_nmea_rx.vhd(85) " "Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(85): signal \"s_count4800\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n avalon_nmea_rx.vhd(124) " "Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(124): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "config avalon_nmea_rx.vhd(323) " "Warning (10631): VHDL Process Statement warning at avalon_nmea_rx.vhd(323): inferring latch(es) for signal or variable \"config\", which holds its previous value in one or more paths through the process" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 323 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chaine_valid avalon_nmea_rx.vhd(350) " "Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(350): signal \"chaine_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "config avalon_nmea_rx.vhd(350) " "Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(350): signal \"config\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "synchro avalon_nmea_rx.vhd(352) " "Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(352): signal \"synchro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "centaine avalon_nmea_rx.vhd(354) " "Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(354): signal \"centaine\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dizaine avalon_nmea_rx.vhd(356) " "Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(356): signal \"dizaine\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unite avalon_nmea_rx.vhd(358) " "Warning (10492): VHDL Process Statement warning at avalon_nmea_rx.vhd(358): signal \"unite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readdata avalon_nmea_rx.vhd(346) " "Warning (10631): VHDL Process Statement warning at avalon_nmea_rx.vhd(346): inferring latch(es) for signal or variable \"readdata\", which holds its previous value in one or more paths through the process" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[3\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[3\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[4\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[4\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[5\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[5\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[6\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[6\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[7\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[7\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[8\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[8\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[9\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[9\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[10\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[10\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[11\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[11\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[12\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[13\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[14\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[15\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[16\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[17\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[18\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[19\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[20\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[21\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[22\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[23\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[24\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[25\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[26\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[27\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[28\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[29\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[30\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] avalon_nmea_rx.vhd(346) " "Info (10041): Inferred latch for \"readdata\[31\]\" at avalon_nmea_rx.vhd(346)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raz avalon_nmea_rx.vhd(112) " "Info (10041): Inferred latch for \"raz\" at avalon_nmea_rx.vhd(112)" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_nmea_tx_0_avalon_slave_0_arbitrator mon_sopc:inst\|avalon_nmea_tx_0_avalon_slave_0_arbitrator:the_avalon_nmea_tx_0_avalon_slave_0 " "Info (12128): Elaborating entity \"avalon_nmea_tx_0_avalon_slave_0_arbitrator\" for hierarchy \"mon_sopc:inst\|avalon_nmea_tx_0_avalon_slave_0_arbitrator:the_avalon_nmea_tx_0_avalon_slave_0\"" {  } { { "mon_sopc.vhd" "the_avalon_nmea_tx_0_avalon_slave_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_avalon_nmea_tx_0_avalon_slave_0 mon_sopc.vhd(531) " "Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(531): used implicit default value for signal \"cpu_0_data_master_read_data_valid_avalon_nmea_tx_0_avalon_slave_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 531 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_nmea_tx_0 mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0 " "Info (12128): Elaborating entity \"avalon_nmea_tx_0\" for hierarchy \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\"" {  } { { "mon_sopc.vhd" "the_avalon_nmea_tx_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_nmea_tx mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0 " "Info (12128): Elaborating entity \"avalon_nmea_tx\" for hierarchy \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\"" {  } { { "avalon_nmea_tx_0.vhd" "avalon_nmea_tx_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx_0.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "synchro avalon_nmea_tx.vhd(231) " "Warning (10492): VHDL Process Statement warning at avalon_nmea_tx.vhd(231): signal \"synchro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "centaine avalon_nmea_tx.vhd(233) " "Warning (10492): VHDL Process Statement warning at avalon_nmea_tx.vhd(233): signal \"centaine\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dizaine avalon_nmea_tx.vhd(235) " "Warning (10492): VHDL Process Statement warning at avalon_nmea_tx.vhd(235): signal \"dizaine\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "unite avalon_nmea_tx.vhd(237) " "Warning (10492): VHDL Process Statement warning at avalon_nmea_tx.vhd(237): signal \"unite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readdata avalon_nmea_tx.vhd(225) " "Warning (10631): VHDL Process Statement warning at avalon_nmea_tx.vhd(225): inferring latch(es) for signal or variable \"readdata\", which holds its previous value in one or more paths through the process" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[3\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[3\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[4\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[4\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[5\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[5\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[6\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[6\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[7\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[7\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[8\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[8\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[9\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[9\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[10\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[10\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[11\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[11\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[12\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[13\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[14\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[15\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[16\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[17\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[18\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[19\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[20\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[21\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[22\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[23\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[24\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[25\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[26\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[27\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[28\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[29\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[30\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] avalon_nmea_tx.vhd(225) " "Info (10041): Inferred latch for \"readdata\[31\]\" at avalon_nmea_tx.vhd(225)" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_pwm_0_avalon_slave_0_arbitrator mon_sopc:inst\|avalon_pwm_0_avalon_slave_0_arbitrator:the_avalon_pwm_0_avalon_slave_0 " "Info (12128): Elaborating entity \"avalon_pwm_0_avalon_slave_0_arbitrator\" for hierarchy \"mon_sopc:inst\|avalon_pwm_0_avalon_slave_0_arbitrator:the_avalon_pwm_0_avalon_slave_0\"" {  } { { "mon_sopc.vhd" "the_avalon_pwm_0_avalon_slave_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_avalon_pwm_0_avalon_slave_0 mon_sopc.vhd(769) " "Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(769): used implicit default value for signal \"cpu_0_data_master_read_data_valid_avalon_pwm_0_avalon_slave_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 769 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_pwm_0 mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0 " "Info (12128): Elaborating entity \"avalon_pwm_0\" for hierarchy \"mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\"" {  } { { "mon_sopc.vhd" "the_avalon_pwm_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_pwm mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0 " "Info (12128): Elaborating entity \"avalon_pwm\" for hierarchy \"mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0\"" {  } { { "avalon_pwm_0.vhd" "avalon_pwm_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_pwm_0.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control avalon_pwm.vhd(26) " "Warning (10492): VHDL Process Statement warning at avalon_pwm.vhd(26): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_pwm.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_pwm.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control avalon_pwm.vhd(42) " "Warning (10492): VHDL Process Statement warning at avalon_pwm.vhd(42): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "avalon_pwm.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_pwm.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator mon_sopc:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Info (12128): Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"mon_sopc:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "mon_sopc.vhd" "the_cpu_0_jtag_debug_module" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module mon_sopc.vhd(1009) " "Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(1009): used implicit default value for signal \"cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1009 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module mon_sopc.vhd(1013) " "Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(1013): used implicit default value for signal \"cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1013 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator mon_sopc:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Info (12128): Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"mon_sopc:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "mon_sopc.vhd" "the_cpu_0_data_master" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator mon_sopc:inst\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Info (12128): Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"mon_sopc:inst\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "mon_sopc.vhd" "the_cpu_0_instruction_master" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0.vhd 44 22 " "Warning (12125): Using design file cpu_0.vhd, which is not specified as a design file for the current project, but contains definitions for 44 design units and 22 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_register_bank_a_module-europa " "Info (12022): Found design unit 1: cpu_0_register_bank_a_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_0_register_bank_b_module-europa " "Info (12022): Found design unit 2: cpu_0_register_bank_b_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_0_nios2_oci_debug-europa " "Info (12022): Found design unit 3: cpu_0_nios2_oci_debug-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 256 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_0_ociram_lpm_dram_bdp_component_module-europa " "Info (12022): Found design unit 4: cpu_0_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_0_nios2_ocimem-europa " "Info (12022): Found design unit 5: cpu_0_nios2_ocimem-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 515 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_0_nios2_avalon_reg-europa " "Info (12022): Found design unit 6: cpu_0_nios2_avalon_reg-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 679 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_0_nios2_oci_break-europa " "Info (12022): Found design unit 7: cpu_0_nios2_oci_break-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 786 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_0_nios2_oci_xbrk-europa " "Info (12022): Found design unit 8: cpu_0_nios2_oci_xbrk-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1064 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_0_nios2_oci_dbrk-europa " "Info (12022): Found design unit 9: cpu_0_nios2_oci_dbrk-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1275 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_0_nios2_oci_itrace-europa " "Info (12022): Found design unit 10: cpu_0_nios2_oci_itrace-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1440 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_0_nios2_oci_td_mode-europa " "Info (12022): Found design unit 11: cpu_0_nios2_oci_td_mode-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_0_nios2_oci_dtrace-europa " "Info (12022): Found design unit 12: cpu_0_nios2_oci_dtrace-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1749 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_0_nios2_oci_compute_tm_count-europa " "Info (12022): Found design unit 13: cpu_0_nios2_oci_compute_tm_count-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1850 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_0_nios2_oci_fifowp_inc-europa " "Info (12022): Found design unit 14: cpu_0_nios2_oci_fifowp_inc-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1931 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_0_nios2_oci_fifocount_inc-europa " "Info (12022): Found design unit 15: cpu_0_nios2_oci_fifocount_inc-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1983 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_0_nios2_oci_fifo-europa " "Info (12022): Found design unit 16: cpu_0_nios2_oci_fifo-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2047 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_0_nios2_oci_pib-europa " "Info (12022): Found design unit 17: cpu_0_nios2_oci_pib-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2515 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_0_traceram_lpm_dram_bdp_component_module-europa " "Info (12022): Found design unit 18: cpu_0_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2603 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_0_nios2_oci_im-europa " "Info (12022): Found design unit 19: cpu_0_nios2_oci_im-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2741 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_0_nios2_performance_monitors-europa " "Info (12022): Found design unit 20: cpu_0_nios2_performance_monitors-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2887 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_0_nios2_oci-europa " "Info (12022): Found design unit 21: cpu_0_nios2_oci-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2948 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_0-europa " "Info (12022): Found design unit 22: cpu_0-europa" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3710 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_register_bank_a_module " "Info (12023): Found entity 1: cpu_0_register_bank_a_module" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_register_bank_b_module " "Info (12023): Found entity 2: cpu_0_register_bank_b_module" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_nios2_oci_debug " "Info (12023): Found entity 3: cpu_0_nios2_oci_debug" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_ociram_lpm_dram_bdp_component_module " "Info (12023): Found entity 4: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_nios2_ocimem " "Info (12023): Found entity 5: cpu_0_nios2_ocimem" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_nios2_avalon_reg " "Info (12023): Found entity 6: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_nios2_oci_break " "Info (12023): Found entity 7: cpu_0_nios2_oci_break" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_nios2_oci_xbrk " "Info (12023): Found entity 8: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1038 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_dbrk " "Info (12023): Found entity 9: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_nios2_oci_itrace " "Info (12023): Found entity 10: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_oci_td_mode " "Info (12023): Found entity 11: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1650 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_oci_dtrace " "Info (12023): Found entity 12: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_compute_tm_count " "Info (12023): Found entity 13: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_fifowp_inc " "Info (12023): Found entity 14: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1918 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_fifocount_inc " "Info (12023): Found entity 15: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1969 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_fifo " "Info (12023): Found entity 16: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_pib " "Info (12023): Found entity 17: cpu_0_nios2_oci_pib" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_traceram_lpm_dram_bdp_component_module " "Info (12023): Found entity 18: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2579 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_im " "Info (12023): Found entity 19: cpu_0_nios2_oci_im" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_nios2_performance_monitors " "Info (12023): Found entity 20: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2883 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci " "Info (12023): Found entity 21: cpu_0_nios2_oci" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0 " "Info (12023): Found entity 22: cpu_0" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 mon_sopc:inst\|cpu_0:the_cpu_0 " "Info (12128): Elaborating entity \"cpu_0\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\"" {  } { { "mon_sopc.vhd" "the_cpu_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "W_vinst cpu_0.vhd(4348) " "Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4348): used implicit default value for signal \"W_vinst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 4348 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test_ending cpu_0.vhd(4399) " "Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4399): used implicit default value for signal \"test_ending\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 4399 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_test_bench.vhd 2 1 " "Warning (12125): Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_test_bench-europa " "Info (12022): Found design unit 1: cpu_0_test_bench-europa" {  } { { "cpu_0_test_bench.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_test_bench.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Info (12023): Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_test_bench.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Info (12128): Elaborating entity \"cpu_0_test_bench\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.vhd" "the_cpu_0_test_bench" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 4425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_a_module mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a " "Info (12128): Elaborating entity \"cpu_0_register_bank_a_module\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\"" {  } { { "cpu_0.vhd" "cpu_0_register_bank_a" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 4937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_a.mif " "Info (12134): Parameter \"init_file\" = \"cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info (12134): Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info (12134): Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info (12134): Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info (12134): Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hff1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hff1 " "Info (12023): Found entity 1: altsyncram_hff1" {  } { { "db/altsyncram_hff1.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_hff1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hff1 mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hff1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_hff1\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hff1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_b_module mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b " "Info (12128): Elaborating entity \"cpu_0_register_bank_b_module\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\"" {  } { { "cpu_0.vhd" "cpu_0_register_bank_b" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 4952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_b.mif " "Info (12134): Parameter \"init_file\" = \"cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info (12134): Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info (12134): Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info (12134): Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info (12134): Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iff1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iff1 " "Info (12023): Found entity 1: altsyncram_iff1" {  } { { "db/altsyncram_iff1.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_iff1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iff1 mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iff1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_iff1\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iff1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci " "Info (12128): Elaborating entity \"cpu_0_nios2_oci\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_debug mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_debug\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_debug" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_ocimem mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem " "Info (12128): Elaborating entity \"cpu_0_nios2_ocimem\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_ocimem" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ociram_lpm_dram_bdp_component_module mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_0.vhd" "cpu_0_ociram_lpm_dram_bdp_component" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 423 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info (12134): Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info (12134): Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_ociram_default_contents.mif " "Info (12134): Parameter \"init_file\" = \"cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info (12134): Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info (12134): Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info (12134): Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info (12134): Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info (12134): Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 423 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u972.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u972.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u972 " "Info (12023): Found entity 1: altsyncram_u972" {  } { { "db/altsyncram_u972.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_u972.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u972 mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_u972:auto_generated " "Info (12128): Elaborating entity \"altsyncram_u972\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_u972:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_avalon_reg mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg " "Info (12128): Elaborating entity \"cpu_0_nios2_avalon_reg\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_avalon_reg" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_break mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_break\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_break" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_xbrk mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_xbrk\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_xbrk" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dbrk mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_dbrk\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_dbrk" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_itrace mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_itrace\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_itrace" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dtrace mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_dtrace\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_dtrace" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_td_mode mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_td_mode\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifo mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_fifo\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_fifo" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_compute_tm_count mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifowp_inc mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifocount_inc mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_oci_test_bench.vhd 2 1 " "Warning (12125): Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_oci_test_bench-europa " "Info (12022): Found design unit 1: cpu_0_oci_test_bench-europa" {  } { { "cpu_0_oci_test_bench.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_oci_test_bench.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Info (12023): Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_oci_test_bench.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_oci_test_bench mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench " "Info (12128): Elaborating entity \"cpu_0_oci_test_bench\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench\"" {  } { { "cpu_0.vhd" "the_cpu_0_oci_test_bench" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_pib mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_pib\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_pib" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_im mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im " "Info (12128): Elaborating entity \"cpu_0_nios2_oci_im\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_im" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2835) " "Warning (10296): VHDL warning at cpu_0.vhd(2835): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2835 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_traceram_lpm_dram_bdp_component_module mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_0.vhd" "cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2581) " "Warning (10296): VHDL warning at cpu_0.vhd(2581): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2581 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2657) " "Warning (10296): VHDL warning at cpu_0.vhd(2657): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2657 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info (12134): Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info (12134): Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Info (12134): Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info (12134): Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info (12134): Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info (12134): Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info (12134): Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info (12134): Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info (12134): Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Info (12023): Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Info (12128): Elaborating entity \"altsyncram_0a02\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_wrapper.vhd 2 1 " "Warning (12125): Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_wrapper-europa " "Info (12022): Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_wrapper.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Info (12023): Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_wrapper.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_wrapper mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper " "Info (12128): Elaborating entity \"cpu_0_jtag_debug_module_wrapper\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\"" {  } { { "cpu_0.vhd" "the_cpu_0_jtag_debug_module_wrapper" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0_jtag_debug_module_wrapper.vhd(313) " "Warning (10296): VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(313): ignored assignment of value to null range" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_wrapper.vhd" 313 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_tck.vhd 2 1 " "Warning (12125): Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_tck-europa " "Info (12022): Found design unit 1: cpu_0_jtag_debug_module_tck-europa" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_tck.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Info (12023): Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_tck.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_tck mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck " "Info (12128): Elaborating entity \"cpu_0_jtag_debug_module_tck\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "the_cpu_0_jtag_debug_module_tck" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_wrapper.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12128): Elaborating entity \"altera_std_synchronizer\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "the_altera_std_synchronizer" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_tck.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12130): Elaborated megafunction instantiation \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_tck.vhd" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12133): Instantiated megafunction \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info (12134): Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_tck.vhd" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_sysclk.vhd 2 1 " "Warning (12125): Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_sysclk-europa " "Info (12022): Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa" {  } { { "cpu_0_jtag_debug_module_sysclk.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_sysclk.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Info (12023): Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_sysclk.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_sysclk mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk " "Info (12128): Elaborating entity \"cpu_0_jtag_debug_module_sysclk\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "the_cpu_0_jtag_debug_module_sysclk" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_wrapper.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info (12128): Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "cpu_0_jtag_debug_module_phy" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info (12130): Elaborated megafunction instantiation \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info (12133): Instantiated megafunction \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info (12134): Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info (12134): Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info (12134): Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info (12134): Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info (12134): Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info (12134): Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info (12134): Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info (12134): Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info (12134): Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info (12128): Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info (12131): Elaborated megafunction instantiation \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_avalon_jtag_slave_arbitrator mon_sopc:inst\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave " "Info (12128): Elaborating entity \"jtag_uart_0_avalon_jtag_slave_arbitrator\" for hierarchy \"mon_sopc:inst\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave\"" {  } { { "mon_sopc.vhd" "the_jtag_uart_0_avalon_jtag_slave" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave mon_sopc.vhd(1687) " "Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(1687): used implicit default value for signal \"cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1687 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart_0.vhd 14 7 " "Warning (12125): Using design file jtag_uart_0.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_0_log_module-europa " "Info (12022): Found design unit 1: jtag_uart_0_log_module-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_0_sim_scfifo_w-europa " "Info (12022): Found design unit 2: jtag_uart_0_sim_scfifo_w-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_0_scfifo_w-europa " "Info (12022): Found design unit 3: jtag_uart_0_scfifo_w-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_0_drom_module-europa " "Info (12022): Found design unit 4: jtag_uart_0_drom_module-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 458 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_0_sim_scfifo_r-europa " "Info (12022): Found design unit 5: jtag_uart_0_sim_scfifo_r-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 846 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_0_scfifo_r-europa " "Info (12022): Found design unit 6: jtag_uart_0_scfifo_r-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 963 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart_0-europa " "Info (12022): Found design unit 7: jtag_uart_0-europa" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 1109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Info (12023): Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Info (12023): Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Info (12023): Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Info (12023): Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Info (12023): Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Info (12023): Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 944 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Info (12023): Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 1086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0 mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0 " "Info (12128): Elaborating entity \"jtag_uart_0\" for hierarchy \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\"" {  } { { "mon_sopc.vhd" "the_jtag_uart_0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_w mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w " "Info (12128): Elaborating entity \"jtag_uart_0_scfifo_w\" for hierarchy \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\"" {  } { { "jtag_uart_0.vhd" "the_jtag_uart_0_scfifo_w" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info (12128): Elaborating entity \"scfifo\" for hierarchy \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.vhd" "wfifo" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info (12130): Elaborated megafunction instantiation \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 391 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Info (12133): Instantiated megafunction \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info (12134): Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info (12134): Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info (12134): Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info (12134): Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info (12134): Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info (12134): Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 391 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Info (12023): Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Info (12128): Elaborating entity \"scfifo_jr21\" for hierarchy \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Info (12023): Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Info (12128): Elaborating entity \"a_dpfifo_q131\" for hierarchy \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info (12023): Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Info (12128): Elaborating entity \"a_fefifo_7cf\" for hierarchy \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Info (12023): Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/cntr_rj7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Info (12128): Elaborating entity \"cntr_rj7\" for hierarchy \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Info (12023): Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Info (12128): Elaborating entity \"dpram_nl21\" for hierarchy \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Info (12023): Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_r1m1\" for hierarchy \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Info (12023): Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Info (12128): Elaborating entity \"cntr_1ob\" for hierarchy \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_r mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r " "Info (12128): Elaborating entity \"jtag_uart_0_scfifo_r\" for hierarchy \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r\"" {  } { { "jtag_uart_0.vhd" "the_jtag_uart_0_scfifo_r" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info (12128): Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.vhd" "jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info (12130): Elaborated megafunction instantiation \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Info (12133): Instantiated megafunction \"mon_sopc:inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info (12134): Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info (12134): Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_s1_arbitrator mon_sopc:inst\|sram_s1_arbitrator:the_sram_s1 " "Info (12128): Elaborating entity \"sram_s1_arbitrator\" for hierarchy \"mon_sopc:inst\|sram_s1_arbitrator:the_sram_s1\"" {  } { { "mon_sopc.vhd" "the_sram_s1" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sram.vhd 2 1 " "Warning (12125): Using design file sram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-europa " "Info (12022): Found design unit 1: sram-europa" {  } { { "sram.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sram.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Info (12023): Found entity 1: sram" {  } { { "sram.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sram.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram mon_sopc:inst\|sram:the_sram " "Info (12128): Elaborating entity \"sram\" for hierarchy \"mon_sopc:inst\|sram:the_sram\"" {  } { { "mon_sopc.vhd" "the_sram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 4034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mon_sopc:inst\|sram:the_sram\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"mon_sopc:inst\|sram:the_sram\|altsyncram:the_altsyncram\"" {  } { { "sram.vhd" "the_altsyncram" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sram.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mon_sopc:inst\|sram:the_sram\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"mon_sopc:inst\|sram:the_sram\|altsyncram:the_altsyncram\"" {  } { { "sram.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sram.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mon_sopc:inst\|sram:the_sram\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"mon_sopc:inst\|sram:the_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info (12134): Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sram.hex " "Info (12134): Parameter \"init_file\" = \"sram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Info (12134): Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Info (12134): Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info (12134): Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info (12134): Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sram.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sram.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3b1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v3b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3b1 " "Info (12023): Found entity 1: altsyncram_v3b1" {  } { { "db/altsyncram_v3b1.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_v3b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3b1 mon_sopc:inst\|sram:the_sram\|altsyncram:the_altsyncram\|altsyncram_v3b1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_v3b1\" for hierarchy \"mon_sopc:inst\|sram:the_sram\|altsyncram:the_altsyncram\|altsyncram_v3b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchs_config_s1_arbitrator mon_sopc:inst\|switchs_config_s1_arbitrator:the_switchs_config_s1 " "Info (12128): Elaborating entity \"switchs_config_s1_arbitrator\" for hierarchy \"mon_sopc:inst\|switchs_config_s1_arbitrator:the_switchs_config_s1\"" {  } { { "mon_sopc.vhd" "the_switchs_config_s1" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 4049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_switchs_config_s1 mon_sopc.vhd(2365) " "Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(2365): used implicit default value for signal \"cpu_0_data_master_read_data_valid_switchs_config_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 2365 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "switchs_config.vhd 2 1 " "Warning (12125): Using design file switchs_config.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchs_config-europa " "Info (12022): Found design unit 1: switchs_config-europa" {  } { { "switchs_config.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/switchs_config.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 switchs_config " "Info (12023): Found entity 1: switchs_config" {  } { { "switchs_config.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/switchs_config.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchs_config mon_sopc:inst\|switchs_config:the_switchs_config " "Info (12128): Elaborating entity \"switchs_config\" for hierarchy \"mon_sopc:inst\|switchs_config:the_switchs_config\"" {  } { { "mon_sopc.vhd" "the_switchs_config" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 4069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator mon_sopc:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info (12128): Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"mon_sopc:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "mon_sopc.vhd" "the_sysid_control_slave" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 4080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_sysid_control_slave mon_sopc.vhd(2593) " "Warning (10541): VHDL Signal Declaration warning at mon_sopc.vhd(2593): used implicit default value for signal \"cpu_0_data_master_read_data_valid_sysid_control_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 2593 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.vhd 2 1 " "Warning (12125): Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sysid-europa " "Info (12022): Found design unit 1: sysid-europa" {  } { { "sysid.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sysid.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info (12023): Found entity 1: sysid" {  } { { "sysid.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sysid.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid mon_sopc:inst\|sysid:the_sysid " "Info (12128): Elaborating entity \"sysid\" for hierarchy \"mon_sopc:inst\|sysid:the_sysid\"" {  } { { "mon_sopc.vhd" "the_sysid" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mon_sopc_reset_clk_0_domain_synch_module mon_sopc:inst\|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch " "Info (12128): Elaborating entity \"mon_sopc_reset_clk_0_domain_synch_module\" for hierarchy \"mon_sopc:inst\|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch\"" {  } { { "mon_sopc.vhd" "mon_sopc_reset_clk_0_domain_synch" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 4110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning (14285): Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2650 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 2833 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 3578 0 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5314 0 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 3917 0 0 } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 248 240 864 632 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info (278001): Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|Mod1 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|Mod1\"" {  } { { "avalon_gestion_anemo.vhd" "Mod1" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|Div1 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|Div1\"" {  } { { "avalon_gestion_anemo.vhd" "Div1" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|Div2 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|Div2\"" {  } { { "avalon_gestion_anemo.vhd" "Div2" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|Mod0\"" {  } { { "avalon_gestion_anemo.vhd" "Mod0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|Div0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|Div0\"" {  } { { "avalon_gestion_anemo.vhd" "Div0" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Mod1 " "Info (12130): Elaborated megafunction instantiation \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Mod1\"" {  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Mod1 " "Info (12133): Instantiated megafunction \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Info (12023): Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/lpm_divide_q9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info (12023): Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Info (12023): Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info (12023): Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info (12023): Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div1 " "Info (12130): Elaborated megafunction instantiation \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div1\"" {  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div1 " "Info (12133): Instantiated megafunction \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Info (12023): Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Info (12023): Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Info (12023): Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div2 " "Info (12130): Elaborated megafunction instantiation \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div2\"" {  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div2 " "Info (12133): Instantiated megafunction \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Info (12023): Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info (12023): Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Info (12023): Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0 " "Info (12130): Elaborated megafunction instantiation \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\"" {  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0 " "Info (12133): Instantiated megafunction \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 26 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "avalon_gestion_anemo.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_gestion_anemo.vhd" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nkm.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nkm " "Info (12023): Found entity 1: lpm_divide_nkm" {  } { { "db/lpm_divide_nkm.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/lpm_divide_nkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Info (12023): Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/sign_div_unsign_fnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_06f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_06f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_06f " "Info (12023): Found entity 1: alt_u_div_06f" {  } { { "db/alt_u_div_06f.tdf" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_06f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|readdata\[7\] " "Warning (13012): Latch mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|readdata\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\]" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|readdata\[7\] " "Warning (13012): Latch mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|readdata\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\]" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|readdata\[6\] " "Warning (13012): Latch mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|readdata\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\]" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|readdata\[6\] " "Warning (13012): Latch mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|readdata\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\]" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|readdata\[5\] " "Warning (13012): Latch mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|readdata\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\]" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|readdata\[5\] " "Warning (13012): Latch mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|readdata\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\]" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|readdata\[4\] " "Warning (13012): Latch mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|readdata\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\]" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|readdata\[4\] " "Warning (13012): Latch mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|readdata\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\]" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|readdata\[3\] " "Warning (13012): Latch mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|readdata\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\]" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|readdata\[3\] " "Warning (13012): Latch mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|readdata\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[4\]" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 5226 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "avalon_pwm.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_pwm.vhd" 20 -1 0 } } { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 141 -1 0 } } { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1473 -1 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 4795 -1 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 4388 -1 0 } } { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1224 -1 0 } } { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 1274 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 4377 -1 0 } } { "jtag_uart_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/jtag_uart_0.vhd" 1196 -1 0 } } { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 220 -1 0 } } { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 714 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[2\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[2\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[2\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[2\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[2\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[2\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[3\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[3\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[3\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[3\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[3\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[3\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[4\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[4\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[4\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[4\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[4\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[4\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[5\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[5\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[5\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[5\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[5\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[5\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[6\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[6\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[6\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[6\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[6\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[6\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[7\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[7\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[7\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[7\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[7\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[7\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[8\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[8\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[8\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[8\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[8\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[8\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[9\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[9\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[9\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[9\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[9\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[9\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[12\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[12\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[12\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[12\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[12\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[12\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[13\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[13\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[13\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[13\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[13\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[13\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[14\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[14\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[14\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[14\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[14\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[14\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[15\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[15\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[15\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[15\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[15\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[15\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[16\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[16\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[16\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[16\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[16\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[16\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[17\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[17\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[17\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[17\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[17\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[17\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[18\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[18\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[18\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[18\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[18\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[18\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[19\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[19\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[19\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[19\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[19\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[19\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[22\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[22\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[22\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[22\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[22\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[22\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[23\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[23\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[23\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[23\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[23\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[23\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[24\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[24\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[24\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[24\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[24\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[24\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[25\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[25\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[25\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[25\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[25\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[25\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[26\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[26\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[26\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[26\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[26\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[26\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[27\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[27\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[27\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[27\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[27\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[27\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[28\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[28\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[28\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[28\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[28\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[28\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[29\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[29\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[29\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[29\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[29\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[29\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[32\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[32\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[32\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[32\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[32\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[32\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[33\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[33\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[33\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[33\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[33\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[33\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[34\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[34\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[34\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[34\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[34\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[34\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[35\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[35\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[35\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[35\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[35\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[35\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[36\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[36\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[36\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[36\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[36\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[36\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[37\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[37\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[37\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[37\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[37\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[37\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[38\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[38\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[38\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[38\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[38\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[38\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[39\] mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[39\]~_emulated mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[39\]~latch " "Warning (13310): Register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[39\]\" is converted into an equivalent circuit using register \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[39\]~_emulated\" and latch \"mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[39\]~latch\"" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AffCentaine\[1\] GND " "Warning (13410): Pin \"AffCentaine\[1\]\" is stuck at GND" {  } { { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 240 936 1112 256 "AffCentaine\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info (286031): Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 64 " "Info (17049): 64 registers lost all their fanouts during netlist optimizations. The first 64 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[0\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[1\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[2\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[3\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[4\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[5\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[6\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[7\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[8\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[9\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[10\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[11\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[12\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[13\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[14\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[15\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[16\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[17\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[18\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[19\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[20\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[21\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[22\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[23\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[24\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[25\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[26\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[27\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[28\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[29\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[30\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[31\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[32\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[33\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[34\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[35\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[7\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[6\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[5\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[4\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[3\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[2\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[1\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|sram_s1_arbitrator:the_sram_s1\|sram_s1_arb_share_counter " "Info (17050): Register \"mon_sopc:inst\|sram_s1_arbitrator:the_sram_s1\|sram_s1_arb_share_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|sram_s1_arbitrator:the_sram_s1\|last_cycle_cpu_0_instruction_master_granted_slave_sram_s1 " "Info (17050): Register \"mon_sopc:inst\|sram_s1_arbitrator:the_sram_s1\|last_cycle_cpu_0_instruction_master_granted_slave_sram_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|sram_s1_arbitrator:the_sram_s1\|last_cycle_cpu_0_data_master_granted_slave_sram_s1 " "Info (17050): Register \"mon_sopc:inst\|sram_s1_arbitrator:the_sram_s1\|last_cycle_cpu_0_data_master_granted_slave_sram_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|sram_s1_arbitrator:the_sram_s1\|sram_s1_saved_chosen_master_vector\[1\] " "Info (17050): Register \"mon_sopc:inst\|sram_s1_arbitrator:the_sram_s1\|sram_s1_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|sram_s1_arbitrator:the_sram_s1\|sram_s1_reg_firsttransfer " "Info (17050): Register \"mon_sopc:inst\|sram_s1_arbitrator:the_sram_s1\|sram_s1_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_arb_share_counter " "Info (17050): Register \"mon_sopc:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_arb_share_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module " "Info (17050): Register \"mon_sopc:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module " "Info (17050): Register \"mon_sopc:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_saved_chosen_master_vector\[1\] " "Info (17050): Register \"mon_sopc:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_reg_firsttransfer " "Info (17050): Register \"mon_sopc:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mon_sopc:inst\|sram_s1_arbitrator:the_sram_s1\|sram_s1_saved_chosen_master_vector\[0\] " "Info (17050): Register \"mon_sopc:inst\|sram_s1_arbitrator:the_sram_s1\|sram_s1_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info (17016): Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Mod0\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Mod0\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_00f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_00f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Mod0\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[0\]~16 " "Info (17048): Logic cell \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Mod0\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_00f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_00f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_2_result_int\[0\]~6 " "Info (17048): Logic cell \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_2_result_int\[0\]~6" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_06f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_3_result_int\[0\]~8 " "Info (17048): Logic cell \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_06f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_4_result_int\[0\]~10 " "Info (17048): Logic cell \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_06f.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_5_result_int\[0\]~12 " "Info (17048): Logic cell \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_06f.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_06f.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_8_result_int\[0\]~18 " "Info (17048): Logic cell \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_06f.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_06f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_11_result_int\[0\]~24 " "Info (17048): Logic cell \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_06f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_12_result_int\[0\]~26 " "Info (17048): Logic cell \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_06f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_13_result_int\[0\]~28 " "Info (17048): Logic cell \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_06f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_18_result_int\[0\]~38 " "Info (17048): Logic cell \"mon_sopc:inst\|avalon_gestion_anemo_0:the_avalon_gestion_anemo_0\|avalon_gestion_anemo:avalon_gestion_anemo_0\|lpm_divide:Div0\|lpm_divide_nkm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_18_result_int\[0\]~38" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/db/alt_u_div_06f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3570 " "Info (21057): Implemented 3570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info (21058): Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Info (21059): Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3369 " "Info (21061): Implemented 3369 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Info (21064): Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 175 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 175 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Info: Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 14:47:58 2020 " "Info: Processing ended: Tue Dec 15 14:47:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 14:47:59 2020 " "Info: Processing started: Tue Dec 15 14:47:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sopc_be_Q11 -c sopc_be_Q11 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sopc_be_Q11 -c sopc_be_Q11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sopc_be_Q11 EP4CE22F17C6 " "Info (119006): Selected device EP4CE22F17C6 for design \"sopc_be_Q11\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Info (176445): Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Info (176445): Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Info (176445): Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 10273 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 10275 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 10277 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 10279 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 10281 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 52 " "Critical Warning (169085): No exact pin location assignment(s) for 32 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done_prob " "Info (169086): Pin done_prob not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { done_prob } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 512 1088 1264 528 "done_prob" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { done_prob } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 152 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffCentaine\[0\] " "Info (169086): Pin AffCentaine\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffCentaine[0] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 240 936 1112 256 "AffCentaine" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffCentaine[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 113 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffCentaine\[1\] " "Info (169086): Pin AffCentaine\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffCentaine[1] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 240 936 1112 256 "AffCentaine" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffCentaine[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 114 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffCentaine\[2\] " "Info (169086): Pin AffCentaine\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffCentaine[2] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 240 936 1112 256 "AffCentaine" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffCentaine[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 115 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffCentaine\[3\] " "Info (169086): Pin AffCentaine\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffCentaine[3] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 240 936 1112 256 "AffCentaine" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffCentaine[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 116 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffCentaine\[4\] " "Info (169086): Pin AffCentaine\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffCentaine[4] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 240 936 1112 256 "AffCentaine" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffCentaine[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 117 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffCentaine\[5\] " "Info (169086): Pin AffCentaine\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffCentaine[5] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 240 936 1112 256 "AffCentaine" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffCentaine[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 118 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffCentaine\[6\] " "Info (169086): Pin AffCentaine\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffCentaine[6] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 240 936 1112 256 "AffCentaine" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffCentaine[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 119 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffDizaine\[0\] " "Info (169086): Pin AffDizaine\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffDizaine[0] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 288 944 1120 304 "AffDizaine" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffDizaine[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 120 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffDizaine\[1\] " "Info (169086): Pin AffDizaine\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffDizaine[1] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 288 944 1120 304 "AffDizaine" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffDizaine[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 121 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffDizaine\[2\] " "Info (169086): Pin AffDizaine\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffDizaine[2] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 288 944 1120 304 "AffDizaine" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffDizaine[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 122 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffDizaine\[3\] " "Info (169086): Pin AffDizaine\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffDizaine[3] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 288 944 1120 304 "AffDizaine" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffDizaine[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 123 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffDizaine\[4\] " "Info (169086): Pin AffDizaine\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffDizaine[4] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 288 944 1120 304 "AffDizaine" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffDizaine[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 124 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffDizaine\[5\] " "Info (169086): Pin AffDizaine\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffDizaine[5] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 288 944 1120 304 "AffDizaine" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffDizaine[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 125 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffDizaine\[6\] " "Info (169086): Pin AffDizaine\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffDizaine[6] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 288 944 1120 304 "AffDizaine" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffDizaine[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 126 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffUnite\[0\] " "Info (169086): Pin AffUnite\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffUnite[0] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 328 952 1128 344 "AffUnite" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffUnite[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 127 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffUnite\[1\] " "Info (169086): Pin AffUnite\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffUnite[1] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 328 952 1128 344 "AffUnite" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffUnite[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 128 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffUnite\[2\] " "Info (169086): Pin AffUnite\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffUnite[2] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 328 952 1128 344 "AffUnite" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffUnite[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 129 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffUnite\[3\] " "Info (169086): Pin AffUnite\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffUnite[3] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 328 952 1128 344 "AffUnite" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffUnite[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 130 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffUnite\[4\] " "Info (169086): Pin AffUnite\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffUnite[4] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 328 952 1128 344 "AffUnite" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffUnite[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 131 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffUnite\[5\] " "Info (169086): Pin AffUnite\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffUnite[5] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 328 952 1128 344 "AffUnite" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffUnite[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 132 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AffUnite\[6\] " "Info (169086): Pin AffUnite\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AffUnite[6] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 328 952 1128 344 "AffUnite" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AffUnite[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 133 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info (169086): Pin LED\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[7] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 384 1232 1408 400 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 134 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info (169086): Pin LED\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[6] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 384 1232 1408 400 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 135 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info (169086): Pin LED\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[5] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 384 1232 1408 400 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 136 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info (169086): Pin LED\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[4] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 384 1232 1408 400 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 137 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info (169086): Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[3] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 384 1232 1408 400 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 138 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info (169086): Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[2] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 384 1232 1408 400 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 139 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info (169086): Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[1] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 384 1232 1408 400 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 140 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info (169086): Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[0] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 384 1232 1408 400 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 141 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_CFG\[1\] " "Info (169086): Pin LED_CFG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED_CFG[1] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 416 1288 1464 432 "LED_CFG" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_CFG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 142 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_CFG\[0\] " "Info (169086): Pin LED_CFG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED_CFG[0] } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 416 1288 1464 432 "LED_CFG" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_CFG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 143 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[4\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[4\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[4\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[4\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[7\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[7\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[7\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[7\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[5\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[5\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[5\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[5\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[6\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[6\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[6\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[6\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[3\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[3\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[3\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[3\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|raz\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|raz\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 33 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[2\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[2\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[3\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[3\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[4\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[4\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[5\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[5\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[6\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[6\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[7\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[7\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[8\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[8\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[9\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[9\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[12\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[12\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[13\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[13\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[14\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[14\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[15\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[15\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[16\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[16\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[17\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[17\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[18\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[18\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[19\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[19\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[22\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[22\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[23\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[23\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[24\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[24\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[25\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[25\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[26\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[26\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[27\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[27\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[28\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[28\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[29\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[29\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[32\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[32\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[33\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[33\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[34\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[34\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[35\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[35\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[36\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[36\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[37\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[37\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[38\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[38\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[39\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[39\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Info (332104): Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50M " "Warning (332060): Node: CLOCK_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IN_FREQ " "Warning (332060): Node: IN_FREQ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] " "Warning (332060): Node: mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|count_bit\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|count_bit\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Info (176353): Automatically promoted node CLOCK_50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 152 -8 168 168 "CLOCK_50M" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50M~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 10258 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 2953 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 26 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|s_clk76800 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 2551 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800~1 " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800~1" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 26 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|s_clk4800~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 5703 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 26 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|s_clk4800 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 2439 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\]  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|Mux6~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|Mux6~0" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 145 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|Mux6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 4072 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|Mux5~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|Mux5~0" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 145 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|Mux5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 5698 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[2\]~head_lut " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[2\]~head_lut" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 3804 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|Mux43~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|Mux43~0" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 227 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|Mux43~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 6392 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[3\]~head_lut " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[3\]~head_lut" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[3]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 3808 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[4\]~head_lut " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[4\]~head_lut" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[4]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 3812 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[5\]~head_lut " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[5\]~head_lut" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[5]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 3816 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[6\]~head_lut " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[6\]~head_lut" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[6]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 3820 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[7\]~head_lut " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[7\]~head_lut" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[7]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 3824 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[8\]~head_lut " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|trame\[8\]~head_lut" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|trame[8]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 3828 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 141 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|etat_nios[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 2353 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800~1 " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800~1" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 30 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|s_clk4800~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 6258 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 30 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|s_clk4800 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 2550 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|Mux34~1  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|Mux34~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 329 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|Mux34~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 7069 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 24 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|s_clk76800 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 2440 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch\|data_out  " "Info (176353): Automatically promoted node mon_sopc:inst\|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|W_rf_wren " "Info (176357): Destination node mon_sopc:inst\|cpu_0:the_cpu_0\|W_rf_wren" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 4342 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 2046 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|synchro\[7\]~2 " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|synchro\[7\]~2" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 325 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|synchro[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 6230 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~1 " "Info (176357): Destination node mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~1" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 259 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 6791 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|internal_resetlatch~0 " "Info (176357): Destination node mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|internal_resetlatch~0" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 258 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|internal_resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 7234 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|synchro\[0\]~3 " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|synchro\[0\]~3" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 198 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|synchro[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 7277 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 2816 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mon_sopc:inst\|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch\|data_out" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|mon_sopc_reset_clk_0_domain_synch_module:mon_sopc_reset_clk_0_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 226 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|config\[0\]  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|config\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 26 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|s_clk76800 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 2551 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|ack~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|ack~0" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 31 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|ack~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 5716 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|Mux51~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|Mux51~0" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 348 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|Mux51~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 6646 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 325 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|config[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 2522 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0\|control\[0\]  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0\|control\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0\|out_pwm " "Info (176357): Destination node mon_sopc:inst\|avalon_pwm_0:the_avalon_pwm_0\|avalon_pwm:avalon_pwm_0\|out_pwm" {  } { { "avalon_pwm.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_pwm.vhd" 12 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_pwm_0:the_avalon_pwm_0|avalon_pwm:avalon_pwm_0|out_pwm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 2320 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata~15 " "Info (176357): Destination node mon_sopc:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_readdata~15" {  } { { "mon_sopc.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/mon_sopc.vhd" 1443 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 6655 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "avalon_pwm.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_pwm.vhd" 60 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_pwm_0:the_avalon_pwm_0|avalon_pwm:avalon_pwm_0|control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 2219 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|config\[0\]  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|config\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800~0 " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800~0" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 26 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|s_clk4800~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 5702 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 24 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|s_clk76800 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 2440 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|Mux45~4 " "Info (176357): Destination node mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|Mux45~4" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 227 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|Mux45~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 6650 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 198 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_tx_0:the_avalon_nmea_tx_0|avalon_nmea_tx:avalon_nmea_tx_0|config[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 2395 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|Equal4~0  " "Info (176353): Automatically promoted node mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|Equal4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 182 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|avalon_nmea_rx_0:the_avalon_nmea_rx_0|avalon_nmea_rx:avalon_nmea_rx_0|Equal4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 5724 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetrequest  " "Info (176353): Automatically promoted node mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|MonRd~0 " "Info (176357): Destination node mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|MonRd~0" {  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 541 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 7009 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/cpu_0.vhd" 251 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mon_sopc:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mon_sopc:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 1266 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Extra Info (176218): Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 0 32 0 " "Info (176211): Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info (176212): I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 10 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 18 " "Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 8 10 " "Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 3 21 " "Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 4 20 " "Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info (170195): Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X21_Y11 X31_Y22 " "Info (170196): Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "Warning (169177): 5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50M 3.3-V LVTTL R8 " "Info (169178): Pin CLOCK_50M uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CLOCK_50M } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50M" } } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 152 -8 168 168 "CLOCK_50M" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 148 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IN_FREQ 3.3-V LVTTL A2 " "Info (169178): Pin IN_FREQ uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { IN_FREQ } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IN_FREQ" } } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 320 -88 88 336 "IN_FREQ" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_FREQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 149 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rx 3.3-V LVTTL A3 " "Info (169178): Pin Rx uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { Rx } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx" } } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 464 -136 40 480 "Rx" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 150 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWs_CFG\[1\] 3.3-V LVTTL M1 " "Info (169178): Pin SWs_CFG\[1\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SWs_CFG[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SWs_CFG\[1\]" } } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 584 -184 -8 600 "SWs_CFG" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWs_CFG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 104 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWs_CFG\[0\] 3.3-V LVTTL T8 " "Info (169178): Pin SWs_CFG\[0\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SWs_CFG[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SWs_CFG\[0\]" } } } } { "sopc_be_Q11.bdf" "" { Schematic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/sopc_be_Q11.bdf" { { 584 -184 -8 600 "SWs_CFG" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWs_CFG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/" { { 0 { 0 ""} 0 105 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 62 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Info: Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 14:48:14 2020 " "Info: Processing ended: Tue Dec 15 14:48:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 14:48:15 2020 " "Info: Processing started: Tue Dec 15 14:48:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sopc_be_Q11 -c sopc_be_Q11 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sopc_be_Q11 -c sopc_be_Q11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 14:48:15 2020 " "Info: Processing started: Tue Dec 15 14:48:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sopc_be_Q11 -c sopc_be_Q11 " "Info: Command: quartus_sta sopc_be_Q11 -c sopc_be_Q11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[7\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[7\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[7\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[7\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[3\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[3\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[3\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[3\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[4\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[4\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[4\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[4\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[5\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[5\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[5\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[5\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[6\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|readdata\[6\]\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 225 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[6\]\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|readdata\[6\]\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 346 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|raz\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_rx_0\|avalon_nmea_rx_0\|raz\|combout\" is a latch" {  } { { "avalon_nmea_rx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_rx.vhd" 33 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[2\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[2\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[3\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[3\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[4\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[4\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[5\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[5\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[6\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[6\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[7\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[7\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[8\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[8\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[9\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[9\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[12\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[12\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[13\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[13\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[14\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[14\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[15\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[15\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[16\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[16\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[17\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[17\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[18\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[18\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[19\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[19\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[22\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[22\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[23\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[23\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[24\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[24\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[25\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[25\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[26\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[26\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[27\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[27\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[28\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[28\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[29\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[29\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[32\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[32\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[33\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[33\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[34\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[34\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[35\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[35\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[36\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[36\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[37\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[37\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[38\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[38\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[39\]~latch\|combout " "Warning (335094): Node \"inst\|the_avalon_nmea_tx_0\|avalon_nmea_tx_0\|trame\[39\]~latch\|combout\" is a latch" {  } { { "avalon_nmea_tx.vhd" "" { Text "C:/Users/Xavi/Documents/FPGA2020/SOPC_BE_Q11MODIF/avalon_nmea_tx.vhd" 183 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Info (332104): Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50M " "Warning (332060): Node: CLOCK_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IN_FREQ " "Warning (332060): Node: IN_FREQ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] " "Warning (332060): Node: mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|count_bit\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|count_bit\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.350 " "Info (332146): Worst-case setup slack is 46.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.350         0.000 altera_reserved_tck  " "Info (332119):    46.350         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Info (332146): Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 altera_reserved_tck  " "Info (332119):     0.358         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.433 " "Info (332146): Worst-case recovery slack is 47.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.433         0.000 altera_reserved_tck  " "Info (332119):    47.433         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.919 " "Info (332146): Worst-case removal slack is 0.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.919         0.000 altera_reserved_tck  " "Info (332119):     0.919         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.540 " "Info (332146): Worst-case minimum pulse width slack is 49.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.540         0.000 altera_reserved_tck  " "Info (332119):    49.540         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info (332114): Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info (332114): Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.780 ns " "Info (332114): Worst Case Available Settling Time: 196.780 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Info: Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 14:48:17 2020 " "Info: Processing ended: Tue Dec 15 14:48:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50M " "Warning (332060): Node: CLOCK_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IN_FREQ " "Warning (332060): Node: IN_FREQ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] " "Warning (332060): Node: mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|count_bit\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|count_bit\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.754 " "Info (332146): Worst-case setup slack is 46.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.754         0.000 altera_reserved_tck  " "Info (332119):    46.754         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Info (332146): Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 altera_reserved_tck  " "Info (332119):     0.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.755 " "Info (332146): Worst-case recovery slack is 47.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.755         0.000 altera_reserved_tck  " "Info (332119):    47.755         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.828 " "Info (332146): Worst-case removal slack is 0.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828         0.000 altera_reserved_tck  " "Info (332119):     0.828         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.500 " "Info (332146): Worst-case minimum pulse width slack is 49.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.500         0.000 altera_reserved_tck  " "Info (332119):    49.500         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info (332114): Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info (332114): Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.112 ns " "Info (332114): Worst Case Available Settling Time: 197.112 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50M " "Warning (332060): Node: CLOCK_50M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IN_FREQ " "Warning (332060): Node: IN_FREQ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk76800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|s_clk4800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk4800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|s_clk76800 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] " "Warning (332060): Node: mon_sopc:inst\|cpu_0:the_cpu_0\|W_alu_result\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|count_bit\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_rx_0:the_avalon_nmea_rx_0\|avalon_nmea_rx:avalon_nmea_rx_0\|count_bit\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] " "Warning (332060): Node: mon_sopc:inst\|avalon_nmea_tx_0:the_avalon_nmea_tx_0\|avalon_nmea_tx:avalon_nmea_tx_0\|etat_nios\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.297 " "Info (332146): Worst-case setup slack is 48.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.297         0.000 altera_reserved_tck  " "Info (332119):    48.297         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Info (332146): Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 altera_reserved_tck  " "Info (332119):     0.185         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.774 " "Info (332146): Worst-case recovery slack is 48.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.774         0.000 altera_reserved_tck  " "Info (332119):    48.774         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.504 " "Info (332146): Worst-case removal slack is 0.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504         0.000 altera_reserved_tck  " "Info (332119):     0.504         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.311 " "Info (332146): Worst-case minimum pulse width slack is 49.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.311         0.000 altera_reserved_tck  " "Info (332119):    49.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info (332114): Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info (332114): Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.150 ns " "Info (332114): Worst Case Available Settling Time: 198.150 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 84 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Info: Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 14:48:21 2020 " "Info: Processing ended: Tue Dec 15 14:48:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 321 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 321 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
