// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.2.0.3.0
// Netlist written on Sun Sep 21 20:59:28 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/counter.sv"
// file 1 "c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/debounce.sv"
// file 2 "c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv"
// file 3 "c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/numberbank.sv"
// file 4 "c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/scanner.sv"
// file 5 "c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/sevseg.sv"
// file 6 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v"
// file 7 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd"
// file 8 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 9 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 10 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 11 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 12 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 13 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 14 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 15 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 16 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 17 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 18 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 19 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 20 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 21 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 22 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 23 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 24 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 25 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 26 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 27 "c:/lscc/radiant/2024.2/ip/common/adder/rtl/lscc_adder.v"
// file 28 "c:/lscc/radiant/2024.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 29 "c:/lscc/radiant/2024.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 30 "c:/lscc/radiant/2024.2/ip/common/counter/rtl/lscc_cntr.v"
// file 31 "c:/lscc/radiant/2024.2/ip/common/fifo/rtl/lscc_fifo.v"
// file 32 "c:/lscc/radiant/2024.2/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 33 "c:/lscc/radiant/2024.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 34 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 35 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 36 "c:/lscc/radiant/2024.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 37 "c:/lscc/radiant/2024.2/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 38 "c:/lscc/radiant/2024.2/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 39 "c:/lscc/radiant/2024.2/ip/common/rom/rtl/lscc_rom.v"
// file 40 "c:/lscc/radiant/2024.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 41 "c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v"
// file 42 "c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v"
// file 43 "c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v"
// file 44 "c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v"
// file 45 "c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v"
// file 46 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v"
// file 47 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v"
// file 48 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v"
// file 49 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v"
// file 50 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v"
// file 51 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v"
// file 52 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v"
// file 53 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v"
// file 54 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v"
// file 55 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v"
// file 56 "c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v"
// file 57 "c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input reset, input [3:0]R, output [3:0]C, output [6:0]seg, 
            output [1:0]seg_power);
    
    wire GND_net;
    wire VCC_net;
    wire reset_c;
    wire R_c_3;
    wire R_c_2;
    wire R_c_1;
    wire R_c_0;
    wire C_c_3;
    wire C_c_2;
    wire C_c_1;
    wire C_c_0;
    wire seg_c_6;
    wire seg_c_5;
    wire seg_c_4;
    wire seg_c_3;
    wire seg_c_2;
    wire seg_c_1;
    wire seg_c_0;
    wire seg_power_c_N_123;
    (* is_clock=1, lineinfo="@2(17[8],17[11])" *) wire clk;
    wire seg_power_c;
    wire [3:0]sync_R;
    wire [3:0]R_press;
    wire [3:0]s1;
    wire [3:0]s2;
    wire [3:0]s;
    (* is_clock=1, lineinfo="@2(43[47],43[58])" *) wire scanner_clk;
    wire debounce_done;
    wire updated;
    
    wire n4, n933, n12, n19, n302, n294;
    wire [15:0]C_c_3_N_102;
    
    wire n753, n539;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@2(30[12],33[5])" *) FD1P3XZ sync_R__i3 (.D(R_c_3), .SP(VCC_net), 
            .CK(clk), .SR(n4), .Q(sync_R[3]));
    defparam sync_R__i3.REGSET = "RESET";
    defparam sync_R__i3.SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1 *) HSOSC hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .CLKHF(clk));
    defparam hf_osc.CLKHF_DIV = "0b11";
    (* lut_function="(!(A+!(B (C+!(D)))))", lineinfo="@2(9[24],9[29])" *) LUT4 i2_4_lut (.A(C_c_3_N_102[8]), 
            .B(reset_c), .C(n19), .D(n539), .Z(n933));
    defparam i2_4_lut.INIT = "0x4044";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=10, LSE_RCOL=50, LSE_LLINE=44, LSE_RLINE=44, lineinfo="@2(44[10],44[50])" *) counter_U0 counter2 (seg_power_c, 
            clk, n4, reset_c);
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(n933), .B(updated), 
            .Z(n302));
    defparam i1_2_lut.INIT = "0x2222";
    (* lineinfo="@2(10[24],10[25])" *) IB \R_pad[0]  (.I(R[0]), .O(R_c_0));
    (* lineinfo="@2(10[24],10[25])" *) IB \R_pad[1]  (.I(R[1]), .O(R_c_1));
    (* lineinfo="@2(10[24],10[25])" *) IB \R_pad[2]  (.I(R[2]), .O(R_c_2));
    (* lineinfo="@2(10[24],10[25])" *) IB \R_pad[3]  (.I(R[3]), .O(R_c_3));
    (* lineinfo="@2(9[24],9[29])" *) IB reset_pad (.I(reset), .O(reset_c));
    (* lineinfo="@2(13[25],13[34])" *) OB \seg_power_pad[0]  (.I(seg_power_c), 
            .O(seg_power[0]));
    (* lineinfo="@2(13[25],13[34])" *) OB \seg_power_pad[1]  (.I(seg_power_c_N_123), 
            .O(seg_power[1]));
    (* lineinfo="@2(12[25],12[28])" *) OB \seg_pad[0]  (.I(seg_c_0), .O(seg[0]));
    (* lineinfo="@2(12[25],12[28])" *) OB \seg_pad[1]  (.I(seg_c_1), .O(seg[1]));
    (* lineinfo="@2(12[25],12[28])" *) OB \seg_pad[2]  (.I(seg_c_2), .O(seg[2]));
    (* lineinfo="@2(12[25],12[28])" *) OB \seg_pad[3]  (.I(seg_c_3), .O(seg[3]));
    (* lineinfo="@2(12[25],12[28])" *) OB \seg_pad[4]  (.I(seg_c_4), .O(seg[4]));
    (* lineinfo="@2(12[25],12[28])" *) OB \seg_pad[5]  (.I(seg_c_5), .O(seg[5]));
    (* lineinfo="@2(12[25],12[28])" *) OB \seg_pad[6]  (.I(seg_c_6), .O(seg[6]));
    (* lineinfo="@2(11[25],11[26])" *) OB \C_pad[0]  (.I(C_c_0), .O(C[0]));
    (* lineinfo="@2(11[25],11[26])" *) OB \C_pad[1]  (.I(C_c_1), .O(C[1]));
    (* lineinfo="@2(11[25],11[26])" *) OB \C_pad[2]  (.I(C_c_2), .O(C[2]));
    (* lineinfo="@2(11[25],11[26])" *) OB \C_pad[3]  (.I(C_c_3), .O(C[3]));
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=10, LSE_RCOL=59, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@2(43[10],43[59])" *) counter_U1 counter1 (n12, 
            scanner_clk, clk, n4, n294);
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=29, LSE_LLINE=42, LSE_RLINE=42, lineinfo="@2(42[9],42[29])" *) sevseg sevseg_logic ({s}, 
            seg_c_6, seg_c_5, seg_c_3, seg_c_4, seg_c_2, seg_c_1, 
            seg_c_0);
    (* lineinfo="@2(30[12],33[5])" *) FD1P3XZ sync_R__i2 (.D(R_c_2), .SP(VCC_net), 
            .CK(clk), .SR(n4), .Q(sync_R[2]));
    defparam sync_R__i2.REGSET = "RESET";
    defparam sync_R__i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(30[12],33[5])" *) FD1P3XZ sync_R__i1 (.D(R_c_1), .SP(VCC_net), 
            .CK(clk), .SR(n4), .Q(sync_R[1]));
    defparam sync_R__i1.REGSET = "RESET";
    defparam sync_R__i1.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=60, LSE_LLINE=49, LSE_RLINE=49, lineinfo="@2(49[13],49[60])" *) numberbank bank (n302, 
            n933, updated, clk, C_c_2, C_c_3, n753, {s1}, {s2}, 
            {R_press}, C_c_0, C_c_1, sync_R[3]);
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(59[13],59[26])" *) LUT4 s2_0__I_0_3_lut (.A(s2[0]), 
            .B(s1[0]), .C(seg_power_c), .Z(s[0]));
    defparam s2_0__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(59[13],59[26])" *) LUT4 s2_3__I_0_3_lut (.A(s2[3]), 
            .B(s1[3]), .C(seg_power_c), .Z(s[3]));
    defparam s2_3__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(59[13],59[26])" *) LUT4 s2_1__I_0_3_lut (.A(s2[1]), 
            .B(s1[1]), .C(seg_power_c), .Z(s[1]));
    defparam s2_1__I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(59[13],59[26])" *) LUT4 s2_2__I_0_3_lut (.A(s2[2]), 
            .B(s1[2]), .C(seg_power_c), .Z(s[2]));
    defparam s2_2__I_0_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=10, LSE_RCOL=94, LSE_LLINE=48, LSE_RLINE=48, lineinfo="@2(48[10],48[94])" *) scanner scanner1 (scanner_clk, 
            n4, debounce_done, n539, {sync_R}, n19, C_c_3_N_102[8], 
            C_c_0, C_c_3, C_c_2, {R_press}, C_c_1, n753);
    (* lut_function="(!(A))", lineinfo="@2(55[24],55[28])" *) LUT4 seg_power_c_I_0_1_lut (.A(seg_power_c), 
            .Z(seg_power_c_N_123));
    defparam seg_power_c_I_0_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B)))" *) LUT4 i1537_2_lut (.A(reset_c), .B(n12), 
            .Z(n294));
    defparam i1537_2_lut.INIT = "0x7777";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=76, LSE_LLINE=46, LSE_RLINE=46, lineinfo="@2(46[11],46[76])" *) debounce debouncer (debounce_done, 
            clk, reset_c, n4);
    (* lineinfo="@2(30[12],33[5])" *) FD1P3XZ sync_R__i0 (.D(R_c_0), .SP(VCC_net), 
            .CK(clk), .SR(n4), .Q(sync_R[0]));
    defparam sync_R__i0.REGSET = "RESET";
    defparam sync_R__i0.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module counter_U0
//

module counter_U0 (output seg_power_c, input clk, input n4, input reset_c);
    
    wire [23:0]count;
    (* is_clock=1, lineinfo="@2(17[8],17[11])" *) wire clk;
    
    wire n30, n34, n32, n33, n31, n1331, n10, n1328, n1055, 
        n2369, GND_net;
    wire [23:0]n101;
    
    wire n1053, n2366, n1051, n2363, n1049, n2360, n1047, n2357, 
        n1045, n2354, n1043, n2351, n297, n1041, n2348, n1039, 
        n2345, n1037, n2342, n1035, n2339, n1033, n2336, n2333, 
        VCC_net;
    
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(count[3]), .B(n30), 
            .C(count[14]), .D(count[19]), .Z(n34));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13_4_lut (.A(count[2]), .B(count[17]), 
            .C(count[23]), .D(count[11]), .Z(n32));
    defparam i13_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut (.A(count[7]), .B(count[6]), 
            .C(count[0]), .D(count[12]), .Z(n33));
    defparam i14_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12_4_lut (.A(count[16]), .B(count[15]), 
            .C(count[21]), .D(count[18]), .Z(n31));
    defparam i12_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(n31), .B(n33), 
            .C(n32), .D(n34), .Z(n1331));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i4_4_lut (.A(n1331), .B(count[8]), 
            .C(count[4]), .D(count[10]), .Z(n10));
    defparam i4_4_lut.INIT = "0xbfff";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i0 (.D(n101[0]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[0]));
    defparam count_229__i0.REGSET = "RESET";
    defparam count_229__i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_229_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(count[23]), .D0(n1055), .CI0(n1055), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n2369), .CI1(n2369), .CO0(n2369), 
            .S0(n101[23]));
    defparam count_229_add_4_25.INIT0 = "0xc33c";
    defparam count_229_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_229_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(count[21]), .D0(n1053), .CI0(n1053), .A1(GND_net), 
            .B1(GND_net), .C1(count[22]), .D1(n2366), .CI1(n2366), .CO0(n2366), 
            .CO1(n1055), .S0(n101[21]), .S1(n101[22]));
    defparam count_229_add_4_23.INIT0 = "0xc33c";
    defparam count_229_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_229_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(count[19]), .D0(n1051), .CI0(n1051), .A1(GND_net), 
            .B1(GND_net), .C1(count[20]), .D1(n2363), .CI1(n2363), .CO0(n2363), 
            .CO1(n1053), .S0(n101[19]), .S1(n101[20]));
    defparam count_229_add_4_21.INIT0 = "0xc33c";
    defparam count_229_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_229_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(count[17]), .D0(n1049), .CI0(n1049), .A1(GND_net), 
            .B1(GND_net), .C1(count[18]), .D1(n2360), .CI1(n2360), .CO0(n2360), 
            .CO1(n1051), .S0(n101[17]), .S1(n101[18]));
    defparam count_229_add_4_19.INIT0 = "0xc33c";
    defparam count_229_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_229_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(count[15]), .D0(n1047), .CI0(n1047), .A1(GND_net), 
            .B1(GND_net), .C1(count[16]), .D1(n2357), .CI1(n2357), .CO0(n2357), 
            .CO1(n1049), .S0(n101[15]), .S1(n101[16]));
    defparam count_229_add_4_17.INIT0 = "0xc33c";
    defparam count_229_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_229_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(count[13]), .D0(n1045), .CI0(n1045), .A1(GND_net), 
            .B1(GND_net), .C1(count[14]), .D1(n2354), .CI1(n2354), .CO0(n2354), 
            .CO1(n1047), .S0(n101[13]), .S1(n101[14]));
    defparam count_229_add_4_15.INIT0 = "0xc33c";
    defparam count_229_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_229_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(count[11]), .D0(n1043), .CI0(n1043), .A1(GND_net), 
            .B1(GND_net), .C1(count[12]), .D1(n2351), .CI1(n2351), .CO0(n2351), 
            .CO1(n1045), .S0(n101[11]), .S1(n101[12]));
    defparam count_229_add_4_13.INIT0 = "0xc33c";
    defparam count_229_add_4_13.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i23 (.D(n101[23]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[23]));
    defparam count_229__i23.REGSET = "RESET";
    defparam count_229__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i22 (.D(n101[22]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[22]));
    defparam count_229__i22.REGSET = "RESET";
    defparam count_229__i22.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11_4_lut (.A(count[1]), .B(count[22]), 
            .C(count[5]), .D(count[20]), .Z(n30));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_229_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(count[9]), .D0(n1041), .CI0(n1041), .A1(GND_net), 
            .B1(GND_net), .C1(count[10]), .D1(n2348), .CI1(n2348), .CO0(n2348), 
            .CO1(n1043), .S0(n101[9]), .S1(n101[10]));
    defparam count_229_add_4_11.INIT0 = "0xc33c";
    defparam count_229_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_229_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(count[7]), .D0(n1039), .CI0(n1039), .A1(GND_net), 
            .B1(GND_net), .C1(count[8]), .D1(n2345), .CI1(n2345), .CO0(n2345), 
            .CO1(n1041), .S0(n101[7]), .S1(n101[8]));
    defparam count_229_add_4_9.INIT0 = "0xc33c";
    defparam count_229_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_229_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(count[5]), .D0(n1037), .CI0(n1037), .A1(GND_net), 
            .B1(GND_net), .C1(count[6]), .D1(n2342), .CI1(n2342), .CO0(n2342), 
            .CO1(n1039), .S0(n101[5]), .S1(n101[6]));
    defparam count_229_add_4_7.INIT0 = "0xc33c";
    defparam count_229_add_4_7.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i21 (.D(n101[21]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[21]));
    defparam count_229__i21.REGSET = "RESET";
    defparam count_229__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i20 (.D(n101[20]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[20]));
    defparam count_229__i20.REGSET = "RESET";
    defparam count_229__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i19 (.D(n101[19]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[19]));
    defparam count_229__i19.REGSET = "RESET";
    defparam count_229__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i18 (.D(n101[18]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[18]));
    defparam count_229__i18.REGSET = "RESET";
    defparam count_229__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i17 (.D(n101[17]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[17]));
    defparam count_229__i17.REGSET = "RESET";
    defparam count_229__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i16 (.D(n101[16]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[16]));
    defparam count_229__i16.REGSET = "RESET";
    defparam count_229__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i15 (.D(n101[15]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[15]));
    defparam count_229__i15.REGSET = "RESET";
    defparam count_229__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i14 (.D(n101[14]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[14]));
    defparam count_229__i14.REGSET = "RESET";
    defparam count_229__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i13 (.D(n101[13]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[13]));
    defparam count_229__i13.REGSET = "RESET";
    defparam count_229__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i12 (.D(n101[12]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[12]));
    defparam count_229__i12.REGSET = "RESET";
    defparam count_229__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i11 (.D(n101[11]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[11]));
    defparam count_229__i11.REGSET = "RESET";
    defparam count_229__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i10 (.D(n101[10]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[10]));
    defparam count_229__i10.REGSET = "RESET";
    defparam count_229__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i9 (.D(n101[9]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[9]));
    defparam count_229__i9.REGSET = "RESET";
    defparam count_229__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i8 (.D(n101[8]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[8]));
    defparam count_229__i8.REGSET = "RESET";
    defparam count_229__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i7 (.D(n101[7]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[7]));
    defparam count_229__i7.REGSET = "RESET";
    defparam count_229__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i6 (.D(n101[6]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[6]));
    defparam count_229__i6.REGSET = "RESET";
    defparam count_229__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i5 (.D(n101[5]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[5]));
    defparam count_229__i5.REGSET = "RESET";
    defparam count_229__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i4 (.D(n101[4]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[4]));
    defparam count_229__i4.REGSET = "RESET";
    defparam count_229__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i3 (.D(n101[3]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[3]));
    defparam count_229__i3.REGSET = "RESET";
    defparam count_229__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i2 (.D(n101[2]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[2]));
    defparam count_229__i2.REGSET = "RESET";
    defparam count_229__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_229__i1 (.D(n101[1]), 
            .SP(VCC_net), .CK(clk), .SR(n297), .Q(count[1]));
    defparam count_229__i1.REGSET = "RESET";
    defparam count_229__i1.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_229_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(count[3]), .D0(n1035), .CI0(n1035), .A1(GND_net), 
            .B1(GND_net), .C1(count[4]), .D1(n2339), .CI1(n2339), .CO0(n2339), 
            .CO1(n1037), .S0(n101[3]), .S1(n101[4]));
    defparam count_229_add_4_5.INIT0 = "0xc33c";
    defparam count_229_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_229_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(count[1]), .D0(n1033), .CI0(n1033), .A1(GND_net), 
            .B1(GND_net), .C1(count[2]), .D1(n2336), .CI1(n2336), .CO0(n2336), 
            .CO1(n1035), .S0(n101[1]), .S1(n101[2]));
    defparam count_229_add_4_3.INIT0 = "0xc33c";
    defparam count_229_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_229_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(count[0]), .D1(n2333), .CI1(n2333), .CO0(n2333), .CO1(n1033), 
            .S1(n101[0]));
    defparam count_229_add_4_1.INIT0 = "0xc33c";
    defparam count_229_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A (D)))" *) LUT4 i1543_2_lut_4_lut (.A(count[13]), 
            .B(n10), .C(count[9]), .D(reset_c), .Z(n297));
    defparam i1543_2_lut_4_lut.INIT = "0x20ff";
    (* lut_function="(A (B (D)+!B !(C (D)+!C !(D)))+!A (D))" *) LUT4 i1_2_lut_4_lut (.A(count[13]), 
            .B(n10), .C(count[9]), .D(seg_power_c), .Z(n1328));
    defparam i1_2_lut_4_lut.INIT = "0xdf20";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=10, LSE_RCOL=50, LSE_LLINE=44, LSE_RLINE=44, lineinfo="@0(18[12],30[5])" *) FD1P3XZ new_clk (.D(n1328), 
            .SP(VCC_net), .CK(clk), .SR(n4), .Q(seg_power_c));
    defparam new_clk.REGSET = "RESET";
    defparam new_clk.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module counter_U1
//

module counter_U1 (output n12, output scanner_clk, input clk, input n4, 
            input n294);
    
    wire [23:0]count;
    (* is_clock=1, lineinfo="@2(43[47],43[58])" *) wire scanner_clk;
    (* is_clock=1, lineinfo="@2(17[8],17[11])" *) wire clk;
    
    wire n32, n31, n35, n1018, n2387, GND_net, n1020;
    wire [23:0]n101;
    
    wire n34, n38, n1008, n2372, n1010, n33, n6, n2330, VCC_net, 
        n1016, n2384, n1326, n1014, n2381, n1012, n2378, n1030, 
        n2405, n1028, n2402, n1026, n2399, n1024, n2396, n2375, 
        n1022, n2393, n2390;
    
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12_4_lut (.A(count[5]), .B(count[14]), 
            .C(count[10]), .D(count[7]), .Z(n32));
    defparam i12_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11_4_lut (.A(count[11]), .B(count[18]), 
            .C(count[16]), .D(count[23]), .Z(n31));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(count[9]), .B(count[17]), 
            .C(count[6]), .D(count[19]), .Z(n35));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_228_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(count[11]), .D0(n1018), .CI0(n1018), .A1(GND_net), 
            .B1(GND_net), .C1(count[12]), .D1(n2387), .CI1(n2387), .CO0(n2387), 
            .CO1(n1020), .S0(n101[11]), .S1(n101[12]));
    defparam count_228_add_4_13.INIT0 = "0xc33c";
    defparam count_228_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut (.A(count[22]), .B(count[21]), 
            .C(count[8]), .D(count[4]), .Z(n34));
    defparam i14_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i18_3_lut (.A(n35), .B(n31), .C(n32), 
            .Z(n38));
    defparam i18_3_lut.INIT = "0xfefe";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_228_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(count[1]), .D0(n1008), .CI0(n1008), .A1(GND_net), 
            .B1(GND_net), .C1(count[2]), .D1(n2372), .CI1(n2372), .CO0(n2372), 
            .CO1(n1010), .S0(n101[1]), .S1(n101[2]));
    defparam count_228_add_4_3.INIT0 = "0xc33c";
    defparam count_228_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13_4_lut (.A(count[13]), .B(count[12]), 
            .C(count[15]), .D(count[20]), .Z(n33));
    defparam i13_4_lut.INIT = "0xfffe";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_4_lut (.A(n33), .B(count[0]), 
            .C(n38), .D(n34), .Z(n6));
    defparam i1_4_lut.INIT = "0xfffb";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i4_4_lut (.A(count[1]), .B(count[2]), 
            .C(count[3]), .D(n6), .Z(n12));
    defparam i4_4_lut.INIT = "0xff7f";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_228_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(count[0]), .D1(n2330), .CI1(n2330), .CO0(n2330), .CO1(n1008), 
            .S1(n101[0]));
    defparam count_228_add_4_1.INIT0 = "0xc33c";
    defparam count_228_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_228_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(count[9]), .D0(n1016), .CI0(n1016), .A1(GND_net), 
            .B1(GND_net), .C1(count[10]), .D1(n2384), .CI1(n2384), .CO0(n2384), 
            .CO1(n1018), .S0(n101[9]), .S1(n101[10]));
    defparam count_228_add_4_11.INIT0 = "0xc33c";
    defparam count_228_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B)+!A !(B))" *) LUT4 i1_2_lut (.A(n12), .B(scanner_clk), 
            .Z(n1326));
    defparam i1_2_lut.INIT = "0x9999";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_228_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(count[7]), .D0(n1014), .CI0(n1014), .A1(GND_net), 
            .B1(GND_net), .C1(count[8]), .D1(n2381), .CI1(n2381), .CO0(n2381), 
            .CO1(n1016), .S0(n101[7]), .S1(n101[8]));
    defparam count_228_add_4_9.INIT0 = "0xc33c";
    defparam count_228_add_4_9.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i0 (.D(n101[0]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[0]));
    defparam count_228__i0.REGSET = "RESET";
    defparam count_228__i0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i23 (.D(n101[23]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[23]));
    defparam count_228__i23.REGSET = "RESET";
    defparam count_228__i23.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_228_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(count[5]), .D0(n1012), .CI0(n1012), .A1(GND_net), 
            .B1(GND_net), .C1(count[6]), .D1(n2378), .CI1(n2378), .CO0(n2378), 
            .CO1(n1014), .S0(n101[5]), .S1(n101[6]));
    defparam count_228_add_4_7.INIT0 = "0xc33c";
    defparam count_228_add_4_7.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i22 (.D(n101[22]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[22]));
    defparam count_228__i22.REGSET = "RESET";
    defparam count_228__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i21 (.D(n101[21]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[21]));
    defparam count_228__i21.REGSET = "RESET";
    defparam count_228__i21.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_228_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(count[23]), .D0(n1030), .CI0(n1030), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n2405), .CI1(n2405), .CO0(n2405), 
            .S0(n101[23]));
    defparam count_228_add_4_25.INIT0 = "0xc33c";
    defparam count_228_add_4_25.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i20 (.D(n101[20]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[20]));
    defparam count_228__i20.REGSET = "RESET";
    defparam count_228__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i19 (.D(n101[19]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[19]));
    defparam count_228__i19.REGSET = "RESET";
    defparam count_228__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i18 (.D(n101[18]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[18]));
    defparam count_228__i18.REGSET = "RESET";
    defparam count_228__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i17 (.D(n101[17]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[17]));
    defparam count_228__i17.REGSET = "RESET";
    defparam count_228__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i16 (.D(n101[16]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[16]));
    defparam count_228__i16.REGSET = "RESET";
    defparam count_228__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i15 (.D(n101[15]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[15]));
    defparam count_228__i15.REGSET = "RESET";
    defparam count_228__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i14 (.D(n101[14]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[14]));
    defparam count_228__i14.REGSET = "RESET";
    defparam count_228__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i13 (.D(n101[13]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[13]));
    defparam count_228__i13.REGSET = "RESET";
    defparam count_228__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i12 (.D(n101[12]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[12]));
    defparam count_228__i12.REGSET = "RESET";
    defparam count_228__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i11 (.D(n101[11]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[11]));
    defparam count_228__i11.REGSET = "RESET";
    defparam count_228__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i10 (.D(n101[10]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[10]));
    defparam count_228__i10.REGSET = "RESET";
    defparam count_228__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i9 (.D(n101[9]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[9]));
    defparam count_228__i9.REGSET = "RESET";
    defparam count_228__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i8 (.D(n101[8]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[8]));
    defparam count_228__i8.REGSET = "RESET";
    defparam count_228__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i7 (.D(n101[7]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[7]));
    defparam count_228__i7.REGSET = "RESET";
    defparam count_228__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i6 (.D(n101[6]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[6]));
    defparam count_228__i6.REGSET = "RESET";
    defparam count_228__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i5 (.D(n101[5]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[5]));
    defparam count_228__i5.REGSET = "RESET";
    defparam count_228__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i4 (.D(n101[4]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[4]));
    defparam count_228__i4.REGSET = "RESET";
    defparam count_228__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i3 (.D(n101[3]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[3]));
    defparam count_228__i3.REGSET = "RESET";
    defparam count_228__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i2 (.D(n101[2]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[2]));
    defparam count_228__i2.REGSET = "RESET";
    defparam count_228__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_228__i1 (.D(n101[1]), 
            .SP(VCC_net), .CK(clk), .SR(n294), .Q(count[1]));
    defparam count_228__i1.REGSET = "RESET";
    defparam count_228__i1.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_228_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(count[21]), .D0(n1028), .CI0(n1028), .A1(GND_net), 
            .B1(GND_net), .C1(count[22]), .D1(n2402), .CI1(n2402), .CO0(n2402), 
            .CO1(n1030), .S0(n101[21]), .S1(n101[22]));
    defparam count_228_add_4_23.INIT0 = "0xc33c";
    defparam count_228_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_228_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(count[19]), .D0(n1026), .CI0(n1026), .A1(GND_net), 
            .B1(GND_net), .C1(count[20]), .D1(n2399), .CI1(n2399), .CO0(n2399), 
            .CO1(n1028), .S0(n101[19]), .S1(n101[20]));
    defparam count_228_add_4_21.INIT0 = "0xc33c";
    defparam count_228_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_228_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(count[17]), .D0(n1024), .CI0(n1024), .A1(GND_net), 
            .B1(GND_net), .C1(count[18]), .D1(n2396), .CI1(n2396), .CO0(n2396), 
            .CO1(n1026), .S0(n101[17]), .S1(n101[18]));
    defparam count_228_add_4_19.INIT0 = "0xc33c";
    defparam count_228_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_228_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(count[3]), .D0(n1010), .CI0(n1010), .A1(GND_net), 
            .B1(GND_net), .C1(count[4]), .D1(n2375), .CI1(n2375), .CO0(n2375), 
            .CO1(n1012), .S0(n101[3]), .S1(n101[4]));
    defparam count_228_add_4_5.INIT0 = "0xc33c";
    defparam count_228_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_228_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(count[15]), .D0(n1022), .CI0(n1022), .A1(GND_net), 
            .B1(GND_net), .C1(count[16]), .D1(n2393), .CI1(n2393), .CO0(n2393), 
            .CO1(n1024), .S0(n101[15]), .S1(n101[16]));
    defparam count_228_add_4_17.INIT0 = "0xc33c";
    defparam count_228_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_228_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(count[13]), .D0(n1020), .CI0(n1020), .A1(GND_net), 
            .B1(GND_net), .C1(count[14]), .D1(n2390), .CI1(n2390), .CO0(n2390), 
            .CO1(n1022), .S0(n101[13]), .S1(n101[14]));
    defparam count_228_add_4_15.INIT0 = "0xc33c";
    defparam count_228_add_4_15.INIT1 = "0xc33c";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=10, LSE_RCOL=59, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@0(18[12],30[5])" *) FD1P3XZ new_clk (.D(n1326), 
            .SP(VCC_net), .CK(clk), .SR(n4), .Q(scanner_clk));
    defparam new_clk.REGSET = "RESET";
    defparam new_clk.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module sevseg
//

module sevseg (input [3:0]s, output seg_c_6, output seg_c_5, output seg_c_3, 
            output seg_c_4, output seg_c_2, output seg_c_1, output seg_c_0);
    
    
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B (C+(D))+!B !(C (D)+!C !(D)))))", lineinfo="@5(16[3],34[10])" *) LUT4 seg_c_6_I_0_4_lut (.A(s[1]), 
            .B(s[0]), .C(s[3]), .D(s[2]), .Z(seg_c_6));
    defparam seg_c_6_I_0_4_lut.INIT = "0x1805";
    (* lut_function="(!(A (B+!((D)+!C))+!A !(B (C (D))+!B !(C+!(D)))))", lineinfo="@5(16[3],34[10])" *) LUT4 seg_c_5_I_0_4_lut (.A(s[1]), 
            .B(s[3]), .C(s[2]), .D(s[0]), .Z(seg_c_5));
    defparam seg_c_5_I_0_4_lut.INIT = "0x6302";
    (* lut_function="(A (B (D)+!B !(D))+!A !(B ((D)+!C)+!B (C+!(D))))", lineinfo="@5(16[3],34[10])" *) LUT4 n2064_bdd_4_lut_4_lut_4_lut_4_lut (.A(s[0]), 
            .B(s[1]), .C(s[3]), .D(s[2]), .Z(seg_c_3));
    defparam n2064_bdd_4_lut_4_lut_4_lut_4_lut.INIT = "0x8962";
    (* lut_function="(!(A (B+!(C))+!A (B ((D)+!C)+!B !(C+(D)))))", lineinfo="@5(16[3],34[10])" *) LUT4 seg_c_4_I_0_4_lut (.A(s[1]), 
            .B(s[3]), .C(s[0]), .D(s[2]), .Z(seg_c_4));
    defparam seg_c_4_I_0_4_lut.INIT = "0x3170";
    (* lut_function="(A (B (C (D)))+!A (B (D)+!B !((D)+!C)))", lineinfo="@5(16[3],34[10])" *) LUT4 seg_c_2_I_0_4_lut (.A(s[0]), 
            .B(s[3]), .C(s[1]), .D(s[2]), .Z(seg_c_2));
    defparam seg_c_2_I_0_4_lut.INIT = "0xc410";
    (* lut_function="(A (B (D)+!B !((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@5(16[3],34[10])" *) LUT4 seg_c_1_I_0_4_lut (.A(s[0]), 
            .B(s[3]), .C(s[2]), .D(s[1]), .Z(seg_c_1));
    defparam seg_c_1_I_0_4_lut.INIT = "0xd860";
    (* lut_function="(!(A (B+!(C (D)+!C !(D)))+!A !(B (C (D))+!B !(C+!(D)))))", lineinfo="@5(16[3],34[10])" *) LUT4 s_3__I_0_4_lut (.A(s[2]), 
            .B(s[1]), .C(s[3]), .D(s[0]), .Z(seg_c_0));
    defparam s_3__I_0_4_lut.INIT = "0x6102";
    
endmodule

//
// Verilog Description of module numberbank
//

module numberbank (input n302, input n933, output updated, input clk, 
            input C_c_2, input C_c_3, input n753, output [3:0]s1, output [3:0]s2, 
            input [3:0]R_press, input C_c_0, input C_c_1, input \sync_R[3] );
    
    (* is_clock=1, lineinfo="@2(17[8],17[11])" *) wire clk;
    
    wire n14, n11, n11_adj_129, n1643, n11_adj_130, n1631, n1403, 
        n841, n14_adj_131, n14_adj_132, n885, n881, n15, n837, 
        n709, n11_adj_133, n14_adj_134, n798, n873, n865, n707, 
        n4, n813, n840, n706, n1489, VCC_net, GND_net;
    
    (* lut_function="(A+(B (C)))" *) LUT4 i1334_3_lut (.A(n14), .B(n11), 
            .C(n11_adj_129), .Z(n1643));
    defparam i1334_3_lut.INIT = "0xeaea";
    (* lut_function="(!((B (C)+!B (C (D)))+!A))", lineinfo="@3(71[12],95[6])" *) LUT4 i1_4_lut (.A(n302), 
            .B(n11_adj_130), .C(n1643), .D(n1631), .Z(n1403));
    defparam i1_4_lut.INIT = "0x0a2a";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=60, LSE_LLINE=49, LSE_RLINE=49, lineinfo="@3(71[12],95[6])" *) FD1P3XZ s2_i0_i0 (.D(s1[0]), 
            .SP(n302), .CK(clk), .SR(GND_net), .Q(s2[0]));
    defparam s2_i0_i0.REGSET = "RESET";
    defparam s2_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut (.A(C_c_2), .B(C_c_3), 
            .C(n753), .Z(n11_adj_130));
    defparam i2_3_lut.INIT = "0xdfdf";
    (* lut_function="(A (B))" *) LUT4 i648_2_lut (.A(n11_adj_130), .B(n11), 
            .Z(n841));
    defparam i648_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(D))+!A (B (C)+!B (C (D))))" *) LUT4 i764_4_lut (.A(n11_adj_130), 
            .B(n14_adj_131), .C(n14_adj_132), .D(n885), .Z(n881));
    defparam i764_4_lut.INIT = "0xfac8";
    (* lut_function="(A+(B))", lineinfo="@3(57[4],57[22])" *) LUT4 equal_11_i15_2_lut (.A(n11_adj_129), 
            .B(n14_adj_132), .Z(n15));
    defparam equal_11_i15_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=60, LSE_LLINE=49, LSE_RLINE=49, lineinfo="@3(71[12],95[6])" *) FD1P3XZ s1_i0_i1 (.D(n837), 
            .SP(n302), .CK(clk), .SR(n709), .Q(s1[1]));
    defparam s1_i0_i1.REGSET = "SET";
    defparam s1_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B (C)))", lineinfo="@3(49[4],49[22])" *) LUT4 i2_3_lut_adj_11 (.A(C_c_2), 
            .B(C_c_3), .C(n753), .Z(n11));
    defparam i2_3_lut_adj_11.INIT = "0xbfbf";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=60, LSE_LLINE=49, LSE_RLINE=49, lineinfo="@3(71[12],95[6])" *) FD1P3XZ s1_i0_i2 (.D(n873), 
            .SP(n302), .CK(clk), .SR(n1403), .Q(s1[2]));
    defparam s1_i0_i2.REGSET = "SET";
    defparam s1_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i686_2_lut (.A(n11_adj_133), .B(n14_adj_134), 
            .Z(n798));
    defparam i686_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B (C (D)))+!A))", lineinfo="@3(71[12],95[6])" *) LUT4 i597_4_lut (.A(n302), 
            .B(n15), .C(n798), .D(n881), .Z(n709));
    defparam i597_4_lut.INIT = "0x2aaa";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=60, LSE_LLINE=49, LSE_RLINE=49, lineinfo="@3(71[12],95[6])" *) FD1P3XZ s1_i0_i3 (.D(n865), 
            .SP(n302), .CK(clk), .SR(n707), .Q(s1[3]));
    defparam s1_i0_i3.REGSET = "SET";
    defparam s1_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C))))" *) LUT4 i1555_3_lut (.A(n11), .B(n14_adj_134), 
            .C(n14), .Z(n837));
    defparam i1555_3_lut.INIT = "0x1515";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=60, LSE_LLINE=49, LSE_RLINE=49, lineinfo="@3(71[12],95[6])" *) FD1P3XZ s1_i0_i0 (.D(n840), 
            .SP(n302), .CK(clk), .SR(n706), .Q(s1[0]));
    defparam s1_i0_i0.REGSET = "SET";
    defparam s1_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A (B (C)))", lineinfo="@3(50[4],50[22])" *) LUT4 i1_2_lut_3_lut (.A(n11_adj_130), 
            .B(n14_adj_134), .C(n881), .Z(n4));
    defparam i1_2_lut_3_lut.INIT = "0xe0e0";
    (* lut_function="(!(A (C)+!A (B (C))))", lineinfo="@3(50[4],50[22])" *) LUT4 i1540_2_lut_3_lut (.A(n11_adj_130), 
            .B(n14_adj_134), .C(n813), .Z(n873));
    defparam i1540_2_lut_3_lut.INIT = "0x1f1f";
    (* lut_function="(!(A (C+(D))+!A (B (C+(D)))))", lineinfo="@3(55[4],55[22])" *) LUT4 i1549_3_lut_4_lut (.A(n11_adj_130), 
            .B(n14), .C(n14_adj_132), .D(n11_adj_133), .Z(n865));
    defparam i1549_3_lut_4_lut.INIT = "0x111f";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (B (C)))", lineinfo="@3(55[4],55[22])" *) LUT4 i2_4_lut_4_lut (.A(n11_adj_130), 
            .B(n14), .C(n15), .D(n11_adj_133), .Z(n813));
    defparam i2_4_lut_4_lut.INIT = "0xe0c0";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i2_3_lut_4_lut (.A(R_press[0]), 
            .B(R_press[1]), .C(R_press[3]), .D(R_press[2]), .Z(n14));
    defparam i2_3_lut_4_lut.INIT = "0xff7f";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i2_3_lut_4_lut_adj_12 (.A(R_press[0]), 
            .B(R_press[1]), .C(R_press[3]), .D(R_press[2]), .Z(n14_adj_134));
    defparam i2_3_lut_4_lut_adj_12.INIT = "0xf7ff";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=60, LSE_LLINE=49, LSE_RLINE=49, lineinfo="@3(71[12],95[6])" *) FD1P3XZ s2_i0_i3 (.D(s1[3]), 
            .SP(n302), .CK(clk), .SR(GND_net), .Q(s2[3]));
    defparam s2_i0_i3.REGSET = "RESET";
    defparam s2_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i2_3_lut_4_lut_adj_13 (.A(C_c_2), 
            .B(C_c_3), .C(C_c_0), .D(C_c_1), .Z(n11_adj_133));
    defparam i2_3_lut_4_lut_adj_13.INIT = "0xff7f";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i2_3_lut_4_lut_adj_14 (.A(C_c_2), 
            .B(C_c_3), .C(C_c_0), .D(C_c_1), .Z(n11_adj_129));
    defparam i2_3_lut_4_lut_adj_14.INIT = "0xf7ff";
    (* lut_function="(((C (D)+!C !(D))+!B)+!A)" *) LUT4 i1333_3_lut_4_lut_3_lut_4_lut (.A(R_press[2]), 
            .B(\sync_R[3] ), .C(R_press[0]), .D(R_press[1]), .Z(n1631));
    defparam i1333_3_lut_4_lut_3_lut_4_lut.INIT = "0xf77f";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i2_2_lut_3_lut_4_lut (.A(R_press[2]), 
            .B(\sync_R[3] ), .C(R_press[0]), .D(R_press[1]), .Z(n14_adj_132));
    defparam i2_2_lut_3_lut_4_lut.INIT = "0xff7f";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i2_2_lut_3_lut_4_lut_adj_15 (.A(R_press[2]), 
            .B(\sync_R[3] ), .C(R_press[0]), .D(R_press[1]), .Z(n14_adj_131));
    defparam i2_2_lut_3_lut_4_lut_adj_15.INIT = "0xf7ff";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=60, LSE_LLINE=49, LSE_RLINE=49, lineinfo="@3(71[12],95[6])" *) FD1P3XZ s2_i0_i2 (.D(s1[2]), 
            .SP(n302), .CK(clk), .SR(GND_net), .Q(s2[2]));
    defparam s2_i0_i2.REGSET = "RESET";
    defparam s2_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=60, LSE_LLINE=49, LSE_RLINE=49, lineinfo="@3(71[12],95[6])" *) FD1P3XZ s2_i0_i1 (.D(s1[1]), 
            .SP(n302), .CK(clk), .SR(GND_net), .Q(s2[1]));
    defparam s2_i0_i1.REGSET = "RESET";
    defparam s2_i0_i1.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    (* lut_function="(A (B+(D))+!A (B (C)+!B (C (D))))" *) LUT4 i1_4_lut_adj_16 (.A(n11_adj_129), 
            .B(n14_adj_131), .C(n14_adj_134), .D(n841), .Z(n1489));
    defparam i1_4_lut_adj_16.INIT = "0xfac8";
    (* lut_function="(!(A+(B (C))))" *) LUT4 i1552_3_lut (.A(n11), .B(n14_adj_132), 
            .C(n14_adj_134), .Z(n840));
    defparam i1552_3_lut.INIT = "0x1515";
    (* lut_function="(!((B+(C (D)))+!A))", lineinfo="@3(71[12],95[6])" *) LUT4 i594_3_lut_4_lut (.A(n933), 
            .B(updated), .C(n813), .D(n1489), .Z(n706));
    defparam i594_3_lut_4_lut.INIT = "0x0222";
    (* lut_function="(!((B (C)+!B (C (D)))+!A))", lineinfo="@3(71[12],95[6])" *) LUT4 i595_4_lut (.A(n302), 
            .B(n11), .C(n4), .D(n14_adj_132), .Z(n707));
    defparam i595_4_lut.INIT = "0x0a2a";
    (* lut_function="(A (B (C)))" *) LUT4 i754_2_lut_3_lut (.A(n11_adj_130), 
            .B(n11), .C(n11_adj_129), .Z(n885));
    defparam i754_2_lut_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=60, LSE_LLINE=49, LSE_RLINE=49, lineinfo="@3(71[12],95[6])" *) FD1P3XZ updated_c (.D(n933), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(updated));
    defparam updated_c.REGSET = "RESET";
    defparam updated_c.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module scanner
//

module scanner (input scanner_clk, input n4, input debounce_done, output n539, 
            input [3:0]sync_R, output n19, output \C_c_3_N_102[8] , output C_c_0, 
            output C_c_3, output C_c_2, output [3:0]R_press, output C_c_1, 
            output n753);
    
    (* is_clock=1, lineinfo="@2(43[47],43[58])" *) wire scanner_clk;
    
    wire n1488;
    wire [15:0]C_c_3_N_102;
    
    wire n1497, n6, n15, n601, n1433, n1653, n1649, n1425, n1429, 
        n1427, n1431, n1435, n5, n8, VCC_net, GND_net;
    
    (* lineinfo="@4(29[3],162[10])" *) FD1P3XZ state_FSM_i9 (.D(n4), .SP(VCC_net), 
            .CK(scanner_clk), .SR(GND_net), .Q(\C_c_3_N_102[8] ));
    defparam state_FSM_i9.REGSET = "RESET";
    defparam state_FSM_i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B+(C+(D))))", lineinfo="@4(29[3],162[10])" *) LUT4 i432_4_lut (.A(debounce_done), 
            .B(n1497), .C(C_c_3_N_102[6]), .D(C_c_3_N_102[7]), .Z(n539));
    defparam i432_4_lut.INIT = "0xaaab";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(30[16],30[28])" *) LUT4 i3_4_lut (.A(sync_R[0]), 
            .B(sync_R[2]), .C(sync_R[1]), .D(sync_R[3]), .Z(n19));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(C_c_3_N_102[4]), .B(C_c_3_N_102[5]), 
            .Z(n1497));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B)))", lineinfo="@4(113[12],128[9])" *) LUT4 i645_2_lut (.A(n19), 
            .B(debounce_done), .Z(n6));
    defparam i645_2_lut.INIT = "0x4444";
    (* lut_function="(!(A (B+!(C))+!A (B)))", lineinfo="@4(166[3],173[6])" *) LUT4 i652_3_lut (.A(C_c_3_N_102[0]), 
            .B(\C_c_3_N_102[8] ), .C(C_c_3_N_102[4]), .Z(C_c_0));
    defparam i652_3_lut.INIT = "0x3131";
    (* lut_function="(A+(B (C)+!B (C+(D))))", lineinfo="@4(29[3],162[10])" *) LUT4 i1_4_lut (.A(\C_c_3_N_102[8] ), 
            .B(n19), .C(n15), .D(C_c_3_N_102[3]), .Z(n1488));
    defparam i1_4_lut.INIT = "0xfbfa";
    (* lut_function="(!(A (B+!(C))+!A (B)))", lineinfo="@4(166[3],173[6])" *) LUT4 i727_3_lut (.A(C_c_3_N_102[3]), 
            .B(\C_c_3_N_102[8] ), .C(C_c_3_N_102[7]), .Z(C_c_3));
    defparam i727_3_lut.INIT = "0x3131";
    (* lut_function="(A+((C)+!B))", lineinfo="@4(166[3],173[6])" *) LUT4 i2_3_lut (.A(C_c_3_N_102[6]), 
            .B(C_c_3_N_102[2]), .C(\C_c_3_N_102[8] ), .Z(C_c_2));
    defparam i2_3_lut.INIT = "0xfbfb";
    (* lut_function="(A (B))" *) LUT4 i707_2_lut (.A(sync_R[1]), .B(n601), 
            .Z(R_press[1]));
    defparam i707_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i709_2_lut (.A(sync_R[3]), .B(n601), 
            .Z(R_press[3]));
    defparam i709_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i708_2_lut (.A(sync_R[2]), .B(n601), 
            .Z(R_press[2]));
    defparam i708_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C+(D))+!B (C))))", lineinfo="@4(29[3],162[10])" *) LUT4 i1_4_lut_4_lut (.A(n19), 
            .B(debounce_done), .C(C_c_3_N_102[0]), .D(C_c_3_N_102[4]), 
            .Z(n1433));
    defparam i1_4_lut_4_lut.INIT = "0x5450";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i1_2_lut_4_lut (.A(C_c_3_N_102[0]), 
            .B(C_c_3_N_102[1]), .C(C_c_3_N_102[2]), .D(sync_R[0]), .Z(R_press[0]));
    defparam i1_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i1_2_lut_4_lut_adj_4 (.A(C_c_3_N_102[0]), 
            .B(C_c_3_N_102[1]), .C(C_c_3_N_102[2]), .D(n19), .Z(n601));
    defparam i1_2_lut_4_lut_adj_4.INIT = "0xfe00";
    (* lut_function="(!(A ((C)+!B)+!A (C)))", lineinfo="@4(170[11],170[42])" *) LUT4 i729_2_lut_3_lut (.A(C_c_3_N_102[1]), 
            .B(C_c_3_N_102[5]), .C(\C_c_3_N_102[8] ), .Z(C_c_1));
    defparam i729_2_lut_3_lut.INIT = "0x0d0d";
    (* lut_function="(A (B (C))+!A (C))", lineinfo="@4(170[11],170[42])" *) LUT4 i641_2_lut_3_lut (.A(C_c_3_N_102[1]), 
            .B(C_c_3_N_102[5]), .C(C_c_0), .Z(n753));
    defparam i641_2_lut_3_lut.INIT = "0xd0d0";
    (* lineinfo="@4(29[3],162[10])" *) FD1P3XZ state_FSM_i8 (.D(n1653), .SP(VCC_net), 
            .CK(scanner_clk), .SR(n4), .Q(C_c_3_N_102[7]));
    defparam state_FSM_i8.REGSET = "RESET";
    defparam state_FSM_i8.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@4(29[3],162[10])" *) FD1P3XZ state_FSM_i7 (.D(n1425), .SP(VCC_net), 
            .CK(scanner_clk), .SR(n4), .Q(C_c_3_N_102[6]));
    defparam state_FSM_i7.REGSET = "RESET";
    defparam state_FSM_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C)+!B (C (D))))" *) LUT4 i1340_4_lut (.A(C_c_3_N_102[7]), 
            .B(C_c_3_N_102[5]), .C(n6), .D(C_c_3_N_102[6]), .Z(n1649));
    defparam i1340_4_lut.INIT = "0xfaea";
    (* lineinfo="@4(29[3],162[10])" *) FD1P3XZ state_FSM_i6 (.D(n1429), .SP(VCC_net), 
            .CK(scanner_clk), .SR(n4), .Q(C_c_3_N_102[5]));
    defparam state_FSM_i6.REGSET = "RESET";
    defparam state_FSM_i6.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@4(29[3],162[10])" *) FD1P3XZ state_FSM_i5 (.D(n1427), .SP(VCC_net), 
            .CK(scanner_clk), .SR(n4), .Q(C_c_3_N_102[4]));
    defparam state_FSM_i5.REGSET = "RESET";
    defparam state_FSM_i5.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@4(29[3],162[10])" *) FD1P3XZ state_FSM_i4 (.D(n1431), .SP(VCC_net), 
            .CK(scanner_clk), .SR(n4), .Q(C_c_3_N_102[3]));
    defparam state_FSM_i4.REGSET = "RESET";
    defparam state_FSM_i4.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@4(29[3],162[10])" *) FD1P3XZ state_FSM_i3 (.D(n1435), .SP(VCC_net), 
            .CK(scanner_clk), .SR(n4), .Q(C_c_3_N_102[2]));
    defparam state_FSM_i3.REGSET = "RESET";
    defparam state_FSM_i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@4(29[3],162[10])" *) FD1P3XZ state_FSM_i2 (.D(n1433), .SP(VCC_net), 
            .CK(scanner_clk), .SR(n4), .Q(C_c_3_N_102[1]));
    defparam state_FSM_i2.REGSET = "RESET";
    defparam state_FSM_i2.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    (* lut_function="(A (C+(D))+!A !(B+!(D)))" *) LUT4 i1_4_lut_4_lut_adj_5 (.A(n19), 
            .B(debounce_done), .C(C_c_3_N_102[0]), .D(C_c_3_N_102[4]), 
            .Z(n1427));
    defparam i1_4_lut_4_lut_adj_5.INIT = "0xbba0";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (D)+!B !(C+!(D))))" *) LUT4 i1344_4_lut_4_lut (.A(C_c_3_N_102[3]), 
            .B(n19), .C(debounce_done), .D(n1649), .Z(n1653));
    defparam i1344_4_lut_4_lut.INIT = "0xcf88";
    (* lut_function="(A (C+!(D))+!A (B (C)))" *) LUT4 i1_4_lut_4_lut_adj_6 (.A(C_c_3_N_102[6]), 
            .B(C_c_3_N_102[2]), .C(n19), .D(debounce_done), .Z(n1425));
    defparam i1_4_lut_4_lut_adj_6.INIT = "0xe0ea";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (D)+!B !(C+!(D))))" *) LUT4 i1_4_lut_4_lut_adj_7 (.A(C_c_3_N_102[1]), 
            .B(n19), .C(debounce_done), .D(n5), .Z(n1429));
    defparam i1_4_lut_4_lut_adj_7.INIT = "0xcf88";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))" *) LUT4 i18_3_lut_4_lut (.A(C_c_3_N_102[5]), 
            .B(C_c_3_N_102[4]), .C(n19), .D(debounce_done), .Z(n5));
    defparam i18_3_lut_4_lut.INIT = "0xacaa";
    (* lut_function="(!(A+!(B (C+(D))+!B (C))))", lineinfo="@4(29[3],162[10])" *) LUT4 i1_4_lut_4_lut_adj_8 (.A(n19), 
            .B(C_c_3_N_102[6]), .C(C_c_3_N_102[2]), .D(debounce_done), 
            .Z(n1431));
    defparam i1_4_lut_4_lut_adj_8.INIT = "0x5450";
    (* lut_function="(!(A+!(B (C+(D))+!B (C))))", lineinfo="@4(29[3],162[10])" *) LUT4 i1_4_lut_4_lut_adj_9 (.A(n19), 
            .B(debounce_done), .C(C_c_3_N_102[1]), .D(n8), .Z(n1435));
    defparam i1_4_lut_4_lut_adj_9.INIT = "0x5450";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@4(29[3],162[10])" *) LUT4 i21_3_lut_4_lut (.A(C_c_3_N_102[6]), 
            .B(C_c_3_N_102[5]), .C(n19), .D(debounce_done), .Z(n8));
    defparam i21_3_lut_4_lut.INIT = "0xacaa";
    (* lut_function="(!(A+!(B (C))))", lineinfo="@4(29[3],162[10])" *) LUT4 i1_4_lut_4_lut_adj_10 (.A(n19), 
            .B(debounce_done), .C(C_c_3_N_102[7]), .Z(n15));
    defparam i1_4_lut_4_lut_adj_10.INIT = "0x4040";
    (* lineinfo="@4(29[3],162[10])" *) FD1P3XZ state_FSM_i1 (.D(n1488), .SP(VCC_net), 
            .CK(scanner_clk), .SR(n4), .Q(C_c_3_N_102[0]));
    defparam state_FSM_i1.REGSET = "RESET";
    defparam state_FSM_i1.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module debounce
//

module debounce (output debounce_done, input clk, input reset_c, output n4);
    
    wire debounce_wait;
    (* is_clock=1, lineinfo="@2(17[8],17[11])" *) wire clk;
    
    wire VCC_net, GND_net;
    
    VLO i2 (.Z(GND_net));
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=10, LSE_RCOL=72, LSE_LLINE=15, LSE_RLINE=15, lineinfo="@1(15[10],15[72])" *) counter debounce_counter (reset_c, 
            debounce_wait, clk, n4);
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=76, LSE_LLINE=46, LSE_RLINE=46, lineinfo="@1(18[12],21[5])" *) FD1P3XZ debounce_done_c (.D(debounce_wait), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(debounce_done));
    defparam debounce_done_c.REGSET = "RESET";
    defparam debounce_done_c.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module counter
//

module counter (input reset_c, output debounce_wait, input clk, output n4);
    
    (* is_clock=1, lineinfo="@2(17[8],17[11])" *) wire clk;
    wire [23:0]count;
    
    wire n625, n305, n631, n28, n32, n30, n31, n29, n1333, 
        n1647, n999, n2432, GND_net, n1001;
    wire [23:0]n101;
    
    wire n1003, n2438, n1005, n997, n2429, n991, n2420, n993, 
        n989, n2417, n987, n2414, n2327, VCC_net, n983, n985, 
        n2411, n995, n2426, n2408, n2423, n2441, n2435;
    
    (* lut_function="(!(A (B)))" *) LUT4 i1546_2_lut (.A(n625), .B(reset_c), 
            .Z(n305));
    defparam i1546_2_lut.INIT = "0x7777";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i0 (.D(n101[0]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[0]));
    defparam count_230__i0.REGSET = "RESET";
    defparam count_230__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(24[8],24[27])" *) LUT4 i10_4_lut (.A(count[13]), 
            .B(count[19]), .C(count[20]), .D(count[2]), .Z(n28));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))", lineinfo="@0(24[8],24[27])" *) LUT4 i14_3_lut (.A(count[12]), 
            .B(n28), .C(count[18]), .Z(n32));
    defparam i14_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(24[8],24[27])" *) LUT4 i12_4_lut (.A(count[14]), 
            .B(count[6]), .C(count[21]), .D(count[0]), .Z(n30));
    defparam i12_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(24[8],24[27])" *) LUT4 i13_4_lut (.A(count[23]), 
            .B(count[1]), .C(count[22]), .D(count[3]), .Z(n31));
    defparam i13_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(24[8],24[27])" *) LUT4 i11_4_lut (.A(count[4]), 
            .B(count[17]), .C(count[11]), .D(count[8]), .Z(n29));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(24[8],24[27])" *) LUT4 i17_4_lut (.A(n29), 
            .B(n31), .C(n30), .D(n32), .Z(n1333));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1338_4_lut (.A(count[15]), 
            .B(count[7]), .C(count[5]), .D(count[9]), .Z(n1647));
    defparam i1338_4_lut.INIT = "0x8000";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_230_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(count[17]), .D0(n999), .CI0(n999), .A1(GND_net), 
            .B1(GND_net), .C1(count[18]), .D1(n2432), .CI1(n2432), .CO0(n2432), 
            .CO1(n1001), .S0(n101[17]), .S1(n101[18]));
    defparam count_230_add_4_19.INIT0 = "0xc33c";
    defparam count_230_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i6_4_lut (.A(count[16]), 
            .B(n1647), .C(n1333), .D(count[10]), .Z(n625));
    defparam i6_4_lut.INIT = "0xf7ff";
    (* lut_function="(A (B)+!A !(B))" *) LUT4 i1_2_lut (.A(debounce_wait), 
            .B(n625), .Z(n631));
    defparam i1_2_lut.INIT = "0x9999";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_230_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(count[21]), .D0(n1003), .CI0(n1003), .A1(GND_net), 
            .B1(GND_net), .C1(count[22]), .D1(n2438), .CI1(n2438), .CO0(n2438), 
            .CO1(n1005), .S0(n101[21]), .S1(n101[22]));
    defparam count_230_add_4_23.INIT0 = "0xc33c";
    defparam count_230_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_230_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(count[15]), .D0(n997), .CI0(n997), .A1(GND_net), 
            .B1(GND_net), .C1(count[16]), .D1(n2429), .CI1(n2429), .CO0(n2429), 
            .CO1(n999), .S0(n101[15]), .S1(n101[16]));
    defparam count_230_add_4_17.INIT0 = "0xc33c";
    defparam count_230_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_230_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(count[9]), .D0(n991), .CI0(n991), .A1(GND_net), 
            .B1(GND_net), .C1(count[10]), .D1(n2420), .CI1(n2420), .CO0(n2420), 
            .CO1(n993), .S0(n101[9]), .S1(n101[10]));
    defparam count_230_add_4_11.INIT0 = "0xc33c";
    defparam count_230_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_230_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(count[7]), .D0(n989), .CI0(n989), .A1(GND_net), 
            .B1(GND_net), .C1(count[8]), .D1(n2417), .CI1(n2417), .CO0(n2417), 
            .CO1(n991), .S0(n101[7]), .S1(n101[8]));
    defparam count_230_add_4_9.INIT0 = "0xc33c";
    defparam count_230_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_230_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(count[5]), .D0(n987), .CI0(n987), .A1(GND_net), 
            .B1(GND_net), .C1(count[6]), .D1(n2414), .CI1(n2414), .CO0(n2414), 
            .CO1(n989), .S0(n101[5]), .S1(n101[6]));
    defparam count_230_add_4_7.INIT0 = "0xc33c";
    defparam count_230_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_230_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(count[0]), .D1(n2327), .CI1(n2327), .CO0(n2327), .CO1(n983), 
            .S1(n101[0]));
    defparam count_230_add_4_1.INIT0 = "0xc33c";
    defparam count_230_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_230_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(count[3]), .D0(n985), .CI0(n985), .A1(GND_net), 
            .B1(GND_net), .C1(count[4]), .D1(n2411), .CI1(n2411), .CO0(n2411), 
            .CO1(n987), .S0(n101[3]), .S1(n101[4]));
    defparam count_230_add_4_5.INIT0 = "0xc33c";
    defparam count_230_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_230_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(count[13]), .D0(n995), .CI0(n995), .A1(GND_net), 
            .B1(GND_net), .C1(count[14]), .D1(n2426), .CI1(n2426), .CO0(n2426), 
            .CO1(n997), .S0(n101[13]), .S1(n101[14]));
    defparam count_230_add_4_15.INIT0 = "0xc33c";
    defparam count_230_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_230_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(count[1]), .D0(n983), .CI0(n983), .A1(GND_net), 
            .B1(GND_net), .C1(count[2]), .D1(n2408), .CI1(n2408), .CO0(n2408), 
            .CO1(n985), .S0(n101[1]), .S1(n101[2]));
    defparam count_230_add_4_3.INIT0 = "0xc33c";
    defparam count_230_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_230_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(count[11]), .D0(n993), .CI0(n993), .A1(GND_net), 
            .B1(GND_net), .C1(count[12]), .D1(n2423), .CI1(n2423), .CO0(n2423), 
            .CO1(n995), .S0(n101[11]), .S1(n101[12]));
    defparam count_230_add_4_13.INIT0 = "0xc33c";
    defparam count_230_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_230_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(count[23]), .D0(n1005), .CI0(n1005), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n2441), .CI1(n2441), .CO0(n2441), 
            .S0(n101[23]));
    defparam count_230_add_4_25.INIT0 = "0xc33c";
    defparam count_230_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_230_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(count[19]), .D0(n1001), .CI0(n1001), .A1(GND_net), 
            .B1(GND_net), .C1(count[20]), .D1(n2435), .CI1(n2435), .CO0(n2435), 
            .CO1(n1003), .S0(n101[19]), .S1(n101[20]));
    defparam count_230_add_4_21.INIT0 = "0xc33c";
    defparam count_230_add_4_21.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@2(31[6],31[12])" *) LUT4 i5_1_lut (.A(reset_c), 
            .Z(n4));
    defparam i5_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i23 (.D(n101[23]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[23]));
    defparam count_230__i23.REGSET = "RESET";
    defparam count_230__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i22 (.D(n101[22]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[22]));
    defparam count_230__i22.REGSET = "RESET";
    defparam count_230__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i21 (.D(n101[21]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[21]));
    defparam count_230__i21.REGSET = "RESET";
    defparam count_230__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i20 (.D(n101[20]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[20]));
    defparam count_230__i20.REGSET = "RESET";
    defparam count_230__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i19 (.D(n101[19]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[19]));
    defparam count_230__i19.REGSET = "RESET";
    defparam count_230__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i18 (.D(n101[18]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[18]));
    defparam count_230__i18.REGSET = "RESET";
    defparam count_230__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i17 (.D(n101[17]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[17]));
    defparam count_230__i17.REGSET = "RESET";
    defparam count_230__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i16 (.D(n101[16]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[16]));
    defparam count_230__i16.REGSET = "RESET";
    defparam count_230__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i15 (.D(n101[15]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[15]));
    defparam count_230__i15.REGSET = "RESET";
    defparam count_230__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i14 (.D(n101[14]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[14]));
    defparam count_230__i14.REGSET = "RESET";
    defparam count_230__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i13 (.D(n101[13]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[13]));
    defparam count_230__i13.REGSET = "RESET";
    defparam count_230__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i12 (.D(n101[12]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[12]));
    defparam count_230__i12.REGSET = "RESET";
    defparam count_230__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i11 (.D(n101[11]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[11]));
    defparam count_230__i11.REGSET = "RESET";
    defparam count_230__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i10 (.D(n101[10]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[10]));
    defparam count_230__i10.REGSET = "RESET";
    defparam count_230__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i9 (.D(n101[9]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[9]));
    defparam count_230__i9.REGSET = "RESET";
    defparam count_230__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i8 (.D(n101[8]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[8]));
    defparam count_230__i8.REGSET = "RESET";
    defparam count_230__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i7 (.D(n101[7]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[7]));
    defparam count_230__i7.REGSET = "RESET";
    defparam count_230__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i6 (.D(n101[6]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[6]));
    defparam count_230__i6.REGSET = "RESET";
    defparam count_230__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i5 (.D(n101[5]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[5]));
    defparam count_230__i5.REGSET = "RESET";
    defparam count_230__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i4 (.D(n101[4]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[4]));
    defparam count_230__i4.REGSET = "RESET";
    defparam count_230__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i3 (.D(n101[3]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[3]));
    defparam count_230__i3.REGSET = "RESET";
    defparam count_230__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i2 (.D(n101[2]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[2]));
    defparam count_230__i2.REGSET = "RESET";
    defparam count_230__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_230__i1 (.D(n101[1]), 
            .SP(VCC_net), .CK(clk), .SR(n305), .Q(count[1]));
    defparam count_230__i1.REGSET = "RESET";
    defparam count_230__i1.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=10, LSE_RCOL=72, LSE_LLINE=15, LSE_RLINE=15, lineinfo="@0(18[12],30[5])" *) FD1P3XZ new_clk (.D(n631), 
            .SP(VCC_net), .CK(clk), .SR(n4), .Q(debounce_wait));
    defparam new_clk.REGSET = "RESET";
    defparam new_clk.SRMODE = "CE_OVER_LSR";
    
endmodule
