Analysis & Synthesis report for pipelined
Thu Dec 11 07:50:50 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Dec 11 07:50:50 2025           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; pipelined                                   ;
; Top-level Entity Name       ; pipelined                                   ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; pipelined          ; pipelined          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Dec 11 07:50:43 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined -c pipelined
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file wb_reg.sv
    Info (12023): Found entity 1: WB_reg File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/WB_reg.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv Line: 1
    Info (12023): Found entity 2: mux32_1 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv Line: 127
    Info (12023): Found entity 3: decoder_wd3 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/regfile.sv Line: 172
Info (12021): Found 1 design units, including 1 entities, in source file reg0_32bit.sv
    Info (12023): Found entity 1: reg0_32bit File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/reg0_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_32bit.sv
    Info (12023): Found entity 1: reg_32bit File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/reg_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_buffer.sv
    Info (12023): Found entity 1: output_buffer File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/output_buffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/mux4_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/mux2_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lsu.sv
    Info (12023): Found entity 1: lsu File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/lsu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ksa_top.sv
    Info (12023): Found entity 1: KSA_top File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ksa_stage7.sv
    Info (12023): Found entity 1: KSA_stage7 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_stage7.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ksa_stage6.sv
    Info (12023): Found entity 1: KSA_stage6 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_stage6.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ksa_stage5.sv
    Info (12023): Found entity 1: KSA_stage5 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_stage5.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ksa_stage4.sv
    Info (12023): Found entity 1: KSA_stage4 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_stage4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ksa_stage3.sv
    Info (12023): Found entity 1: KSA_stage3 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_stage3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ksa_stage2.sv
    Info (12023): Found entity 1: KSA_stage2 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_stage2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ksa_stage1.sv
    Info (12023): Found entity 1: KSA_stage1 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/KSA_stage1.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file instrmem.sv
    Info (12023): Found entity 1: instrmem File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/instrmem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file input_buffer.sv
    Info (12023): Found entity 1: input_buffer File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/input_buffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file immgen.sv
    Info (12023): Found entity 1: immgen File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/immgen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/imem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if_reg.sv
    Info (12023): Found entity 1: IF_reg File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/IF_reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_reg.sv
    Info (12023): Found entity 1: ID_reg File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/ID_reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard_unit.sv
    Info (12023): Found entity 1: hazard_unit File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/hazard_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file grey_cell.sv
    Info (12023): Found entity 1: grey_cell File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/grey_cell.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fa32.sv
    Info (12023): Found entity 1: FA32 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/FA32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fa1.sv
    Info (12023): Found entity 1: FA1 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/FA1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_reg.sv
    Info (12023): Found entity 1: EX_reg File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/EX_reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dual_port_ram.sv
    Info (12023): Found entity 1: dual_port_ram File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/dual_port_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/dmem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dm_reg.sv
    Info (12023): Found entity 1: DM_reg File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/DM_reg.sv Line: 1
Warning (12018): Entity "dff" will be ignored because it conflicts with Quartus Prime primitive name File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/dff.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dff.sv
Info (12021): Found 1 design units, including 1 entities, in source file decoder_wdata_lsu.sv
    Info (12023): Found entity 1: decoder_wdata_lsu File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/decoder_wdata_lsu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_out_sel_lsu.sv
    Info (12023): Found entity 1: decoder_out_sel_lsu File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/decoder_out_sel_lsu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_lsu.sv
    Info (12023): Found entity 1: decoder_lsu File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/decoder_lsu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_hex.sv
    Info (12023): Found entity 1: decoder_hex File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/decoder_hex.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_byte_en_lsu.sv
    Info (12023): Found entity 1: decoder_byte_en_lsu File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/decoder_byte_en_lsu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_addr_lsu.sv
    Info (12023): Found entity 1: decoder_addr_lsu File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/decoder_addr_lsu.sv Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at datapath.sv(228): ignored dangling comma in List of Port Connections File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datagen.sv
    Info (12023): Found entity 1: datagen File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datagen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.sv
    Info (12023): Found entity 1: Comparator File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Comparator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file btb_valid_tag_ram.sv
    Info (12023): Found entity 1: btb_valid_tag_ram File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/btb_valid_tag_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file btb_ram.sv
    Info (12023): Found entity 1: btb_ram File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/btb_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file btb.sv
    Info (12023): Found entity 1: btb File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/btb.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file brc.sv
    Info (12023): Found entity 1: brc File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/brc.sv Line: 1
    Info (12023): Found entity 2: cmp4_bit File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/brc.sv Line: 122
    Info (12023): Found entity 3: cmp2_bit File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/brc.sv Line: 149
Info (12021): Found 1 design units, including 1 entities, in source file black_cell.sv
    Info (12023): Found entity 1: black_cell File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/black_cell.sv Line: 2
Info (12021): Found 7 design units, including 7 entities, in source file barrel_shifter.sv
    Info (12023): Found entity 1: Barrel_shifter File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Barrel_shifter.sv Line: 5
    Info (12023): Found entity 2: sr1 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Barrel_shifter.sv Line: 42
    Info (12023): Found entity 3: sr2 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Barrel_shifter.sv Line: 60
    Info (12023): Found entity 4: sr4 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Barrel_shifter.sv Line: 78
    Info (12023): Found entity 5: sr8 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Barrel_shifter.sv Line: 96
    Info (12023): Found entity 6: sr16 File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Barrel_shifter.sv Line: 114
    Info (12023): Found entity 7: reverse File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/Barrel_shifter.sv Line: 132
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipelined.sv
    Info (12023): Found entity 1: pipelined File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/pipelined.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at hazard_unit.sv(23): created implicit net for "equal_EX_DM1" File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/hazard_unit.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at hazard_unit.sv(24): created implicit net for "equal_EX_DM2" File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/hazard_unit.sv Line: 24
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(280): created implicit net for "i_alu_op_EX" File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv Line: 280
Warning (10236): Verilog HDL Implicit Net warning at control_unit.sv(339): created implicit net for "o_update_btb_en" File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 339
Info (12127): Elaborating entity "pipelined" for the top level hierarchy
Warning (10034): Output port "o_mispred" at pipelined.sv(7) has no driver File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/pipelined.sv Line: 7
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:dut_control_unit" File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/pipelined.sv Line: 53
Warning (10036): Verilog HDL or VHDL warning at control_unit.sv(339): object "o_update_btb_en" assigned a value but never read File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 339
Warning (10036): Verilog HDL or VHDL warning at control_unit.sv(18): object "br_less" assigned a value but never read File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 18
Warning (10036): Verilog HDL or VHDL warning at control_unit.sv(18): object "br_equal" assigned a value but never read File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 18
Warning (10036): Verilog HDL or VHDL warning at control_unit.sv(28): object "AUIPC" assigned a value but never read File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 28
Warning (10036): Verilog HDL or VHDL warning at control_unit.sv(29): object "LUI" assigned a value but never read File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 29
Warning (10036): Verilog HDL or VHDL warning at control_unit.sv(37): object "JAL" assigned a value but never read File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 37
Warning (10230): Verilog HDL assignment warning at control_unit.sv(122): truncated value with size 3 to match size of target (2) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 122
Warning (10230): Verilog HDL assignment warning at control_unit.sv(126): truncated value with size 3 to match size of target (2) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 126
Warning (10230): Verilog HDL assignment warning at control_unit.sv(130): truncated value with size 3 to match size of target (2) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 130
Warning (10230): Verilog HDL assignment warning at control_unit.sv(134): truncated value with size 3 to match size of target (2) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 134
Warning (10230): Verilog HDL assignment warning at control_unit.sv(138): truncated value with size 3 to match size of target (2) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 138
Warning (10230): Verilog HDL assignment warning at control_unit.sv(152): truncated value with size 3 to match size of target (2) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 152
Warning (10230): Verilog HDL assignment warning at control_unit.sv(201): truncated value with size 3 to match size of target (2) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 201
Warning (10230): Verilog HDL assignment warning at control_unit.sv(215): truncated value with size 3 to match size of target (2) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 215
Warning (10230): Verilog HDL assignment warning at control_unit.sv(229): truncated value with size 3 to match size of target (2) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 229
Warning (10230): Verilog HDL assignment warning at control_unit.sv(243): truncated value with size 3 to match size of target (2) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 243
Warning (10230): Verilog HDL assignment warning at control_unit.sv(256): truncated value with size 3 to match size of target (2) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 256
Warning (10230): Verilog HDL assignment warning at control_unit.sv(288): truncated value with size 3 to match size of target (2) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 288
Warning (10230): Verilog HDL assignment warning at control_unit.sv(331): truncated value with size 3 to match size of target (2) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 331
Warning (10240): Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable "o_rd_wren", which holds its previous value in one or more paths through the always construct File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 110
Warning (10240): Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable "o_imm_sel", which holds its previous value in one or more paths through the always construct File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 110
Warning (10240): Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable "o_br_un", which holds its previous value in one or more paths through the always construct File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 110
Warning (10240): Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable "o_opa_sel", which holds its previous value in one or more paths through the always construct File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 110
Warning (10240): Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable "o_opb_sel", which holds its previous value in one or more paths through the always construct File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 110
Warning (10240): Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable "o_alu_op", which holds its previous value in one or more paths through the always construct File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 110
Warning (10240): Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable "o_mem_wren", which holds its previous value in one or more paths through the always construct File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 110
Warning (10240): Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable "o_wb_sel", which holds its previous value in one or more paths through the always construct File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 110
Warning (10240): Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable "o_data_sel", which holds its previous value in one or more paths through the always construct File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 110
Warning (10240): Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable "o_sl_sel", which holds its previous value in one or more paths through the always construct File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 110
Warning (10240): Verilog HDL Always Construct warning at control_unit.sv(110): inferring latch(es) for variable "o_insn_vld", which holds its previous value in one or more paths through the always construct File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 110
Info (10041): Inferred latch for "o_insn_vld" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_sl_sel[0]" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_sl_sel[1]" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_data_sel" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_wb_sel[0]" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_wb_sel[1]" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_mem_wren" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_alu_op[0]" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_alu_op[1]" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_alu_op[2]" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_alu_op[3]" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_opb_sel" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_opa_sel" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_br_un" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_imm_sel[0]" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_imm_sel[1]" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_imm_sel[2]" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (10041): Inferred latch for "o_rd_wren" at control_unit.sv(142) File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/control_unit.sv Line: 142
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dut_datapath" File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/pipelined.sv Line: 109
Warning (10034): Output port "o_funct7_ID" at datapath.sv(24) has no driver File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv Line: 24
Warning (10034): Output port "o_debug_pc_next_EX" at datapath.sv(41) has no driver File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv Line: 41
Info (12128): Elaborating entity "FA32" for hierarchy "datapath:dut_datapath|FA32:dut_pc_plus4" File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv Line: 88
Info (12128): Elaborating entity "FA1" for hierarchy "datapath:dut_datapath|FA32:dut_pc_plus4|FA1:dut0" File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/FA32.sv Line: 9
Info (12128): Elaborating entity "mux2_1" for hierarchy "datapath:dut_datapath|mux2_1:dut_normal_pc" File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv Line: 96
Info (12128): Elaborating entity "btb" for hierarchy "datapath:dut_datapath|btb:dut_btb" File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/datapath.sv Line: 136
Warning (10036): Verilog HDL or VHDL warning at btb.sv(23): object "valid2" assigned a value but never read File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/btb.sv Line: 23
Info (12128): Elaborating entity "btb_ram" for hierarchy "datapath:dut_datapath|btb:dut_btb|btb_ram:dut_target" File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/btb.sv Line: 42
Error (10002): Can't open VHDL or Verilog HDL file "E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/"
Error (12152): Can't elaborate user hierarchy "datapath:dut_datapath|btb:dut_btb|btb_ram:dut_target" File: E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/btb.sv Line: 42
Info (144001): Generated suppressed messages file E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/output_files/pipelined.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 41 warnings
    Error: Peak virtual memory: 4788 megabytes
    Error: Processing ended: Thu Dec 11 07:50:51 2025
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/2025-2026/Semester 1/Computer Organization and Design/milestone 3/rtl/output_files/pipelined.map.smsg.


