<dec f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='797' type='bool llvm::ARMSubtarget::enablePostRAScheduler() const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='796'>/// True for some subtargets at &gt; -O0.</doc>
<def f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='377' ll='382' type='bool llvm::ARMSubtarget::enablePostRAScheduler() const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='376'>// This overrides the PostRAScheduler bit in the SchedModel for any CPU.</doc>
