
*** Running vivado
    with args -log design_2_wrapper.vds -m64 -stack 10000 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nakashim/proj-arm64/fpga/ZCU102-step4000_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_2_wrapper -part xczu9eg-ffvb1156-2-e -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3766.855 ; gain = 104.996 ; free physical = 113278 ; free virtual = 128222
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_wrapper' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:21]
INFO: [Synth 8-6157] synthesizing module 'design_2' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/synth/design_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_2_axi_smc_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/synth/design_2_axi_smc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1WDPOJN' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1439]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_one_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_0/synth/bd_ebcc_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (1#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_one_0' (2#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_0/synth/bd_ebcc_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_psr0_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/synth/bd_ebcc_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/synth/bd_ebcc_psr0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51684' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_psr0_0' (9#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/synth/bd_ebcc_psr0_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr0' of module 'bd_ebcc_psr0_0' requires 10 connections, but only 6 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1486]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_psr_aclk_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/synth/bd_ebcc_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/synth/bd_ebcc_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_psr_aclk_0' (10#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/synth/bd_ebcc_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_ebcc_psr_aclk_0' requires 10 connections, but only 6 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1493]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_psr_aclk1_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/synth/bd_ebcc_psr_aclk1_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/synth/bd_ebcc_psr_aclk1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_psr_aclk1_0' (11#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/synth/bd_ebcc_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk1' of module 'bd_ebcc_psr_aclk1_0' requires 10 connections, but only 6 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1500]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1WDPOJN does not have driver. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1461]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1WDPOJN' (12#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1439]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_44FLG8' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1509]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_m00e_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_33/synth/bd_ebcc_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_m00e_0' (21#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_33/synth/bd_ebcc_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_44FLG8' (22#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1509]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_QC1J78' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1890]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_m00arn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_28/synth/bd_ebcc_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5728 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 179 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 179 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 179 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 179 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 179 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 179 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 179 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 179 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 179 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 179 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 179 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 179 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 179 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (30#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (31#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (32#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_m00arn_0' (40#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_28/synth/bd_ebcc_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_m00awn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_30/synth/bd_ebcc_m00awn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_m00awn_0' (41#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_30/synth/bd_ebcc_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_m00bn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_32/synth/bd_ebcc_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (41#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (41#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 6 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 6 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 6 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 6 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (41#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (41#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_m00bn_0' (42#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_32/synth/bd_ebcc_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_m00rn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_29/synth/bd_ebcc_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4416 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 138 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 138 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 138 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 138 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 138 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 138 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 138 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 138 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 138 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (42#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (42#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_m00rn_0' (43#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_29/synth/bd_ebcc_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_m00wn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_31/synth/bd_ebcc_m00wn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (43#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (43#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5152 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 161 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 161 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 161 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 161 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 161 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 161 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 161 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 161 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 161 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (43#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (43#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_m00wn_0' (44#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_31/synth/bd_ebcc_m00wn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_QC1J78' (45#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1890]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_m00s2a_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_27/synth/bd_ebcc_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_m00s2a_0' (47#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_27/synth/bd_ebcc_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_s00a2s_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_12/synth/bd_ebcc_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_s00a2s_0' (49#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_12/synth/bd_ebcc_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_13E00UZ' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:2195]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_s00mmu_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_9/synth/bd_ebcc_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_s00mmu_0' (53#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_9/synth/bd_ebcc_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_s00sic_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_11/synth/bd_ebcc_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_s00sic_0' (58#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_11/synth/bd_ebcc_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_s00tr_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_10/synth/bd_ebcc_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_s00tr_0' (61#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_10/synth/bd_ebcc_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_13E00UZ' (62#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:2195]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1699R9D' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:2854]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_sarn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_13/synth/bd_ebcc_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (62#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (62#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5152 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 161 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 161 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 161 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 161 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 161 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 161 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 161 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 161 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 161 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (62#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (62#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_sarn_0' (63#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_13/synth/bd_ebcc_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_sawn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_15/synth/bd_ebcc_sawn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_sawn_0' (64#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_15/synth/bd_ebcc_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_sbn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_17/synth/bd_ebcc_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (64#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (64#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 24 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 24 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 24 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (64#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (64#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_sbn_0' (65#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_17/synth/bd_ebcc_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_srn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_14/synth/bd_ebcc_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4704 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 147 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 147 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 147 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 147 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 147 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 147 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 147 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 147 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 147 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (66#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (66#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_srn_0' (67#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_14/synth/bd_ebcc_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_swn_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_16/synth/bd_ebcc_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized10' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 152 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 152 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 152 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 152 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 152 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 152 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 152 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 152 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 152 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 152 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 152 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 152 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 152 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (68#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized10' (68#1) [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8368]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_swn_0' (69#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_16/synth/bd_ebcc_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1699R9D' (70#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:2854]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_s01a2s_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_21/synth/bd_ebcc_s01a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_s01a2s_0' (71#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_21/synth/bd_ebcc_s01a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_68ZHQN' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:3150]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_s01mmu_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_18/synth/bd_ebcc_s01mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_s01mmu_0' (72#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_18/synth/bd_ebcc_s01mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_s01sic_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_20/synth/bd_ebcc_s01sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_s01sic_0' (73#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_20/synth/bd_ebcc_s01sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_s01tr_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_19/synth/bd_ebcc_s01tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_s01tr_0' (74#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_19/synth/bd_ebcc_s01tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_68ZHQN' (75#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:3150]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_1GKMD3' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:3809]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_sarn_1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_22/synth/bd_ebcc_sarn_1.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_sarn_1' (76#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_22/synth/bd_ebcc_sarn_1.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_sawn_1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_24/synth/bd_ebcc_sawn_1.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_sawn_1' (77#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_24/synth/bd_ebcc_sawn_1.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_sbn_1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_26/synth/bd_ebcc_sbn_1.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_sbn_1' (78#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_26/synth/bd_ebcc_sbn_1.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_srn_1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_23/synth/bd_ebcc_srn_1.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_srn_1' (79#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_23/synth/bd_ebcc_srn_1.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_swn_1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_25/synth/bd_ebcc_swn_1.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_swn_1' (80#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_25/synth/bd_ebcc_swn_1.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_1GKMD3' (81#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:3809]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1VMK311' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:4105]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_arsw_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_4/synth/bd_ebcc_arsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_arsw_0' (84#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_4/synth/bd_ebcc_arsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_awsw_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_6/synth/bd_ebcc_awsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_awsw_0' (85#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_6/synth/bd_ebcc_awsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_bsw_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_8/synth/bd_ebcc_bsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_bsw_0' (86#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_8/synth/bd_ebcc_bsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_rsw_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_5/synth/bd_ebcc_rsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_rsw_0' (87#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_5/synth/bd_ebcc_rsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_ebcc_wsw_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_7/synth/bd_ebcc_wsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc_wsw_0' (88#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_7/synth/bd_ebcc_wsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1VMK311' (89#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:4105]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebcc' (90#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_2_axi_smc_0' (91#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/synth/design_2_axi_smc_0.v:57]
WARNING: [Synth 8-350] instance 'axi_smc' of module 'design_2_axi_smc_0' requires 116 connections, but only 110 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/synth/design_2.v:136]
INFO: [Synth 8-6157] synthesizing module 'design_2_clk_wiz_0_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'design_2_clk_wiz_0_0_clk_wiz' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (92#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'PLLE4_ADV' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41289]
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN_PERIOD bound to: 3.333000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 3 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE4_ADV' (93#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41289]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (94#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'design_2_clk_wiz_0_0_clk_wiz' (95#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'design_2_clk_wiz_0_0' (96#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'design_2_emax6_0_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_emax6_0_0/synth/design_2_emax6_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'emax6' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/emax6.v:32]
INFO: [Synth 8-6157] synthesizing module 'nbit_ndepth_queue' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_ndepth_queue.v:8]
	Parameter REG_WIDTH bound to: 342 - type: integer 
	Parameter QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter QPTR_BITS bound to: 1 - type: integer 
	Parameter QNUM_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_ndepth_queue' (97#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_ndepth_queue.v:8]
INFO: [Synth 8-6157] synthesizing module 'unit' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:30]
	Parameter UNIT_NO bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stage1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage1.v:26]
INFO: [Synth 8-6155] done synthesizing module 'stage1' (98#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage1.v:26]
INFO: [Synth 8-6157] synthesizing module 'stage2' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:29]
INFO: [Synth 8-6157] synthesizing module 'cex' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:1180]
INFO: [Synth 8-6155] done synthesizing module 'cex' (99#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:1180]
INFO: [Synth 8-6157] synthesizing module 'mex' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:1193]
INFO: [Synth 8-6155] done synthesizing module 'mex' (100#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:1193]
INFO: [Synth 8-6157] synthesizing module 'eam' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'eam' (101#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:1332]
INFO: [Synth 8-6157] synthesizing module 'exe1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:434]
INFO: [Synth 8-6157] synthesizing module 'nbit_register' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:25]
	Parameter REG_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_register' (102#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'exe1' (103#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:434]
INFO: [Synth 8-6157] synthesizing module 'fpu1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:786]
INFO: [Synth 8-6157] synthesizing module 'bit24_booth_wallace' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/bit24_booth_wallace.v:23]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
	Parameter OP_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa' (104#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
	Parameter OP_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized0' (104#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
	Parameter OP_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized1' (104#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized2' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
	Parameter OP_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized2' (104#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized3' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
	Parameter OP_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized3' (104#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized4' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
	Parameter OP_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized4' (104#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized5' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
	Parameter OP_WIDTH bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized5' (104#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized6' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
	Parameter OP_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized6' (104#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bit24_booth_wallace' (105#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/bit24_booth_wallace.v:23]
INFO: [Synth 8-6157] synthesizing module 'nbit_register__parameterized0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:25]
	Parameter REG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_register__parameterized0' (105#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_register__parameterized1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:25]
	Parameter REG_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_register__parameterized1' (105#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_register__parameterized2' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:25]
	Parameter REG_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_register__parameterized2' (105#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fpu1' (106#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:786]
INFO: [Synth 8-6157] synthesizing module 'spu1' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:862]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'popcount12' (107#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:1094]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_register__parameterized3' (107#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'spu1' (108#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:862]
INFO: [Synth 8-6155] done synthesizing module 'stage2' (109#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'eag' (110#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage3.v:565]
INFO: [Synth 8-6155] done synthesizing module 'exe2' (111#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage3.v:305]
	Parameter OP_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized7' (111#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/nbit_csa.v:25]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter REG_WIDTH bound to: 27 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cycle_reg was removed.  [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/stage3.v:133]
INFO: [Synth 8-638] synthesizing module 'fpga_bram128' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_emax6_0_0/src/fpga_bram128/synth/fpga_bram128.vhd:76]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: fpga_bram128.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 32 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 32 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     116.13544 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_emax6_0_0/src/fpga_bram128/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_emax6_0_0/src/fpga_bram128/synth/fpga_bram128.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'fpga_bram128' (128#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_emax6_0_0/src/fpga_bram128/synth/fpga_bram128.vhd:76]
	Parameter REG_WIDTH bound to: 342 - type: integer 
	Parameter QUEUE_DEPTH bound to: 3 - type: integer 
	Parameter QPTR_BITS bound to: 2 - type: integer 
	Parameter QNUM_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cycle_reg was removed.  [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/lmring.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1199]
	Parameter UNIT_NO bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1199]
	Parameter UNIT_NO bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1199]
	Parameter UNIT_NO bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1199]
	Parameter UNIT_NO bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1199]
	Parameter UNIT_NO bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1199]
	Parameter UNIT_NO bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1199]
	Parameter UNIT_NO bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/unit.v:1199]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/4541/src/fsm.v:920]
	Parameter REG_WIDTH bound to: 256 - type: integer 
	Parameter QUEUE_DEPTH bound to: 3 - type: integer 
	Parameter QPTR_BITS bound to: 2 - type: integer 
	Parameter QNUM_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-350] instance 'emax6_0' of module 'design_2_emax6_0_0' requires 35 connections, but only 33 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/synth/design_2.v:252]
INFO: [Synth 8-638] synthesizing module 'design_2_rst_200M_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_200M_0/synth/design_2_rst_200M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_200M_0/synth/design_2_rst_200M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51684' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (136#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (136#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_2_rst_200M_0' (137#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_200M_0/synth/design_2_rst_200M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_200M' of module 'design_2_rst_200M_0' requires 10 connections, but only 6 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/synth/design_2.v:286]
INFO: [Synth 8-638] synthesizing module 'design_2_rst_300MHz_0' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_300MHz_0/synth/design_2_rst_300MHz_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_300MHz_0/synth/design_2_rst_300MHz_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'design_2_rst_300MHz_0' (138#1) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_300MHz_0/synth/design_2_rst_300MHz_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_300MHz' of module 'design_2_rst_300MHz_0' requires 10 connections, but only 6 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/synth/design_2.v:293]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:2363]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:2364]
WARNING: [Synth 8-350] instance 'PS8_i' of module 'PS8' requires 1015 connections, but only 957 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:3883]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:382]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1402]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1403]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1404]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1405]
WARNING: [Synth 8-350] instance 'inst' of module 'zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e' requires 1491 connections, but only 1487 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/synth/design_2_zynq_ultra_ps_e_0_0.v:355]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_2_zynq_ultra_ps_e_0_0' requires 82 connections, but only 81 given [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/synth/design_2.v:300]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port dp_audio_ref_clk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port irq_ipi_pl_0
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port irq_ipi_pl_1
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port irq_ipi_pl_2
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port irq_ipi_pl_3
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp2_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp2_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp3_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp3_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxi_lpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxi_lpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_clk[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_clk[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_clk[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_clk[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[5]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[4]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc2_in[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 4239.766 ; gain = 577.906 ; free physical = 112933 ; free virtual = 127888
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet0_signal_detect to constant 0 [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/synth/design_2_zynq_ultra_ps_e_0_0.v:355]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet1_signal_detect to constant 0 [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/synth/design_2_zynq_ultra_ps_e_0_0.v:355]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet2_signal_detect to constant 0 [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/synth/design_2_zynq_ultra_ps_e_0_0.v:355]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet3_signal_detect to constant 0 [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/synth/design_2_zynq_ultra_ps_e_0_0.v:355]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 4239.766 ; gain = 577.906 ; free physical = 113000 ; free virtual = 127955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 4239.766 ; gain = 577.906 ; free physical = 113000 ; free virtual = 127955
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr0_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr0_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr0_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr0_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/bd_ebcc_psr_aclk_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/bd_ebcc_psr_aclk_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/bd_ebcc_psr_aclk_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/bd_ebcc_psr_aclk_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/bd_ebcc_psr_aclk1_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/bd_ebcc_psr_aclk1_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/bd_ebcc_psr_aclk1_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/bd_ebcc_psr_aclk1_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_board.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc] for cell 'design_2_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc] for cell 'design_2_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_200M_0/design_2_rst_200M_0_board.xdc] for cell 'design_2_i/rst_200M/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_200M_0/design_2_rst_200M_0_board.xdc] for cell 'design_2_i/rst_200M/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_200M_0/design_2_rst_200M_0.xdc] for cell 'design_2_i/rst_200M/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_200M_0/design_2_rst_200M_0.xdc] for cell 'design_2_i/rst_200M/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_300MHz_0/design_2_rst_300MHz_0_board.xdc] for cell 'design_2_i/rst_300MHz/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_300MHz_0/design_2_rst_300MHz_0_board.xdc] for cell 'design_2_i/rst_300MHz/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_300MHz_0/design_2_rst_300MHz_0.xdc] for cell 'design_2_i/rst_300MHz/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_rst_300MHz_0/design_2_rst_300MHz_0.xdc] for cell 'design_2_i/rst_300MHz/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/design_2_zynq_ultra_ps_e_0_0.xdc] for cell 'design_2_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/design_2_zynq_ultra_ps_e_0_0.xdc] for cell 'design_2_i/zynq_ultra_ps_e_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7035.941 ; gain = 0.000 ; free physical = 110822 ; free virtual = 125791
Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7035.941 ; gain = 0.000 ; free physical = 110822 ; free virtual = 125791
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7037.453 ; gain = 0.000 ; free physical = 110805 ; free virtual = 125774
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7043.453 ; gain = 0.000 ; free physical = 110801 ; free virtual = 125769
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  BUFG => BUFGCE: 2 instances
  FDR => FDRE: 60 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  SRL16 => SRL16E: 5 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7043.461 ; gain = 0.000 ; free physical = 110801 ; free virtual = 125770
Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 7043.461 ; gain = 0.008 ; free physical = 110801 ; free virtual = 125770
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 7043.461 ; gain = 3381.602 ; free physical = 112203 ; free virtual = 127173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 7043.461 ; gain = 3381.602 ; free physical = 112203 ; free virtual = 127173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_2_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/design_2_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property DONT_TOUCH = true for design_2_i/clk_wiz_0/inst. (constraint file  /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/synth_1/dont_touch.xdc, line 200).
Applied set_property DONT_TOUCH = true for design_2_i/rst_200M/U0. (constraint file  /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/synth_1/dont_touch.xdc, line 210).
Applied set_property DONT_TOUCH = true for design_2_i/rst_300MHz/U0. (constraint file  /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/synth_1/dont_touch.xdc, line 216).
Applied set_property DONT_TOUCH = true for design_2_i/zynq_ultra_ps_e_0/inst. (constraint file  /home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/synth_1/dont_touch.xdc, line 224).
Applied set_property DONT_TOUCH = true for design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/emax6_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/emax6_0/inst/fsm/dmabuf/fpga_bram128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/emax6_0/inst/\EMAX6_UNIT[0].unit /stage4_inst/lmm/fpga_bram128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/emax6_0/inst/\EMAX6_UNIT[1].unit /stage4_inst/lmm/fpga_bram128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/emax6_0/inst/\EMAX6_UNIT[2].unit /stage4_inst/lmm/fpga_bram128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/emax6_0/inst/\EMAX6_UNIT[3].unit /stage4_inst/lmm/fpga_bram128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/emax6_0/inst/\EMAX6_UNIT[4].unit /stage4_inst/lmm/fpga_bram128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/emax6_0/inst/\EMAX6_UNIT[5].unit /stage4_inst/lmm/fpga_bram128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/emax6_0/inst/\EMAX6_UNIT[6].unit /stage4_inst/lmm/fpga_bram128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/emax6_0/inst/\EMAX6_UNIT[7].unit /stage4_inst/lmm/fpga_bram128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/rst_200M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/rst_300MHz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[1].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 7043.461 ; gain = 3381.602 ; free physical = 112112 ; free virtual = 127082
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_beat_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_accum_continue" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_beat_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][31][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][31][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][30][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][30][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][29][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][29][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][28][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][28][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][27][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][27][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][26][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][26][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][25][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][25][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][24][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][24][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][23][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][23][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][22][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][22][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][21][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][21][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][20][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][20][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][19][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][19][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][18][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][18][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][17][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][17][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][16][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][12][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][11][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][10][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][9][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][8][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "cmd_busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axiif_dmrp_stat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axiif_dmrp_top" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ctrl_mcid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axiif_dmrp_stat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axiif_dmrp_top" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ctrl_mcid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axiif_dmrp_stat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axiif_ilen" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bfb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bfb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit'
INFO: [Synth 8-5544] ROM "unit1_exec2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized0'
INFO: [Synth 8-5544] ROM "unit1_exec2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized1'
INFO: [Synth 8-5544] ROM "unit1_exec2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized2'
INFO: [Synth 8-5544] ROM "unit1_exec2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized3'
INFO: [Synth 8-5544] ROM "unit1_exec2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized4'
INFO: [Synth 8-5544] ROM "unit1_exec2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized5'
INFO: [Synth 8-5544] ROM "unit1_exec2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized6'
INFO: [Synth 8-5544] ROM "unit1_exec2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit1_exec" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized6'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 7043.461 ; gain = 3381.602 ; free physical = 112075 ; free virtual = 127061
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------+------------+----------+
|      |RTL Partition                                              |Replication |Instances |
+------+-----------------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall                               |          14|      6610|
|2     |sc_exit_v1_0_8_top__GC0                                    |           1|       525|
|3     |sc_mmu_v1_0_7_top__GC0                                     |           1|      2477|
|4     |sc_si_converter_v1_0_7_wrap_narrow__GC0                    |           1|      6967|
|5     |sc_si_converter_v1_0_7_top__GC0                            |           1|       217|
|6     |bd_ebcc_s00tr_0                                            |           1|       306|
|7     |sc_node_v1_0_10_upsizer                                    |           2|     16954|
|8     |sc_node_v1_0_10_mi_handler__parameterized8__xdcDup__1__GC0 |           1|      1212|
|9     |sc_node_v1_0_10_top__parameterized8__xdcDup__1__GC0        |           1|         8|
|10    |s00_nodes_imp_1699R9D__GC0                                 |           1|      6470|
|11    |bd_ebcc_s01tr_0                                            |           1|       306|
|12    |sc_node_v1_0_10_mi_handler__parameterized8__GC0            |           1|      1212|
|13    |sc_node_v1_0_10_top__parameterized8__GC0                   |           1|         8|
|14    |s01_nodes_imp_1GKMD3__GC0                                  |           1|      6470|
|15    |bd_ebcc__GC0                                               |           1|      7871|
|16    |design_2_clk_wiz_0_0_clk_wiz__GC0                          |           1|         3|
|17    |stage1                                                     |           8|     43079|
|18    |stage2__GBM0                                               |           1|     28376|
|19    |stage2__GBM1                                               |           1|     12176|
|20    |stage3                                                     |           8|     11970|
|21    |stage5                                                     |           8|     41798|
|22    |lmring                                                     |           8|      7667|
|23    |unit__GC0                                                  |           1|     44829|
|24    |unit__parameterized0__GC0                                  |           1|     44830|
|25    |unit__parameterized1__GC0                                  |           1|     44830|
|26    |unit__parameterized2__GC0                                  |           1|     44831|
|27    |unit__parameterized3__GC0                                  |           1|     44830|
|28    |unit__parameterized4__GC0                                  |           1|     44831|
|29    |unit__parameterized5__GC0                                  |           1|     44831|
|30    |unit__parameterized6__GC0                                  |           1|     44838|
|31    |emax6__GC0                                                 |           1|     38923|
|32    |design_2__GC0                                              |           1|       311|
+------+-----------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 36    
	   4 Input     32 Bit       Adders := 16    
	   3 Input     32 Bit       Adders := 16    
	   2 Input     31 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 16    
	   2 Input     26 Bit       Adders := 16    
	   3 Input     18 Bit       Adders := 32    
	   4 Input     18 Bit       Adders := 32    
	   2 Input     17 Bit       Adders := 112   
	   3 Input     17 Bit       Adders := 64    
	   2 Input     16 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 65    
	   3 Input      9 Bit       Adders := 48    
	   2 Input      8 Bit       Adders := 86    
	   3 Input      8 Bit       Adders := 272   
	   4 Input      8 Bit       Adders := 16    
	   2 Input      7 Bit       Adders := 8     
	   8 Input      7 Bit       Adders := 16    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 183   
	   2 Input      5 Bit       Adders := 18    
	   3 Input      5 Bit       Adders := 4     
	   4 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 125   
	   3 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 26    
	   2 Input      2 Bit       Adders := 72    
	   2 Input      1 Bit       Adders := 6     
	   3 Input      1 Bit       Adders := 6     
+---XORs : 
	   2 Input     64 Bit         XORs := 192   
	   3 Input     45 Bit         XORs := 16    
	   3 Input     44 Bit         XORs := 16    
	   3 Input     42 Bit         XORs := 32    
	   3 Input     39 Bit         XORs := 16    
	   3 Input     36 Bit         XORs := 16    
	   3 Input     33 Bit         XORs := 32    
	   3 Input     32 Bit         XORs := 64    
	   2 Input     32 Bit         XORs := 32    
	   3 Input     31 Bit         XORs := 16    
	   3 Input     27 Bit         XORs := 64    
	   2 Input      6 Bit         XORs := 14    
	   2 Input      1 Bit         XORs := 359   
+---Registers : 
	             2178 Bit    Registers := 46    
	             1024 Bit    Registers := 16    
	              350 Bit    Registers := 8     
	              342 Bit    Registers := 45    
	              304 Bit    Registers := 1     
	              276 Bit    Registers := 2     
	              256 Bit    Registers := 36    
	              224 Bit    Registers := 2     
	              192 Bit    Registers := 32    
	              179 Bit    Registers := 2     
	              161 Bit    Registers := 8     
	              152 Bit    Registers := 4     
	              147 Bit    Registers := 8     
	              138 Bit    Registers := 2     
	              128 Bit    Registers := 4     
	               64 Bit    Registers := 250   
	               47 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 63    
	               27 Bit    Registers := 16    
	               26 Bit    Registers := 48    
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 8     
	               17 Bit    Registers := 113   
	               16 Bit    Registers := 29    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 48    
	                8 Bit    Registers := 100   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 181   
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 180   
	                3 Bit    Registers := 60    
	                2 Bit    Registers := 202   
	                1 Bit    Registers := 1126  
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 23    
	   4 Input   1024 Bit        Muxes := 16    
	   2 Input   1024 Bit        Muxes := 56    
	   5 Input   1024 Bit        Muxes := 8     
	   2 Input    342 Bit        Muxes := 35    
	   2 Input    304 Bit        Muxes := 1     
	   2 Input    276 Bit        Muxes := 2     
	   4 Input    256 Bit        Muxes := 56    
	   2 Input    256 Bit        Muxes := 257   
	   3 Input    256 Bit        Muxes := 32    
	   2 Input    192 Bit        Muxes := 160   
	   3 Input    192 Bit        Muxes := 32    
	   4 Input    192 Bit        Muxes := 32    
	   4 Input    191 Bit        Muxes := 8     
	   4 Input    179 Bit        Muxes := 8     
	   4 Input    169 Bit        Muxes := 8     
	   2 Input    161 Bit        Muxes := 2     
	   4 Input    161 Bit        Muxes := 8     
	   4 Input    152 Bit        Muxes := 8     
	   2 Input    147 Bit        Muxes := 2     
	   4 Input    144 Bit        Muxes := 8     
	   2 Input    128 Bit        Muxes := 22    
	   4 Input    124 Bit        Muxes := 8     
	   4 Input    114 Bit        Muxes := 8     
	   4 Input    108 Bit        Muxes := 8     
	   4 Input     64 Bit        Muxes := 560   
	   2 Input     64 Bit        Muxes := 432   
	   3 Input     64 Bit        Muxes := 24    
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 9     
	   2 Input     33 Bit        Muxes := 1     
	   4 Input     33 Bit        Muxes := 320   
	   2 Input     32 Bit        Muxes := 220   
	   5 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 1     
	   4 Input     29 Bit        Muxes := 16    
	   2 Input     27 Bit        Muxes := 32    
	   3 Input     26 Bit        Muxes := 16    
	   2 Input     26 Bit        Muxes := 48    
	   2 Input     24 Bit        Muxes := 80    
	   2 Input     23 Bit        Muxes := 146   
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 8     
	   4 Input     17 Bit        Muxes := 120   
	   2 Input     17 Bit        Muxes := 297   
	   2 Input     16 Bit        Muxes := 253   
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 128   
	   2 Input      8 Bit        Muxes := 1032  
	   4 Input      8 Bit        Muxes := 12    
	   8 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 76    
	   4 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 66    
	  28 Input      6 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 309   
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 29    
	  11 Input      3 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 28    
	   5 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 17    
	   2 Input      2 Bit        Muxes := 423   
	   7 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 80    
	   4 Input      2 Bit        Muxes := 25    
	   5 Input      2 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 181   
	   4 Input      1 Bit        Muxes := 128   
	  10 Input      1 Bit        Muxes := 73    
	   7 Input      1 Bit        Muxes := 50    
	  12 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 1356  
	   3 Input      1 Bit        Muxes := 211   
	   8 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 8     
	  32 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              147 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_7_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              147 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 10    
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 12    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 73    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 14    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 84    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 33    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 115   
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 4     
Module sc_node_v1_0_10_fi_regulator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_counter__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized10__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	              152 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	              152 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized11__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_top__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	              147 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	              147 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized9__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_transaction_regulator_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_counter__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	              152 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	              152 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	              147 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              147 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module lpf__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module sc_node_v1_0_10_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              179 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_pipeline__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	              179 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	              138 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              138 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_gray__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_cdc_gray__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module xpm_memory_base__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    161 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    161 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	              161 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    276 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	              276 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    276 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              276 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    304 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	              304 Bit    Registers := 1     
Module stage1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 9     
	               17 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    144 Bit        Muxes := 1     
	   4 Input    124 Bit        Muxes := 1     
	   4 Input    114 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 60    
	   2 Input     64 Bit        Muxes := 21    
	   4 Input     33 Bit        Muxes := 40    
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 11    
	   2 Input     17 Bit        Muxes := 13    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module nbit_register__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module exe1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
	   4 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 16    
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 37    
	  32 Input      1 Bit        Muxes := 1     
Module nbit_register__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module exe1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 2     
	   4 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 16    
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 37    
	  32 Input      1 Bit        Muxes := 1     
Module nbit_csa__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     31 Bit         XORs := 1     
Module nbit_csa__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     33 Bit         XORs := 1     
Module nbit_csa__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     33 Bit         XORs := 1     
Module nbit_csa__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module nbit_csa__parameterized2__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     36 Bit         XORs := 1     
Module nbit_csa__parameterized3__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     39 Bit         XORs := 1     
Module nbit_csa__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module nbit_csa__parameterized4__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     42 Bit         XORs := 1     
Module nbit_csa__parameterized4__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     42 Bit         XORs := 1     
Module nbit_csa__parameterized5__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     45 Bit         XORs := 1     
Module nbit_csa__parameterized6__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     44 Bit         XORs := 1     
Module bit24_booth_wallace__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     29 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
Module nbit_register__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module nbit_register__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module nbit_register__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module nbit_register__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module nbit_register__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module nbit_register__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fpu1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module nbit_csa 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     31 Bit         XORs := 1     
Module nbit_csa__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     33 Bit         XORs := 1     
Module nbit_csa__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     33 Bit         XORs := 1     
Module nbit_csa__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module nbit_csa__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     36 Bit         XORs := 1     
Module nbit_csa__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     39 Bit         XORs := 1     
Module nbit_csa__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module nbit_csa__parameterized4__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     42 Bit         XORs := 1     
Module nbit_csa__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     42 Bit         XORs := 1     
Module nbit_csa__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     45 Bit         XORs := 1     
Module nbit_csa__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     44 Bit         XORs := 1     
Module bit24_booth_wallace 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     29 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
Module nbit_register__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module nbit_register__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module nbit_register__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module nbit_register__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module nbit_register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module nbit_register__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fpu1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module popcount12__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module popcount12__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module popcount12__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module popcount12__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module popcount12__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module popcount12__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module popcount12__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module popcount12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module nbit_register__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module nbit_register__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module spu1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 24    
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 16    
Module mex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 6     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 4     
Module stage2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	               17 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input    108 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 11    
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module eag__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module eag 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module nbit_register__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module exe2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module nbit_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module exe2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module nbit_csa__parameterized7__7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_csa__parameterized7__6 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_csa__parameterized7__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_csa__parameterized7__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_register__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module nbit_register__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module nbit_register__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fpu2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module nbit_csa__parameterized7__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_csa__parameterized7__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_csa__parameterized7__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_csa__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     27 Bit         XORs := 1     
Module nbit_register__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module nbit_register__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module nbit_register__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nbit_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fpu2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module nbit_register__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module spu2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      7 Bit       Adders := 2     
Module stage3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               17 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module stage5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   1024 Bit        Muxes := 2     
	   2 Input   1024 Bit        Muxes := 7     
	   5 Input   1024 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 4     
	   4 Input    169 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 10    
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module nbit_ndepth_queue__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module lmring 
Detailed RTL Component Info : 
+---Registers : 
	              350 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   4 Input    191 Bit        Muxes := 1     
	   4 Input    179 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module fpu3__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module bindec__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module stage4__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               17 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module bindec__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module stage4__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               17 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module bindec__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module stage4__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               17 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module bindec__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module stage4__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               17 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module bindec__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module stage4__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               17 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module bindec__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module stage4__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               17 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module bindec__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module stage4__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               17 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module fpu3__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fpu3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 9     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module spu3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module bindec__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module stage4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               17 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    161 Bit        Muxes := 1     
	   4 Input    152 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module unit__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 20    
	   3 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 20    
	   3 Input    192 Bit        Muxes := 4     
	   4 Input    192 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 21    
Module nbit_ndepth_queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module bindec__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module nbit_ndepth_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 5     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	   4 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 69    
Module nbit_ndepth_queue__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nbit_ndepth_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              342 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    342 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module lpf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top:/i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_fill_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_7_top:/\converter.wrap_narrow_insti_1 /\w_accum_reg[user][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__7/\inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__7/\inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__7/\inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__7/\inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/axi_smc/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/axi_smc/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/axi_smc/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/axi_smc/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__7/\inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__7/\inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__7/\inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/p_0_out_inferred__7/\inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/axi_smc/s01_nodesi_1/\s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/axi_smc/s01_nodesi_1/\s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/axi_smc/s01_nodesi_1/\s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/axi_smc/s01_nodesi_1/\s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/axi_smc/insti_2/\clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2__1.
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][8][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][9][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][10][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][11][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][12][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][16][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][31][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][30][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][29][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][28][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][27][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][26][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][25][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][24][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][23][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][22][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][21][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][20][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][19][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][18][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][17][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][31][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][30][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][29][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][28][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][27][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][26][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][25][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][24][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
INFO: [Synth 8-5544] ROM "bfb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:30 . Memory (MB): peak = 7043.461 ; gain = 3381.602 ; free physical = 107781 ; free virtual = 122930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|popcount12  | d          | 64x3          | LUT            | 
|popcount12  | d          | 64x3          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                                                                                                                                                               | RTL Object                       | Inference      | Size (Depth x Width) | Primitives      | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+-----------------+
|design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11   | 
|design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11   | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12   | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12   | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 24              | RAM32M16 x 2    | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 147             | RAM32M16 x 11   | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 147             | RAM32M16 x 11   | 
|design_2_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|design_2_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11   | 
|design_2_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11   | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12   | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12   | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 24              | RAM32M16 x 2    | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 147             | RAM32M16 x 11   | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 147             | RAM32M16 x 11   | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13   | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13   | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2    | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2    | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 138             | RAM32M16 x 10   | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 138             | RAM32M16 x 10   | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1    | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1    | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12   | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------+------------+----------+
|      |RTL Partition                                              |Replication |Instances |
+------+-----------------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall                               |           2|       437|
|2     |sc_exit_v1_0_8_top__GC0                                    |           1|       259|
|3     |sc_mmu_v1_0_7_top__GC0                                     |           2|       603|
|4     |sc_si_converter_v1_0_7_wrap_narrow__GC0                    |           1|      4397|
|5     |sc_si_converter_v1_0_7_top__GC0                            |           2|       191|
|6     |bd_ebcc_s00tr_0                                            |           1|       259|
|7     |sc_node_v1_0_10_upsizer                                    |           2|       784|
|8     |sc_node_v1_0_10_mi_handler__parameterized8__xdcDup__1__GC0 |           1|       814|
|9     |sc_node_v1_0_10_top__parameterized8__xdcDup__1__GC0        |           1|         6|
|10    |s00_nodes_imp_1699R9D__GC0                                 |           1|      2486|
|11    |bd_ebcc_s01tr_0                                            |           1|       259|
|12    |sc_node_v1_0_10_mi_handler__parameterized8__GC0            |           1|       814|
|13    |sc_node_v1_0_10_top__parameterized8__GC0                   |           1|         6|
|14    |s01_nodes_imp_1GKMD3__GC0                                  |           1|      2486|
|15    |bd_ebcc__GC0                                               |           1|      6092|
|16    |design_2_clk_wiz_0_0_clk_wiz__GC0                          |           1|         3|
|17    |stage1                                                     |           8|     32515|
|18    |stage2__GBM0                                               |           8|     18893|
|19    |stage2__GBM1                                               |           8|      8169|
|20    |stage3                                                     |           8|      8806|
|21    |stage5                                                     |           8|     12972|
|22    |lmring                                                     |           1|      6418|
|23    |unit__GC0                                                  |           1|     11151|
|24    |unit__parameterized0__GC0                                  |           1|     11156|
|25    |unit__parameterized1__GC0                                  |           1|     11156|
|26    |unit__parameterized2__GC0                                  |           1|     11149|
|27    |unit__parameterized3__GC0                                  |           1|     11156|
|28    |unit__parameterized4__GC0                                  |           1|     11149|
|29    |unit__parameterized5__GC0                                  |           1|     11149|
|30    |unit__parameterized6__GC0                                  |           1|     11126|
|31    |emax6__GC0                                                 |           1|     30684|
|32    |design_2__GC0                                              |           1|       269|
|33    |sc_si_converter_v1_0_7_wrap_narrow__GC0__1                 |           1|      4397|
|34    |sc_util_v1_0_4_axi_reg_stall__1                            |           1|      1492|
|35    |sc_util_v1_0_4_axi_reg_stall__2                            |           1|      1342|
|36    |sc_util_v1_0_4_axi_reg_stall__3                            |           1|        57|
|37    |sc_util_v1_0_4_axi_reg_stall__4                            |           4|       592|
|38    |sc_util_v1_0_4_axi_reg_stall__5                            |           4|       532|
|39    |sc_util_v1_0_4_axi_reg_stall__6                            |           2|       772|
|40    |sc_util_v1_0_4_axi_reg_stall__7                            |           2|       782|
|41    |sc_util_v1_0_4_axi_reg_stall__8                            |           2|       137|
|42    |sc_util_v1_0_4_axi_reg_stall__9                            |           2|       522|
|43    |sc_util_v1_0_4_axi_reg_stall__10                           |           2|       522|
|44    |lmring__1                                                  |           7|      5330|
+------+-----------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:02:59 . Memory (MB): peak = 7043.461 ; gain = 3381.602 ; free physical = 105962 ; free virtual = 121295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:44 ; elapsed = 00:03:31 . Memory (MB): peak = 7422.055 ; gain = 3760.195 ; free physical = 105587 ; free virtual = 120929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                                                                                                                                                               | RTL Object                       | Inference      | Size (Depth x Width) | Primitives      | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+-----------------+
|design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11   | 
|design_2_i/axi_smc/\inst/s00_nodes/s00_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11   | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12   | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12   | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 24              | RAM32M16 x 2    | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 147             | RAM32M16 x 11   | 
|design_2_i/axi_smc/s00_nodesi_0/\s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 147             | RAM32M16 x 11   | 
|design_2_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|design_2_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11   | 
|design_2_i/axi_smc/\inst/s01_nodes/s01_w_node/inst /inst_mi_handleri_1/\gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M16 x 11   | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12   | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2    | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12   | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 24              | RAM32M16 x 2    | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1    | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 147             | RAM32M16 x 11   | 
|design_2_i/axi_smc/s01_nodesi_1/\s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 147             | RAM32M16 x 11   | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13   | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13   | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2    | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 6               | RAM32M16 x 1    | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2    | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 138             | RAM32M16 x 10   | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 138             | RAM32M16 x 10   | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1    | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1    | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12   | 
|design_2_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------+------------+----------+
|      |RTL Partition                                              |Replication |Instances |
+------+-----------------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall                               |           2|       437|
|2     |sc_exit_v1_0_8_top__GC0                                    |           1|       259|
|3     |sc_mmu_v1_0_7_top__GC0                                     |           2|       603|
|4     |sc_si_converter_v1_0_7_wrap_narrow__GC0                    |           1|      4397|
|5     |sc_si_converter_v1_0_7_top__GC0                            |           2|       191|
|6     |bd_ebcc_s00tr_0                                            |           1|       259|
|7     |sc_node_v1_0_10_upsizer                                    |           2|       766|
|8     |sc_node_v1_0_10_mi_handler__parameterized8__xdcDup__1__GC0 |           1|       814|
|9     |sc_node_v1_0_10_top__parameterized8__xdcDup__1__GC0        |           1|         6|
|10    |s00_nodes_imp_1699R9D__GC0                                 |           1|      2486|
|11    |bd_ebcc_s01tr_0                                            |           1|       259|
|12    |sc_node_v1_0_10_mi_handler__parameterized8__GC0            |           1|       814|
|13    |sc_node_v1_0_10_top__parameterized8__GC0                   |           1|         6|
|14    |s01_nodes_imp_1GKMD3__GC0                                  |           1|      2486|
|15    |bd_ebcc__GC0                                               |           1|      6092|
|16    |design_2_clk_wiz_0_0_clk_wiz__GC0                          |           1|         3|
|17    |stage1                                                     |           8|     32514|
|18    |stage2__GBM0                                               |           6|     18915|
|19    |stage2__GBM1                                               |           1|      8160|
|20    |stage3                                                     |           8|      8792|
|21    |stage5                                                     |           8|     12972|
|22    |lmring                                                     |           1|      5403|
|23    |unit__GC0                                                  |           1|     10831|
|24    |unit__parameterized2__GC0                                  |           1|     10829|
|25    |unit__parameterized3__GC0                                  |           1|     10836|
|26    |unit__parameterized4__GC0                                  |           1|     10829|
|27    |unit__parameterized5__GC0                                  |           1|     10829|
|28    |unit__parameterized6__GC0                                  |           1|     10806|
|29    |emax6__GC0                                                 |           1|     29664|
|30    |design_2__GC0                                              |           1|       269|
|31    |sc_si_converter_v1_0_7_wrap_narrow__GC0__1                 |           1|      4397|
|32    |sc_util_v1_0_4_axi_reg_stall__1                            |           1|      1492|
|33    |sc_util_v1_0_4_axi_reg_stall__2                            |           1|      1342|
|34    |sc_util_v1_0_4_axi_reg_stall__3                            |           1|        57|
|35    |sc_util_v1_0_4_axi_reg_stall__4                            |           4|       592|
|36    |sc_util_v1_0_4_axi_reg_stall__5                            |           4|       532|
|37    |sc_util_v1_0_4_axi_reg_stall__6                            |           2|       772|
|38    |sc_util_v1_0_4_axi_reg_stall__7                            |           2|       782|
|39    |sc_util_v1_0_4_axi_reg_stall__8                            |           2|       137|
|40    |sc_util_v1_0_4_axi_reg_stall__9                            |           2|       522|
|41    |sc_util_v1_0_4_axi_reg_stall__10                           |           2|       522|
|42    |lmring__1                                                  |           7|      5264|
|43    |stage2__GBM1__1                                            |           5|      8160|
|44    |design_2_emax6_0_0_GT0                                     |           1|     37911|
|45    |design_2_emax6_0_0_GT0__1                                  |           1|     37911|
+------+-----------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:10 ; elapsed = 00:04:15 . Memory (MB): peak = 7590.957 ; gain = 3929.098 ; free physical = 102361 ; free virtual = 117736
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------+------------+----------+
|      |RTL Partition                                              |Replication |Instances |
+------+-----------------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall                               |           1|       245|
|2     |sc_exit_v1_0_8_top__GC0                                    |           1|       144|
|3     |sc_mmu_v1_0_7_top__GC0                                     |           1|       330|
|4     |sc_si_converter_v1_0_7_wrap_narrow__GC0                    |           1|      2360|
|5     |sc_si_converter_v1_0_7_top__GC0                            |           1|       110|
|6     |bd_ebcc_s00tr_0                                            |           1|       159|
|7     |sc_node_v1_0_10_upsizer                                    |           1|       350|
|8     |sc_node_v1_0_10_mi_handler__parameterized8__xdcDup__1__GC0 |           1|       519|
|9     |sc_node_v1_0_10_top__parameterized8__xdcDup__1__GC0        |           1|         6|
|10    |s00_nodes_imp_1699R9D__GC0                                 |           1|      1442|
|11    |bd_ebcc_s01tr_0                                            |           1|       159|
|12    |sc_node_v1_0_10_mi_handler__parameterized8__GC0            |           1|       519|
|13    |sc_node_v1_0_10_top__parameterized8__GC0                   |           1|         6|
|14    |s01_nodes_imp_1GKMD3__GC0                                  |           1|      1442|
|15    |bd_ebcc__GC0                                               |           1|      4322|
|16    |design_2_clk_wiz_0_0_clk_wiz__GC0                          |           1|         3|
|17    |stage1                                                     |           8|      8923|
|18    |stage2__GBM0                                               |           6|      6033|
|19    |stage2__GBM1                                               |           1|      2436|
|20    |stage3                                                     |           1|      2895|
|21    |stage5                                                     |           8|      5677|
|22    |lmring                                                     |           1|      2166|
|23    |unit__GC0                                                  |           1|      6153|
|24    |unit__parameterized2__GC0                                  |           1|      6156|
|25    |unit__parameterized3__GC0                                  |           1|      6152|
|26    |unit__parameterized4__GC0                                  |           1|      6156|
|27    |unit__parameterized5__GC0                                  |           1|      6156|
|28    |unit__parameterized6__GC0                                  |           1|      6155|
|29    |emax6__GC0                                                 |           1|     14120|
|30    |design_2__GC0                                              |           1|       177|
|31    |sc_si_converter_v1_0_7_wrap_narrow__GC0__1                 |           1|      2360|
|32    |sc_util_v1_0_4_axi_reg_stall__1                            |           1|       878|
|33    |sc_util_v1_0_4_axi_reg_stall__2                            |           1|       788|
|34    |sc_util_v1_0_4_axi_reg_stall__3                            |           1|        17|
|35    |sc_util_v1_0_4_axi_reg_stall__4                            |           1|       340|
|36    |sc_util_v1_0_4_axi_reg_stall__5                            |           1|       302|
|37    |sc_util_v1_0_4_axi_reg_stall__6                            |           1|       446|
|38    |sc_util_v1_0_4_axi_reg_stall__7                            |           1|       452|
|39    |sc_util_v1_0_4_axi_reg_stall__8                            |           1|        65|
|40    |sc_util_v1_0_4_axi_reg_stall__9                            |           1|       296|
|41    |sc_util_v1_0_4_axi_reg_stall__10                           |           1|       296|
|42    |lmring__1                                                  |           1|      2094|
|43    |stage2__GBM1__1                                            |           1|      2436|
|44    |design_2_emax6_0_0_GT0                                     |           1|     14528|
|45    |design_2_emax6_0_0_GT0__1                                  |           1|     14528|
|46    |sc_util_v1_0_4_axi_reg_stall__11                           |           1|       245|
|47    |sc_util_v1_0_4_axi_reg_stall__12                           |           1|       340|
|48    |sc_util_v1_0_4_axi_reg_stall__13                           |           1|       340|
|49    |sc_util_v1_0_4_axi_reg_stall__14                           |           1|       302|
|50    |sc_util_v1_0_4_axi_reg_stall__15                           |           1|       302|
|51    |sc_util_v1_0_4_axi_reg_stall__16                           |           1|       446|
|52    |sc_util_v1_0_4_axi_reg_stall__17                           |           1|       452|
|53    |sc_util_v1_0_4_axi_reg_stall__18                           |           1|        65|
|54    |sc_mmu_v1_0_7_top__GC0__1                                  |           1|       330|
|55    |sc_util_v1_0_4_axi_reg_stall__19                           |           1|       296|
|56    |sc_si_converter_v1_0_7_top__GC0__1                         |           1|       110|
|57    |sc_node_v1_0_10_upsizer__2                                 |           1|       350|
|58    |sc_util_v1_0_4_axi_reg_stall__20                           |           1|       340|
|59    |sc_util_v1_0_4_axi_reg_stall__21                           |           1|       302|
|60    |sc_util_v1_0_4_axi_reg_stall__22                           |           1|       296|
|61    |stage3__1                                                  |           1|      2895|
|62    |stage3__2                                                  |           1|      2895|
|63    |lmring__2                                                  |           1|      2094|
|64    |stage3__3                                                  |           1|      2895|
|65    |lmring__3                                                  |           1|      2094|
|66    |stage2__GBM1__8                                            |           1|      2436|
|67    |stage3__4                                                  |           1|      2895|
|68    |lmring__4                                                  |           1|      2094|
|69    |stage2__GBM1__9                                            |           1|      2436|
|70    |stage3__5                                                  |           1|      2895|
|71    |lmring__5                                                  |           1|      2094|
|72    |stage2__GBM1__10                                           |           1|      2436|
|73    |stage3__6                                                  |           1|      2895|
|74    |lmring__6                                                  |           1|      2094|
|75    |stage2__GBM1__11                                           |           1|      2436|
|76    |stage3__7                                                  |           1|      2895|
|77    |lmring__7                                                  |           1|      2094|
+------+-----------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5777] Ignored max_fanout on net m_axi_rready because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:26 ; elapsed = 00:04:32 . Memory (MB): peak = 7768.180 ; gain = 4106.320 ; free physical = 102084 ; free virtual = 117655
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:27 ; elapsed = 00:04:33 . Memory (MB): peak = 7768.180 ; gain = 4106.320 ; free physical = 102091 ; free virtual = 117661
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:33 ; elapsed = 00:04:40 . Memory (MB): peak = 7768.180 ; gain = 4106.320 ; free physical = 102015 ; free virtual = 117585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:34 ; elapsed = 00:04:41 . Memory (MB): peak = 7768.180 ; gain = 4106.320 ; free physical = 102017 ; free virtual = 117587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:35 ; elapsed = 00:04:41 . Memory (MB): peak = 7768.180 ; gain = 4106.320 ; free physical = 102015 ; free virtual = 117585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:35 ; elapsed = 00:04:42 . Memory (MB): peak = 7768.180 ; gain = 4106.320 ; free physical = 102015 ; free virtual = 117585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     2|
|2     |BUFG_PS         |     1|
|3     |CARRY8          |  2098|
|4     |DSP_ALU         |    32|
|5     |DSP_A_B_DATA    |    32|
|6     |DSP_C_DATA      |    32|
|7     |DSP_MULTIPLIER  |    32|
|8     |DSP_M_DATA      |    32|
|9     |DSP_OUTPUT      |    32|
|10    |DSP_PREADD      |    32|
|11    |DSP_PREADD_DATA |    32|
|12    |LUT1            |   718|
|13    |LUT2            | 15048|
|14    |LUT3            | 25519|
|15    |LUT4            | 59837|
|16    |LUT5            | 37504|
|17    |LUT6            | 88147|
|18    |MUXF7           |   847|
|19    |MUXF8           |    56|
|20    |PLLE4_ADV       |     1|
|21    |PS8             |     1|
|22    |RAM16X1D        |     2|
|23    |RAM32M16        |   227|
|24    |RAM32X1D        |     4|
|25    |RAMB36E2        |   288|
|26    |SRL16           |     5|
|27    |SRL16E          |   244|
|28    |SRLC32E         |   548|
|29    |FDCE            | 66080|
|30    |FDPE            |  2164|
|31    |FDR             |    36|
|32    |FDRE            | 13240|
|33    |FDSE            |   257|
|34    |IBUFDS          |     1|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
|      |Instance                                                                                            |Module                                                     |Cells  |
+------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
|1     |top                                                                                                 |                                                           | 313131|
|2     |  design_2_i                                                                                        |design_2                                                   | 313131|
|3     |    axi_smc                                                                                         |design_2_axi_smc_0                                         |  22869|
|4     |      inst                                                                                          |bd_ebcc                                                    |  22869|
|5     |        clk_map                                                                                     |clk_map_imp_1WDPOJN                                        |    146|
|6     |          psr0                                                                                      |bd_ebcc_psr0_0                                             |     43|
|7     |            U0                                                                                      |proc_sys_reset_2096                                        |     43|
|8     |              EXT_LPF                                                                               |lpf_2097                                                   |      9|
|9     |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_2100                                              |      4|
|10    |              SEQ                                                                                   |sequence_psr_2098                                          |     33|
|11    |                SEQ_COUNTER                                                                         |upcnt_n_2099                                               |     13|
|12    |          psr_aclk                                                                                  |bd_ebcc_psr_aclk_0                                         |     52|
|13    |            U0                                                                                      |proc_sys_reset_2090                                        |     52|
|14    |              EXT_LPF                                                                               |lpf_2091                                                   |     18|
|15    |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_2094                                              |      5|
|16    |                \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_2095                                              |      5|
|17    |              SEQ                                                                                   |sequence_psr_2092                                          |     33|
|18    |                SEQ_COUNTER                                                                         |upcnt_n_2093                                               |     13|
|19    |          psr_aclk1                                                                                 |bd_ebcc_psr_aclk1_0                                        |     51|
|20    |            U0                                                                                      |proc_sys_reset                                             |     51|
|21    |              EXT_LPF                                                                               |lpf                                                        |     17|
|22    |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_2088                                              |      4|
|23    |                \ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |cdc_sync_2089                                              |      5|
|24    |              SEQ                                                                                   |sequence_psr_2086                                          |     33|
|25    |                SEQ_COUNTER                                                                         |upcnt_n_2087                                               |     13|
|26    |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_44FLG8                               |   2323|
|27    |          m00_exit                                                                                  |bd_ebcc_m00e_0                                             |   2323|
|28    |            inst                                                                                    |sc_exit_v1_0_8_top                                         |   2323|
|29    |              ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_2065                          |    255|
|30    |              aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_2066                          |    255|
|31    |              b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_2067                          |     18|
|32    |              exit_inst                                                                             |sc_exit_v1_0_8_exit                                        |    118|
|33    |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo                           |     87|
|34    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_2071                                |      2|
|35    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_2072                                |      2|
|36    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_2073                                |      2|
|37    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_2074                                |      2|
|38    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_2075                                |      2|
|39    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_2076                                |      3|
|40    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2077                                |      2|
|41    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2078                                |      2|
|42    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2079                                |      2|
|43    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2080                                |      2|
|44    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2081                                |      2|
|45    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2082                                |      2|
|46    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2083                                |      2|
|47    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2084                                |      2|
|48    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2085                                |      2|
|49    |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0           |     30|
|50    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2070                                |      3|
|51    |              r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_2068                          |    792|
|52    |              w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_2069                          |    882|
|53    |        m00_nodes                                                                                   |m00_nodes_imp_QC1J78                                       |   2366|
|54    |          m00_ar_node                                                                               |bd_ebcc_m00arn_0                                           |    379|
|55    |            inst                                                                                    |sc_node_v1_0_10_top                                        |    379|
|56    |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                 |    348|
|57    |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_2058                          |      3|
|58    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__xdcDup__1                            |    330|
|59    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                  |    330|
|60    |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__26                                           |     34|
|61    |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray                                               |     34|
|62    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                          |    193|
|63    |                      xpm_memory_base_inst                                                          |xpm_memory_base                                            |    193|
|64    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_2062                |     14|
|65    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_2063                |     13|
|66    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_2064                |     30|
|67    |                inst_ingress                                                                        |sc_node_v1_0_10_ingress                                    |     13|
|68    |                  inst_incoming_count                                                               |sc_util_v1_0_4_counter__parameterized2_2059                |     11|
|69    |                  inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized3_2060               |      1|
|70    |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_2061                               |      1|
|71    |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                 |     26|
|72    |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_10_arb_alg_rr_2055                            |     11|
|73    |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_4_counter_2056                                |      7|
|74    |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_4_counter_2057                                |      7|
|75    |          m00_aw_node                                                                               |bd_ebcc_m00awn_0                                           |    412|
|76    |            inst                                                                                    |sc_node_v1_0_10_top__parameterized0                        |    412|
|77    |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                 |    348|
|78    |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_2048                          |      3|
|79    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo                                       |    330|
|80    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                             |    330|
|81    |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__24                                           |     34|
|82    |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__25                                           |     34|
|83    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__2                                       |    193|
|84    |                      xpm_memory_base_inst                                                          |xpm_memory_base__2                                         |    193|
|85    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_2052                |     14|
|86    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_2053                |     13|
|87    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_2054                |     30|
|88    |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized0                    |     13|
|89    |                  inst_incoming_count                                                               |sc_util_v1_0_4_counter__parameterized2_2049                |     11|
|90    |                  inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized3_2050               |      1|
|91    |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_2051                               |      1|
|92    |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                 |     59|
|93    |                \gen_m_axis_arb_fifo.inst_axis_arb_fifo                                             |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1_2044      |     33|
|94    |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2046                                |      2|
|95    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2047                                |      3|
|96    |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_10_arb_alg_rr                                 |     12|
|97    |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_4_counter                                     |      6|
|98    |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_4_counter_2045                                |      7|
|99    |          m00_b_node                                                                                |bd_ebcc_m00bn_0                                            |    327|
|100   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized1                        |    327|
|101   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                 |    319|
|102   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized0__xdcDup__1            |    148|
|103   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1  |    148|
|104   |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__22                                           |     34|
|105   |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__23                                           |     34|
|106   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                          |     22|
|107   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                            |     22|
|108   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_2041                |     15|
|109   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_2042                |     13|
|110   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_2043                |     20|
|111   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized1                       |    143|
|112   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1             |    143|
|113   |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__20                                           |     34|
|114   |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__21                                           |     34|
|115   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                          |      8|
|116   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                            |      8|
|117   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_2038                |     14|
|118   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_2039                |     13|
|119   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_2040                |     28|
|120   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized0_2037            |     26|
|121   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_2035            |      3|
|122   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_2036                               |      3|
|123   |          m00_r_node                                                                                |bd_ebcc_m00rn_0                                            |    644|
|124   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized2                        |    644|
|125   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                 |    636|
|126   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized0                       |    149|
|127   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0             |    149|
|128   |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__18                                           |     34|
|129   |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__19                                           |     34|
|130   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__2                       |     22|
|131   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0__2                         |     22|
|132   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_2032                |     15|
|133   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_2033                |     13|
|134   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_2034                |     20|
|135   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                       |    459|
|136   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2             |    459|
|137   |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__16                                           |     34|
|138   |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__17                                           |     34|
|139   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2__1                       |    149|
|140   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__1                         |    149|
|141   |                    \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                          |    149|
|142   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                            |    149|
|143   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_2027                |     14|
|144   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_2028                |     13|
|145   |                    \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_2029                |     13|
|146   |                    \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_2030                |     13|
|147   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_2031                |     28|
|148   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized0                 |     26|
|149   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_2025            |      3|
|150   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_2026                               |      3|
|151   |          m00_w_node                                                                                |bd_ebcc_m00wn_0                                            |    604|
|152   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized3                        |    604|
|153   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                 |    531|
|154   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_2018                          |      3|
|155   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized4                       |    512|
|156   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized4             |    512|
|157   |                    \gen_async_clocks.inst_cdc_addra_to_rd_clk                                      |xpm_cdc_gray__14                                           |     34|
|158   |                    \gen_async_clocks.inst_cdc_addrb_to_wr_clk                                      |xpm_cdc_gray__15                                           |     34|
|159   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4__1                       |    174|
|160   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__1                         |    174|
|161   |                    \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4                          |    174|
|162   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4                            |    174|
|163   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_2020                |     13|
|164   |                    \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_2022                |     14|
|165   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_2021                |     13|
|166   |                    \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_2023                |     13|
|167   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_2024                |     30|
|168   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized3                    |     14|
|169   |                  inst_incoming_count                                                               |sc_util_v1_0_4_counter__parameterized2                     |     12|
|170   |                  inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized3                    |      1|
|171   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_2019                               |      1|
|172   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                 |     68|
|173   |                \gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late          |sc_util_v1_0_4_pipeline_2013                               |      7|
|174   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                     |sc_node_v1_0_10_fifo__parameterized3__xdcDup__1            |     30|
|175   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__1  |     30|
|176   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3                          |      2|
|177   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3                            |      2|
|178   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized3_2015                |      6|
|179   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized3_2016                |      6|
|180   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized4_2017                |     11|
|181   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                     |sc_node_v1_0_10_fifo__parameterized3                       |     30|
|182   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized3             |     30|
|183   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3__2                       |      2|
|184   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3__2                         |      2|
|185   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized3                     |      6|
|186   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized3_2014                |      6|
|187   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized4                     |     11|
|188   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_13E00UZ                             |   5797|
|189   |          s00_mmu                                                                                   |bd_ebcc_s00mmu_0                                           |   2577|
|190   |            inst                                                                                    |sc_mmu_v1_0_7_top__1                                       |   2577|
|191   |              ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_2005                          |    346|
|192   |              ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_2006                          |    311|
|193   |              aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_2007                          |    344|
|194   |              aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_2008                          |    320|
|195   |              b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_2009                          |     68|
|196   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave_2010                            |    114|
|197   |              r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_2011                          |    585|
|198   |              w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_2012                          |    450|
|199   |          s00_si_converter                                                                          |bd_ebcc_s00sic_0                                           |   3061|
|200   |            inst                                                                                    |sc_si_converter_v1_0_7_top__1                              |   3061|
|201   |              \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_7_wrap_narrow_1639                    |   2974|
|202   |                ar_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall_1656                          |    370|
|203   |                aw_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall_1657                          |    384|
|204   |                \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_1658      |    143|
|205   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1982                                |      2|
|206   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1983                                |      2|
|207   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1984                                |      2|
|208   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1985                                |      2|
|209   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1986                                |      2|
|210   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1987                                |      2|
|211   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1988                                |      2|
|212   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1989                                |      2|
|213   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1990                                |      3|
|214   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1991                                |      3|
|215   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1992                                |      4|
|216   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1993                                |      2|
|217   |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1994                                |      3|
|218   |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1995                                |      3|
|219   |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1996                                |      4|
|220   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1997                                |      2|
|221   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1998                                |      2|
|222   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1999                                |      6|
|223   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2000                                |      2|
|224   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2001                                |      7|
|225   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2002                                |      3|
|226   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2003                                |      2|
|227   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_2004                                |      2|
|228   |                \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_7_offset_fifo_1659                    |    606|
|229   |                  cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_1839      |    134|
|230   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1970                                |     10|
|231   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_1971                                |      3|
|232   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_1972                                |      4|
|233   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1973                                |      9|
|234   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1974                                |     11|
|235   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1975                                |      2|
|236   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1976                                |      2|
|237   |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1977                                |      7|
|238   |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1978                                |      2|
|239   |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1979                                |      2|
|240   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1980                                |      3|
|241   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1981                                |      3|
|242   |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1840                |      1|
|243   |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1841                |      1|
|244   |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1842                |      1|
|245   |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1843                |      1|
|246   |                  \gen_srls[104].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1844                |      1|
|247   |                  \gen_srls[105].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1845                |      1|
|248   |                  \gen_srls[106].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1846                |      1|
|249   |                  \gen_srls[107].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1847                |      1|
|250   |                  \gen_srls[108].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1848                |      1|
|251   |                  \gen_srls[109].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1849                |      1|
|252   |                  \gen_srls[110].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1850                |      1|
|253   |                  \gen_srls[111].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1851                |      1|
|254   |                  \gen_srls[112].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1852                |      1|
|255   |                  \gen_srls[113].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1853                |      1|
|256   |                  \gen_srls[114].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1854                |      1|
|257   |                  \gen_srls[115].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1855                |      1|
|258   |                  \gen_srls[116].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1856                |      1|
|259   |                  \gen_srls[117].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1857                |      1|
|260   |                  \gen_srls[118].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1858                |      1|
|261   |                  \gen_srls[119].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1859                |      1|
|262   |                  \gen_srls[120].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1860                |      1|
|263   |                  \gen_srls[121].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1861                |      1|
|264   |                  \gen_srls[122].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1862                |      1|
|265   |                  \gen_srls[123].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1863                |      1|
|266   |                  \gen_srls[124].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1864                |      1|
|267   |                  \gen_srls[125].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1865                |      1|
|268   |                  \gen_srls[126].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1866                |      1|
|269   |                  \gen_srls[127].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1867                |      1|
|270   |                  \gen_srls[128].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1868                |      1|
|271   |                  \gen_srls[129].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1869                |      1|
|272   |                  \gen_srls[130].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1870                |      1|
|273   |                  \gen_srls[131].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1871                |      1|
|274   |                  \gen_srls[132].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1872                |      1|
|275   |                  \gen_srls[133].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1873                |      1|
|276   |                  \gen_srls[134].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1874                |      1|
|277   |                  \gen_srls[135].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1875                |      1|
|278   |                  \gen_srls[136].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1876                |      1|
|279   |                  \gen_srls[137].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1877                |      1|
|280   |                  \gen_srls[138].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1878                |      1|
|281   |                  \gen_srls[139].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1879                |      1|
|282   |                  \gen_srls[140].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1880                |      1|
|283   |                  \gen_srls[141].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1881                |      1|
|284   |                  \gen_srls[142].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1882                |      1|
|285   |                  \gen_srls[143].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1883                |      1|
|286   |                  \gen_srls[145].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1884                |      1|
|287   |                  \gen_srls[146].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1885                |      7|
|288   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1886                |      2|
|289   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1887                |      1|
|290   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1888                |      1|
|291   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1889                |      1|
|292   |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1890                |      1|
|293   |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1891                |      1|
|294   |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1892                |      1|
|295   |                  \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1893                |      1|
|296   |                  \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1894                |      1|
|297   |                  \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1895                |      1|
|298   |                  \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1896                |      1|
|299   |                  \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1897                |      1|
|300   |                  \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1898                |      1|
|301   |                  \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1899                |      1|
|302   |                  \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1900                |      1|
|303   |                  \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1901                |      1|
|304   |                  \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1902                |      1|
|305   |                  \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1903                |      1|
|306   |                  \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1904                |      1|
|307   |                  \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1905                |      1|
|308   |                  \gen_srls[36].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1906                |      1|
|309   |                  \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1907                |      1|
|310   |                  \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1908                |      1|
|311   |                  \gen_srls[39].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1909                |      1|
|312   |                  \gen_srls[40].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1910                |      1|
|313   |                  \gen_srls[41].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1911                |      1|
|314   |                  \gen_srls[42].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1912                |      1|
|315   |                  \gen_srls[43].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1913                |      1|
|316   |                  \gen_srls[44].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1914                |      1|
|317   |                  \gen_srls[45].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1915                |      1|
|318   |                  \gen_srls[46].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1916                |      1|
|319   |                  \gen_srls[47].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1917                |      1|
|320   |                  \gen_srls[48].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1918                |      1|
|321   |                  \gen_srls[49].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1919                |      1|
|322   |                  \gen_srls[50].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1920                |      1|
|323   |                  \gen_srls[51].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1921                |      1|
|324   |                  \gen_srls[52].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1922                |      1|
|325   |                  \gen_srls[53].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1923                |      1|
|326   |                  \gen_srls[54].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1924                |      1|
|327   |                  \gen_srls[55].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1925                |      1|
|328   |                  \gen_srls[56].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1926                |      1|
|329   |                  \gen_srls[57].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1927                |      1|
|330   |                  \gen_srls[58].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1928                |      1|
|331   |                  \gen_srls[59].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1929                |      1|
|332   |                  \gen_srls[60].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1930                |      1|
|333   |                  \gen_srls[61].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1931                |      1|
|334   |                  \gen_srls[62].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1932                |      1|
|335   |                  \gen_srls[63].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1933                |      1|
|336   |                  \gen_srls[64].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1934                |      1|
|337   |                  \gen_srls[65].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1935                |      1|
|338   |                  \gen_srls[66].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1936                |      1|
|339   |                  \gen_srls[67].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1937                |      1|
|340   |                  \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1938                |      1|
|341   |                  \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1939                |      1|
|342   |                  \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1940                |      1|
|343   |                  \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1941                |      1|
|344   |                  \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1942                |      1|
|345   |                  \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1943                |      1|
|346   |                  \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1944                |      1|
|347   |                  \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1945                |      1|
|348   |                  \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1946                |      1|
|349   |                  \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1947                |      1|
|350   |                  \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1948                |      1|
|351   |                  \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1949                |      1|
|352   |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1950                |      1|
|353   |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1951                |      1|
|354   |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1952                |      1|
|355   |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1953                |      1|
|356   |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1954                |      1|
|357   |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1955                |      1|
|358   |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1956                |      1|
|359   |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1957                |      1|
|360   |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1958                |      1|
|361   |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1959                |      1|
|362   |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1960                |      1|
|363   |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1961                |      1|
|364   |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1962                |      1|
|365   |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1963                |      1|
|366   |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1964                |      1|
|367   |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1965                |      1|
|368   |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1966                |      1|
|369   |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1967                |      1|
|370   |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1968                |      1|
|371   |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1969                |      1|
|372   |                w_cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_1660      |    253|
|373   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1819                                |      3|
|374   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1820                                |      2|
|375   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1821                                |      2|
|376   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1822                                |      5|
|377   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1823                                |      4|
|378   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1824                                |      3|
|379   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1825                                |      3|
|380   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1826                                |      4|
|381   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1827                                |      3|
|382   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1828                                |      3|
|383   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1829                                |      4|
|384   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1830                                |      2|
|385   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1831                                |      2|
|386   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1832                                |      2|
|387   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1833                                |      2|
|388   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1834                                |      2|
|389   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1835                                |      2|
|390   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1836                                |      2|
|391   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1837                                |      2|
|392   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1838                                |      2|
|393   |                w_payld_fifo                                                                        |sc_si_converter_v1_0_7_offset_fifo__parameterized0_1661    |    539|
|394   |                  cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_1662      |    153|
|395   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1807                                |     11|
|396   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_1808                                |     17|
|397   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_1809                                |     14|
|398   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1810                                |      2|
|399   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1811                                |      2|
|400   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1812                                |      2|
|401   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1813                                |      2|
|402   |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1814                                |      6|
|403   |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1815                                |      7|
|404   |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1816                                |      3|
|405   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1817                                |      4|
|406   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1818                                |      4|
|407   |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1663                |      1|
|408   |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1664                |      1|
|409   |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1665                |      1|
|410   |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1666                |      1|
|411   |                  \gen_srls[104].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1667                |      1|
|412   |                  \gen_srls[105].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1668                |      1|
|413   |                  \gen_srls[106].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1669                |      1|
|414   |                  \gen_srls[107].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1670                |      1|
|415   |                  \gen_srls[108].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1671                |      1|
|416   |                  \gen_srls[109].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1672                |      1|
|417   |                  \gen_srls[110].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1673                |      1|
|418   |                  \gen_srls[111].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1674                |      1|
|419   |                  \gen_srls[112].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1675                |      1|
|420   |                  \gen_srls[113].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1676                |      1|
|421   |                  \gen_srls[114].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1677                |      1|
|422   |                  \gen_srls[115].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1678                |      1|
|423   |                  \gen_srls[116].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1679                |      1|
|424   |                  \gen_srls[117].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1680                |      1|
|425   |                  \gen_srls[118].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1681                |      1|
|426   |                  \gen_srls[119].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1682                |      1|
|427   |                  \gen_srls[120].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1683                |      1|
|428   |                  \gen_srls[121].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1684                |      1|
|429   |                  \gen_srls[122].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1685                |      1|
|430   |                  \gen_srls[123].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1686                |      1|
|431   |                  \gen_srls[124].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1687                |      1|
|432   |                  \gen_srls[125].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1688                |      1|
|433   |                  \gen_srls[126].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1689                |      1|
|434   |                  \gen_srls[127].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1690                |      1|
|435   |                  \gen_srls[128].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1691                |      1|
|436   |                  \gen_srls[129].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1692                |      1|
|437   |                  \gen_srls[130].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1693                |      1|
|438   |                  \gen_srls[131].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1694                |      1|
|439   |                  \gen_srls[132].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1695                |      1|
|440   |                  \gen_srls[133].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1696                |      1|
|441   |                  \gen_srls[134].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1697                |      1|
|442   |                  \gen_srls[135].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1698                |      1|
|443   |                  \gen_srls[136].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1699                |      1|
|444   |                  \gen_srls[137].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1700                |      1|
|445   |                  \gen_srls[138].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1701                |      1|
|446   |                  \gen_srls[139].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1702                |      1|
|447   |                  \gen_srls[140].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1703                |      1|
|448   |                  \gen_srls[141].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1704                |      1|
|449   |                  \gen_srls[142].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1705                |      1|
|450   |                  \gen_srls[143].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1706                |      1|
|451   |                  \gen_srls[144].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1707                |      1|
|452   |                  \gen_srls[145].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1708                |      1|
|453   |                  \gen_srls[146].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1709                |      1|
|454   |                  \gen_srls[147].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1710                |      1|
|455   |                  \gen_srls[148].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1711                |      1|
|456   |                  \gen_srls[149].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1712                |      1|
|457   |                  \gen_srls[150].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1713                |      1|
|458   |                  \gen_srls[151].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1714                |      1|
|459   |                  \gen_srls[152].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1715                |      1|
|460   |                  \gen_srls[153].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1716                |      1|
|461   |                  \gen_srls[154].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1717                |      1|
|462   |                  \gen_srls[155].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1718                |      1|
|463   |                  \gen_srls[156].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1719                |      1|
|464   |                  \gen_srls[157].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1720                |      1|
|465   |                  \gen_srls[158].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1721                |      1|
|466   |                  \gen_srls[159].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1722                |      1|
|467   |                  \gen_srls[160].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1723                |      1|
|468   |                  \gen_srls[161].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1724                |      1|
|469   |                  \gen_srls[162].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1725                |      1|
|470   |                  \gen_srls[163].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1726                |      1|
|471   |                  \gen_srls[164].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1727                |      1|
|472   |                  \gen_srls[165].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1728                |      1|
|473   |                  \gen_srls[166].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1729                |      1|
|474   |                  \gen_srls[167].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1730                |      1|
|475   |                  \gen_srls[168].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1731                |      1|
|476   |                  \gen_srls[169].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1732                |      1|
|477   |                  \gen_srls[170].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1733                |      1|
|478   |                  \gen_srls[171].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1734                |      1|
|479   |                  \gen_srls[172].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1735                |      1|
|480   |                  \gen_srls[173].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1736                |      1|
|481   |                  \gen_srls[174].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1737                |      1|
|482   |                  \gen_srls[175].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1738                |      1|
|483   |                  \gen_srls[176].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1739                |      1|
|484   |                  \gen_srls[177].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1740                |      1|
|485   |                  \gen_srls[178].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1741                |      1|
|486   |                  \gen_srls[179].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1742                |      1|
|487   |                  \gen_srls[180].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1743                |      1|
|488   |                  \gen_srls[181].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1744                |      1|
|489   |                  \gen_srls[182].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1745                |      1|
|490   |                  \gen_srls[183].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1746                |      1|
|491   |                  \gen_srls[184].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1747                |      1|
|492   |                  \gen_srls[185].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1748                |      1|
|493   |                  \gen_srls[186].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1749                |      1|
|494   |                  \gen_srls[187].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1750                |      1|
|495   |                  \gen_srls[188].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1751                |      1|
|496   |                  \gen_srls[189].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1752                |      1|
|497   |                  \gen_srls[190].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1753                |      1|
|498   |                  \gen_srls[191].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1754                |      1|
|499   |                  \gen_srls[192].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1755                |      1|
|500   |                  \gen_srls[193].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1756                |      1|
|501   |                  \gen_srls[194].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1757                |      1|
|502   |                  \gen_srls[195].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1758                |      1|
|503   |                  \gen_srls[196].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1759                |      1|
|504   |                  \gen_srls[197].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1760                |      1|
|505   |                  \gen_srls[198].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1761                |      1|
|506   |                  \gen_srls[199].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1762                |      1|
|507   |                  \gen_srls[200].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1763                |      1|
|508   |                  \gen_srls[201].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1764                |      1|
|509   |                  \gen_srls[202].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1765                |      1|
|510   |                  \gen_srls[203].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1766                |      1|
|511   |                  \gen_srls[204].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1767                |      1|
|512   |                  \gen_srls[205].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1768                |      1|
|513   |                  \gen_srls[206].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1769                |      1|
|514   |                  \gen_srls[207].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1770                |      1|
|515   |                  \gen_srls[208].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1771                |      1|
|516   |                  \gen_srls[209].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1772                |      1|
|517   |                  \gen_srls[210].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1773                |      1|
|518   |                  \gen_srls[211].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1774                |      1|
|519   |                  \gen_srls[212].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1775                |      1|
|520   |                  \gen_srls[213].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1776                |      1|
|521   |                  \gen_srls[214].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1777                |      1|
|522   |                  \gen_srls[215].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1778                |      1|
|523   |                  \gen_srls[216].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1779                |      1|
|524   |                  \gen_srls[217].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1780                |      1|
|525   |                  \gen_srls[218].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1781                |      1|
|526   |                  \gen_srls[219].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1782                |      1|
|527   |                  \gen_srls[220].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1783                |      1|
|528   |                  \gen_srls[221].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1784                |      1|
|529   |                  \gen_srls[222].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1785                |      1|
|530   |                  \gen_srls[223].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1786                |      8|
|531   |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1787                |      1|
|532   |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1788                |      1|
|533   |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1789                |      1|
|534   |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1790                |      1|
|535   |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1791                |      1|
|536   |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1792                |      1|
|537   |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1793                |      1|
|538   |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1794                |      1|
|539   |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1795                |      1|
|540   |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1796                |      1|
|541   |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1797                |      1|
|542   |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1798                |      1|
|543   |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1799                |      1|
|544   |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1800                |      1|
|545   |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1801                |      1|
|546   |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1802                |      1|
|547   |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1803                |      1|
|548   |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1804                |      1|
|549   |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1805                |      1|
|550   |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1806                |      1|
|551   |              splitter_inst                                                                         |sc_si_converter_v1_0_7_splitter_1640                       |     85|
|552   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5_1641      |     84|
|553   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1642                                |      2|
|554   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1643                                |      2|
|555   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1644                                |      2|
|556   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1645                                |      2|
|557   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1646                                |      3|
|558   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1647                                |      2|
|559   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1648                                |      2|
|560   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1649                                |      2|
|561   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1650                                |      2|
|562   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1651                                |      2|
|563   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1652                                |      2|
|564   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1653                                |      2|
|565   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1654                                |      2|
|566   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1655                                |      2|
|567   |          s00_transaction_regulator                                                                 |bd_ebcc_s00tr_0                                            |    159|
|568   |            inst                                                                                    |sc_transaction_regulator_v1_0_8_top                        |    159|
|569   |              \gen_endpoint.gen_r_singleorder.r_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder_1603           |     78|
|570   |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1_1622      |     78|
|571   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1623                                |      2|
|572   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1624                                |      2|
|573   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1625                                |      2|
|574   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1626                                |      2|
|575   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1627                                |      2|
|576   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1628                                |      2|
|577   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1629                                |      3|
|578   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1630                                |      2|
|579   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1631                                |      2|
|580   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1632                                |      2|
|581   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1633                                |      2|
|582   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1634                                |      2|
|583   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1635                                |      2|
|584   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1636                                |      2|
|585   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1637                                |      2|
|586   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1638                                |      2|
|587   |              \gen_endpoint.gen_w_singleorder.w_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder_1604           |     79|
|588   |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1_1605      |     79|
|589   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1606                                |      2|
|590   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1607                                |      2|
|591   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1608                                |      2|
|592   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1609                                |      2|
|593   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1610                                |      2|
|594   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1611                                |      2|
|595   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1612                                |      3|
|596   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1613                                |      2|
|597   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1614                                |      2|
|598   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1615                                |      2|
|599   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1616                                |      2|
|600   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1617                                |      2|
|601   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1618                                |      2|
|602   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1619                                |      2|
|603   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1620                                |      2|
|604   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1621                                |      2|
|605   |        s00_nodes                                                                                   |s00_nodes_imp_1699R9D                                      |   2317|
|606   |          s00_ar_node                                                                               |bd_ebcc_sarn_0                                             |    333|
|607   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized4__xdcDup__1             |    333|
|608   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized4__xdcDup__1      |    326|
|609   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized5__xdcDup__1            |     76|
|610   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1  |     76|
|611   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5__7                       |     21|
|612   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5__7                         |     21|
|613   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1600                |     14|
|614   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1601                |     13|
|615   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1602                |     21|
|616   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized6__xdcDup__1            |    239|
|617   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1  |    239|
|618   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__5                       |    174|
|619   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__5                         |    174|
|620   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1597                |     14|
|621   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1598                |     13|
|622   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1599                |     29|
|623   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_1596            |      9|
|624   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized4_1594            |      3|
|625   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1595                               |      3|
|626   |          s00_aw_node                                                                               |bd_ebcc_sawn_0                                             |    333|
|627   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized5__xdcDup__1             |    333|
|628   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized5__xdcDup__1      |    326|
|629   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized5__xdcDup__2            |     76|
|630   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__2  |     76|
|631   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5__6                       |     21|
|632   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5__6                         |     21|
|633   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1591                |     14|
|634   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1592                |     13|
|635   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1593                |     21|
|636   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized6__xdcDup__2            |    239|
|637   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__2  |    239|
|638   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__4                       |    174|
|639   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__4                         |    174|
|640   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1588                |     14|
|641   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1589                |     13|
|642   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1590                |     29|
|643   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_1587            |      9|
|644   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized5_1585            |      3|
|645   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1586                               |      3|
|646   |          s00_b_node                                                                                |bd_ebcc_sbn_0                                              |    162|
|647   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized6__xdcDup__1             |    162|
|648   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized6__xdcDup__1      |    155|
|649   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__parameterized7__xdcDup__1            |     69|
|650   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__1  |     69|
|651   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__5                       |      4|
|652   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7__5                         |      4|
|653   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1582                |     14|
|654   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1583                |     13|
|655   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1584                |     29|
|656   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized8__xdcDup__1            |     83|
|657   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized8__xdcDup__1  |     83|
|658   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8__2                       |     27|
|659   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8__2                         |     27|
|660   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1579                |     14|
|661   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1580                |     13|
|662   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1581                |     21|
|663   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized6_1577               |      1|
|664   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1578                               |      1|
|665   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_1575            |      3|
|666   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1576                               |      3|
|667   |          s00_r_node                                                                                |bd_ebcc_srn_0                                              |    614|
|668   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized7__xdcDup__1             |    614|
|669   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized7__xdcDup__1      |    607|
|670   |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer_1564                             |      3|
|671   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__parameterized7__xdcDup__2            |     68|
|672   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__2  |     68|
|673   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__4                       |      4|
|674   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7__4                         |      4|
|675   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1572                |     13|
|676   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1573                |     13|
|677   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1574                |     29|
|678   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized9__xdcDup__1            |    533|
|679   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized9__xdcDup__1  |    533|
|680   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9__2                       |    159|
|681   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__2                         |    159|
|682   |                    \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9__3                       |    159|
|683   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__3                         |    159|
|684   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1567                |     14|
|685   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1568                |     13|
|686   |                    \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1569                |     14|
|687   |                    \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1570                |     13|
|688   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1571                |     21|
|689   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized7_1565               |      1|
|690   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1566                               |      1|
|691   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_1562            |      3|
|692   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1563                               |      3|
|693   |          s00_w_node                                                                                |bd_ebcc_swn_0                                              |    875|
|694   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized8__xdcDup__1             |    875|
|695   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized8__xdcDup__1      |    868|
|696   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_1550                          |      4|
|697   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized10__xdcDup__1           |     76|
|698   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized10__xdcDup__1 |     76|
|699   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5__5                       |     21|
|700   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5__5                         |     21|
|701   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1559                |     14|
|702   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1560                |     13|
|703   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1561                |     21|
|704   |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer_1551                               |    350|
|705   |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized8_1558               |      6|
|706   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized11__xdcDup__1           |    427|
|707   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized11__xdcDup__1 |    427|
|708   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10__2                      |    164|
|709   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10__2                        |    164|
|710   |                    \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10__3                      |    164|
|711   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10__3                        |    164|
|712   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1553                |     13|
|713   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1554                |     13|
|714   |                    \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1555                |     14|
|715   |                    \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1556                |     13|
|716   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1557                |     34|
|717   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_1552            |      9|
|718   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized6_1548            |      3|
|719   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1549                               |      3|
|720   |        s01_entry_pipeline                                                                          |s01_entry_pipeline_imp_68ZHQN                              |   5797|
|721   |          s01_mmu                                                                                   |bd_ebcc_s01mmu_0                                           |   2577|
|722   |            inst                                                                                    |sc_mmu_v1_0_7_top                                          |   2577|
|723   |              ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_1541                          |    346|
|724   |              ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_1542                          |    311|
|725   |              aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_1543                          |    344|
|726   |              aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_1544                          |    320|
|727   |              b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1545                          |     68|
|728   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave                                 |    114|
|729   |              r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1546                          |    585|
|730   |              w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_1547                          |    450|
|731   |          s01_si_converter                                                                          |bd_ebcc_s01sic_0                                           |   3061|
|732   |            inst                                                                                    |sc_si_converter_v1_0_7_top                                 |   3061|
|733   |              \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_7_wrap_narrow                         |   2974|
|734   |                ar_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall                               |    370|
|735   |                aw_reg_slice                                                                        |sc_util_v1_0_4_axi_reg_stall_1199                          |    384|
|736   |                \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2           |    143|
|737   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1518                                |      2|
|738   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1519                                |      2|
|739   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1520                                |      2|
|740   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1521                                |      2|
|741   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1522                                |      2|
|742   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1523                                |      2|
|743   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1524                                |      2|
|744   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1525                                |      2|
|745   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1526                                |      3|
|746   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1527                                |      3|
|747   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1528                                |      4|
|748   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1529                                |      2|
|749   |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1530                                |      3|
|750   |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1531                                |      3|
|751   |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1532                                |      4|
|752   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1533                                |      2|
|753   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1534                                |      2|
|754   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1535                                |      6|
|755   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1536                                |      2|
|756   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1537                                |      7|
|757   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1538                                |      3|
|758   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1539                                |      2|
|759   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1540                                |      2|
|760   |                \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_7_offset_fifo                         |    606|
|761   |                  cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_1375      |    134|
|762   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1506                                |     10|
|763   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_1507                                |      3|
|764   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_1508                                |      4|
|765   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1509                                |      9|
|766   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1510                                |     11|
|767   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1511                                |      2|
|768   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1512                                |      2|
|769   |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1513                                |      7|
|770   |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1514                                |      2|
|771   |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1515                                |      2|
|772   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1516                                |      3|
|773   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1517                                |      3|
|774   |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1376                |      1|
|775   |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1377                |      1|
|776   |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1378                |      1|
|777   |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1379                |      1|
|778   |                  \gen_srls[104].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1380                |      1|
|779   |                  \gen_srls[105].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1381                |      1|
|780   |                  \gen_srls[106].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1382                |      1|
|781   |                  \gen_srls[107].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1383                |      1|
|782   |                  \gen_srls[108].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1384                |      1|
|783   |                  \gen_srls[109].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1385                |      1|
|784   |                  \gen_srls[110].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1386                |      1|
|785   |                  \gen_srls[111].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1387                |      1|
|786   |                  \gen_srls[112].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1388                |      1|
|787   |                  \gen_srls[113].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1389                |      1|
|788   |                  \gen_srls[114].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1390                |      1|
|789   |                  \gen_srls[115].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1391                |      1|
|790   |                  \gen_srls[116].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1392                |      1|
|791   |                  \gen_srls[117].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1393                |      1|
|792   |                  \gen_srls[118].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1394                |      1|
|793   |                  \gen_srls[119].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1395                |      1|
|794   |                  \gen_srls[120].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1396                |      1|
|795   |                  \gen_srls[121].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1397                |      1|
|796   |                  \gen_srls[122].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1398                |      1|
|797   |                  \gen_srls[123].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1399                |      1|
|798   |                  \gen_srls[124].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1400                |      1|
|799   |                  \gen_srls[125].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1401                |      1|
|800   |                  \gen_srls[126].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1402                |      1|
|801   |                  \gen_srls[127].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1403                |      1|
|802   |                  \gen_srls[128].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1404                |      1|
|803   |                  \gen_srls[129].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1405                |      1|
|804   |                  \gen_srls[130].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1406                |      1|
|805   |                  \gen_srls[131].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1407                |      1|
|806   |                  \gen_srls[132].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1408                |      1|
|807   |                  \gen_srls[133].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1409                |      1|
|808   |                  \gen_srls[134].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1410                |      1|
|809   |                  \gen_srls[135].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1411                |      1|
|810   |                  \gen_srls[136].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1412                |      1|
|811   |                  \gen_srls[137].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1413                |      1|
|812   |                  \gen_srls[138].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1414                |      1|
|813   |                  \gen_srls[139].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1415                |      1|
|814   |                  \gen_srls[140].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1416                |      1|
|815   |                  \gen_srls[141].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1417                |      1|
|816   |                  \gen_srls[142].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1418                |      1|
|817   |                  \gen_srls[143].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1419                |      1|
|818   |                  \gen_srls[145].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1420                |      1|
|819   |                  \gen_srls[146].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1421                |      7|
|820   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1422                |      2|
|821   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1423                |      1|
|822   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1424                |      1|
|823   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1425                |      1|
|824   |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1426                |      1|
|825   |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1427                |      1|
|826   |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1428                |      1|
|827   |                  \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1429                |      1|
|828   |                  \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1430                |      1|
|829   |                  \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1431                |      1|
|830   |                  \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1432                |      1|
|831   |                  \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1433                |      1|
|832   |                  \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1434                |      1|
|833   |                  \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1435                |      1|
|834   |                  \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1436                |      1|
|835   |                  \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1437                |      1|
|836   |                  \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1438                |      1|
|837   |                  \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1439                |      1|
|838   |                  \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1440                |      1|
|839   |                  \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1441                |      1|
|840   |                  \gen_srls[36].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1442                |      1|
|841   |                  \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1443                |      1|
|842   |                  \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1444                |      1|
|843   |                  \gen_srls[39].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1445                |      1|
|844   |                  \gen_srls[40].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1446                |      1|
|845   |                  \gen_srls[41].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1447                |      1|
|846   |                  \gen_srls[42].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1448                |      1|
|847   |                  \gen_srls[43].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1449                |      1|
|848   |                  \gen_srls[44].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1450                |      1|
|849   |                  \gen_srls[45].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1451                |      1|
|850   |                  \gen_srls[46].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1452                |      1|
|851   |                  \gen_srls[47].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1453                |      1|
|852   |                  \gen_srls[48].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1454                |      1|
|853   |                  \gen_srls[49].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1455                |      1|
|854   |                  \gen_srls[50].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1456                |      1|
|855   |                  \gen_srls[51].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1457                |      1|
|856   |                  \gen_srls[52].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1458                |      1|
|857   |                  \gen_srls[53].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1459                |      1|
|858   |                  \gen_srls[54].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1460                |      1|
|859   |                  \gen_srls[55].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1461                |      1|
|860   |                  \gen_srls[56].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1462                |      1|
|861   |                  \gen_srls[57].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1463                |      1|
|862   |                  \gen_srls[58].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1464                |      1|
|863   |                  \gen_srls[59].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1465                |      1|
|864   |                  \gen_srls[60].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1466                |      1|
|865   |                  \gen_srls[61].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1467                |      1|
|866   |                  \gen_srls[62].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1468                |      1|
|867   |                  \gen_srls[63].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1469                |      1|
|868   |                  \gen_srls[64].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1470                |      1|
|869   |                  \gen_srls[65].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1471                |      1|
|870   |                  \gen_srls[66].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1472                |      1|
|871   |                  \gen_srls[67].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1473                |      1|
|872   |                  \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1474                |      1|
|873   |                  \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1475                |      1|
|874   |                  \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1476                |      1|
|875   |                  \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1477                |      1|
|876   |                  \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1478                |      1|
|877   |                  \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1479                |      1|
|878   |                  \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1480                |      1|
|879   |                  \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1481                |      1|
|880   |                  \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1482                |      1|
|881   |                  \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1483                |      1|
|882   |                  \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1484                |      1|
|883   |                  \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1485                |      1|
|884   |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1486                |      1|
|885   |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1487                |      1|
|886   |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1488                |      1|
|887   |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1489                |      1|
|888   |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1490                |      1|
|889   |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1491                |      1|
|890   |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1492                |      1|
|891   |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1493                |      1|
|892   |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1494                |      1|
|893   |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1495                |      1|
|894   |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1496                |      1|
|895   |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1497                |      1|
|896   |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1498                |      1|
|897   |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1499                |      1|
|898   |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1500                |      1|
|899   |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1501                |      1|
|900   |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1502                |      1|
|901   |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1503                |      1|
|902   |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1504                |      1|
|903   |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1505                |      1|
|904   |                w_cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4           |    253|
|905   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1355                                |      3|
|906   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1356                                |      2|
|907   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1357                                |      2|
|908   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1358                                |      5|
|909   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1359                                |      4|
|910   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1360                                |      3|
|911   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1361                                |      3|
|912   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1362                                |      4|
|913   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1363                                |      3|
|914   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1364                                |      3|
|915   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1365                                |      4|
|916   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1366                                |      2|
|917   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1367                                |      2|
|918   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1368                                |      2|
|919   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1369                                |      2|
|920   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1370                                |      2|
|921   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1371                                |      2|
|922   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1372                                |      2|
|923   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1373                                |      2|
|924   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1374                                |      2|
|925   |                w_payld_fifo                                                                        |sc_si_converter_v1_0_7_offset_fifo__parameterized0         |    539|
|926   |                  cmd_fifo                                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3           |    153|
|927   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1343                                |     11|
|928   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_1344                                |     17|
|929   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_4_srl_rtl_1345                                |     14|
|930   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1346                                |      2|
|931   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1347                                |      2|
|932   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1348                                |      2|
|933   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1349                                |      2|
|934   |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1350                                |      6|
|935   |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1351                                |      7|
|936   |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1352                                |      3|
|937   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1353                                |      4|
|938   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_1354                                |      4|
|939   |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0                     |      1|
|940   |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1200                |      1|
|941   |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1201                |      1|
|942   |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1202                |      1|
|943   |                  \gen_srls[104].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1203                |      1|
|944   |                  \gen_srls[105].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1204                |      1|
|945   |                  \gen_srls[106].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1205                |      1|
|946   |                  \gen_srls[107].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1206                |      1|
|947   |                  \gen_srls[108].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1207                |      1|
|948   |                  \gen_srls[109].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1208                |      1|
|949   |                  \gen_srls[110].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1209                |      1|
|950   |                  \gen_srls[111].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1210                |      1|
|951   |                  \gen_srls[112].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1211                |      1|
|952   |                  \gen_srls[113].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1212                |      1|
|953   |                  \gen_srls[114].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1213                |      1|
|954   |                  \gen_srls[115].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1214                |      1|
|955   |                  \gen_srls[116].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1215                |      1|
|956   |                  \gen_srls[117].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1216                |      1|
|957   |                  \gen_srls[118].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1217                |      1|
|958   |                  \gen_srls[119].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1218                |      1|
|959   |                  \gen_srls[120].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1219                |      1|
|960   |                  \gen_srls[121].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1220                |      1|
|961   |                  \gen_srls[122].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1221                |      1|
|962   |                  \gen_srls[123].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1222                |      1|
|963   |                  \gen_srls[124].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1223                |      1|
|964   |                  \gen_srls[125].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1224                |      1|
|965   |                  \gen_srls[126].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1225                |      1|
|966   |                  \gen_srls[127].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1226                |      1|
|967   |                  \gen_srls[128].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1227                |      1|
|968   |                  \gen_srls[129].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1228                |      1|
|969   |                  \gen_srls[130].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1229                |      1|
|970   |                  \gen_srls[131].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1230                |      1|
|971   |                  \gen_srls[132].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1231                |      1|
|972   |                  \gen_srls[133].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1232                |      1|
|973   |                  \gen_srls[134].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1233                |      1|
|974   |                  \gen_srls[135].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1234                |      1|
|975   |                  \gen_srls[136].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1235                |      1|
|976   |                  \gen_srls[137].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1236                |      1|
|977   |                  \gen_srls[138].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1237                |      1|
|978   |                  \gen_srls[139].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1238                |      1|
|979   |                  \gen_srls[140].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1239                |      1|
|980   |                  \gen_srls[141].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1240                |      1|
|981   |                  \gen_srls[142].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1241                |      1|
|982   |                  \gen_srls[143].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1242                |      1|
|983   |                  \gen_srls[144].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1243                |      1|
|984   |                  \gen_srls[145].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1244                |      1|
|985   |                  \gen_srls[146].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1245                |      1|
|986   |                  \gen_srls[147].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1246                |      1|
|987   |                  \gen_srls[148].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1247                |      1|
|988   |                  \gen_srls[149].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1248                |      1|
|989   |                  \gen_srls[150].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1249                |      1|
|990   |                  \gen_srls[151].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1250                |      1|
|991   |                  \gen_srls[152].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1251                |      1|
|992   |                  \gen_srls[153].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1252                |      1|
|993   |                  \gen_srls[154].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1253                |      1|
|994   |                  \gen_srls[155].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1254                |      1|
|995   |                  \gen_srls[156].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1255                |      1|
|996   |                  \gen_srls[157].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1256                |      1|
|997   |                  \gen_srls[158].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1257                |      1|
|998   |                  \gen_srls[159].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1258                |      1|
|999   |                  \gen_srls[160].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1259                |      1|
|1000  |                  \gen_srls[161].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1260                |      1|
|1001  |                  \gen_srls[162].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1261                |      1|
|1002  |                  \gen_srls[163].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1262                |      1|
|1003  |                  \gen_srls[164].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1263                |      1|
|1004  |                  \gen_srls[165].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1264                |      1|
|1005  |                  \gen_srls[166].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1265                |      1|
|1006  |                  \gen_srls[167].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1266                |      1|
|1007  |                  \gen_srls[168].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1267                |      1|
|1008  |                  \gen_srls[169].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1268                |      1|
|1009  |                  \gen_srls[170].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1269                |      1|
|1010  |                  \gen_srls[171].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1270                |      1|
|1011  |                  \gen_srls[172].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1271                |      1|
|1012  |                  \gen_srls[173].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1272                |      1|
|1013  |                  \gen_srls[174].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1273                |      1|
|1014  |                  \gen_srls[175].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1274                |      1|
|1015  |                  \gen_srls[176].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1275                |      1|
|1016  |                  \gen_srls[177].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1276                |      1|
|1017  |                  \gen_srls[178].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1277                |      1|
|1018  |                  \gen_srls[179].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1278                |      1|
|1019  |                  \gen_srls[180].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1279                |      1|
|1020  |                  \gen_srls[181].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1280                |      1|
|1021  |                  \gen_srls[182].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1281                |      1|
|1022  |                  \gen_srls[183].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1282                |      1|
|1023  |                  \gen_srls[184].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1283                |      1|
|1024  |                  \gen_srls[185].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1284                |      1|
|1025  |                  \gen_srls[186].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1285                |      1|
|1026  |                  \gen_srls[187].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1286                |      1|
|1027  |                  \gen_srls[188].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1287                |      1|
|1028  |                  \gen_srls[189].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1288                |      1|
|1029  |                  \gen_srls[190].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1289                |      1|
|1030  |                  \gen_srls[191].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1290                |      1|
|1031  |                  \gen_srls[192].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1291                |      1|
|1032  |                  \gen_srls[193].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1292                |      1|
|1033  |                  \gen_srls[194].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1293                |      1|
|1034  |                  \gen_srls[195].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1294                |      1|
|1035  |                  \gen_srls[196].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1295                |      1|
|1036  |                  \gen_srls[197].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1296                |      1|
|1037  |                  \gen_srls[198].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1297                |      1|
|1038  |                  \gen_srls[199].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1298                |      1|
|1039  |                  \gen_srls[200].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1299                |      1|
|1040  |                  \gen_srls[201].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1300                |      1|
|1041  |                  \gen_srls[202].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1301                |      1|
|1042  |                  \gen_srls[203].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1302                |      1|
|1043  |                  \gen_srls[204].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1303                |      1|
|1044  |                  \gen_srls[205].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1304                |      1|
|1045  |                  \gen_srls[206].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1305                |      1|
|1046  |                  \gen_srls[207].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1306                |      1|
|1047  |                  \gen_srls[208].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1307                |      1|
|1048  |                  \gen_srls[209].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1308                |      1|
|1049  |                  \gen_srls[210].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1309                |      1|
|1050  |                  \gen_srls[211].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1310                |      1|
|1051  |                  \gen_srls[212].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1311                |      1|
|1052  |                  \gen_srls[213].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1312                |      1|
|1053  |                  \gen_srls[214].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1313                |      1|
|1054  |                  \gen_srls[215].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1314                |      1|
|1055  |                  \gen_srls[216].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1315                |      1|
|1056  |                  \gen_srls[217].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1316                |      1|
|1057  |                  \gen_srls[218].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1317                |      1|
|1058  |                  \gen_srls[219].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1318                |      1|
|1059  |                  \gen_srls[220].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1319                |      1|
|1060  |                  \gen_srls[221].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1320                |      1|
|1061  |                  \gen_srls[222].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1321                |      1|
|1062  |                  \gen_srls[223].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl__parameterized0_1322                |      8|
|1063  |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1323                |      1|
|1064  |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1324                |      1|
|1065  |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1325                |      1|
|1066  |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1326                |      1|
|1067  |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1327                |      1|
|1068  |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1328                |      1|
|1069  |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1329                |      1|
|1070  |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1330                |      1|
|1071  |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1331                |      1|
|1072  |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1332                |      1|
|1073  |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1333                |      1|
|1074  |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1334                |      1|
|1075  |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1335                |      1|
|1076  |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1336                |      1|
|1077  |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1337                |      1|
|1078  |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1338                |      1|
|1079  |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1339                |      1|
|1080  |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1340                |      1|
|1081  |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1341                |      1|
|1082  |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl__parameterized0_1342                |      1|
|1083  |              splitter_inst                                                                         |sc_si_converter_v1_0_7_splitter                            |     85|
|1084  |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5           |     84|
|1085  |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1185                                |      2|
|1086  |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1186                                |      2|
|1087  |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1187                                |      2|
|1088  |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1188                                |      2|
|1089  |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1189                                |      3|
|1090  |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1190                                |      2|
|1091  |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1191                                |      2|
|1092  |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1192                                |      2|
|1093  |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1193                                |      2|
|1094  |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1194                                |      2|
|1095  |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1195                                |      2|
|1096  |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1196                                |      2|
|1097  |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1197                                |      2|
|1098  |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1198                                |      2|
|1099  |          s01_transaction_regulator                                                                 |bd_ebcc_s01tr_0                                            |    159|
|1100  |            inst                                                                                    |sc_transaction_regulator_v1_0_8_top__parameterized0        |    159|
|1101  |              \gen_endpoint.gen_r_singleorder.r_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder                |     78|
|1102  |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1_1168      |     78|
|1103  |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1169                                |      2|
|1104  |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1170                                |      2|
|1105  |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1171                                |      2|
|1106  |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1172                                |      2|
|1107  |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1173                                |      2|
|1108  |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1174                                |      2|
|1109  |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1175                                |      3|
|1110  |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1176                                |      2|
|1111  |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1177                                |      2|
|1112  |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1178                                |      2|
|1113  |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1179                                |      2|
|1114  |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1180                                |      2|
|1115  |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1181                                |      2|
|1116  |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1182                                |      2|
|1117  |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1183                                |      2|
|1118  |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1184                                |      2|
|1119  |              \gen_endpoint.gen_w_singleorder.w_singleorder                                         |sc_transaction_regulator_v1_0_8_singleorder_1152           |     79|
|1120  |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1           |     79|
|1121  |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl                                     |      2|
|1122  |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1153                                |      2|
|1123  |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1154                                |      2|
|1124  |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1155                                |      2|
|1125  |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1156                                |      2|
|1126  |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1157                                |      2|
|1127  |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_1158                                |      3|
|1128  |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1159                                |      2|
|1129  |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1160                                |      2|
|1130  |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1161                                |      2|
|1131  |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1162                                |      2|
|1132  |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1163                                |      2|
|1133  |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1164                                |      2|
|1134  |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1165                                |      2|
|1135  |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1166                                |      2|
|1136  |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_1167                                |      2|
|1137  |        s01_nodes                                                                                   |s01_nodes_imp_1GKMD3                                       |   2317|
|1138  |          s01_ar_node                                                                               |bd_ebcc_sarn_1                                             |    333|
|1139  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized4                        |    333|
|1140  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized4                 |    326|
|1141  |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized5__xdcDup__3            |     76|
|1142  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__3  |     76|
|1143  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5                          |     21|
|1144  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5                            |     21|
|1145  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1149                |     14|
|1146  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1150                |     13|
|1147  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1151                |     21|
|1148  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized6__xdcDup__3            |    239|
|1149  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__3  |    239|
|1150  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6                          |    174|
|1151  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6                            |    174|
|1152  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1146                |     14|
|1153  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1147                |     13|
|1154  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1148                |     29|
|1155  |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_1145            |      9|
|1156  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized4                 |      3|
|1157  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1144                               |      3|
|1158  |          s01_aw_node                                                                               |bd_ebcc_sawn_1                                             |    333|
|1159  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized5                        |    333|
|1160  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized5                 |    326|
|1161  |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized5                       |     76|
|1162  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized5             |     76|
|1163  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5__9                       |     21|
|1164  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5__9                         |     21|
|1165  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1141                |     14|
|1166  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1142                |     13|
|1167  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1143                |     21|
|1168  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized6                       |    239|
|1169  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6             |    239|
|1170  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__6                       |    174|
|1171  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__6                         |    174|
|1172  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1138                |     14|
|1173  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1139                |     13|
|1174  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1140                |     29|
|1175  |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_1137            |      9|
|1176  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized5                 |      3|
|1177  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1136                               |      3|
|1178  |          s01_b_node                                                                                |bd_ebcc_sbn_1                                              |    162|
|1179  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized6                        |    162|
|1180  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized6                 |    155|
|1181  |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__parameterized7__xdcDup__3            |     69|
|1182  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__3  |     69|
|1183  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7                          |      4|
|1184  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7                            |      4|
|1185  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1133                |     14|
|1186  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1134                |     13|
|1187  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1135                |     29|
|1188  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized8                       |     83|
|1189  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized8             |     83|
|1190  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8                          |     27|
|1191  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8                            |     27|
|1192  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1130                |     14|
|1193  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1131                |     13|
|1194  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1132                |     21|
|1195  |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized6                    |      1|
|1196  |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1129                               |      1|
|1197  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                 |      3|
|1198  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1128                               |      3|
|1199  |          s01_r_node                                                                                |bd_ebcc_srn_1                                              |    614|
|1200  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized7                        |    614|
|1201  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized7                 |    607|
|1202  |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer                                  |      3|
|1203  |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__parameterized7                       |     68|
|1204  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7             |     68|
|1205  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__6                       |      4|
|1206  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7__6                         |      4|
|1207  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1125                |     13|
|1208  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1126                |     13|
|1209  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1127                |     29|
|1210  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized9                       |    533|
|1211  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized9             |    533|
|1212  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9__4                       |    159|
|1213  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__4                         |    159|
|1214  |                    \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9                          |    159|
|1215  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9                            |    159|
|1216  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1120                |     14|
|1217  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1121                |     13|
|1218  |                    \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1122                |     14|
|1219  |                    \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1123                |     13|
|1220  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1124                |     21|
|1221  |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized7                    |      1|
|1222  |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_1119                               |      1|
|1223  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                 |      3|
|1224  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_1118                               |      3|
|1225  |          s01_w_node                                                                                |bd_ebcc_swn_1                                              |    875|
|1226  |            inst                                                                                    |sc_node_v1_0_10_top__parameterized8                        |    875|
|1227  |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized8                 |    869|
|1228  |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator                               |      4|
|1229  |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized10                      |     76|
|1230  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized10            |     76|
|1231  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5__8                       |     21|
|1232  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5__8                         |     21|
|1233  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1115                |     14|
|1234  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1116                |     13|
|1235  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_1117                |     21|
|1236  |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer                                    |    351|
|1237  |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized8                    |      6|
|1238  |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized11                      |    427|
|1239  |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized11            |    427|
|1240  |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10__4                      |    164|
|1241  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10__4                        |    164|
|1242  |                    \gen_mem_rep[1].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10                         |    164|
|1243  |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10                           |    164|
|1244  |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0                     |     13|
|1245  |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1112                |     13|
|1246  |                    \gen_mem_rep[1].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_1113                |     14|
|1247  |                    \gen_mem_rep[1].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_1114                |     13|
|1248  |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1                     |     34|
|1249  |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1                 |      9|
|1250  |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized6                 |      2|
|1251  |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                    |      2|
|1252  |        switchboards                                                                                |switchboards_imp_1VMK311                                   |   1806|
|1253  |          ar_switchboard                                                                            |bd_ebcc_arsw_0                                             |    320|
|1254  |            inst                                                                                    |sc_switchboard_v1_0_6_top                                  |    320|
|1255  |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_4_mux_1110                                    |    160|
|1256  |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized11_1111              |    160|
|1257  |          aw_switchboard                                                                            |bd_ebcc_awsw_0                                             |    320|
|1258  |            inst                                                                                    |sc_switchboard_v1_0_6_top__1                               |    320|
|1259  |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_4_mux                                         |    160|
|1260  |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized11                   |    160|
|1261  |          b_switchboard                                                                             |bd_ebcc_bsw_0                                              |     10|
|1262  |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized0                  |     10|
|1263  |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized13                   |      5|
|1264  |              \gen_mi[1].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized13_1109              |      5|
|1265  |          r_switchboard                                                                             |bd_ebcc_rsw_0                                              |    550|
|1266  |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized1                  |    550|
|1267  |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized15                   |    275|
|1268  |              \gen_mi[1].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized15_1108              |    275|
|1269  |          w_switchboard                                                                             |bd_ebcc_wsw_0                                              |    606|
|1270  |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized2                  |    606|
|1271  |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_4_mux__parameterized2                         |    303|
|1272  |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized17                   |    303|
|1273  |    clk_wiz_0                                                                                       |design_2_clk_wiz_0_0                                       |      4|
|1274  |      inst                                                                                          |design_2_clk_wiz_0_0_clk_wiz                               |      4|
|1275  |    emax6_0                                                                                         |design_2_emax6_0_0                                         | 289817|
|1276  |      inst                                                                                          |emax6                                                      | 289817|
|1277  |        \EMAX6_UNIT[0].mux_top_buf                                                                  |nbit_ndepth_queue                                          |   1309|
|1278  |        \EMAX6_UNIT[0].unit                                                                         |unit                                                       |  33795|
|1279  |          lmring                                                                                    |lmring_969                                                 |   3045|
|1280  |            lmring_br                                                                               |nbit_ndepth_queue__parameterized0_1107                     |   1630|
|1281  |          stage1_inst                                                                               |stage1_970                                                 |  10135|
|1282  |          stage2_inst                                                                               |stage2_971                                                 |   8763|
|1283  |            exe1h                                                                                   |exe1_1059                                                  |   1488|
|1284  |              s                                                                                     |s_funnel__31                                               |      8|
|1285  |              s__0                                                                                  |s_funnel__30                                               |      8|
|1286  |              ex2d_r                                                                                |nbit_register_1106                                         |   1472|
|1287  |            exe1l                                                                                   |exe1_1060                                                  |   1625|
|1288  |              s                                                                                     |s_funnel__29                                               |      8|
|1289  |              s__0                                                                                  |s_funnel__28                                               |      8|
|1290  |              ex2d_r                                                                                |nbit_register_1105                                         |   1609|
|1291  |            fpu1h                                                                                   |fpu1_1061                                                  |   1354|
|1292  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_1093                         |    183|
|1293  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_1094                         |    702|
|1294  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_1095                         |     87|
|1295  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_1096                         |      2|
|1296  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_1097                         |      2|
|1297  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_1098                         |      6|
|1298  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_1099                         |     46|
|1299  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_1100                         |    164|
|1300  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_1101                         |    147|
|1301  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_1102                         |      3|
|1302  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_1103                         |      9|
|1303  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_1104                         |      3|
|1304  |            fpu1l                                                                                   |fpu1_1062                                                  |   1351|
|1305  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_1081                         |    622|
|1306  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_1082                         |    273|
|1307  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_1083                         |     83|
|1308  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_1084                         |      3|
|1309  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_1085                         |     28|
|1310  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_1086                         |      7|
|1311  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_1087                         |     12|
|1312  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_1088                         |    165|
|1313  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_1089                         |    144|
|1314  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_1090                         |      3|
|1315  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_1091                         |      8|
|1316  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_1092                         |      3|
|1317  |            mex                                                                                     |mex_1063                                                   |     52|
|1318  |            spu1                                                                                    |spu1_1064                                                  |   1583|
|1319  |              sfma_sfmanc0_r                                                                        |nbit_register__parameterized3_1065                         |     17|
|1320  |              sfma_sfmanc1_r                                                                        |nbit_register__parameterized3_1066                         |      8|
|1321  |              sfma_sfmanc2_r                                                                        |nbit_register__parameterized3_1067                         |     24|
|1322  |              sfma_sfmanc3_r                                                                        |nbit_register__parameterized3_1068                         |     14|
|1323  |              sfma_sfmanc4_r                                                                        |nbit_register__parameterized3_1069                         |      8|
|1324  |              sfma_sfmanc5_r                                                                        |nbit_register__parameterized3_1070                         |     13|
|1325  |              sfma_sfmanc6_r                                                                        |nbit_register__parameterized3_1071                         |     13|
|1326  |              sfma_sfmanc7_r                                                                        |nbit_register__parameterized3_1072                         |      8|
|1327  |              sfma_sfmapc0_r                                                                        |nbit_register__parameterized3_1073                         |     60|
|1328  |              sfma_sfmapc1_r                                                                        |nbit_register__parameterized3_1074                         |     51|
|1329  |              sfma_sfmapc2_r                                                                        |nbit_register__parameterized3_1075                         |     67|
|1330  |              sfma_sfmapc3_r                                                                        |nbit_register__parameterized3_1076                         |     57|
|1331  |              sfma_sfmapc4_r                                                                        |nbit_register__parameterized3_1077                         |     51|
|1332  |              sfma_sfmapc5_r                                                                        |nbit_register__parameterized3_1078                         |     56|
|1333  |              sfma_sfmapc6_r                                                                        |nbit_register__parameterized3_1079                         |     56|
|1334  |              sfma_sfmapc7_r                                                                        |nbit_register__parameterized3_1080                         |     56|
|1335  |          stage3_inst                                                                               |stage3_972                                                 |   2969|
|1336  |            exe2h                                                                                   |exe2_1041                                                  |    419|
|1337  |              ex3d_r                                                                                |nbit_register_1058                                         |    419|
|1338  |            exe2l                                                                                   |exe2_1042                                                  |    439|
|1339  |              ex3d_r                                                                                |nbit_register_1057                                         |    439|
|1340  |            fpu2h                                                                                   |fpu2_1043                                                  |    346|
|1341  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_1052                         |     67|
|1342  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_1053                         |    272|
|1343  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_1054                         |      4|
|1344  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_1055                         |      2|
|1345  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_1056                         |      1|
|1346  |            fpu2l                                                                                   |fpu2_1044                                                  |    627|
|1347  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_1047                         |     75|
|1348  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_1048                         |    455|
|1349  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_1049                         |      3|
|1350  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_1050                         |     93|
|1351  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_1051                         |      1|
|1352  |            spu2                                                                                    |spu2_1045                                                  |     21|
|1353  |              sfma_so_r                                                                             |nbit_register_1046                                         |     21|
|1354  |          stage4_inst                                                                               |stage4__xdcDup__1                                          |   1450|
|1355  |            lmm                                                                                     |lmm__xdcDup__2                                             |    806|
|1356  |              fpga_bram128                                                                          |fpga_bram128__9                                            |     32|
|1357  |                U0                                                                                  |blk_mem_gen_v8_4_2__9                                      |     32|
|1358  |                  inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_2_synth_974                               |     32|
|1359  |                    \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top_975                                        |     32|
|1360  |                      \valid.cstr                                                                   |blk_mem_gen_generic_cstr_976                               |     32|
|1361  |                        \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width_977                                 |      1|
|1362  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper_1040                              |      1|
|1363  |                        \ramloop[10].ram.r                                                          |blk_mem_gen_prim_width__parameterized9_978                 |      1|
|1364  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized9_1039              |      1|
|1365  |                        \ramloop[11].ram.r                                                          |blk_mem_gen_prim_width__parameterized10_979                |      1|
|1366  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized10_1038             |      1|
|1367  |                        \ramloop[12].ram.r                                                          |blk_mem_gen_prim_width__parameterized11_980                |      1|
|1368  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized11_1037             |      1|
|1369  |                        \ramloop[13].ram.r                                                          |blk_mem_gen_prim_width__parameterized12_981                |      1|
|1370  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized12_1036             |      1|
|1371  |                        \ramloop[14].ram.r                                                          |blk_mem_gen_prim_width__parameterized13_982                |      1|
|1372  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized13_1035             |      1|
|1373  |                        \ramloop[15].ram.r                                                          |blk_mem_gen_prim_width__parameterized14_983                |      1|
|1374  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized14_1034             |      1|
|1375  |                        \ramloop[16].ram.r                                                          |blk_mem_gen_prim_width__parameterized15_984                |      1|
|1376  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized15_1033             |      1|
|1377  |                        \ramloop[17].ram.r                                                          |blk_mem_gen_prim_width__parameterized16_985                |      1|
|1378  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized16_1032             |      1|
|1379  |                        \ramloop[18].ram.r                                                          |blk_mem_gen_prim_width__parameterized17_986                |      1|
|1380  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized17_1031             |      1|
|1381  |                        \ramloop[19].ram.r                                                          |blk_mem_gen_prim_width__parameterized18_987                |      1|
|1382  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized18_1030             |      1|
|1383  |                        \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized0_988                 |      1|
|1384  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized0_1029              |      1|
|1385  |                        \ramloop[20].ram.r                                                          |blk_mem_gen_prim_width__parameterized19_989                |      1|
|1386  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized19_1028             |      1|
|1387  |                        \ramloop[21].ram.r                                                          |blk_mem_gen_prim_width__parameterized20_990                |      1|
|1388  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized20_1027             |      1|
|1389  |                        \ramloop[22].ram.r                                                          |blk_mem_gen_prim_width__parameterized21_991                |      1|
|1390  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized21_1026             |      1|
|1391  |                        \ramloop[23].ram.r                                                          |blk_mem_gen_prim_width__parameterized22_992                |      1|
|1392  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized22_1025             |      1|
|1393  |                        \ramloop[24].ram.r                                                          |blk_mem_gen_prim_width__parameterized23_993                |      1|
|1394  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized23_1024             |      1|
|1395  |                        \ramloop[25].ram.r                                                          |blk_mem_gen_prim_width__parameterized24_994                |      1|
|1396  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized24_1023             |      1|
|1397  |                        \ramloop[26].ram.r                                                          |blk_mem_gen_prim_width__parameterized25_995                |      1|
|1398  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized25_1022             |      1|
|1399  |                        \ramloop[27].ram.r                                                          |blk_mem_gen_prim_width__parameterized26_996                |      1|
|1400  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized26_1021             |      1|
|1401  |                        \ramloop[28].ram.r                                                          |blk_mem_gen_prim_width__parameterized27_997                |      1|
|1402  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized27_1020             |      1|
|1403  |                        \ramloop[29].ram.r                                                          |blk_mem_gen_prim_width__parameterized28_998                |      1|
|1404  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized28_1019             |      1|
|1405  |                        \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized1_999                 |      1|
|1406  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized1_1018              |      1|
|1407  |                        \ramloop[30].ram.r                                                          |blk_mem_gen_prim_width__parameterized29_1000               |      1|
|1408  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized29_1017             |      1|
|1409  |                        \ramloop[31].ram.r                                                          |blk_mem_gen_prim_width__parameterized30_1001               |      1|
|1410  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized30_1016             |      1|
|1411  |                        \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized2_1002                |      1|
|1412  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized2_1015              |      1|
|1413  |                        \ramloop[4].ram.r                                                           |blk_mem_gen_prim_width__parameterized3_1003                |      1|
|1414  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized3_1014              |      1|
|1415  |                        \ramloop[5].ram.r                                                           |blk_mem_gen_prim_width__parameterized4_1004                |      1|
|1416  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized4_1013              |      1|
|1417  |                        \ramloop[6].ram.r                                                           |blk_mem_gen_prim_width__parameterized5_1005                |      1|
|1418  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized5_1012              |      1|
|1419  |                        \ramloop[7].ram.r                                                           |blk_mem_gen_prim_width__parameterized6_1006                |      1|
|1420  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized6_1011              |      1|
|1421  |                        \ramloop[8].ram.r                                                           |blk_mem_gen_prim_width__parameterized7_1007                |      1|
|1422  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized7_1010              |      1|
|1423  |                        \ramloop[9].ram.r                                                           |blk_mem_gen_prim_width__parameterized8_1008                |      1|
|1424  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized8_1009              |      1|
|1425  |          stage5_inst                                                                               |stage5_973                                                 |   5798|
|1426  |        \EMAX6_UNIT[1].mux_top_buf                                                                  |nbit_ndepth_queue_6                                        |   1296|
|1427  |        \EMAX6_UNIT[1].unit                                                                         |unit__parameterized0                                       |  34174|
|1428  |          lmring                                                                                    |lmring_830                                                 |   3229|
|1429  |            lmring_br                                                                               |nbit_ndepth_queue__parameterized0_968                      |   1822|
|1430  |          stage1_inst                                                                               |stage1_831                                                 |  10252|
|1431  |          stage2_inst                                                                               |stage2_832                                                 |   8832|
|1432  |            exe1h                                                                                   |exe1_920                                                   |   1656|
|1433  |              s                                                                                     |s_funnel__11                                               |      8|
|1434  |              s__0                                                                                  |s_funnel__10                                               |      8|
|1435  |              ex2d_r                                                                                |nbit_register_967                                          |   1640|
|1436  |            exe1l                                                                                   |exe1_921                                                   |   1633|
|1437  |              s                                                                                     |s_funnel__9                                                |      8|
|1438  |              s__0                                                                                  |s_funnel__8                                                |      8|
|1439  |              ex2d_r                                                                                |nbit_register_966                                          |   1617|
|1440  |            fpu1h                                                                                   |fpu1_922                                                   |   1356|
|1441  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_954                          |    205|
|1442  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_955                          |    690|
|1443  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_956                          |     85|
|1444  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_957                          |      2|
|1445  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_958                          |      2|
|1446  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_959                          |      8|
|1447  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_960                          |     41|
|1448  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_961                          |    164|
|1449  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_962                          |    143|
|1450  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_963                          |     10|
|1451  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_964                          |      3|
|1452  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_965                          |      3|
|1453  |            fpu1l                                                                                   |fpu1_923                                                   |   1343|
|1454  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_942                          |    616|
|1455  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_943                          |    273|
|1456  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_944                          |     81|
|1457  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_945                          |      3|
|1458  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_946                          |     28|
|1459  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_947                          |      7|
|1460  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_948                          |     12|
|1461  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_949                          |    164|
|1462  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_950                          |    145|
|1463  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_951                          |      3|
|1464  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_952                          |      8|
|1465  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_953                          |      3|
|1466  |            mex                                                                                     |mex_924                                                    |     28|
|1467  |            spu1                                                                                    |spu1_925                                                   |   1582|
|1468  |              sfma_sfmanc0_r                                                                        |nbit_register__parameterized3_926                          |     17|
|1469  |              sfma_sfmanc1_r                                                                        |nbit_register__parameterized3_927                          |      8|
|1470  |              sfma_sfmanc2_r                                                                        |nbit_register__parameterized3_928                          |     24|
|1471  |              sfma_sfmanc3_r                                                                        |nbit_register__parameterized3_929                          |     14|
|1472  |              sfma_sfmanc4_r                                                                        |nbit_register__parameterized3_930                          |      8|
|1473  |              sfma_sfmanc5_r                                                                        |nbit_register__parameterized3_931                          |     13|
|1474  |              sfma_sfmanc6_r                                                                        |nbit_register__parameterized3_932                          |     13|
|1475  |              sfma_sfmanc7_r                                                                        |nbit_register__parameterized3_933                          |      8|
|1476  |              sfma_sfmapc0_r                                                                        |nbit_register__parameterized3_934                          |     60|
|1477  |              sfma_sfmapc1_r                                                                        |nbit_register__parameterized3_935                          |     51|
|1478  |              sfma_sfmapc2_r                                                                        |nbit_register__parameterized3_936                          |     67|
|1479  |              sfma_sfmapc3_r                                                                        |nbit_register__parameterized3_937                          |     57|
|1480  |              sfma_sfmapc4_r                                                                        |nbit_register__parameterized3_938                          |     51|
|1481  |              sfma_sfmapc5_r                                                                        |nbit_register__parameterized3_939                          |     56|
|1482  |              sfma_sfmapc6_r                                                                        |nbit_register__parameterized3_940                          |     56|
|1483  |              sfma_sfmapc7_r                                                                        |nbit_register__parameterized3_941                          |     55|
|1484  |          stage3_inst                                                                               |stage3_833                                                 |   3148|
|1485  |            exe2h                                                                                   |exe2_902                                                   |    421|
|1486  |              ex3d_r                                                                                |nbit_register_919                                          |    421|
|1487  |            exe2l                                                                                   |exe2_903                                                   |    470|
|1488  |              ex3d_r                                                                                |nbit_register_918                                          |    470|
|1489  |            fpu2h                                                                                   |fpu2_904                                                   |    347|
|1490  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_913                          |     66|
|1491  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_914                          |    271|
|1492  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_915                          |      7|
|1493  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_916                          |      2|
|1494  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_917                          |      1|
|1495  |            fpu2l                                                                                   |fpu2_905                                                   |    683|
|1496  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_908                          |     73|
|1497  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_909                          |    511|
|1498  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_910                          |      6|
|1499  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_911                          |     92|
|1500  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_912                          |      1|
|1501  |            spu2                                                                                    |spu2_906                                                   |    133|
|1502  |              sfma_so_r                                                                             |nbit_register_907                                          |    133|
|1503  |          stage4_inst                                                                               |stage4__xdcDup__2                                          |   1275|
|1504  |            lmm                                                                                     |lmm__xdcDup__3                                             |    631|
|1505  |              fpga_bram128                                                                          |fpga_bram128__10                                           |     32|
|1506  |                U0                                                                                  |blk_mem_gen_v8_4_2__10                                     |     32|
|1507  |                  inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_2_synth_835                               |     32|
|1508  |                    \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top_836                                        |     32|
|1509  |                      \valid.cstr                                                                   |blk_mem_gen_generic_cstr_837                               |     32|
|1510  |                        \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width_838                                 |      1|
|1511  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper_901                               |      1|
|1512  |                        \ramloop[10].ram.r                                                          |blk_mem_gen_prim_width__parameterized9_839                 |      1|
|1513  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized9_900               |      1|
|1514  |                        \ramloop[11].ram.r                                                          |blk_mem_gen_prim_width__parameterized10_840                |      1|
|1515  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized10_899              |      1|
|1516  |                        \ramloop[12].ram.r                                                          |blk_mem_gen_prim_width__parameterized11_841                |      1|
|1517  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized11_898              |      1|
|1518  |                        \ramloop[13].ram.r                                                          |blk_mem_gen_prim_width__parameterized12_842                |      1|
|1519  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized12_897              |      1|
|1520  |                        \ramloop[14].ram.r                                                          |blk_mem_gen_prim_width__parameterized13_843                |      1|
|1521  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized13_896              |      1|
|1522  |                        \ramloop[15].ram.r                                                          |blk_mem_gen_prim_width__parameterized14_844                |      1|
|1523  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized14_895              |      1|
|1524  |                        \ramloop[16].ram.r                                                          |blk_mem_gen_prim_width__parameterized15_845                |      1|
|1525  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized15_894              |      1|
|1526  |                        \ramloop[17].ram.r                                                          |blk_mem_gen_prim_width__parameterized16_846                |      1|
|1527  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized16_893              |      1|
|1528  |                        \ramloop[18].ram.r                                                          |blk_mem_gen_prim_width__parameterized17_847                |      1|
|1529  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized17_892              |      1|
|1530  |                        \ramloop[19].ram.r                                                          |blk_mem_gen_prim_width__parameterized18_848                |      1|
|1531  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized18_891              |      1|
|1532  |                        \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized0_849                 |      1|
|1533  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized0_890               |      1|
|1534  |                        \ramloop[20].ram.r                                                          |blk_mem_gen_prim_width__parameterized19_850                |      1|
|1535  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized19_889              |      1|
|1536  |                        \ramloop[21].ram.r                                                          |blk_mem_gen_prim_width__parameterized20_851                |      1|
|1537  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized20_888              |      1|
|1538  |                        \ramloop[22].ram.r                                                          |blk_mem_gen_prim_width__parameterized21_852                |      1|
|1539  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized21_887              |      1|
|1540  |                        \ramloop[23].ram.r                                                          |blk_mem_gen_prim_width__parameterized22_853                |      1|
|1541  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized22_886              |      1|
|1542  |                        \ramloop[24].ram.r                                                          |blk_mem_gen_prim_width__parameterized23_854                |      1|
|1543  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized23_885              |      1|
|1544  |                        \ramloop[25].ram.r                                                          |blk_mem_gen_prim_width__parameterized24_855                |      1|
|1545  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized24_884              |      1|
|1546  |                        \ramloop[26].ram.r                                                          |blk_mem_gen_prim_width__parameterized25_856                |      1|
|1547  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized25_883              |      1|
|1548  |                        \ramloop[27].ram.r                                                          |blk_mem_gen_prim_width__parameterized26_857                |      1|
|1549  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized26_882              |      1|
|1550  |                        \ramloop[28].ram.r                                                          |blk_mem_gen_prim_width__parameterized27_858                |      1|
|1551  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized27_881              |      1|
|1552  |                        \ramloop[29].ram.r                                                          |blk_mem_gen_prim_width__parameterized28_859                |      1|
|1553  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized28_880              |      1|
|1554  |                        \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized1_860                 |      1|
|1555  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized1_879               |      1|
|1556  |                        \ramloop[30].ram.r                                                          |blk_mem_gen_prim_width__parameterized29_861                |      1|
|1557  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized29_878              |      1|
|1558  |                        \ramloop[31].ram.r                                                          |blk_mem_gen_prim_width__parameterized30_862                |      1|
|1559  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized30_877              |      1|
|1560  |                        \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized2_863                 |      1|
|1561  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized2_876               |      1|
|1562  |                        \ramloop[4].ram.r                                                           |blk_mem_gen_prim_width__parameterized3_864                 |      1|
|1563  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized3_875               |      1|
|1564  |                        \ramloop[5].ram.r                                                           |blk_mem_gen_prim_width__parameterized4_865                 |      1|
|1565  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized4_874               |      1|
|1566  |                        \ramloop[6].ram.r                                                           |blk_mem_gen_prim_width__parameterized5_866                 |      1|
|1567  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized5_873               |      1|
|1568  |                        \ramloop[7].ram.r                                                           |blk_mem_gen_prim_width__parameterized6_867                 |      1|
|1569  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized6_872               |      1|
|1570  |                        \ramloop[8].ram.r                                                           |blk_mem_gen_prim_width__parameterized7_868                 |      1|
|1571  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized7_871               |      1|
|1572  |                        \ramloop[9].ram.r                                                           |blk_mem_gen_prim_width__parameterized8_869                 |      1|
|1573  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized8_870               |      1|
|1574  |          stage5_inst                                                                               |stage5_834                                                 |   5798|
|1575  |        \EMAX6_UNIT[2].mux_top_buf                                                                  |nbit_ndepth_queue_7                                        |   1297|
|1576  |        \EMAX6_UNIT[2].unit                                                                         |unit__parameterized1                                       |  33917|
|1577  |          lmring                                                                                    |lmring_691                                                 |   2974|
|1578  |            lmring_br                                                                               |nbit_ndepth_queue__parameterized0_829                      |   1567|
|1579  |          stage1_inst                                                                               |stage1_692                                                 |  10252|
|1580  |          stage2_inst                                                                               |stage2_693                                                 |   8832|
|1581  |            exe1h                                                                                   |exe1_781                                                   |   1656|
|1582  |              s                                                                                     |s_funnel__23                                               |      8|
|1583  |              s__0                                                                                  |s_funnel__22                                               |      8|
|1584  |              ex2d_r                                                                                |nbit_register_828                                          |   1640|
|1585  |            exe1l                                                                                   |exe1_782                                                   |   1633|
|1586  |              s                                                                                     |s_funnel__21                                               |      8|
|1587  |              s__0                                                                                  |s_funnel__20                                               |      8|
|1588  |              ex2d_r                                                                                |nbit_register_827                                          |   1617|
|1589  |            fpu1h                                                                                   |fpu1_783                                                   |   1356|
|1590  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_815                          |    205|
|1591  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_816                          |    690|
|1592  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_817                          |     85|
|1593  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_818                          |      2|
|1594  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_819                          |      2|
|1595  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_820                          |      8|
|1596  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_821                          |     41|
|1597  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_822                          |    164|
|1598  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_823                          |    143|
|1599  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_824                          |     10|
|1600  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_825                          |      3|
|1601  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_826                          |      3|
|1602  |            fpu1l                                                                                   |fpu1_784                                                   |   1343|
|1603  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_803                          |    616|
|1604  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_804                          |    273|
|1605  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_805                          |     81|
|1606  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_806                          |      3|
|1607  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_807                          |     28|
|1608  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_808                          |      7|
|1609  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_809                          |     12|
|1610  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_810                          |    164|
|1611  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_811                          |    145|
|1612  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_812                          |      3|
|1613  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_813                          |      8|
|1614  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_814                          |      3|
|1615  |            mex                                                                                     |mex_785                                                    |     28|
|1616  |            spu1                                                                                    |spu1_786                                                   |   1582|
|1617  |              sfma_sfmanc0_r                                                                        |nbit_register__parameterized3_787                          |     17|
|1618  |              sfma_sfmanc1_r                                                                        |nbit_register__parameterized3_788                          |      8|
|1619  |              sfma_sfmanc2_r                                                                        |nbit_register__parameterized3_789                          |     24|
|1620  |              sfma_sfmanc3_r                                                                        |nbit_register__parameterized3_790                          |     14|
|1621  |              sfma_sfmanc4_r                                                                        |nbit_register__parameterized3_791                          |      8|
|1622  |              sfma_sfmanc5_r                                                                        |nbit_register__parameterized3_792                          |     13|
|1623  |              sfma_sfmanc6_r                                                                        |nbit_register__parameterized3_793                          |     13|
|1624  |              sfma_sfmanc7_r                                                                        |nbit_register__parameterized3_794                          |      8|
|1625  |              sfma_sfmapc0_r                                                                        |nbit_register__parameterized3_795                          |     60|
|1626  |              sfma_sfmapc1_r                                                                        |nbit_register__parameterized3_796                          |     51|
|1627  |              sfma_sfmapc2_r                                                                        |nbit_register__parameterized3_797                          |     67|
|1628  |              sfma_sfmapc3_r                                                                        |nbit_register__parameterized3_798                          |     57|
|1629  |              sfma_sfmapc4_r                                                                        |nbit_register__parameterized3_799                          |     51|
|1630  |              sfma_sfmapc5_r                                                                        |nbit_register__parameterized3_800                          |     56|
|1631  |              sfma_sfmapc6_r                                                                        |nbit_register__parameterized3_801                          |     56|
|1632  |              sfma_sfmapc7_r                                                                        |nbit_register__parameterized3_802                          |     55|
|1633  |          stage3_inst                                                                               |stage3_694                                                 |   3148|
|1634  |            exe2h                                                                                   |exe2_763                                                   |    421|
|1635  |              ex3d_r                                                                                |nbit_register_780                                          |    421|
|1636  |            exe2l                                                                                   |exe2_764                                                   |    470|
|1637  |              ex3d_r                                                                                |nbit_register_779                                          |    470|
|1638  |            fpu2h                                                                                   |fpu2_765                                                   |    347|
|1639  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_774                          |     66|
|1640  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_775                          |    271|
|1641  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_776                          |      7|
|1642  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_777                          |      2|
|1643  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_778                          |      1|
|1644  |            fpu2l                                                                                   |fpu2_766                                                   |    683|
|1645  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_769                          |     73|
|1646  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_770                          |    511|
|1647  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_771                          |      6|
|1648  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_772                          |     92|
|1649  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_773                          |      1|
|1650  |            spu2                                                                                    |spu2_767                                                   |    133|
|1651  |              sfma_so_r                                                                             |nbit_register_768                                          |    133|
|1652  |          stage4_inst                                                                               |stage4__xdcDup__3                                          |   1275|
|1653  |            lmm                                                                                     |lmm__xdcDup__4                                             |    631|
|1654  |              fpga_bram128                                                                          |fpga_bram128__11                                           |     32|
|1655  |                U0                                                                                  |blk_mem_gen_v8_4_2__11                                     |     32|
|1656  |                  inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_2_synth_696                               |     32|
|1657  |                    \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top_697                                        |     32|
|1658  |                      \valid.cstr                                                                   |blk_mem_gen_generic_cstr_698                               |     32|
|1659  |                        \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width_699                                 |      1|
|1660  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper_762                               |      1|
|1661  |                        \ramloop[10].ram.r                                                          |blk_mem_gen_prim_width__parameterized9_700                 |      1|
|1662  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized9_761               |      1|
|1663  |                        \ramloop[11].ram.r                                                          |blk_mem_gen_prim_width__parameterized10_701                |      1|
|1664  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized10_760              |      1|
|1665  |                        \ramloop[12].ram.r                                                          |blk_mem_gen_prim_width__parameterized11_702                |      1|
|1666  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized11_759              |      1|
|1667  |                        \ramloop[13].ram.r                                                          |blk_mem_gen_prim_width__parameterized12_703                |      1|
|1668  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized12_758              |      1|
|1669  |                        \ramloop[14].ram.r                                                          |blk_mem_gen_prim_width__parameterized13_704                |      1|
|1670  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized13_757              |      1|
|1671  |                        \ramloop[15].ram.r                                                          |blk_mem_gen_prim_width__parameterized14_705                |      1|
|1672  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized14_756              |      1|
|1673  |                        \ramloop[16].ram.r                                                          |blk_mem_gen_prim_width__parameterized15_706                |      1|
|1674  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized15_755              |      1|
|1675  |                        \ramloop[17].ram.r                                                          |blk_mem_gen_prim_width__parameterized16_707                |      1|
|1676  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized16_754              |      1|
|1677  |                        \ramloop[18].ram.r                                                          |blk_mem_gen_prim_width__parameterized17_708                |      1|
|1678  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized17_753              |      1|
|1679  |                        \ramloop[19].ram.r                                                          |blk_mem_gen_prim_width__parameterized18_709                |      1|
|1680  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized18_752              |      1|
|1681  |                        \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized0_710                 |      1|
|1682  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized0_751               |      1|
|1683  |                        \ramloop[20].ram.r                                                          |blk_mem_gen_prim_width__parameterized19_711                |      1|
|1684  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized19_750              |      1|
|1685  |                        \ramloop[21].ram.r                                                          |blk_mem_gen_prim_width__parameterized20_712                |      1|
|1686  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized20_749              |      1|
|1687  |                        \ramloop[22].ram.r                                                          |blk_mem_gen_prim_width__parameterized21_713                |      1|
|1688  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized21_748              |      1|
|1689  |                        \ramloop[23].ram.r                                                          |blk_mem_gen_prim_width__parameterized22_714                |      1|
|1690  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized22_747              |      1|
|1691  |                        \ramloop[24].ram.r                                                          |blk_mem_gen_prim_width__parameterized23_715                |      1|
|1692  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized23_746              |      1|
|1693  |                        \ramloop[25].ram.r                                                          |blk_mem_gen_prim_width__parameterized24_716                |      1|
|1694  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized24_745              |      1|
|1695  |                        \ramloop[26].ram.r                                                          |blk_mem_gen_prim_width__parameterized25_717                |      1|
|1696  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized25_744              |      1|
|1697  |                        \ramloop[27].ram.r                                                          |blk_mem_gen_prim_width__parameterized26_718                |      1|
|1698  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized26_743              |      1|
|1699  |                        \ramloop[28].ram.r                                                          |blk_mem_gen_prim_width__parameterized27_719                |      1|
|1700  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized27_742              |      1|
|1701  |                        \ramloop[29].ram.r                                                          |blk_mem_gen_prim_width__parameterized28_720                |      1|
|1702  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized28_741              |      1|
|1703  |                        \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized1_721                 |      1|
|1704  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized1_740               |      1|
|1705  |                        \ramloop[30].ram.r                                                          |blk_mem_gen_prim_width__parameterized29_722                |      1|
|1706  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized29_739              |      1|
|1707  |                        \ramloop[31].ram.r                                                          |blk_mem_gen_prim_width__parameterized30_723                |      1|
|1708  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized30_738              |      1|
|1709  |                        \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized2_724                 |      1|
|1710  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized2_737               |      1|
|1711  |                        \ramloop[4].ram.r                                                           |blk_mem_gen_prim_width__parameterized3_725                 |      1|
|1712  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized3_736               |      1|
|1713  |                        \ramloop[5].ram.r                                                           |blk_mem_gen_prim_width__parameterized4_726                 |      1|
|1714  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized4_735               |      1|
|1715  |                        \ramloop[6].ram.r                                                           |blk_mem_gen_prim_width__parameterized5_727                 |      1|
|1716  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized5_734               |      1|
|1717  |                        \ramloop[7].ram.r                                                           |blk_mem_gen_prim_width__parameterized6_728                 |      1|
|1718  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized6_733               |      1|
|1719  |                        \ramloop[8].ram.r                                                           |blk_mem_gen_prim_width__parameterized7_729                 |      1|
|1720  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized7_732               |      1|
|1721  |                        \ramloop[9].ram.r                                                           |blk_mem_gen_prim_width__parameterized8_730                 |      1|
|1722  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized8_731               |      1|
|1723  |          stage5_inst                                                                               |stage5_695                                                 |   5798|
|1724  |        \EMAX6_UNIT[3].mux_top_buf                                                                  |nbit_ndepth_queue_8                                        |   1302|
|1725  |        \EMAX6_UNIT[3].unit                                                                         |unit__parameterized2                                       |  33730|
|1726  |          lmring                                                                                    |lmring_552                                                 |   2978|
|1727  |            lmring_br                                                                               |nbit_ndepth_queue__parameterized0_690                      |   1567|
|1728  |          stage1_inst                                                                               |stage1_553                                                 |  10134|
|1729  |          stage2_inst                                                                               |stage2_554                                                 |   8763|
|1730  |            exe1h                                                                                   |exe1_642                                                   |   1488|
|1731  |              s                                                                                     |s_funnel__35                                               |      8|
|1732  |              s__0                                                                                  |s_funnel__34                                               |      8|
|1733  |              ex2d_r                                                                                |nbit_register_689                                          |   1472|
|1734  |            exe1l                                                                                   |exe1_643                                                   |   1625|
|1735  |              s                                                                                     |s_funnel__33                                               |      8|
|1736  |              s__0                                                                                  |s_funnel__32                                               |      8|
|1737  |              ex2d_r                                                                                |nbit_register_688                                          |   1609|
|1738  |            fpu1h                                                                                   |fpu1_644                                                   |   1354|
|1739  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_676                          |    183|
|1740  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_677                          |    702|
|1741  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_678                          |     87|
|1742  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_679                          |      2|
|1743  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_680                          |      2|
|1744  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_681                          |      6|
|1745  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_682                          |     46|
|1746  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_683                          |    164|
|1747  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_684                          |    147|
|1748  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_685                          |      3|
|1749  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_686                          |      9|
|1750  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_687                          |      3|
|1751  |            fpu1l                                                                                   |fpu1_645                                                   |   1351|
|1752  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_664                          |    622|
|1753  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_665                          |    273|
|1754  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_666                          |     83|
|1755  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_667                          |      3|
|1756  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_668                          |     28|
|1757  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_669                          |      7|
|1758  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_670                          |     12|
|1759  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_671                          |    165|
|1760  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_672                          |    144|
|1761  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_673                          |      3|
|1762  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_674                          |      8|
|1763  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_675                          |      3|
|1764  |            mex                                                                                     |mex_646                                                    |     52|
|1765  |            spu1                                                                                    |spu1_647                                                   |   1583|
|1766  |              sfma_sfmanc0_r                                                                        |nbit_register__parameterized3_648                          |     17|
|1767  |              sfma_sfmanc1_r                                                                        |nbit_register__parameterized3_649                          |      8|
|1768  |              sfma_sfmanc2_r                                                                        |nbit_register__parameterized3_650                          |     24|
|1769  |              sfma_sfmanc3_r                                                                        |nbit_register__parameterized3_651                          |     14|
|1770  |              sfma_sfmanc4_r                                                                        |nbit_register__parameterized3_652                          |      8|
|1771  |              sfma_sfmanc5_r                                                                        |nbit_register__parameterized3_653                          |     13|
|1772  |              sfma_sfmanc6_r                                                                        |nbit_register__parameterized3_654                          |     13|
|1773  |              sfma_sfmanc7_r                                                                        |nbit_register__parameterized3_655                          |      8|
|1774  |              sfma_sfmapc0_r                                                                        |nbit_register__parameterized3_656                          |     60|
|1775  |              sfma_sfmapc1_r                                                                        |nbit_register__parameterized3_657                          |     51|
|1776  |              sfma_sfmapc2_r                                                                        |nbit_register__parameterized3_658                          |     67|
|1777  |              sfma_sfmapc3_r                                                                        |nbit_register__parameterized3_659                          |     57|
|1778  |              sfma_sfmapc4_r                                                                        |nbit_register__parameterized3_660                          |     51|
|1779  |              sfma_sfmapc5_r                                                                        |nbit_register__parameterized3_661                          |     56|
|1780  |              sfma_sfmapc6_r                                                                        |nbit_register__parameterized3_662                          |     56|
|1781  |              sfma_sfmapc7_r                                                                        |nbit_register__parameterized3_663                          |     56|
|1782  |          stage3_inst                                                                               |stage3_555                                                 |   2970|
|1783  |            exe2h                                                                                   |exe2_624                                                   |    419|
|1784  |              ex3d_r                                                                                |nbit_register_641                                          |    419|
|1785  |            exe2l                                                                                   |exe2_625                                                   |    439|
|1786  |              ex3d_r                                                                                |nbit_register_640                                          |    439|
|1787  |            fpu2h                                                                                   |fpu2_626                                                   |    346|
|1788  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_635                          |     67|
|1789  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_636                          |    272|
|1790  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_637                          |      4|
|1791  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_638                          |      2|
|1792  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_639                          |      1|
|1793  |            fpu2l                                                                                   |fpu2_627                                                   |    627|
|1794  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_630                          |     75|
|1795  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_631                          |    455|
|1796  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_632                          |      3|
|1797  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_633                          |     93|
|1798  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_634                          |      1|
|1799  |            spu2                                                                                    |spu2_628                                                   |     21|
|1800  |              sfma_so_r                                                                             |nbit_register_629                                          |     21|
|1801  |          stage4_inst                                                                               |stage4__xdcDup__4                                          |   1450|
|1802  |            lmm                                                                                     |lmm__xdcDup__5                                             |    806|
|1803  |              fpga_bram128                                                                          |fpga_bram128__12                                           |     32|
|1804  |                U0                                                                                  |blk_mem_gen_v8_4_2__12                                     |     32|
|1805  |                  inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_2_synth_557                               |     32|
|1806  |                    \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top_558                                        |     32|
|1807  |                      \valid.cstr                                                                   |blk_mem_gen_generic_cstr_559                               |     32|
|1808  |                        \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width_560                                 |      1|
|1809  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper_623                               |      1|
|1810  |                        \ramloop[10].ram.r                                                          |blk_mem_gen_prim_width__parameterized9_561                 |      1|
|1811  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized9_622               |      1|
|1812  |                        \ramloop[11].ram.r                                                          |blk_mem_gen_prim_width__parameterized10_562                |      1|
|1813  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized10_621              |      1|
|1814  |                        \ramloop[12].ram.r                                                          |blk_mem_gen_prim_width__parameterized11_563                |      1|
|1815  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized11_620              |      1|
|1816  |                        \ramloop[13].ram.r                                                          |blk_mem_gen_prim_width__parameterized12_564                |      1|
|1817  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized12_619              |      1|
|1818  |                        \ramloop[14].ram.r                                                          |blk_mem_gen_prim_width__parameterized13_565                |      1|
|1819  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized13_618              |      1|
|1820  |                        \ramloop[15].ram.r                                                          |blk_mem_gen_prim_width__parameterized14_566                |      1|
|1821  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized14_617              |      1|
|1822  |                        \ramloop[16].ram.r                                                          |blk_mem_gen_prim_width__parameterized15_567                |      1|
|1823  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized15_616              |      1|
|1824  |                        \ramloop[17].ram.r                                                          |blk_mem_gen_prim_width__parameterized16_568                |      1|
|1825  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized16_615              |      1|
|1826  |                        \ramloop[18].ram.r                                                          |blk_mem_gen_prim_width__parameterized17_569                |      1|
|1827  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized17_614              |      1|
|1828  |                        \ramloop[19].ram.r                                                          |blk_mem_gen_prim_width__parameterized18_570                |      1|
|1829  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized18_613              |      1|
|1830  |                        \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized0_571                 |      1|
|1831  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized0_612               |      1|
|1832  |                        \ramloop[20].ram.r                                                          |blk_mem_gen_prim_width__parameterized19_572                |      1|
|1833  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized19_611              |      1|
|1834  |                        \ramloop[21].ram.r                                                          |blk_mem_gen_prim_width__parameterized20_573                |      1|
|1835  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized20_610              |      1|
|1836  |                        \ramloop[22].ram.r                                                          |blk_mem_gen_prim_width__parameterized21_574                |      1|
|1837  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized21_609              |      1|
|1838  |                        \ramloop[23].ram.r                                                          |blk_mem_gen_prim_width__parameterized22_575                |      1|
|1839  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized22_608              |      1|
|1840  |                        \ramloop[24].ram.r                                                          |blk_mem_gen_prim_width__parameterized23_576                |      1|
|1841  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized23_607              |      1|
|1842  |                        \ramloop[25].ram.r                                                          |blk_mem_gen_prim_width__parameterized24_577                |      1|
|1843  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized24_606              |      1|
|1844  |                        \ramloop[26].ram.r                                                          |blk_mem_gen_prim_width__parameterized25_578                |      1|
|1845  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized25_605              |      1|
|1846  |                        \ramloop[27].ram.r                                                          |blk_mem_gen_prim_width__parameterized26_579                |      1|
|1847  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized26_604              |      1|
|1848  |                        \ramloop[28].ram.r                                                          |blk_mem_gen_prim_width__parameterized27_580                |      1|
|1849  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized27_603              |      1|
|1850  |                        \ramloop[29].ram.r                                                          |blk_mem_gen_prim_width__parameterized28_581                |      1|
|1851  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized28_602              |      1|
|1852  |                        \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized1_582                 |      1|
|1853  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized1_601               |      1|
|1854  |                        \ramloop[30].ram.r                                                          |blk_mem_gen_prim_width__parameterized29_583                |      1|
|1855  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized29_600              |      1|
|1856  |                        \ramloop[31].ram.r                                                          |blk_mem_gen_prim_width__parameterized30_584                |      1|
|1857  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized30_599              |      1|
|1858  |                        \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized2_585                 |      1|
|1859  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized2_598               |      1|
|1860  |                        \ramloop[4].ram.r                                                           |blk_mem_gen_prim_width__parameterized3_586                 |      1|
|1861  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized3_597               |      1|
|1862  |                        \ramloop[5].ram.r                                                           |blk_mem_gen_prim_width__parameterized4_587                 |      1|
|1863  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized4_596               |      1|
|1864  |                        \ramloop[6].ram.r                                                           |blk_mem_gen_prim_width__parameterized5_588                 |      1|
|1865  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized5_595               |      1|
|1866  |                        \ramloop[7].ram.r                                                           |blk_mem_gen_prim_width__parameterized6_589                 |      1|
|1867  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized6_594               |      1|
|1868  |                        \ramloop[8].ram.r                                                           |blk_mem_gen_prim_width__parameterized7_590                 |      1|
|1869  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized7_593               |      1|
|1870  |                        \ramloop[9].ram.r                                                           |blk_mem_gen_prim_width__parameterized8_591                 |      1|
|1871  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized8_592               |      1|
|1872  |          stage5_inst                                                                               |stage5_556                                                 |   5798|
|1873  |        \EMAX6_UNIT[4].mux_top_buf                                                                  |nbit_ndepth_queue_9                                        |   1301|
|1874  |        \EMAX6_UNIT[4].unit                                                                         |unit__parameterized3                                       |  33980|
|1875  |          lmring                                                                                    |lmring_413                                                 |   3230|
|1876  |            lmring_br                                                                               |nbit_ndepth_queue__parameterized0_551                      |   1823|
|1877  |          stage1_inst                                                                               |stage1_414                                                 |  10134|
|1878  |          stage2_inst                                                                               |stage2_415                                                 |   8763|
|1879  |            exe1h                                                                                   |exe1_503                                                   |   1488|
|1880  |              s                                                                                     |s_funnel__39                                               |      8|
|1881  |              s__0                                                                                  |s_funnel__38                                               |      8|
|1882  |              ex2d_r                                                                                |nbit_register_550                                          |   1472|
|1883  |            exe1l                                                                                   |exe1_504                                                   |   1625|
|1884  |              s                                                                                     |s_funnel__37                                               |      8|
|1885  |              s__0                                                                                  |s_funnel__36                                               |      8|
|1886  |              ex2d_r                                                                                |nbit_register_549                                          |   1609|
|1887  |            fpu1h                                                                                   |fpu1_505                                                   |   1354|
|1888  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_537                          |    183|
|1889  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_538                          |    702|
|1890  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_539                          |     87|
|1891  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_540                          |      2|
|1892  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_541                          |      2|
|1893  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_542                          |      6|
|1894  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_543                          |     46|
|1895  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_544                          |    164|
|1896  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_545                          |    147|
|1897  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_546                          |      3|
|1898  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_547                          |      9|
|1899  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_548                          |      3|
|1900  |            fpu1l                                                                                   |fpu1_506                                                   |   1351|
|1901  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_525                          |    622|
|1902  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_526                          |    273|
|1903  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_527                          |     83|
|1904  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_528                          |      3|
|1905  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_529                          |     28|
|1906  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_530                          |      7|
|1907  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_531                          |     12|
|1908  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_532                          |    165|
|1909  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_533                          |    144|
|1910  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_534                          |      3|
|1911  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_535                          |      8|
|1912  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_536                          |      3|
|1913  |            mex                                                                                     |mex_507                                                    |     52|
|1914  |            spu1                                                                                    |spu1_508                                                   |   1583|
|1915  |              sfma_sfmanc0_r                                                                        |nbit_register__parameterized3_509                          |     17|
|1916  |              sfma_sfmanc1_r                                                                        |nbit_register__parameterized3_510                          |      8|
|1917  |              sfma_sfmanc2_r                                                                        |nbit_register__parameterized3_511                          |     24|
|1918  |              sfma_sfmanc3_r                                                                        |nbit_register__parameterized3_512                          |     14|
|1919  |              sfma_sfmanc4_r                                                                        |nbit_register__parameterized3_513                          |      8|
|1920  |              sfma_sfmanc5_r                                                                        |nbit_register__parameterized3_514                          |     13|
|1921  |              sfma_sfmanc6_r                                                                        |nbit_register__parameterized3_515                          |     13|
|1922  |              sfma_sfmanc7_r                                                                        |nbit_register__parameterized3_516                          |      8|
|1923  |              sfma_sfmapc0_r                                                                        |nbit_register__parameterized3_517                          |     60|
|1924  |              sfma_sfmapc1_r                                                                        |nbit_register__parameterized3_518                          |     51|
|1925  |              sfma_sfmapc2_r                                                                        |nbit_register__parameterized3_519                          |     67|
|1926  |              sfma_sfmapc3_r                                                                        |nbit_register__parameterized3_520                          |     57|
|1927  |              sfma_sfmapc4_r                                                                        |nbit_register__parameterized3_521                          |     51|
|1928  |              sfma_sfmapc5_r                                                                        |nbit_register__parameterized3_522                          |     56|
|1929  |              sfma_sfmapc6_r                                                                        |nbit_register__parameterized3_523                          |     56|
|1930  |              sfma_sfmapc7_r                                                                        |nbit_register__parameterized3_524                          |     56|
|1931  |          stage3_inst                                                                               |stage3_416                                                 |   2969|
|1932  |            exe2h                                                                                   |exe2_485                                                   |    419|
|1933  |              ex3d_r                                                                                |nbit_register_502                                          |    419|
|1934  |            exe2l                                                                                   |exe2_486                                                   |    439|
|1935  |              ex3d_r                                                                                |nbit_register_501                                          |    439|
|1936  |            fpu2h                                                                                   |fpu2_487                                                   |    346|
|1937  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_496                          |     67|
|1938  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_497                          |    272|
|1939  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_498                          |      4|
|1940  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_499                          |      2|
|1941  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_500                          |      1|
|1942  |            fpu2l                                                                                   |fpu2_488                                                   |    627|
|1943  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_491                          |     75|
|1944  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_492                          |    455|
|1945  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_493                          |      3|
|1946  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_494                          |     93|
|1947  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_495                          |      1|
|1948  |            spu2                                                                                    |spu2_489                                                   |     21|
|1949  |              sfma_so_r                                                                             |nbit_register_490                                          |     21|
|1950  |          stage4_inst                                                                               |stage4__xdcDup__5                                          |   1450|
|1951  |            lmm                                                                                     |lmm__xdcDup__6                                             |    806|
|1952  |              fpga_bram128                                                                          |fpga_bram128__13                                           |     32|
|1953  |                U0                                                                                  |blk_mem_gen_v8_4_2__13                                     |     32|
|1954  |                  inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_2_synth_418                               |     32|
|1955  |                    \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top_419                                        |     32|
|1956  |                      \valid.cstr                                                                   |blk_mem_gen_generic_cstr_420                               |     32|
|1957  |                        \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width_421                                 |      1|
|1958  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper_484                               |      1|
|1959  |                        \ramloop[10].ram.r                                                          |blk_mem_gen_prim_width__parameterized9_422                 |      1|
|1960  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized9_483               |      1|
|1961  |                        \ramloop[11].ram.r                                                          |blk_mem_gen_prim_width__parameterized10_423                |      1|
|1962  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized10_482              |      1|
|1963  |                        \ramloop[12].ram.r                                                          |blk_mem_gen_prim_width__parameterized11_424                |      1|
|1964  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized11_481              |      1|
|1965  |                        \ramloop[13].ram.r                                                          |blk_mem_gen_prim_width__parameterized12_425                |      1|
|1966  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized12_480              |      1|
|1967  |                        \ramloop[14].ram.r                                                          |blk_mem_gen_prim_width__parameterized13_426                |      1|
|1968  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized13_479              |      1|
|1969  |                        \ramloop[15].ram.r                                                          |blk_mem_gen_prim_width__parameterized14_427                |      1|
|1970  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized14_478              |      1|
|1971  |                        \ramloop[16].ram.r                                                          |blk_mem_gen_prim_width__parameterized15_428                |      1|
|1972  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized15_477              |      1|
|1973  |                        \ramloop[17].ram.r                                                          |blk_mem_gen_prim_width__parameterized16_429                |      1|
|1974  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized16_476              |      1|
|1975  |                        \ramloop[18].ram.r                                                          |blk_mem_gen_prim_width__parameterized17_430                |      1|
|1976  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized17_475              |      1|
|1977  |                        \ramloop[19].ram.r                                                          |blk_mem_gen_prim_width__parameterized18_431                |      1|
|1978  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized18_474              |      1|
|1979  |                        \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized0_432                 |      1|
|1980  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized0_473               |      1|
|1981  |                        \ramloop[20].ram.r                                                          |blk_mem_gen_prim_width__parameterized19_433                |      1|
|1982  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized19_472              |      1|
|1983  |                        \ramloop[21].ram.r                                                          |blk_mem_gen_prim_width__parameterized20_434                |      1|
|1984  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized20_471              |      1|
|1985  |                        \ramloop[22].ram.r                                                          |blk_mem_gen_prim_width__parameterized21_435                |      1|
|1986  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized21_470              |      1|
|1987  |                        \ramloop[23].ram.r                                                          |blk_mem_gen_prim_width__parameterized22_436                |      1|
|1988  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized22_469              |      1|
|1989  |                        \ramloop[24].ram.r                                                          |blk_mem_gen_prim_width__parameterized23_437                |      1|
|1990  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized23_468              |      1|
|1991  |                        \ramloop[25].ram.r                                                          |blk_mem_gen_prim_width__parameterized24_438                |      1|
|1992  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized24_467              |      1|
|1993  |                        \ramloop[26].ram.r                                                          |blk_mem_gen_prim_width__parameterized25_439                |      1|
|1994  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized25_466              |      1|
|1995  |                        \ramloop[27].ram.r                                                          |blk_mem_gen_prim_width__parameterized26_440                |      1|
|1996  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized26_465              |      1|
|1997  |                        \ramloop[28].ram.r                                                          |blk_mem_gen_prim_width__parameterized27_441                |      1|
|1998  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized27_464              |      1|
|1999  |                        \ramloop[29].ram.r                                                          |blk_mem_gen_prim_width__parameterized28_442                |      1|
|2000  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized28_463              |      1|
|2001  |                        \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized1_443                 |      1|
|2002  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized1_462               |      1|
|2003  |                        \ramloop[30].ram.r                                                          |blk_mem_gen_prim_width__parameterized29_444                |      1|
|2004  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized29_461              |      1|
|2005  |                        \ramloop[31].ram.r                                                          |blk_mem_gen_prim_width__parameterized30_445                |      1|
|2006  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized30_460              |      1|
|2007  |                        \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized2_446                 |      1|
|2008  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized2_459               |      1|
|2009  |                        \ramloop[4].ram.r                                                           |blk_mem_gen_prim_width__parameterized3_447                 |      1|
|2010  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized3_458               |      1|
|2011  |                        \ramloop[5].ram.r                                                           |blk_mem_gen_prim_width__parameterized4_448                 |      1|
|2012  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized4_457               |      1|
|2013  |                        \ramloop[6].ram.r                                                           |blk_mem_gen_prim_width__parameterized5_449                 |      1|
|2014  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized5_456               |      1|
|2015  |                        \ramloop[7].ram.r                                                           |blk_mem_gen_prim_width__parameterized6_450                 |      1|
|2016  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized6_455               |      1|
|2017  |                        \ramloop[8].ram.r                                                           |blk_mem_gen_prim_width__parameterized7_451                 |      1|
|2018  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized7_454               |      1|
|2019  |                        \ramloop[9].ram.r                                                           |blk_mem_gen_prim_width__parameterized8_452                 |      1|
|2020  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized8_453               |      1|
|2021  |          stage5_inst                                                                               |stage5_417                                                 |   5798|
|2022  |        \EMAX6_UNIT[5].mux_top_buf                                                                  |nbit_ndepth_queue_10                                       |   1301|
|2023  |        \EMAX6_UNIT[5].unit                                                                         |unit__parameterized4                                       |  33730|
|2024  |          lmring                                                                                    |lmring_274                                                 |   2978|
|2025  |            lmring_br                                                                               |nbit_ndepth_queue__parameterized0_412                      |   1567|
|2026  |          stage1_inst                                                                               |stage1_275                                                 |  10134|
|2027  |          stage2_inst                                                                               |stage2_276                                                 |   8763|
|2028  |            exe1h                                                                                   |exe1_364                                                   |   1488|
|2029  |              s                                                                                     |s_funnel__43                                               |      8|
|2030  |              s__0                                                                                  |s_funnel__42                                               |      8|
|2031  |              ex2d_r                                                                                |nbit_register_411                                          |   1472|
|2032  |            exe1l                                                                                   |exe1_365                                                   |   1625|
|2033  |              s                                                                                     |s_funnel__41                                               |      8|
|2034  |              s__0                                                                                  |s_funnel__40                                               |      8|
|2035  |              ex2d_r                                                                                |nbit_register_410                                          |   1609|
|2036  |            fpu1h                                                                                   |fpu1_366                                                   |   1354|
|2037  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_398                          |    183|
|2038  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_399                          |    702|
|2039  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_400                          |     87|
|2040  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_401                          |      2|
|2041  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_402                          |      2|
|2042  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_403                          |      6|
|2043  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_404                          |     46|
|2044  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_405                          |    164|
|2045  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_406                          |    147|
|2046  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_407                          |      3|
|2047  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_408                          |      9|
|2048  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_409                          |      3|
|2049  |            fpu1l                                                                                   |fpu1_367                                                   |   1351|
|2050  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_386                          |    622|
|2051  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_387                          |    273|
|2052  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_388                          |     83|
|2053  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_389                          |      3|
|2054  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_390                          |     28|
|2055  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_391                          |      7|
|2056  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_392                          |     12|
|2057  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_393                          |    165|
|2058  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_394                          |    144|
|2059  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_395                          |      3|
|2060  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_396                          |      8|
|2061  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_397                          |      3|
|2062  |            mex                                                                                     |mex_368                                                    |     52|
|2063  |            spu1                                                                                    |spu1_369                                                   |   1583|
|2064  |              sfma_sfmanc0_r                                                                        |nbit_register__parameterized3_370                          |     17|
|2065  |              sfma_sfmanc1_r                                                                        |nbit_register__parameterized3_371                          |      8|
|2066  |              sfma_sfmanc2_r                                                                        |nbit_register__parameterized3_372                          |     24|
|2067  |              sfma_sfmanc3_r                                                                        |nbit_register__parameterized3_373                          |     14|
|2068  |              sfma_sfmanc4_r                                                                        |nbit_register__parameterized3_374                          |      8|
|2069  |              sfma_sfmanc5_r                                                                        |nbit_register__parameterized3_375                          |     13|
|2070  |              sfma_sfmanc6_r                                                                        |nbit_register__parameterized3_376                          |     13|
|2071  |              sfma_sfmanc7_r                                                                        |nbit_register__parameterized3_377                          |      8|
|2072  |              sfma_sfmapc0_r                                                                        |nbit_register__parameterized3_378                          |     60|
|2073  |              sfma_sfmapc1_r                                                                        |nbit_register__parameterized3_379                          |     51|
|2074  |              sfma_sfmapc2_r                                                                        |nbit_register__parameterized3_380                          |     67|
|2075  |              sfma_sfmapc3_r                                                                        |nbit_register__parameterized3_381                          |     57|
|2076  |              sfma_sfmapc4_r                                                                        |nbit_register__parameterized3_382                          |     51|
|2077  |              sfma_sfmapc5_r                                                                        |nbit_register__parameterized3_383                          |     56|
|2078  |              sfma_sfmapc6_r                                                                        |nbit_register__parameterized3_384                          |     56|
|2079  |              sfma_sfmapc7_r                                                                        |nbit_register__parameterized3_385                          |     56|
|2080  |          stage3_inst                                                                               |stage3_277                                                 |   2969|
|2081  |            exe2h                                                                                   |exe2_346                                                   |    419|
|2082  |              ex3d_r                                                                                |nbit_register_363                                          |    419|
|2083  |            exe2l                                                                                   |exe2_347                                                   |    439|
|2084  |              ex3d_r                                                                                |nbit_register_362                                          |    439|
|2085  |            fpu2h                                                                                   |fpu2_348                                                   |    346|
|2086  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_357                          |     67|
|2087  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_358                          |    272|
|2088  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_359                          |      4|
|2089  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_360                          |      2|
|2090  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_361                          |      1|
|2091  |            fpu2l                                                                                   |fpu2_349                                                   |    627|
|2092  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_352                          |     75|
|2093  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_353                          |    455|
|2094  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_354                          |      3|
|2095  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_355                          |     93|
|2096  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_356                          |      1|
|2097  |            spu2                                                                                    |spu2_350                                                   |     21|
|2098  |              sfma_so_r                                                                             |nbit_register_351                                          |     21|
|2099  |          stage4_inst                                                                               |stage4__xdcDup__6                                          |   1450|
|2100  |            lmm                                                                                     |lmm__xdcDup__7                                             |    806|
|2101  |              fpga_bram128                                                                          |fpga_bram128__14                                           |     32|
|2102  |                U0                                                                                  |blk_mem_gen_v8_4_2__14                                     |     32|
|2103  |                  inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_2_synth_279                               |     32|
|2104  |                    \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top_280                                        |     32|
|2105  |                      \valid.cstr                                                                   |blk_mem_gen_generic_cstr_281                               |     32|
|2106  |                        \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width_282                                 |      1|
|2107  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper_345                               |      1|
|2108  |                        \ramloop[10].ram.r                                                          |blk_mem_gen_prim_width__parameterized9_283                 |      1|
|2109  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized9_344               |      1|
|2110  |                        \ramloop[11].ram.r                                                          |blk_mem_gen_prim_width__parameterized10_284                |      1|
|2111  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized10_343              |      1|
|2112  |                        \ramloop[12].ram.r                                                          |blk_mem_gen_prim_width__parameterized11_285                |      1|
|2113  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized11_342              |      1|
|2114  |                        \ramloop[13].ram.r                                                          |blk_mem_gen_prim_width__parameterized12_286                |      1|
|2115  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized12_341              |      1|
|2116  |                        \ramloop[14].ram.r                                                          |blk_mem_gen_prim_width__parameterized13_287                |      1|
|2117  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized13_340              |      1|
|2118  |                        \ramloop[15].ram.r                                                          |blk_mem_gen_prim_width__parameterized14_288                |      1|
|2119  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized14_339              |      1|
|2120  |                        \ramloop[16].ram.r                                                          |blk_mem_gen_prim_width__parameterized15_289                |      1|
|2121  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized15_338              |      1|
|2122  |                        \ramloop[17].ram.r                                                          |blk_mem_gen_prim_width__parameterized16_290                |      1|
|2123  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized16_337              |      1|
|2124  |                        \ramloop[18].ram.r                                                          |blk_mem_gen_prim_width__parameterized17_291                |      1|
|2125  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized17_336              |      1|
|2126  |                        \ramloop[19].ram.r                                                          |blk_mem_gen_prim_width__parameterized18_292                |      1|
|2127  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized18_335              |      1|
|2128  |                        \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized0_293                 |      1|
|2129  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized0_334               |      1|
|2130  |                        \ramloop[20].ram.r                                                          |blk_mem_gen_prim_width__parameterized19_294                |      1|
|2131  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized19_333              |      1|
|2132  |                        \ramloop[21].ram.r                                                          |blk_mem_gen_prim_width__parameterized20_295                |      1|
|2133  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized20_332              |      1|
|2134  |                        \ramloop[22].ram.r                                                          |blk_mem_gen_prim_width__parameterized21_296                |      1|
|2135  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized21_331              |      1|
|2136  |                        \ramloop[23].ram.r                                                          |blk_mem_gen_prim_width__parameterized22_297                |      1|
|2137  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized22_330              |      1|
|2138  |                        \ramloop[24].ram.r                                                          |blk_mem_gen_prim_width__parameterized23_298                |      1|
|2139  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized23_329              |      1|
|2140  |                        \ramloop[25].ram.r                                                          |blk_mem_gen_prim_width__parameterized24_299                |      1|
|2141  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized24_328              |      1|
|2142  |                        \ramloop[26].ram.r                                                          |blk_mem_gen_prim_width__parameterized25_300                |      1|
|2143  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized25_327              |      1|
|2144  |                        \ramloop[27].ram.r                                                          |blk_mem_gen_prim_width__parameterized26_301                |      1|
|2145  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized26_326              |      1|
|2146  |                        \ramloop[28].ram.r                                                          |blk_mem_gen_prim_width__parameterized27_302                |      1|
|2147  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized27_325              |      1|
|2148  |                        \ramloop[29].ram.r                                                          |blk_mem_gen_prim_width__parameterized28_303                |      1|
|2149  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized28_324              |      1|
|2150  |                        \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized1_304                 |      1|
|2151  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized1_323               |      1|
|2152  |                        \ramloop[30].ram.r                                                          |blk_mem_gen_prim_width__parameterized29_305                |      1|
|2153  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized29_322              |      1|
|2154  |                        \ramloop[31].ram.r                                                          |blk_mem_gen_prim_width__parameterized30_306                |      1|
|2155  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized30_321              |      1|
|2156  |                        \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized2_307                 |      1|
|2157  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized2_320               |      1|
|2158  |                        \ramloop[4].ram.r                                                           |blk_mem_gen_prim_width__parameterized3_308                 |      1|
|2159  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized3_319               |      1|
|2160  |                        \ramloop[5].ram.r                                                           |blk_mem_gen_prim_width__parameterized4_309                 |      1|
|2161  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized4_318               |      1|
|2162  |                        \ramloop[6].ram.r                                                           |blk_mem_gen_prim_width__parameterized5_310                 |      1|
|2163  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized5_317               |      1|
|2164  |                        \ramloop[7].ram.r                                                           |blk_mem_gen_prim_width__parameterized6_311                 |      1|
|2165  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized6_316               |      1|
|2166  |                        \ramloop[8].ram.r                                                           |blk_mem_gen_prim_width__parameterized7_312                 |      1|
|2167  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized7_315               |      1|
|2168  |                        \ramloop[9].ram.r                                                           |blk_mem_gen_prim_width__parameterized8_313                 |      1|
|2169  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized8_314               |      1|
|2170  |          stage5_inst                                                                               |stage5_278                                                 |   5798|
|2171  |        \EMAX6_UNIT[6].mux_top_buf                                                                  |nbit_ndepth_queue_11                                       |   1302|
|2172  |        \EMAX6_UNIT[6].unit                                                                         |unit__parameterized5                                       |  33727|
|2173  |          lmring                                                                                    |lmring_135                                                 |   2978|
|2174  |            lmring_br                                                                               |nbit_ndepth_queue__parameterized0_273                      |   1567|
|2175  |          stage1_inst                                                                               |stage1_136                                                 |  10134|
|2176  |          stage2_inst                                                                               |stage2_137                                                 |   8763|
|2177  |            exe1h                                                                                   |exe1_225                                                   |   1488|
|2178  |              s                                                                                     |s_funnel__47                                               |      8|
|2179  |              s__0                                                                                  |s_funnel__46                                               |      8|
|2180  |              ex2d_r                                                                                |nbit_register_272                                          |   1472|
|2181  |            exe1l                                                                                   |exe1_226                                                   |   1625|
|2182  |              s                                                                                     |s_funnel__45                                               |      8|
|2183  |              s__0                                                                                  |s_funnel__44                                               |      8|
|2184  |              ex2d_r                                                                                |nbit_register_271                                          |   1609|
|2185  |            fpu1h                                                                                   |fpu1_227                                                   |   1354|
|2186  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_259                          |    183|
|2187  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_260                          |    702|
|2188  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_261                          |     87|
|2189  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_262                          |      2|
|2190  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_263                          |      2|
|2191  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_264                          |      6|
|2192  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_265                          |     46|
|2193  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_266                          |    164|
|2194  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_267                          |    147|
|2195  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_268                          |      3|
|2196  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_269                          |      9|
|2197  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_270                          |      3|
|2198  |            fpu1l                                                                                   |fpu1_228                                                   |   1351|
|2199  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_247                          |    622|
|2200  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_248                          |    273|
|2201  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_249                          |     83|
|2202  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_250                          |      3|
|2203  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_251                          |     28|
|2204  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_252                          |      7|
|2205  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_253                          |     12|
|2206  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_254                          |    165|
|2207  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_255                          |    144|
|2208  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_256                          |      3|
|2209  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_257                          |      8|
|2210  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_258                          |      3|
|2211  |            mex                                                                                     |mex_229                                                    |     52|
|2212  |            spu1                                                                                    |spu1_230                                                   |   1583|
|2213  |              sfma_sfmanc0_r                                                                        |nbit_register__parameterized3_231                          |     17|
|2214  |              sfma_sfmanc1_r                                                                        |nbit_register__parameterized3_232                          |      8|
|2215  |              sfma_sfmanc2_r                                                                        |nbit_register__parameterized3_233                          |     24|
|2216  |              sfma_sfmanc3_r                                                                        |nbit_register__parameterized3_234                          |     14|
|2217  |              sfma_sfmanc4_r                                                                        |nbit_register__parameterized3_235                          |      8|
|2218  |              sfma_sfmanc5_r                                                                        |nbit_register__parameterized3_236                          |     13|
|2219  |              sfma_sfmanc6_r                                                                        |nbit_register__parameterized3_237                          |     13|
|2220  |              sfma_sfmanc7_r                                                                        |nbit_register__parameterized3_238                          |      8|
|2221  |              sfma_sfmapc0_r                                                                        |nbit_register__parameterized3_239                          |     60|
|2222  |              sfma_sfmapc1_r                                                                        |nbit_register__parameterized3_240                          |     51|
|2223  |              sfma_sfmapc2_r                                                                        |nbit_register__parameterized3_241                          |     67|
|2224  |              sfma_sfmapc3_r                                                                        |nbit_register__parameterized3_242                          |     57|
|2225  |              sfma_sfmapc4_r                                                                        |nbit_register__parameterized3_243                          |     51|
|2226  |              sfma_sfmapc5_r                                                                        |nbit_register__parameterized3_244                          |     56|
|2227  |              sfma_sfmapc6_r                                                                        |nbit_register__parameterized3_245                          |     56|
|2228  |              sfma_sfmapc7_r                                                                        |nbit_register__parameterized3_246                          |     56|
|2229  |          stage3_inst                                                                               |stage3_138                                                 |   2969|
|2230  |            exe2h                                                                                   |exe2_207                                                   |    419|
|2231  |              ex3d_r                                                                                |nbit_register_224                                          |    419|
|2232  |            exe2l                                                                                   |exe2_208                                                   |    439|
|2233  |              ex3d_r                                                                                |nbit_register_223                                          |    439|
|2234  |            fpu2h                                                                                   |fpu2_209                                                   |    346|
|2235  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_218                          |     67|
|2236  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_219                          |    272|
|2237  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_220                          |      4|
|2238  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_221                          |      2|
|2239  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_222                          |      1|
|2240  |            fpu2l                                                                                   |fpu2_210                                                   |    627|
|2241  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_213                          |     75|
|2242  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_214                          |    455|
|2243  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_215                          |      3|
|2244  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_216                          |     93|
|2245  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_217                          |      1|
|2246  |            spu2                                                                                    |spu2_211                                                   |     21|
|2247  |              sfma_so_r                                                                             |nbit_register_212                                          |     21|
|2248  |          stage4_inst                                                                               |stage4__xdcDup__7                                          |   1450|
|2249  |            lmm                                                                                     |lmm__xdcDup__8                                             |    806|
|2250  |              fpga_bram128                                                                          |fpga_bram128__15                                           |     32|
|2251  |                U0                                                                                  |blk_mem_gen_v8_4_2__15                                     |     32|
|2252  |                  inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_2_synth_140                               |     32|
|2253  |                    \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top_141                                        |     32|
|2254  |                      \valid.cstr                                                                   |blk_mem_gen_generic_cstr_142                               |     32|
|2255  |                        \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width_143                                 |      1|
|2256  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper_206                               |      1|
|2257  |                        \ramloop[10].ram.r                                                          |blk_mem_gen_prim_width__parameterized9_144                 |      1|
|2258  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized9_205               |      1|
|2259  |                        \ramloop[11].ram.r                                                          |blk_mem_gen_prim_width__parameterized10_145                |      1|
|2260  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized10_204              |      1|
|2261  |                        \ramloop[12].ram.r                                                          |blk_mem_gen_prim_width__parameterized11_146                |      1|
|2262  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized11_203              |      1|
|2263  |                        \ramloop[13].ram.r                                                          |blk_mem_gen_prim_width__parameterized12_147                |      1|
|2264  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized12_202              |      1|
|2265  |                        \ramloop[14].ram.r                                                          |blk_mem_gen_prim_width__parameterized13_148                |      1|
|2266  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized13_201              |      1|
|2267  |                        \ramloop[15].ram.r                                                          |blk_mem_gen_prim_width__parameterized14_149                |      1|
|2268  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized14_200              |      1|
|2269  |                        \ramloop[16].ram.r                                                          |blk_mem_gen_prim_width__parameterized15_150                |      1|
|2270  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized15_199              |      1|
|2271  |                        \ramloop[17].ram.r                                                          |blk_mem_gen_prim_width__parameterized16_151                |      1|
|2272  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized16_198              |      1|
|2273  |                        \ramloop[18].ram.r                                                          |blk_mem_gen_prim_width__parameterized17_152                |      1|
|2274  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized17_197              |      1|
|2275  |                        \ramloop[19].ram.r                                                          |blk_mem_gen_prim_width__parameterized18_153                |      1|
|2276  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized18_196              |      1|
|2277  |                        \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized0_154                 |      1|
|2278  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized0_195               |      1|
|2279  |                        \ramloop[20].ram.r                                                          |blk_mem_gen_prim_width__parameterized19_155                |      1|
|2280  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized19_194              |      1|
|2281  |                        \ramloop[21].ram.r                                                          |blk_mem_gen_prim_width__parameterized20_156                |      1|
|2282  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized20_193              |      1|
|2283  |                        \ramloop[22].ram.r                                                          |blk_mem_gen_prim_width__parameterized21_157                |      1|
|2284  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized21_192              |      1|
|2285  |                        \ramloop[23].ram.r                                                          |blk_mem_gen_prim_width__parameterized22_158                |      1|
|2286  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized22_191              |      1|
|2287  |                        \ramloop[24].ram.r                                                          |blk_mem_gen_prim_width__parameterized23_159                |      1|
|2288  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized23_190              |      1|
|2289  |                        \ramloop[25].ram.r                                                          |blk_mem_gen_prim_width__parameterized24_160                |      1|
|2290  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized24_189              |      1|
|2291  |                        \ramloop[26].ram.r                                                          |blk_mem_gen_prim_width__parameterized25_161                |      1|
|2292  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized25_188              |      1|
|2293  |                        \ramloop[27].ram.r                                                          |blk_mem_gen_prim_width__parameterized26_162                |      1|
|2294  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized26_187              |      1|
|2295  |                        \ramloop[28].ram.r                                                          |blk_mem_gen_prim_width__parameterized27_163                |      1|
|2296  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized27_186              |      1|
|2297  |                        \ramloop[29].ram.r                                                          |blk_mem_gen_prim_width__parameterized28_164                |      1|
|2298  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized28_185              |      1|
|2299  |                        \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized1_165                 |      1|
|2300  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized1_184               |      1|
|2301  |                        \ramloop[30].ram.r                                                          |blk_mem_gen_prim_width__parameterized29_166                |      1|
|2302  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized29_183              |      1|
|2303  |                        \ramloop[31].ram.r                                                          |blk_mem_gen_prim_width__parameterized30_167                |      1|
|2304  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized30_182              |      1|
|2305  |                        \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized2_168                 |      1|
|2306  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized2_181               |      1|
|2307  |                        \ramloop[4].ram.r                                                           |blk_mem_gen_prim_width__parameterized3_169                 |      1|
|2308  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized3_180               |      1|
|2309  |                        \ramloop[5].ram.r                                                           |blk_mem_gen_prim_width__parameterized4_170                 |      1|
|2310  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized4_179               |      1|
|2311  |                        \ramloop[6].ram.r                                                           |blk_mem_gen_prim_width__parameterized5_171                 |      1|
|2312  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized5_178               |      1|
|2313  |                        \ramloop[7].ram.r                                                           |blk_mem_gen_prim_width__parameterized6_172                 |      1|
|2314  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized6_177               |      1|
|2315  |                        \ramloop[8].ram.r                                                           |blk_mem_gen_prim_width__parameterized7_173                 |      1|
|2316  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized7_176               |      1|
|2317  |                        \ramloop[9].ram.r                                                           |blk_mem_gen_prim_width__parameterized8_174                 |      1|
|2318  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized8_175               |      1|
|2319  |          stage5_inst                                                                               |stage5_139                                                 |   5798|
|2320  |        \EMAX6_UNIT[7].mux_top_buf                                                                  |nbit_ndepth_queue_12                                       |   1302|
|2321  |        \EMAX6_UNIT[7].unit                                                                         |unit__parameterized6                                       |  33963|
|2322  |          lmring                                                                                    |lmring                                                     |   3221|
|2323  |            lmring_br                                                                               |nbit_ndepth_queue__parameterized0_134                      |   1813|
|2324  |          stage1_inst                                                                               |stage1                                                     |  10131|
|2325  |          stage2_inst                                                                               |stage2                                                     |   8763|
|2326  |            exe1h                                                                                   |exe1                                                       |   1488|
|2327  |              s                                                                                     |s_funnel                                                   |      8|
|2328  |              s__0                                                                                  |s_funnel__1                                                |      8|
|2329  |              ex2d_r                                                                                |nbit_register_133                                          |   1472|
|2330  |            exe1l                                                                                   |exe1_92                                                    |   1625|
|2331  |              s                                                                                     |s_funnel__2                                                |      8|
|2332  |              s__0                                                                                  |s_funnel__3                                                |      8|
|2333  |              ex2d_r                                                                                |nbit_register_132                                          |   1609|
|2334  |            fpu1h                                                                                   |fpu1                                                       |   1354|
|2335  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2_120                          |    183|
|2336  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_121                          |    702|
|2337  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_122                          |     87|
|2338  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_123                          |      2|
|2339  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_124                          |      2|
|2340  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_125                          |      6|
|2341  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_126                          |     46|
|2342  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_127                          |    164|
|2343  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_128                          |    147|
|2344  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_129                          |      3|
|2345  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_130                          |      9|
|2346  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_131                          |      3|
|2347  |            fpu1l                                                                                   |fpu1_93                                                    |   1351|
|2348  |              ex1_d_csa_c_r                                                                         |nbit_register__parameterized2                              |    622|
|2349  |              ex1_d_csa_s_r                                                                         |nbit_register__parameterized2_109                          |    273|
|2350  |              ex1_d_exp_r                                                                           |nbit_register__parameterized1_110                          |     83|
|2351  |              ex1_d_inf_r                                                                           |nbit_register__parameterized0_111                          |      3|
|2352  |              ex1_d_nan_r                                                                           |nbit_register__parameterized0_112                          |     28|
|2353  |              ex1_d_s_r                                                                             |nbit_register__parameterized0_113                          |      7|
|2354  |              ex1_d_zero_r                                                                          |nbit_register__parameterized0_114                          |     12|
|2355  |              fadd_s1_exp_r                                                                         |nbit_register__parameterized1_115                          |    165|
|2356  |              fadd_s1_frac_r                                                                        |nbit_register__parameterized2_116                          |    144|
|2357  |              fadd_s1_inf_r                                                                         |nbit_register__parameterized0_117                          |      3|
|2358  |              fadd_s1_nan_r                                                                         |nbit_register__parameterized0_118                          |      8|
|2359  |              fadd_s1_s_r                                                                           |nbit_register__parameterized0_119                          |      3|
|2360  |            mex                                                                                     |mex                                                        |     52|
|2361  |            spu1                                                                                    |spu1                                                       |   1583|
|2362  |              sfma_sfmanc0_r                                                                        |nbit_register__parameterized3                              |     17|
|2363  |              sfma_sfmanc1_r                                                                        |nbit_register__parameterized3_94                           |      8|
|2364  |              sfma_sfmanc2_r                                                                        |nbit_register__parameterized3_95                           |     24|
|2365  |              sfma_sfmanc3_r                                                                        |nbit_register__parameterized3_96                           |     14|
|2366  |              sfma_sfmanc4_r                                                                        |nbit_register__parameterized3_97                           |      8|
|2367  |              sfma_sfmanc5_r                                                                        |nbit_register__parameterized3_98                           |     13|
|2368  |              sfma_sfmanc6_r                                                                        |nbit_register__parameterized3_99                           |     13|
|2369  |              sfma_sfmanc7_r                                                                        |nbit_register__parameterized3_100                          |      8|
|2370  |              sfma_sfmapc0_r                                                                        |nbit_register__parameterized3_101                          |     60|
|2371  |              sfma_sfmapc1_r                                                                        |nbit_register__parameterized3_102                          |     51|
|2372  |              sfma_sfmapc2_r                                                                        |nbit_register__parameterized3_103                          |     67|
|2373  |              sfma_sfmapc3_r                                                                        |nbit_register__parameterized3_104                          |     57|
|2374  |              sfma_sfmapc4_r                                                                        |nbit_register__parameterized3_105                          |     51|
|2375  |              sfma_sfmapc5_r                                                                        |nbit_register__parameterized3_106                          |     56|
|2376  |              sfma_sfmapc6_r                                                                        |nbit_register__parameterized3_107                          |     56|
|2377  |              sfma_sfmapc7_r                                                                        |nbit_register__parameterized3_108                          |     56|
|2378  |          stage3_inst                                                                               |stage3                                                     |   2970|
|2379  |            exe2h                                                                                   |exe2                                                       |    419|
|2380  |              ex3d_r                                                                                |nbit_register_91                                           |    419|
|2381  |            exe2l                                                                                   |exe2_81                                                    |    439|
|2382  |              ex3d_r                                                                                |nbit_register_90                                           |    439|
|2383  |            fpu2h                                                                                   |fpu2                                                       |    346|
|2384  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1_85                           |     67|
|2385  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4_86                           |    272|
|2386  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0_87                           |      4|
|2387  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_88                           |      2|
|2388  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_89                           |      1|
|2389  |            fpu2l                                                                                   |fpu2_82                                                    |    627|
|2390  |              ex2_d_exp_r                                                                           |nbit_register__parameterized1                              |     75|
|2391  |              ex2_d_frac_r                                                                          |nbit_register__parameterized4                              |    455|
|2392  |              ex2_d_inf_r                                                                           |nbit_register__parameterized0                              |      3|
|2393  |              ex2_d_nan_r                                                                           |nbit_register__parameterized0_83                           |     93|
|2394  |              ex2_d_s_r                                                                             |nbit_register__parameterized0_84                           |      1|
|2395  |            spu2                                                                                    |spu2                                                       |     21|
|2396  |              sfma_so_r                                                                             |nbit_register                                              |     21|
|2397  |          stage4_inst                                                                               |stage4                                                     |   1450|
|2398  |            lmm                                                                                     |lmm                                                        |    806|
|2399  |              fpga_bram128                                                                          |fpga_bram128__16                                           |     32|
|2400  |                U0                                                                                  |blk_mem_gen_v8_4_2__16                                     |     32|
|2401  |                  inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_2_synth_14                                |     32|
|2402  |                    \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_top_15                                         |     32|
|2403  |                      \valid.cstr                                                                   |blk_mem_gen_generic_cstr_16                                |     32|
|2404  |                        \ramloop[0].ram.r                                                           |blk_mem_gen_prim_width_17                                  |      1|
|2405  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper_80                                |      1|
|2406  |                        \ramloop[10].ram.r                                                          |blk_mem_gen_prim_width__parameterized9_18                  |      1|
|2407  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized9_79                |      1|
|2408  |                        \ramloop[11].ram.r                                                          |blk_mem_gen_prim_width__parameterized10_19                 |      1|
|2409  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized10_78               |      1|
|2410  |                        \ramloop[12].ram.r                                                          |blk_mem_gen_prim_width__parameterized11_20                 |      1|
|2411  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized11_77               |      1|
|2412  |                        \ramloop[13].ram.r                                                          |blk_mem_gen_prim_width__parameterized12_21                 |      1|
|2413  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized12_76               |      1|
|2414  |                        \ramloop[14].ram.r                                                          |blk_mem_gen_prim_width__parameterized13_22                 |      1|
|2415  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized13_75               |      1|
|2416  |                        \ramloop[15].ram.r                                                          |blk_mem_gen_prim_width__parameterized14_23                 |      1|
|2417  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized14_74               |      1|
|2418  |                        \ramloop[16].ram.r                                                          |blk_mem_gen_prim_width__parameterized15_24                 |      1|
|2419  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized15_73               |      1|
|2420  |                        \ramloop[17].ram.r                                                          |blk_mem_gen_prim_width__parameterized16_25                 |      1|
|2421  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized16_72               |      1|
|2422  |                        \ramloop[18].ram.r                                                          |blk_mem_gen_prim_width__parameterized17_26                 |      1|
|2423  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized17_71               |      1|
|2424  |                        \ramloop[19].ram.r                                                          |blk_mem_gen_prim_width__parameterized18_27                 |      1|
|2425  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized18_70               |      1|
|2426  |                        \ramloop[1].ram.r                                                           |blk_mem_gen_prim_width__parameterized0_28                  |      1|
|2427  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized0_69                |      1|
|2428  |                        \ramloop[20].ram.r                                                          |blk_mem_gen_prim_width__parameterized19_29                 |      1|
|2429  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized19_68               |      1|
|2430  |                        \ramloop[21].ram.r                                                          |blk_mem_gen_prim_width__parameterized20_30                 |      1|
|2431  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized20_67               |      1|
|2432  |                        \ramloop[22].ram.r                                                          |blk_mem_gen_prim_width__parameterized21_31                 |      1|
|2433  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized21_66               |      1|
|2434  |                        \ramloop[23].ram.r                                                          |blk_mem_gen_prim_width__parameterized22_32                 |      1|
|2435  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized22_65               |      1|
|2436  |                        \ramloop[24].ram.r                                                          |blk_mem_gen_prim_width__parameterized23_33                 |      1|
|2437  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized23_64               |      1|
|2438  |                        \ramloop[25].ram.r                                                          |blk_mem_gen_prim_width__parameterized24_34                 |      1|
|2439  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized24_63               |      1|
|2440  |                        \ramloop[26].ram.r                                                          |blk_mem_gen_prim_width__parameterized25_35                 |      1|
|2441  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized25_62               |      1|
|2442  |                        \ramloop[27].ram.r                                                          |blk_mem_gen_prim_width__parameterized26_36                 |      1|
|2443  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized26_61               |      1|
|2444  |                        \ramloop[28].ram.r                                                          |blk_mem_gen_prim_width__parameterized27_37                 |      1|
|2445  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized27_60               |      1|
|2446  |                        \ramloop[29].ram.r                                                          |blk_mem_gen_prim_width__parameterized28_38                 |      1|
|2447  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized28_59               |      1|
|2448  |                        \ramloop[2].ram.r                                                           |blk_mem_gen_prim_width__parameterized1_39                  |      1|
|2449  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized1_58                |      1|
|2450  |                        \ramloop[30].ram.r                                                          |blk_mem_gen_prim_width__parameterized29_40                 |      1|
|2451  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized29_57               |      1|
|2452  |                        \ramloop[31].ram.r                                                          |blk_mem_gen_prim_width__parameterized30_41                 |      1|
|2453  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized30_56               |      1|
|2454  |                        \ramloop[3].ram.r                                                           |blk_mem_gen_prim_width__parameterized2_42                  |      1|
|2455  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized2_55                |      1|
|2456  |                        \ramloop[4].ram.r                                                           |blk_mem_gen_prim_width__parameterized3_43                  |      1|
|2457  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized3_54                |      1|
|2458  |                        \ramloop[5].ram.r                                                           |blk_mem_gen_prim_width__parameterized4_44                  |      1|
|2459  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized4_53                |      1|
|2460  |                        \ramloop[6].ram.r                                                           |blk_mem_gen_prim_width__parameterized5_45                  |      1|
|2461  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized5_52                |      1|
|2462  |                        \ramloop[7].ram.r                                                           |blk_mem_gen_prim_width__parameterized6_46                  |      1|
|2463  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized6_51                |      1|
|2464  |                        \ramloop[8].ram.r                                                           |blk_mem_gen_prim_width__parameterized7_47                  |      1|
|2465  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized7_50                |      1|
|2466  |                        \ramloop[9].ram.r                                                           |blk_mem_gen_prim_width__parameterized8_48                  |      1|
|2467  |                          \prim_noinit.ram                                                          |blk_mem_gen_prim_wrapper__parameterized8_49                |      1|
|2468  |          stage5_inst                                                                               |stage5                                                     |   5798|
|2469  |        fsm                                                                                         |fsm                                                        |   8391|
|2470  |          axring_bot_buf                                                                            |nbit_ndepth_queue__parameterized0                          |   1437|
|2471  |          axring_top_buf                                                                            |nbit_ndepth_queue_13                                       |   1356|
|2472  |          dmabuf                                                                                    |lmm__xdcDup__1                                             |     52|
|2473  |            fpga_bram128                                                                            |fpga_bram128                                               |     32|
|2474  |              U0                                                                                    |blk_mem_gen_v8_4_2                                         |     32|
|2475  |                inst_blk_mem_gen                                                                    |blk_mem_gen_v8_4_2_synth                                   |     32|
|2476  |                  \gnbram.gnativebmg.native_blk_mem_gen                                             |blk_mem_gen_top                                            |     32|
|2477  |                    \valid.cstr                                                                     |blk_mem_gen_generic_cstr                                   |     32|
|2478  |                      \ramloop[0].ram.r                                                             |blk_mem_gen_prim_width                                     |      1|
|2479  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper                                   |      1|
|2480  |                      \ramloop[10].ram.r                                                            |blk_mem_gen_prim_width__parameterized9                     |      1|
|2481  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized9                   |      1|
|2482  |                      \ramloop[11].ram.r                                                            |blk_mem_gen_prim_width__parameterized10                    |      1|
|2483  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized10                  |      1|
|2484  |                      \ramloop[12].ram.r                                                            |blk_mem_gen_prim_width__parameterized11                    |      1|
|2485  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized11                  |      1|
|2486  |                      \ramloop[13].ram.r                                                            |blk_mem_gen_prim_width__parameterized12                    |      1|
|2487  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized12                  |      1|
|2488  |                      \ramloop[14].ram.r                                                            |blk_mem_gen_prim_width__parameterized13                    |      1|
|2489  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized13                  |      1|
|2490  |                      \ramloop[15].ram.r                                                            |blk_mem_gen_prim_width__parameterized14                    |      1|
|2491  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized14                  |      1|
|2492  |                      \ramloop[16].ram.r                                                            |blk_mem_gen_prim_width__parameterized15                    |      1|
|2493  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized15                  |      1|
|2494  |                      \ramloop[17].ram.r                                                            |blk_mem_gen_prim_width__parameterized16                    |      1|
|2495  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized16                  |      1|
|2496  |                      \ramloop[18].ram.r                                                            |blk_mem_gen_prim_width__parameterized17                    |      1|
|2497  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized17                  |      1|
|2498  |                      \ramloop[19].ram.r                                                            |blk_mem_gen_prim_width__parameterized18                    |      1|
|2499  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized18                  |      1|
|2500  |                      \ramloop[1].ram.r                                                             |blk_mem_gen_prim_width__parameterized0                     |      1|
|2501  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized0                   |      1|
|2502  |                      \ramloop[20].ram.r                                                            |blk_mem_gen_prim_width__parameterized19                    |      1|
|2503  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized19                  |      1|
|2504  |                      \ramloop[21].ram.r                                                            |blk_mem_gen_prim_width__parameterized20                    |      1|
|2505  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized20                  |      1|
|2506  |                      \ramloop[22].ram.r                                                            |blk_mem_gen_prim_width__parameterized21                    |      1|
|2507  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized21                  |      1|
|2508  |                      \ramloop[23].ram.r                                                            |blk_mem_gen_prim_width__parameterized22                    |      1|
|2509  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized22                  |      1|
|2510  |                      \ramloop[24].ram.r                                                            |blk_mem_gen_prim_width__parameterized23                    |      1|
|2511  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized23                  |      1|
|2512  |                      \ramloop[25].ram.r                                                            |blk_mem_gen_prim_width__parameterized24                    |      1|
|2513  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized24                  |      1|
|2514  |                      \ramloop[26].ram.r                                                            |blk_mem_gen_prim_width__parameterized25                    |      1|
|2515  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized25                  |      1|
|2516  |                      \ramloop[27].ram.r                                                            |blk_mem_gen_prim_width__parameterized26                    |      1|
|2517  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized26                  |      1|
|2518  |                      \ramloop[28].ram.r                                                            |blk_mem_gen_prim_width__parameterized27                    |      1|
|2519  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized27                  |      1|
|2520  |                      \ramloop[29].ram.r                                                            |blk_mem_gen_prim_width__parameterized28                    |      1|
|2521  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized28                  |      1|
|2522  |                      \ramloop[2].ram.r                                                             |blk_mem_gen_prim_width__parameterized1                     |      1|
|2523  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized1                   |      1|
|2524  |                      \ramloop[30].ram.r                                                            |blk_mem_gen_prim_width__parameterized29                    |      1|
|2525  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized29                  |      1|
|2526  |                      \ramloop[31].ram.r                                                            |blk_mem_gen_prim_width__parameterized30                    |      1|
|2527  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized30                  |      1|
|2528  |                      \ramloop[3].ram.r                                                             |blk_mem_gen_prim_width__parameterized2                     |      1|
|2529  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized2                   |      1|
|2530  |                      \ramloop[4].ram.r                                                             |blk_mem_gen_prim_width__parameterized3                     |      1|
|2531  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized3                   |      1|
|2532  |                      \ramloop[5].ram.r                                                             |blk_mem_gen_prim_width__parameterized4                     |      1|
|2533  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized4                   |      1|
|2534  |                      \ramloop[6].ram.r                                                             |blk_mem_gen_prim_width__parameterized5                     |      1|
|2535  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized5                   |      1|
|2536  |                      \ramloop[7].ram.r                                                             |blk_mem_gen_prim_width__parameterized6                     |      1|
|2537  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized6                   |      1|
|2538  |                      \ramloop[8].ram.r                                                             |blk_mem_gen_prim_width__parameterized7                     |      1|
|2539  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized7                   |      1|
|2540  |                      \ramloop[9].ram.r                                                             |blk_mem_gen_prim_width__parameterized8                     |      1|
|2541  |                        \prim_noinit.ram                                                            |blk_mem_gen_prim_wrapper__parameterized8                   |      1|
|2542  |          dmrb_top_buf                                                                              |nbit_ndepth_queue__parameterized1                          |   1551|
|2543  |    rst_200M                                                                                        |design_2_rst_200M_0                                        |     69|
|2544  |      U0                                                                                            |proc_sys_reset__parameterized2                             |     69|
|2545  |        EXT_LPF                                                                                     |lpf__parameterized0_1                                      |     23|
|2546  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync_4                                                 |      6|
|2547  |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_5                                                 |      6|
|2548  |        SEQ                                                                                         |sequence_psr_2                                             |     41|
|2549  |          SEQ_COUNTER                                                                               |upcnt_n_3                                                  |     13|
|2550  |    rst_300MHz                                                                                      |design_2_rst_300MHz_0                                      |     69|
|2551  |      U0                                                                                            |proc_sys_reset__parameterized2__1                          |     69|
|2552  |        EXT_LPF                                                                                     |lpf__parameterized0                                        |     23|
|2553  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync                                                   |      6|
|2554  |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_0                                                 |      6|
|2555  |        SEQ                                                                                         |sequence_psr                                               |     41|
|2556  |          SEQ_COUNTER                                                                               |upcnt_n                                                    |     13|
|2557  |    zynq_ultra_ps_e_0                                                                               |design_2_zynq_ultra_ps_e_0_0                               |    303|
|2558  |      inst                                                                                          |zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e                     |    303|
+------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:35 ; elapsed = 00:04:42 . Memory (MB): peak = 7768.180 ; gain = 4106.320 ; free physical = 102013 ; free virtual = 117585
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5332 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:01 ; elapsed = 00:04:15 . Memory (MB): peak = 7772.086 ; gain = 1306.531 ; free physical = 109427 ; free virtual = 124999
Synthesis Optimization Complete : Time (s): cpu = 00:03:35 ; elapsed = 00:04:46 . Memory (MB): peak = 7772.086 ; gain = 4110.227 ; free physical = 109473 ; free virtual = 124998
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3311 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance design_2_i/clk_wiz_0/inst/plle4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8598.230 ; gain = 0.000 ; free physical = 109025 ; free virtual = 124551
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 309 instances were transformed.
  BUFG => BUFGCE: 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  FDR => FDRE: 36 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 227 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  SRL16 => SRL16E: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
783 Infos, 259 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:50 ; elapsed = 00:05:02 . Memory (MB): peak = 8598.230 ; gain = 5057.773 ; free physical = 110575 ; free virtual = 126101
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8598.230 ; gain = 0.000 ; free physical = 110575 ; free virtual = 126101
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/ZCU102-step4000/ZCU102_8st.runs/synth_1/design_2_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 8891.215 ; gain = 292.984 ; free physical = 110541 ; free virtual = 126107
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_synth.rpt -pb design_2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 09:08:35 2023...
