# SPDX-License-Identifier: Apache-2.0

load("@rules_hdl//verilog:providers.bzl", "verilog_library")
load("//bazel:br_verilog.bzl", "br_verilog_sim_test_tools_suite")
load("//bazel:verilog.bzl", "verilog_elab_test")

package(default_visibility = ["//visibility:private"])

verilog_library(
    name = "br_arb_fixed_gen_tb",
    srcs = ["br_arb_fixed_gen_tb.sv"],
    deps = [
        "//arb/rtl:br_arb_fixed",
        "//macros:br_asserts_internal",
    ],
)

verilog_elab_test(
    name = "br_arb_fixed_gen_tb_elab_test",
    tool = "verific",
    deps = [":br_arb_fixed_gen_tb"],
)

br_verilog_sim_test_tools_suite(
    name = "br_arb_fixed_gen_tb_sim_test_tools_suite",
    # TODO: Does not work with iverilog.
    tools = [
        "dsim",
        "vcs",
    ],
    deps = [":br_arb_fixed_gen_tb"],
)

verilog_library(
    name = "br_arb_lru_gen_tb",
    srcs = ["br_arb_lru_gen_tb.sv"],
    deps = [
        "//arb/rtl:br_arb_lru",
        "//macros:br_asserts_internal",
    ],
)

verilog_elab_test(
    name = "br_arb_lru_gen_tb_elab_test",
    tool = "verific",
    deps = [":br_arb_lru_gen_tb"],
)

br_verilog_sim_test_tools_suite(
    name = "br_arb_lru_gen_tb_sim_test_tools_suite",
    # TODO: Does not work with iverilog.
    tools = [
        "dsim",
        "vcs",
    ],
    deps = [":br_arb_lru_gen_tb"],
)

verilog_library(
    name = "br_arb_rr_gen_tb",
    srcs = ["br_arb_rr_gen_tb.sv"],
    deps = [
        "//arb/rtl:br_arb_rr",
        "//macros:br_asserts_internal",
    ],
)

verilog_elab_test(
    name = "br_arb_rr_gen_tb_elab_test",
    tool = "verific",
    deps = [":br_arb_rr_gen_tb"],
)

br_verilog_sim_test_tools_suite(
    name = "br_arb_rr_gen_tb_sim_test_tools_suite",
    # TODO: Does not work with iverilog.
    tools = [
        "dsim",
        "vcs",
    ],
    deps = [":br_arb_rr_gen_tb"],
)

verilog_library(
    name = "br_arb_grant_hold_gen_tb",
    srcs = ["br_arb_grant_hold_gen_tb.sv"],
    deps = [
        "//arb/rtl:br_arb_grant_hold",
        "//macros:br_asserts_internal",
    ],
)

verilog_elab_test(
    name = "br_arb_grant_hold_gen_tb_elab_test",
    tool = "verific",
    deps = [":br_arb_grant_hold_gen_tb"],
)

br_verilog_sim_test_tools_suite(
    name = "br_arb_grant_hold_gen_tb_sim_test_tools_suite",
    # TODO: Does not work with iverilog.
    tools = [
        "dsim",
        "vcs",
    ],
    deps = [":br_arb_grant_hold_gen_tb"],
)
