
GOD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d10  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000998  08005ef0  08005ef0  00015ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006888  08006888  00020a30  2**0
                  CONTENTS
  4 .ARM          00000008  08006888  08006888  00016888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006890  08006890  00020a30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006890  08006890  00016890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006894  08006894  00016894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000a30  20000000  08006898  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000a30  080072c8  00020a30  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000be8  080072c8  00020be8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020a30  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001799c  00000000  00000000  00020a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dd2  00000000  00000000  000383fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e30  00000000  00000000  0003b1d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d08  00000000  00000000  0003c000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f85b  00000000  00000000  0003cd08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013026  00000000  00000000  0005c563  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bbf73  00000000  00000000  0006f589  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012b4fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004210  00000000  00000000  0012b550  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000a30 	.word	0x20000a30
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005ed8 	.word	0x08005ed8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000a34 	.word	0x20000a34
 800021c:	08005ed8 	.word	0x08005ed8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_ldivmod>:
 80002c0:	b97b      	cbnz	r3, 80002e2 <__aeabi_ldivmod+0x22>
 80002c2:	b972      	cbnz	r2, 80002e2 <__aeabi_ldivmod+0x22>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bfbe      	ittt	lt
 80002c8:	2000      	movlt	r0, #0
 80002ca:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80002ce:	e006      	blt.n	80002de <__aeabi_ldivmod+0x1e>
 80002d0:	bf08      	it	eq
 80002d2:	2800      	cmpeq	r0, #0
 80002d4:	bf1c      	itt	ne
 80002d6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80002da:	f04f 30ff 	movne.w	r0, #4294967295
 80002de:	f000 b9b9 	b.w	8000654 <__aeabi_idiv0>
 80002e2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002e6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ea:	2900      	cmp	r1, #0
 80002ec:	db09      	blt.n	8000302 <__aeabi_ldivmod+0x42>
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	db1a      	blt.n	8000328 <__aeabi_ldivmod+0x68>
 80002f2:	f000 f84d 	bl	8000390 <__udivmoddi4>
 80002f6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fe:	b004      	add	sp, #16
 8000300:	4770      	bx	lr
 8000302:	4240      	negs	r0, r0
 8000304:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000308:	2b00      	cmp	r3, #0
 800030a:	db1b      	blt.n	8000344 <__aeabi_ldivmod+0x84>
 800030c:	f000 f840 	bl	8000390 <__udivmoddi4>
 8000310:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000314:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000318:	b004      	add	sp, #16
 800031a:	4240      	negs	r0, r0
 800031c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000320:	4252      	negs	r2, r2
 8000322:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000326:	4770      	bx	lr
 8000328:	4252      	negs	r2, r2
 800032a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800032e:	f000 f82f 	bl	8000390 <__udivmoddi4>
 8000332:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000336:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033a:	b004      	add	sp, #16
 800033c:	4240      	negs	r0, r0
 800033e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000342:	4770      	bx	lr
 8000344:	4252      	negs	r2, r2
 8000346:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800034a:	f000 f821 	bl	8000390 <__udivmoddi4>
 800034e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000352:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000356:	b004      	add	sp, #16
 8000358:	4252      	negs	r2, r2
 800035a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800035e:	4770      	bx	lr

08000360 <__aeabi_uldivmod>:
 8000360:	b953      	cbnz	r3, 8000378 <__aeabi_uldivmod+0x18>
 8000362:	b94a      	cbnz	r2, 8000378 <__aeabi_uldivmod+0x18>
 8000364:	2900      	cmp	r1, #0
 8000366:	bf08      	it	eq
 8000368:	2800      	cmpeq	r0, #0
 800036a:	bf1c      	itt	ne
 800036c:	f04f 31ff 	movne.w	r1, #4294967295
 8000370:	f04f 30ff 	movne.w	r0, #4294967295
 8000374:	f000 b96e 	b.w	8000654 <__aeabi_idiv0>
 8000378:	f1ad 0c08 	sub.w	ip, sp, #8
 800037c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000380:	f000 f806 	bl	8000390 <__udivmoddi4>
 8000384:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000388:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038c:	b004      	add	sp, #16
 800038e:	4770      	bx	lr

08000390 <__udivmoddi4>:
 8000390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000394:	9d08      	ldr	r5, [sp, #32]
 8000396:	4604      	mov	r4, r0
 8000398:	468c      	mov	ip, r1
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8083 	bne.w	80004a6 <__udivmoddi4+0x116>
 80003a0:	428a      	cmp	r2, r1
 80003a2:	4617      	mov	r7, r2
 80003a4:	d947      	bls.n	8000436 <__udivmoddi4+0xa6>
 80003a6:	fab2 f282 	clz	r2, r2
 80003aa:	b142      	cbz	r2, 80003be <__udivmoddi4+0x2e>
 80003ac:	f1c2 0020 	rsb	r0, r2, #32
 80003b0:	fa24 f000 	lsr.w	r0, r4, r0
 80003b4:	4091      	lsls	r1, r2
 80003b6:	4097      	lsls	r7, r2
 80003b8:	ea40 0c01 	orr.w	ip, r0, r1
 80003bc:	4094      	lsls	r4, r2
 80003be:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fbbc f6f8 	udiv	r6, ip, r8
 80003c8:	fa1f fe87 	uxth.w	lr, r7
 80003cc:	fb08 c116 	mls	r1, r8, r6, ip
 80003d0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003d4:	fb06 f10e 	mul.w	r1, r6, lr
 80003d8:	4299      	cmp	r1, r3
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x60>
 80003dc:	18fb      	adds	r3, r7, r3
 80003de:	f106 30ff 	add.w	r0, r6, #4294967295
 80003e2:	f080 8119 	bcs.w	8000618 <__udivmoddi4+0x288>
 80003e6:	4299      	cmp	r1, r3
 80003e8:	f240 8116 	bls.w	8000618 <__udivmoddi4+0x288>
 80003ec:	3e02      	subs	r6, #2
 80003ee:	443b      	add	r3, r7
 80003f0:	1a5b      	subs	r3, r3, r1
 80003f2:	b2a4      	uxth	r4, r4
 80003f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003f8:	fb08 3310 	mls	r3, r8, r0, r3
 80003fc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000400:	fb00 fe0e 	mul.w	lr, r0, lr
 8000404:	45a6      	cmp	lr, r4
 8000406:	d909      	bls.n	800041c <__udivmoddi4+0x8c>
 8000408:	193c      	adds	r4, r7, r4
 800040a:	f100 33ff 	add.w	r3, r0, #4294967295
 800040e:	f080 8105 	bcs.w	800061c <__udivmoddi4+0x28c>
 8000412:	45a6      	cmp	lr, r4
 8000414:	f240 8102 	bls.w	800061c <__udivmoddi4+0x28c>
 8000418:	3802      	subs	r0, #2
 800041a:	443c      	add	r4, r7
 800041c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000420:	eba4 040e 	sub.w	r4, r4, lr
 8000424:	2600      	movs	r6, #0
 8000426:	b11d      	cbz	r5, 8000430 <__udivmoddi4+0xa0>
 8000428:	40d4      	lsrs	r4, r2
 800042a:	2300      	movs	r3, #0
 800042c:	e9c5 4300 	strd	r4, r3, [r5]
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	b902      	cbnz	r2, 800043a <__udivmoddi4+0xaa>
 8000438:	deff      	udf	#255	; 0xff
 800043a:	fab2 f282 	clz	r2, r2
 800043e:	2a00      	cmp	r2, #0
 8000440:	d150      	bne.n	80004e4 <__udivmoddi4+0x154>
 8000442:	1bcb      	subs	r3, r1, r7
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	fa1f f887 	uxth.w	r8, r7
 800044c:	2601      	movs	r6, #1
 800044e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000452:	0c21      	lsrs	r1, r4, #16
 8000454:	fb0e 331c 	mls	r3, lr, ip, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb08 f30c 	mul.w	r3, r8, ip
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0xe4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f10c 30ff 	add.w	r0, ip, #4294967295
 800046a:	d202      	bcs.n	8000472 <__udivmoddi4+0xe2>
 800046c:	428b      	cmp	r3, r1
 800046e:	f200 80e9 	bhi.w	8000644 <__udivmoddi4+0x2b4>
 8000472:	4684      	mov	ip, r0
 8000474:	1ac9      	subs	r1, r1, r3
 8000476:	b2a3      	uxth	r3, r4
 8000478:	fbb1 f0fe 	udiv	r0, r1, lr
 800047c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000480:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000484:	fb08 f800 	mul.w	r8, r8, r0
 8000488:	45a0      	cmp	r8, r4
 800048a:	d907      	bls.n	800049c <__udivmoddi4+0x10c>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000492:	d202      	bcs.n	800049a <__udivmoddi4+0x10a>
 8000494:	45a0      	cmp	r8, r4
 8000496:	f200 80d9 	bhi.w	800064c <__udivmoddi4+0x2bc>
 800049a:	4618      	mov	r0, r3
 800049c:	eba4 0408 	sub.w	r4, r4, r8
 80004a0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004a4:	e7bf      	b.n	8000426 <__udivmoddi4+0x96>
 80004a6:	428b      	cmp	r3, r1
 80004a8:	d909      	bls.n	80004be <__udivmoddi4+0x12e>
 80004aa:	2d00      	cmp	r5, #0
 80004ac:	f000 80b1 	beq.w	8000612 <__udivmoddi4+0x282>
 80004b0:	2600      	movs	r6, #0
 80004b2:	e9c5 0100 	strd	r0, r1, [r5]
 80004b6:	4630      	mov	r0, r6
 80004b8:	4631      	mov	r1, r6
 80004ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004be:	fab3 f683 	clz	r6, r3
 80004c2:	2e00      	cmp	r6, #0
 80004c4:	d14a      	bne.n	800055c <__udivmoddi4+0x1cc>
 80004c6:	428b      	cmp	r3, r1
 80004c8:	d302      	bcc.n	80004d0 <__udivmoddi4+0x140>
 80004ca:	4282      	cmp	r2, r0
 80004cc:	f200 80b8 	bhi.w	8000640 <__udivmoddi4+0x2b0>
 80004d0:	1a84      	subs	r4, r0, r2
 80004d2:	eb61 0103 	sbc.w	r1, r1, r3
 80004d6:	2001      	movs	r0, #1
 80004d8:	468c      	mov	ip, r1
 80004da:	2d00      	cmp	r5, #0
 80004dc:	d0a8      	beq.n	8000430 <__udivmoddi4+0xa0>
 80004de:	e9c5 4c00 	strd	r4, ip, [r5]
 80004e2:	e7a5      	b.n	8000430 <__udivmoddi4+0xa0>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f603 	lsr.w	r6, r0, r3
 80004ec:	4097      	lsls	r7, r2
 80004ee:	fa01 f002 	lsl.w	r0, r1, r2
 80004f2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f6:	40d9      	lsrs	r1, r3
 80004f8:	4330      	orrs	r0, r6
 80004fa:	0c03      	lsrs	r3, r0, #16
 80004fc:	fbb1 f6fe 	udiv	r6, r1, lr
 8000500:	fa1f f887 	uxth.w	r8, r7
 8000504:	fb0e 1116 	mls	r1, lr, r6, r1
 8000508:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800050c:	fb06 f108 	mul.w	r1, r6, r8
 8000510:	4299      	cmp	r1, r3
 8000512:	fa04 f402 	lsl.w	r4, r4, r2
 8000516:	d909      	bls.n	800052c <__udivmoddi4+0x19c>
 8000518:	18fb      	adds	r3, r7, r3
 800051a:	f106 3cff 	add.w	ip, r6, #4294967295
 800051e:	f080 808d 	bcs.w	800063c <__udivmoddi4+0x2ac>
 8000522:	4299      	cmp	r1, r3
 8000524:	f240 808a 	bls.w	800063c <__udivmoddi4+0x2ac>
 8000528:	3e02      	subs	r6, #2
 800052a:	443b      	add	r3, r7
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b281      	uxth	r1, r0
 8000530:	fbb3 f0fe 	udiv	r0, r3, lr
 8000534:	fb0e 3310 	mls	r3, lr, r0, r3
 8000538:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053c:	fb00 f308 	mul.w	r3, r0, r8
 8000540:	428b      	cmp	r3, r1
 8000542:	d907      	bls.n	8000554 <__udivmoddi4+0x1c4>
 8000544:	1879      	adds	r1, r7, r1
 8000546:	f100 3cff 	add.w	ip, r0, #4294967295
 800054a:	d273      	bcs.n	8000634 <__udivmoddi4+0x2a4>
 800054c:	428b      	cmp	r3, r1
 800054e:	d971      	bls.n	8000634 <__udivmoddi4+0x2a4>
 8000550:	3802      	subs	r0, #2
 8000552:	4439      	add	r1, r7
 8000554:	1acb      	subs	r3, r1, r3
 8000556:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800055a:	e778      	b.n	800044e <__udivmoddi4+0xbe>
 800055c:	f1c6 0c20 	rsb	ip, r6, #32
 8000560:	fa03 f406 	lsl.w	r4, r3, r6
 8000564:	fa22 f30c 	lsr.w	r3, r2, ip
 8000568:	431c      	orrs	r4, r3
 800056a:	fa20 f70c 	lsr.w	r7, r0, ip
 800056e:	fa01 f306 	lsl.w	r3, r1, r6
 8000572:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000576:	fa21 f10c 	lsr.w	r1, r1, ip
 800057a:	431f      	orrs	r7, r3
 800057c:	0c3b      	lsrs	r3, r7, #16
 800057e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000582:	fa1f f884 	uxth.w	r8, r4
 8000586:	fb0e 1119 	mls	r1, lr, r9, r1
 800058a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800058e:	fb09 fa08 	mul.w	sl, r9, r8
 8000592:	458a      	cmp	sl, r1
 8000594:	fa02 f206 	lsl.w	r2, r2, r6
 8000598:	fa00 f306 	lsl.w	r3, r0, r6
 800059c:	d908      	bls.n	80005b0 <__udivmoddi4+0x220>
 800059e:	1861      	adds	r1, r4, r1
 80005a0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005a4:	d248      	bcs.n	8000638 <__udivmoddi4+0x2a8>
 80005a6:	458a      	cmp	sl, r1
 80005a8:	d946      	bls.n	8000638 <__udivmoddi4+0x2a8>
 80005aa:	f1a9 0902 	sub.w	r9, r9, #2
 80005ae:	4421      	add	r1, r4
 80005b0:	eba1 010a 	sub.w	r1, r1, sl
 80005b4:	b2bf      	uxth	r7, r7
 80005b6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ba:	fb0e 1110 	mls	r1, lr, r0, r1
 80005be:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005c2:	fb00 f808 	mul.w	r8, r0, r8
 80005c6:	45b8      	cmp	r8, r7
 80005c8:	d907      	bls.n	80005da <__udivmoddi4+0x24a>
 80005ca:	19e7      	adds	r7, r4, r7
 80005cc:	f100 31ff 	add.w	r1, r0, #4294967295
 80005d0:	d22e      	bcs.n	8000630 <__udivmoddi4+0x2a0>
 80005d2:	45b8      	cmp	r8, r7
 80005d4:	d92c      	bls.n	8000630 <__udivmoddi4+0x2a0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	4427      	add	r7, r4
 80005da:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80005de:	eba7 0708 	sub.w	r7, r7, r8
 80005e2:	fba0 8902 	umull	r8, r9, r0, r2
 80005e6:	454f      	cmp	r7, r9
 80005e8:	46c6      	mov	lr, r8
 80005ea:	4649      	mov	r1, r9
 80005ec:	d31a      	bcc.n	8000624 <__udivmoddi4+0x294>
 80005ee:	d017      	beq.n	8000620 <__udivmoddi4+0x290>
 80005f0:	b15d      	cbz	r5, 800060a <__udivmoddi4+0x27a>
 80005f2:	ebb3 020e 	subs.w	r2, r3, lr
 80005f6:	eb67 0701 	sbc.w	r7, r7, r1
 80005fa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005fe:	40f2      	lsrs	r2, r6
 8000600:	ea4c 0202 	orr.w	r2, ip, r2
 8000604:	40f7      	lsrs	r7, r6
 8000606:	e9c5 2700 	strd	r2, r7, [r5]
 800060a:	2600      	movs	r6, #0
 800060c:	4631      	mov	r1, r6
 800060e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000612:	462e      	mov	r6, r5
 8000614:	4628      	mov	r0, r5
 8000616:	e70b      	b.n	8000430 <__udivmoddi4+0xa0>
 8000618:	4606      	mov	r6, r0
 800061a:	e6e9      	b.n	80003f0 <__udivmoddi4+0x60>
 800061c:	4618      	mov	r0, r3
 800061e:	e6fd      	b.n	800041c <__udivmoddi4+0x8c>
 8000620:	4543      	cmp	r3, r8
 8000622:	d2e5      	bcs.n	80005f0 <__udivmoddi4+0x260>
 8000624:	ebb8 0e02 	subs.w	lr, r8, r2
 8000628:	eb69 0104 	sbc.w	r1, r9, r4
 800062c:	3801      	subs	r0, #1
 800062e:	e7df      	b.n	80005f0 <__udivmoddi4+0x260>
 8000630:	4608      	mov	r0, r1
 8000632:	e7d2      	b.n	80005da <__udivmoddi4+0x24a>
 8000634:	4660      	mov	r0, ip
 8000636:	e78d      	b.n	8000554 <__udivmoddi4+0x1c4>
 8000638:	4681      	mov	r9, r0
 800063a:	e7b9      	b.n	80005b0 <__udivmoddi4+0x220>
 800063c:	4666      	mov	r6, ip
 800063e:	e775      	b.n	800052c <__udivmoddi4+0x19c>
 8000640:	4630      	mov	r0, r6
 8000642:	e74a      	b.n	80004da <__udivmoddi4+0x14a>
 8000644:	f1ac 0c02 	sub.w	ip, ip, #2
 8000648:	4439      	add	r1, r7
 800064a:	e713      	b.n	8000474 <__udivmoddi4+0xe4>
 800064c:	3802      	subs	r0, #2
 800064e:	443c      	add	r4, r7
 8000650:	e724      	b.n	800049c <__udivmoddi4+0x10c>
 8000652:	bf00      	nop

08000654 <__aeabi_idiv0>:
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop

08000658 <printFix>:

int32_t Rational(int a, int b) {
	return(FIX16_DIV(convert(a), convert(b)));
}

void printFix(int32_t i) {
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
	/*
	 * Input: A signed 16.16 integer to be printed.
	 */

        if ((i & 0x80000000) != 0) { // Handle negative numbers
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	2b00      	cmp	r3, #0
 8000664:	da05      	bge.n	8000672 <printFix+0x1a>
            printf("-");
 8000666:	202d      	movs	r0, #45	; 0x2d
 8000668:	f004 fc24 	bl	8004eb4 <putchar>
            i = ~i + 1;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	425b      	negs	r3, r3
 8000670:	607b      	str	r3, [r7, #4]
        }
        printf("%ld.%04ld", i >> 16, 10000 * (uint32_t)(i & 0xFFFF) >> 16);
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	1419      	asrs	r1, r3, #16
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	b29b      	uxth	r3, r3
 800067a:	f242 7210 	movw	r2, #10000	; 0x2710
 800067e:	fb02 f303 	mul.w	r3, r2, r3
 8000682:	0c1b      	lsrs	r3, r3, #16
 8000684:	461a      	mov	r2, r3
 8000686:	4803      	ldr	r0, [pc, #12]	; (8000694 <printFix+0x3c>)
 8000688:	f004 fbfc 	bl	8004e84 <iprintf>
        // Print a maximum of 4 decimal digits to avoid overflow
    }
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	08005ef0 	.word	0x08005ef0

08000698 <expand>:

int32_t expand(int32_t i) {
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
	/*
	 * Input: A number to be bit-shifted by <<2, e.g. 18.14.
	 * Output: Number bitshifted two to the left, e.g. 16.16.
	 */

       return i << 2;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	009b      	lsls	r3, r3, #2
   }
 80006a4:	4618      	mov	r0, r3
 80006a6:	370c      	adds	r7, #12
 80006a8:	46bd      	mov	sp, r7
 80006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ae:	4770      	bx	lr

080006b0 <convert>:

int32_t convert(int32_t i) {
 80006b0:	b480      	push	{r7}
 80006b2:	b083      	sub	sp, #12
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
	/*
	 * Input: A number to be bitshifted by <<16, e.g. 32.0.
	 * Output: Number bitshifted 16 to the left, e.g. 16.16.
	 */
	return(i << FIX16_SHIFT);
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	041b      	lsls	r3, r3, #16
}
 80006bc:	4618      	mov	r0, r3
 80006be:	370c      	adds	r7, #12
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr

080006c8 <inconvert>:

int32_t inconvert(int32_t i) {
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
	/*
	 * Input: A 16.16 number.
	 * Returns: A 32.0 number, rounded to the nearest integer.
	 */
	return((i + ((1 << (FIX16_SHIFT - 1)))) >> FIX16_SHIFT);
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80006d6:	141b      	asrs	r3, r3, #16
}
 80006d8:	4618      	mov	r0, r3
 80006da:	370c      	adds	r7, #12
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr

080006e4 <I2C_Scan>:

//
// code for testing I2C
//

void I2C_Scan(I2C_HandleTypeDef *hi2c) {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef result;
    uint8_t i;

    printf("Scanning I2C bus...\r\n");
 80006ec:	4813      	ldr	r0, [pc, #76]	; (800073c <I2C_Scan+0x58>)
 80006ee:	f004 fc65 	bl	8004fbc <puts>

    for (i = 1; i < 128; i++) {
 80006f2:	2301      	movs	r3, #1
 80006f4:	73fb      	strb	r3, [r7, #15]
 80006f6:	e015      	b.n	8000724 <I2C_Scan+0x40>
        // Left-shift by 1 to form 8-bit address
        result = HAL_I2C_IsDeviceReady(hi2c, (i << 1), 1, 10);
 80006f8:	7bfb      	ldrb	r3, [r7, #15]
 80006fa:	b29b      	uxth	r3, r3
 80006fc:	005b      	lsls	r3, r3, #1
 80006fe:	b299      	uxth	r1, r3
 8000700:	230a      	movs	r3, #10
 8000702:	2201      	movs	r2, #1
 8000704:	6878      	ldr	r0, [r7, #4]
 8000706:	f002 f97d 	bl	8002a04 <HAL_I2C_IsDeviceReady>
 800070a:	4603      	mov	r3, r0
 800070c:	73bb      	strb	r3, [r7, #14]

        if (result == HAL_OK) {
 800070e:	7bbb      	ldrb	r3, [r7, #14]
 8000710:	2b00      	cmp	r3, #0
 8000712:	d104      	bne.n	800071e <I2C_Scan+0x3a>
            printf("I2C device found at address 0x%02X\r\n", i);
 8000714:	7bfb      	ldrb	r3, [r7, #15]
 8000716:	4619      	mov	r1, r3
 8000718:	4809      	ldr	r0, [pc, #36]	; (8000740 <I2C_Scan+0x5c>)
 800071a:	f004 fbb3 	bl	8004e84 <iprintf>
    for (i = 1; i < 128; i++) {
 800071e:	7bfb      	ldrb	r3, [r7, #15]
 8000720:	3301      	adds	r3, #1
 8000722:	73fb      	strb	r3, [r7, #15]
 8000724:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000728:	2b00      	cmp	r3, #0
 800072a:	dae5      	bge.n	80006f8 <I2C_Scan+0x14>
        }
    }

    printf("Scan complete.\r\n");
 800072c:	4805      	ldr	r0, [pc, #20]	; (8000744 <I2C_Scan+0x60>)
 800072e:	f004 fc45 	bl	8004fbc <puts>
}
 8000732:	bf00      	nop
 8000734:	3710      	adds	r7, #16
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	08005efc 	.word	0x08005efc
 8000740:	08005f14 	.word	0x08005f14
 8000744:	08005f3c 	.word	0x08005f3c

08000748 <lsmCtrlReg>:
 */

#include "lsm9ds1.h"
#include "fixp.h"

void lsmCtrlReg(I2C_HandleTypeDef*handle) {
 8000748:	b580      	push	{r7, lr}
 800074a:	b08a      	sub	sp, #40	; 0x28
 800074c:	af02      	add	r7, sp, #8
 800074e:	6078      	str	r0, [r7, #4]
	// Enable accelerometer: ODR = 119 Hz, ±2g, BW = 50 Hz

	  uint8_t acc_ctrl_reg8[2] = {0x22, 0x05}; // reboot + soft reset
 8000750:	f240 5322 	movw	r3, #1314	; 0x522
 8000754:	83bb      	strh	r3, [r7, #28]
	  HAL_I2C_Master_Transmit(handle, LSM9DS1_ACC_ADDRESS << 1, acc_ctrl_reg8, 2, HAL_MAX_DELAY);
 8000756:	f107 021c 	add.w	r2, r7, #28
 800075a:	f04f 33ff 	mov.w	r3, #4294967295
 800075e:	9300      	str	r3, [sp, #0]
 8000760:	2302      	movs	r3, #2
 8000762:	21d6      	movs	r1, #214	; 0xd6
 8000764:	6878      	ldr	r0, [r7, #4]
 8000766:	f002 f835 	bl	80027d4 <HAL_I2C_Master_Transmit>
	  HAL_Delay(100);
 800076a:	2064      	movs	r0, #100	; 0x64
 800076c:	f001 fd0e 	bl	800218c <HAL_Delay>

	  uint8_t acc_ctrl_reg6[2] = {0x20, 0x60}; // 0x60 = 0b01100000 → ODR = 119Hz, ±2g
 8000770:	f246 0320 	movw	r3, #24608	; 0x6020
 8000774:	833b      	strh	r3, [r7, #24]
	  HAL_I2C_Master_Transmit(handle, LSM9DS1_ACC_ADDRESS << 1, acc_ctrl_reg6, 2, HAL_MAX_DELAY);
 8000776:	f107 0218 	add.w	r2, r7, #24
 800077a:	f04f 33ff 	mov.w	r3, #4294967295
 800077e:	9300      	str	r3, [sp, #0]
 8000780:	2302      	movs	r3, #2
 8000782:	21d6      	movs	r1, #214	; 0xd6
 8000784:	6878      	ldr	r0, [r7, #4]
 8000786:	f002 f825 	bl	80027d4 <HAL_I2C_Master_Transmit>
	  HAL_Delay(10);
 800078a:	200a      	movs	r0, #10
 800078c:	f001 fcfe 	bl	800218c <HAL_Delay>

	  uint8_t mag_ctrl_reg1[2] = {0x20, 0b01110000}; //
 8000790:	f247 0320 	movw	r3, #28704	; 0x7020
 8000794:	82bb      	strh	r3, [r7, #20]
	  HAL_I2C_Master_Transmit(handle, LSM9DS1_MAG_ADDRESS << 1, mag_ctrl_reg1, 2, HAL_MAX_DELAY);
 8000796:	f107 0214 	add.w	r2, r7, #20
 800079a:	f04f 33ff 	mov.w	r3, #4294967295
 800079e:	9300      	str	r3, [sp, #0]
 80007a0:	2302      	movs	r3, #2
 80007a2:	213c      	movs	r1, #60	; 0x3c
 80007a4:	6878      	ldr	r0, [r7, #4]
 80007a6:	f002 f815 	bl	80027d4 <HAL_I2C_Master_Transmit>
	  HAL_Delay(10);
 80007aa:	200a      	movs	r0, #10
 80007ac:	f001 fcee 	bl	800218c <HAL_Delay>

	  uint8_t mag_ctrl_reg3[2] = {0x22, 0b00000000}; //
 80007b0:	2322      	movs	r3, #34	; 0x22
 80007b2:	823b      	strh	r3, [r7, #16]
	  HAL_I2C_Master_Transmit(handle, LSM9DS1_MAG_ADDRESS << 1, mag_ctrl_reg3, 2, HAL_MAX_DELAY);
 80007b4:	f107 0210 	add.w	r2, r7, #16
 80007b8:	f04f 33ff 	mov.w	r3, #4294967295
 80007bc:	9300      	str	r3, [sp, #0]
 80007be:	2302      	movs	r3, #2
 80007c0:	213c      	movs	r1, #60	; 0x3c
 80007c2:	6878      	ldr	r0, [r7, #4]
 80007c4:	f002 f806 	bl	80027d4 <HAL_I2C_Master_Transmit>
	  HAL_Delay(10);
 80007c8:	200a      	movs	r0, #10
 80007ca:	f001 fcdf 	bl	800218c <HAL_Delay>

	  uint8_t mag_ctrl_reg4[2] = {0x23, 0b00001100}; //
 80007ce:	f640 4323 	movw	r3, #3107	; 0xc23
 80007d2:	81bb      	strh	r3, [r7, #12]
	  HAL_I2C_Master_Transmit(handle, LSM9DS1_MAG_ADDRESS << 1, mag_ctrl_reg4, 2, HAL_MAX_DELAY);
 80007d4:	f107 020c 	add.w	r2, r7, #12
 80007d8:	f04f 33ff 	mov.w	r3, #4294967295
 80007dc:	9300      	str	r3, [sp, #0]
 80007de:	2302      	movs	r3, #2
 80007e0:	213c      	movs	r1, #60	; 0x3c
 80007e2:	6878      	ldr	r0, [r7, #4]
 80007e4:	f001 fff6 	bl	80027d4 <HAL_I2C_Master_Transmit>
	  HAL_Delay(10);
 80007e8:	200a      	movs	r0, #10
 80007ea:	f001 fccf 	bl	800218c <HAL_Delay>
}
 80007ee:	bf00      	nop
 80007f0:	3720      	adds	r7, #32
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
	...

080007f8 <sinus>:
    -704,   -603,   -503,   -402,   -302,   -201,   -101
};

// functions

int32_t sinus(int t) { // takes 32.0 integer representing a 512th degree
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
	// printf("%i\n", t);
	while (t < 0) {t += LUTCOUNT;} // before indexing the lut, we put negative numbers "back in" the positive side of the circle
 8000800:	e003      	b.n	800080a <sinus+0x12>
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000808:	607b      	str	r3, [r7, #4]
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	2b00      	cmp	r3, #0
 800080e:	dbf8      	blt.n	8000802 <sinus+0xa>
	t %= LUTCOUNT; // cyclic nature of sinus (equation 6, basically)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	425a      	negs	r2, r3
 8000814:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000818:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800081c:	bf58      	it	pl
 800081e:	4253      	negpl	r3, r2
 8000820:	607b      	str	r3, [r7, #4]
	// printf("%i\n", t);
	int32_t	returnval = (int32_t)(sinlut[t]); // sinlut contains int16_t, 2.14, so promote to 18.14 by going to int32_t
 8000822:	4a06      	ldr	r2, [pc, #24]	; (800083c <sinus+0x44>)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800082a:	60fb      	str	r3, [r7, #12]
	return(expand(returnval)); // returns 16.16 decimal
 800082c:	68f8      	ldr	r0, [r7, #12]
 800082e:	f7ff ff33 	bl	8000698 <expand>
 8000832:	4603      	mov	r3, r0
}
 8000834:	4618      	mov	r0, r3
 8000836:	3710      	adds	r7, #16
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	08005fb0 	.word	0x08005fb0

08000840 <cosinus>:

int32_t cosinus(int t) {          // correct quarter–cycle phase-shift
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
    return sinus((t + LUTCOUNT/4) % LUTCOUNT);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800084e:	425a      	negs	r2, r3
 8000850:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000854:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8000858:	bf58      	it	pl
 800085a:	4253      	negpl	r3, r2
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff ffcb 	bl	80007f8 <sinus>
 8000862:	4603      	mov	r3, r0
}
 8000864:	4618      	mov	r0, r3
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}

0800086c <sinrad>:
                       // :contentReference[oaicite:0]{index=0}

int32_t sinrad(int32_t t) { // takes int32 16.16 corresponding to radians
 800086c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000870:	b086      	sub	sp, #24
 8000872:	af00      	add	r7, sp, #0
 8000874:	60f8      	str	r0, [r7, #12]
	int32_t factor = FIX16_DIV(convert(LUTCOUNT),FIX16_MULT(convert(2),PI16)); // N/2pi
 8000876:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800087a:	f7ff ff19 	bl	80006b0 <convert>
 800087e:	4603      	mov	r3, r0
 8000880:	461a      	mov	r2, r3
 8000882:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000886:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800088a:	ea4f 4a02 	mov.w	sl, r2, lsl #16
 800088e:	2002      	movs	r0, #2
 8000890:	f7ff ff0e 	bl	80006b0 <convert>
 8000894:	4603      	mov	r3, r0
 8000896:	461c      	mov	r4, r3
 8000898:	ea4f 75e4 	mov.w	r5, r4, asr #31
 800089c:	4622      	mov	r2, r4
 800089e:	462b      	mov	r3, r5
 80008a0:	1891      	adds	r1, r2, r2
 80008a2:	6039      	str	r1, [r7, #0]
 80008a4:	415b      	adcs	r3, r3
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80008ac:	1912      	adds	r2, r2, r4
 80008ae:	eb45 0303 	adc.w	r3, r5, r3
 80008b2:	f04f 0000 	mov.w	r0, #0
 80008b6:	f04f 0100 	mov.w	r1, #0
 80008ba:	0199      	lsls	r1, r3, #6
 80008bc:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80008c0:	0190      	lsls	r0, r2, #6
 80008c2:	1812      	adds	r2, r2, r0
 80008c4:	eb41 0303 	adc.w	r3, r1, r3
 80008c8:	f04f 0000 	mov.w	r0, #0
 80008cc:	f04f 0100 	mov.w	r1, #0
 80008d0:	0159      	lsls	r1, r3, #5
 80008d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80008d6:	0150      	lsls	r0, r2, #5
 80008d8:	4602      	mov	r2, r0
 80008da:	460b      	mov	r3, r1
 80008dc:	1b12      	subs	r2, r2, r4
 80008de:	eb63 0305 	sbc.w	r3, r3, r5
 80008e2:	f04f 0000 	mov.w	r0, #0
 80008e6:	f04f 0100 	mov.w	r1, #0
 80008ea:	0159      	lsls	r1, r3, #5
 80008ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80008f0:	0150      	lsls	r0, r2, #5
 80008f2:	eb12 0800 	adds.w	r8, r2, r0
 80008f6:	eb43 0901 	adc.w	r9, r3, r1
 80008fa:	f04f 0200 	mov.w	r2, #0
 80008fe:	f04f 0300 	mov.w	r3, #0
 8000902:	ea4f 4218 	mov.w	r2, r8, lsr #16
 8000906:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 800090a:	ea4f 4329 	mov.w	r3, r9, asr #16
 800090e:	4613      	mov	r3, r2
 8000910:	461a      	mov	r2, r3
 8000912:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000916:	4650      	mov	r0, sl
 8000918:	4659      	mov	r1, fp
 800091a:	f7ff fcd1 	bl	80002c0 <__aeabi_ldivmod>
 800091e:	4602      	mov	r2, r0
 8000920:	460b      	mov	r3, r1
 8000922:	4613      	mov	r3, r2
 8000924:	617b      	str	r3, [r7, #20]
	int integer = (int)(inconvert((FIX16_MULT(t, factor)))); // 32.0 degree
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	4618      	mov	r0, r3
 800092a:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	461a      	mov	r2, r3
 8000932:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000936:	fb02 f501 	mul.w	r5, r2, r1
 800093a:	fb00 f403 	mul.w	r4, r0, r3
 800093e:	442c      	add	r4, r5
 8000940:	fba0 2302 	umull	r2, r3, r0, r2
 8000944:	18e1      	adds	r1, r4, r3
 8000946:	460b      	mov	r3, r1
 8000948:	f04f 0000 	mov.w	r0, #0
 800094c:	f04f 0100 	mov.w	r1, #0
 8000950:	0c10      	lsrs	r0, r2, #16
 8000952:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000956:	1419      	asrs	r1, r3, #16
 8000958:	4603      	mov	r3, r0
 800095a:	4618      	mov	r0, r3
 800095c:	f7ff feb4 	bl	80006c8 <inconvert>
 8000960:	6138      	str	r0, [r7, #16]
	//printf("%i,", integer);
	return sinus(integer); // returns 16.16 decimal
 8000962:	6938      	ldr	r0, [r7, #16]
 8000964:	f7ff ff48 	bl	80007f8 <sinus>
 8000968:	4603      	mov	r3, r0
}
 800096a:	4618      	mov	r0, r3
 800096c:	3718      	adds	r7, #24
 800096e:	46bd      	mov	sp, r7
 8000970:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08000974 <cosrad>:

int32_t cosrad(int32_t t) { // takes int32 16.16 corresponding to radians
 8000974:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000978:	b086      	sub	sp, #24
 800097a:	af00      	add	r7, sp, #0
 800097c:	60f8      	str	r0, [r7, #12]
	int32_t factor = FIX16_DIV(convert(LUTCOUNT),FIX16_MULT(convert(2),PI16)); // N/2pi
 800097e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000982:	f7ff fe95 	bl	80006b0 <convert>
 8000986:	4603      	mov	r3, r0
 8000988:	461a      	mov	r2, r3
 800098a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800098e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8000992:	ea4f 4a02 	mov.w	sl, r2, lsl #16
 8000996:	2002      	movs	r0, #2
 8000998:	f7ff fe8a 	bl	80006b0 <convert>
 800099c:	4603      	mov	r3, r0
 800099e:	461c      	mov	r4, r3
 80009a0:	ea4f 75e4 	mov.w	r5, r4, asr #31
 80009a4:	4622      	mov	r2, r4
 80009a6:	462b      	mov	r3, r5
 80009a8:	1891      	adds	r1, r2, r2
 80009aa:	6039      	str	r1, [r7, #0]
 80009ac:	415b      	adcs	r3, r3
 80009ae:	607b      	str	r3, [r7, #4]
 80009b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80009b4:	1912      	adds	r2, r2, r4
 80009b6:	eb45 0303 	adc.w	r3, r5, r3
 80009ba:	f04f 0000 	mov.w	r0, #0
 80009be:	f04f 0100 	mov.w	r1, #0
 80009c2:	0199      	lsls	r1, r3, #6
 80009c4:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80009c8:	0190      	lsls	r0, r2, #6
 80009ca:	1812      	adds	r2, r2, r0
 80009cc:	eb41 0303 	adc.w	r3, r1, r3
 80009d0:	f04f 0000 	mov.w	r0, #0
 80009d4:	f04f 0100 	mov.w	r1, #0
 80009d8:	0159      	lsls	r1, r3, #5
 80009da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80009de:	0150      	lsls	r0, r2, #5
 80009e0:	4602      	mov	r2, r0
 80009e2:	460b      	mov	r3, r1
 80009e4:	1b12      	subs	r2, r2, r4
 80009e6:	eb63 0305 	sbc.w	r3, r3, r5
 80009ea:	f04f 0000 	mov.w	r0, #0
 80009ee:	f04f 0100 	mov.w	r1, #0
 80009f2:	0159      	lsls	r1, r3, #5
 80009f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80009f8:	0150      	lsls	r0, r2, #5
 80009fa:	eb12 0800 	adds.w	r8, r2, r0
 80009fe:	eb43 0901 	adc.w	r9, r3, r1
 8000a02:	f04f 0200 	mov.w	r2, #0
 8000a06:	f04f 0300 	mov.w	r3, #0
 8000a0a:	ea4f 4218 	mov.w	r2, r8, lsr #16
 8000a0e:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 8000a12:	ea4f 4329 	mov.w	r3, r9, asr #16
 8000a16:	4613      	mov	r3, r2
 8000a18:	461a      	mov	r2, r3
 8000a1a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000a1e:	4650      	mov	r0, sl
 8000a20:	4659      	mov	r1, fp
 8000a22:	f7ff fc4d 	bl	80002c0 <__aeabi_ldivmod>
 8000a26:	4602      	mov	r2, r0
 8000a28:	460b      	mov	r3, r1
 8000a2a:	4613      	mov	r3, r2
 8000a2c:	617b      	str	r3, [r7, #20]
	int integer = (int)(inconvert((FIX16_MULT(t, factor)))); // 32.0 degree
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	4618      	mov	r0, r3
 8000a32:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	461a      	mov	r2, r3
 8000a3a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000a3e:	fb02 f501 	mul.w	r5, r2, r1
 8000a42:	fb00 f403 	mul.w	r4, r0, r3
 8000a46:	442c      	add	r4, r5
 8000a48:	fba0 2302 	umull	r2, r3, r0, r2
 8000a4c:	18e1      	adds	r1, r4, r3
 8000a4e:	460b      	mov	r3, r1
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	f04f 0100 	mov.w	r1, #0
 8000a58:	0c10      	lsrs	r0, r2, #16
 8000a5a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a5e:	1419      	asrs	r1, r3, #16
 8000a60:	4603      	mov	r3, r0
 8000a62:	4618      	mov	r0, r3
 8000a64:	f7ff fe30 	bl	80006c8 <inconvert>
 8000a68:	6138      	str	r0, [r7, #16]
	//printf("%i,", integer);
	return cosinus(integer); // returns 16.16 decimal
 8000a6a:	6938      	ldr	r0, [r7, #16]
 8000a6c:	f7ff fee8 	bl	8000840 <cosinus>
 8000a70:	4603      	mov	r3, r0
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3718      	adds	r7, #24
 8000a76:	46bd      	mov	sp, r7
 8000a78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08000a7c <normalizeTheta>:

int32_t HVs[104] = {
0x00000000, 0xFFEACCCD, 0x00000000, 0xFFD8AE14, 0xFFF663D7, 0x00000000, 0x00112666, 0xFFF74A3D, 0xFFF9AE14, 0x00000000, 0x00096B85, 0x0003E8F6, 0x000AAB85, 0xFFFFC7AE, 0x00000000, 0xFFFCF333, 0x000B87AE, 0x000968F6, 0x00086E14, 0xFFFFA666, 0x00000000, 0xFFF2C51F, 0xFFE5199A, 0xFFFE028F, 0xFFFDD1EC, 0xFFFF87AE, 0x0001028F, 0x00000000, 0x0018D47B, 0x0008B0A4, 0x00020CCD, 0x0003B333, 0xFFFB0F5C, 0xFFFFC28F, 0x00002148, 0x00000000, 0xFFF2970A, 0x00059C29, 0x000C6E14, 0x000AB0A4, 0x00017AE1, 0xFFFDF0A4, 0x00010000, 0x00004000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000
};

int32_t normalizeTheta(int32_t theta) {
 8000a7c:	b480      	push	{r7}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
    int32_t result;
    if ((theta > -1) && (theta<1)) {
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	db05      	blt.n	8000a96 <normalizeTheta+0x1a>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	dc02      	bgt.n	8000a96 <normalizeTheta+0x1a>
        result = 1;
 8000a90:	2301      	movs	r3, #1
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	e00c      	b.n	8000ab0 <normalizeTheta+0x34>
    }
    else {
    	if ((theta < ((180 << 16) + 1)) && (theta > ((179 << 16) + 65535))) {
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	f5b3 0f34 	cmp.w	r3, #11796480	; 0xb40000
 8000a9c:	dc06      	bgt.n	8000aac <normalizeTheta+0x30>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	f5b3 0f34 	cmp.w	r3, #11796480	; 0xb40000
 8000aa4:	db02      	blt.n	8000aac <normalizeTheta+0x30>
            result = (179<<16)+65535;
 8000aa6:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <normalizeTheta+0x44>)
 8000aa8:	60fb      	str	r3, [r7, #12]
 8000aaa:	e001      	b.n	8000ab0 <normalizeTheta+0x34>
        }
        else {
            result = theta;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	60fb      	str	r3, [r7, #12]
        }
    }
    return result;
 8000ab0:	68fb      	ldr	r3, [r7, #12]
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3714      	adds	r7, #20
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	00b3ffff 	.word	0x00b3ffff

08000ac4 <toRad>:

int32_t toRad(int32_t angledeg) {
 8000ac4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000ac8:	b084      	sub	sp, #16
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	60f8      	str	r0, [r7, #12]
    return DIV(MULT(angledeg,PI),180<<16);
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	461c      	mov	r4, r3
 8000ad2:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8000ad6:	4622      	mov	r2, r4
 8000ad8:	462b      	mov	r3, r5
 8000ada:	1891      	adds	r1, r2, r2
 8000adc:	6039      	str	r1, [r7, #0]
 8000ade:	415b      	adcs	r3, r3
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ae6:	1912      	adds	r2, r2, r4
 8000ae8:	eb45 0303 	adc.w	r3, r5, r3
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	f04f 0100 	mov.w	r1, #0
 8000af4:	0199      	lsls	r1, r3, #6
 8000af6:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8000afa:	0190      	lsls	r0, r2, #6
 8000afc:	1812      	adds	r2, r2, r0
 8000afe:	eb41 0303 	adc.w	r3, r1, r3
 8000b02:	f04f 0000 	mov.w	r0, #0
 8000b06:	f04f 0100 	mov.w	r1, #0
 8000b0a:	0159      	lsls	r1, r3, #5
 8000b0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000b10:	0150      	lsls	r0, r2, #5
 8000b12:	4602      	mov	r2, r0
 8000b14:	460b      	mov	r3, r1
 8000b16:	1b12      	subs	r2, r2, r4
 8000b18:	eb63 0305 	sbc.w	r3, r3, r5
 8000b1c:	f04f 0000 	mov.w	r0, #0
 8000b20:	f04f 0100 	mov.w	r1, #0
 8000b24:	0159      	lsls	r1, r3, #5
 8000b26:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000b2a:	0150      	lsls	r0, r2, #5
 8000b2c:	eb12 0800 	adds.w	r8, r2, r0
 8000b30:	eb43 0901 	adc.w	r9, r3, r1
 8000b34:	f04f 0200 	mov.w	r2, #0
 8000b38:	f04f 0300 	mov.w	r3, #0
 8000b3c:	ea4f 4218 	mov.w	r2, r8, lsr #16
 8000b40:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 8000b44:	ea4f 4329 	mov.w	r3, r9, asr #16
 8000b48:	4613      	mov	r3, r2
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000b50:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8000b54:	ea4f 4a02 	mov.w	sl, r2, lsl #16
 8000b58:	f44f 0234 	mov.w	r2, #11796480	; 0xb40000
 8000b5c:	f04f 0300 	mov.w	r3, #0
 8000b60:	4650      	mov	r0, sl
 8000b62:	4659      	mov	r1, fp
 8000b64:	f7ff fbac 	bl	80002c0 <__aeabi_ldivmod>
 8000b68:	4602      	mov	r2, r0
 8000b6a:	460b      	mov	r3, r1
 8000b6c:	4613      	mov	r3, r2
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3710      	adds	r7, #16
 8000b72:	46bd      	mov	sp, r7
 8000b74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08000b78 <magnet>:

void magnet(int32_t r, int32_t theta, int32_t phi, int32_t days, int32_t buffer[3]) {
 8000b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b7c:	b0b9      	sub	sp, #228	; 0xe4
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	63f8      	str	r0, [r7, #60]	; 0x3c
 8000b82:	63b9      	str	r1, [r7, #56]	; 0x38
 8000b84:	637a      	str	r2, [r7, #52]	; 0x34
 8000b86:	633b      	str	r3, [r7, #48]	; 0x30
 8000b88:	466b      	mov	r3, sp
 8000b8a:	60bb      	str	r3, [r7, #8]
	printf("Theta input: ");
 8000b8c:	4892      	ldr	r0, [pc, #584]	; (8000dd8 <magnet+0x260>)
 8000b8e:	f004 f979 	bl	8004e84 <iprintf>
	printFix(theta);
 8000b92:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000b94:	f7ff fd60 	bl	8000658 <printFix>
	printf("\r\n");
 8000b98:	4890      	ldr	r0, [pc, #576]	; (8000ddc <magnet+0x264>)
 8000b9a:	f004 fa0f 	bl	8004fbc <puts>

	printf("Phi input: ");
 8000b9e:	4890      	ldr	r0, [pc, #576]	; (8000de0 <magnet+0x268>)
 8000ba0:	f004 f970 	bl	8004e84 <iprintf>
	printFix(phi);
 8000ba4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000ba6:	f7ff fd57 	bl	8000658 <printFix>
	printf("\r\n");
 8000baa:	488c      	ldr	r0, [pc, #560]	; (8000ddc <magnet+0x264>)
 8000bac:	f004 fa06 	bl	8004fbc <puts>

	printf("Normalized theta: ");
 8000bb0:	488c      	ldr	r0, [pc, #560]	; (8000de4 <magnet+0x26c>)
 8000bb2:	f004 f967 	bl	8004e84 <iprintf>
    theta = normalizeTheta(theta);
 8000bb6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000bb8:	f7ff ff60 	bl	8000a7c <normalizeTheta>
 8000bbc:	63b8      	str	r0, [r7, #56]	; 0x38
    printFix(theta);
 8000bbe:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000bc0:	f7ff fd4a 	bl	8000658 <printFix>
    printf("\r\n");
 8000bc4:	4885      	ldr	r0, [pc, #532]	; (8000ddc <magnet+0x264>)
 8000bc6:	f004 f9f9 	bl	8004fbc <puts>

    printf("Theta radians: ");
 8000bca:	4887      	ldr	r0, [pc, #540]	; (8000de8 <magnet+0x270>)
 8000bcc:	f004 f95a 	bl	8004e84 <iprintf>
    theta = toRad(5898240-theta);
 8000bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bd2:	f5c3 03b4 	rsb	r3, r3, #5898240	; 0x5a0000
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f7ff ff74 	bl	8000ac4 <toRad>
 8000bdc:	63b8      	str	r0, [r7, #56]	; 0x38
    printFix(theta);
 8000bde:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000be0:	f7ff fd3a 	bl	8000658 <printFix>
    printf("\r\n");
 8000be4:	487d      	ldr	r0, [pc, #500]	; (8000ddc <magnet+0x264>)
 8000be6:	f004 f9e9 	bl	8004fbc <puts>

    printf("Phi radians: ");
 8000bea:	4880      	ldr	r0, [pc, #512]	; (8000dec <magnet+0x274>)
 8000bec:	f004 f94a 	bl	8004e84 <iprintf>
    phi = toRad(phi);
 8000bf0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000bf2:	f7ff ff67 	bl	8000ac4 <toRad>
 8000bf6:	6378      	str	r0, [r7, #52]	; 0x34
    printFix(phi);
 8000bf8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000bfa:	f7ff fd2d 	bl	8000658 <printFix>
    printf("\r\n");
 8000bfe:	4877      	ldr	r0, [pc, #476]	; (8000ddc <magnet+0x264>)
 8000c00:	f004 f9dc 	bl	8004fbc <puts>
    int32_t a = 417542963;
 8000c04:	4b7a      	ldr	r3, [pc, #488]	; (8000df0 <magnet+0x278>)
 8000c06:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

    int Nmodel = 2; // hard code
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    int Nmax = Nmodel * (Nmodel + 3 ) / 2;
 8000c10:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000c14:	3303      	adds	r3, #3
 8000c16:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8000c1a:	fb02 f303 	mul.w	r3, r2, r3
 8000c1e:	0fda      	lsrs	r2, r3, #31
 8000c20:	4413      	add	r3, r2
 8000c22:	105b      	asrs	r3, r3, #1
 8000c24:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    int32_t g[Nmodel][Nmodel+1];
 8000c28:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000c2c:	f103 0c01 	add.w	ip, r3, #1
 8000c30:	f8d7 6098 	ldr.w	r6, [r7, #152]	; 0x98
 8000c34:	f10c 33ff 	add.w	r3, ip, #4294967295
 8000c38:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8000c3c:	4663      	mov	r3, ip
 8000c3e:	461a      	mov	r2, r3
 8000c40:	f04f 0300 	mov.w	r3, #0
 8000c44:	f04f 0000 	mov.w	r0, #0
 8000c48:	f04f 0100 	mov.w	r1, #0
 8000c4c:	0159      	lsls	r1, r3, #5
 8000c4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000c52:	0150      	lsls	r0, r2, #5
 8000c54:	4663      	mov	r3, ip
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	617b      	str	r3, [r7, #20]
 8000c5a:	4633      	mov	r3, r6
 8000c5c:	3b01      	subs	r3, #1
 8000c5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000c62:	4663      	mov	r3, ip
 8000c64:	4618      	mov	r0, r3
 8000c66:	f04f 0100 	mov.w	r1, #0
 8000c6a:	4633      	mov	r3, r6
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	f04f 0300 	mov.w	r3, #0
 8000c72:	fb02 f501 	mul.w	r5, r2, r1
 8000c76:	fb00 f403 	mul.w	r4, r0, r3
 8000c7a:	442c      	add	r4, r5
 8000c7c:	fba0 0102 	umull	r0, r1, r0, r2
 8000c80:	1863      	adds	r3, r4, r1
 8000c82:	4619      	mov	r1, r3
 8000c84:	f04f 0200 	mov.w	r2, #0
 8000c88:	f04f 0300 	mov.w	r3, #0
 8000c8c:	014b      	lsls	r3, r1, #5
 8000c8e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8000c92:	0142      	lsls	r2, r0, #5
 8000c94:	4663      	mov	r3, ip
 8000c96:	4618      	mov	r0, r3
 8000c98:	f04f 0100 	mov.w	r1, #0
 8000c9c:	4633      	mov	r3, r6
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	f04f 0300 	mov.w	r3, #0
 8000ca4:	fb02 f501 	mul.w	r5, r2, r1
 8000ca8:	fb00 f403 	mul.w	r4, r0, r3
 8000cac:	442c      	add	r4, r5
 8000cae:	fba0 0102 	umull	r0, r1, r0, r2
 8000cb2:	1863      	adds	r3, r4, r1
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f04f 0200 	mov.w	r2, #0
 8000cba:	f04f 0300 	mov.w	r3, #0
 8000cbe:	014b      	lsls	r3, r1, #5
 8000cc0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8000cc4:	0142      	lsls	r2, r0, #5
 8000cc6:	4662      	mov	r2, ip
 8000cc8:	607e      	str	r6, [r7, #4]
 8000cca:	4633      	mov	r3, r6
 8000ccc:	fb03 f302 	mul.w	r3, r3, r2
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	3307      	adds	r3, #7
 8000cd4:	08db      	lsrs	r3, r3, #3
 8000cd6:	00db      	lsls	r3, r3, #3
 8000cd8:	ebad 0d03 	sub.w	sp, sp, r3
 8000cdc:	466b      	mov	r3, sp
 8000cde:	3303      	adds	r3, #3
 8000ce0:	089b      	lsrs	r3, r3, #2
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    int32_t h[Nmodel][Nmodel+1];
 8000ce8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000cec:	1c5e      	adds	r6, r3, #1
 8000cee:	f8d7 4098 	ldr.w	r4, [r7, #152]	; 0x98
 8000cf2:	1e73      	subs	r3, r6, #1
 8000cf4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000cf8:	4633      	mov	r3, r6
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	f04f 0300 	mov.w	r3, #0
 8000d00:	f04f 0000 	mov.w	r0, #0
 8000d04:	f04f 0100 	mov.w	r1, #0
 8000d08:	0159      	lsls	r1, r3, #5
 8000d0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000d0e:	0150      	lsls	r0, r2, #5
 8000d10:	4633      	mov	r3, r6
 8000d12:	009a      	lsls	r2, r3, #2
 8000d14:	60fa      	str	r2, [r7, #12]
 8000d16:	4622      	mov	r2, r4
 8000d18:	1e53      	subs	r3, r2, #1
 8000d1a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000d1e:	4633      	mov	r3, r6
 8000d20:	4618      	mov	r0, r3
 8000d22:	f04f 0100 	mov.w	r1, #0
 8000d26:	613c      	str	r4, [r7, #16]
 8000d28:	4623      	mov	r3, r4
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	f04f 0300 	mov.w	r3, #0
 8000d30:	fb02 f501 	mul.w	r5, r2, r1
 8000d34:	fb00 f403 	mul.w	r4, r0, r3
 8000d38:	442c      	add	r4, r5
 8000d3a:	fba0 0102 	umull	r0, r1, r0, r2
 8000d3e:	1863      	adds	r3, r4, r1
 8000d40:	4619      	mov	r1, r3
 8000d42:	f04f 0200 	mov.w	r2, #0
 8000d46:	f04f 0300 	mov.w	r3, #0
 8000d4a:	014b      	lsls	r3, r1, #5
 8000d4c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8000d50:	0142      	lsls	r2, r0, #5
 8000d52:	4633      	mov	r3, r6
 8000d54:	4618      	mov	r0, r3
 8000d56:	f04f 0100 	mov.w	r1, #0
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	f04f 0300 	mov.w	r3, #0
 8000d62:	fb02 f501 	mul.w	r5, r2, r1
 8000d66:	fb00 f403 	mul.w	r4, r0, r3
 8000d6a:	442c      	add	r4, r5
 8000d6c:	fba0 0102 	umull	r0, r1, r0, r2
 8000d70:	1863      	adds	r3, r4, r1
 8000d72:	4619      	mov	r1, r3
 8000d74:	f04f 0200 	mov.w	r2, #0
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	014b      	lsls	r3, r1, #5
 8000d7e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8000d82:	0142      	lsls	r2, r0, #5
 8000d84:	4632      	mov	r2, r6
 8000d86:	693c      	ldr	r4, [r7, #16]
 8000d88:	4623      	mov	r3, r4
 8000d8a:	fb03 f302 	mul.w	r3, r3, r2
 8000d8e:	009b      	lsls	r3, r3, #2
 8000d90:	3307      	adds	r3, #7
 8000d92:	08db      	lsrs	r3, r3, #3
 8000d94:	00db      	lsls	r3, r3, #3
 8000d96:	ebad 0d03 	sub.w	sp, sp, r3
 8000d9a:	466b      	mov	r3, sp
 8000d9c:	3303      	adds	r3, #3
 8000d9e:	089b      	lsrs	r3, r3, #2
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	67fb      	str	r3, [r7, #124]	; 0x7c
    memset(g, 0, sizeof(g));
 8000da4:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8000da8:	4662      	mov	r2, ip
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	fb03 f302 	mul.w	r3, r3, r2
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	461a      	mov	r2, r3
 8000db4:	2100      	movs	r1, #0
 8000db6:	f004 f85d 	bl	8004e74 <memset>
    memset(h, 0, sizeof(h));
 8000dba:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8000dbc:	4632      	mov	r2, r6
 8000dbe:	4623      	mov	r3, r4
 8000dc0:	fb03 f302 	mul.w	r3, r3, r2
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	2100      	movs	r1, #0
 8000dca:	f004 f853 	bl	8004e74 <memset>


    int i;
    for (i = 0; i < Nmax; i++) { // 0 to 103
 8000dce:	2300      	movs	r3, #0
 8000dd0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8000dd4:	e0a8      	b.n	8000f28 <magnet+0x3b0>
 8000dd6:	bf00      	nop
 8000dd8:	08005f4c 	.word	0x08005f4c
 8000ddc:	08005f5c 	.word	0x08005f5c
 8000de0:	08005f60 	.word	0x08005f60
 8000de4:	08005f6c 	.word	0x08005f6c
 8000de8:	08005f80 	.word	0x08005f80
 8000dec:	08005f90 	.word	0x08005f90
 8000df0:	18e33333 	.word	0x18e33333
        g[Ns[i]-1][Ms[i]] = (Gs[i] + MULT(GVs[i], DIV(days, 23920640)) + 2 /* 1 << 1 */ ) >> 2; // 360 til 16.16
 8000df4:	4adc      	ldr	r2, [pc, #880]	; (8001168 <magnet+0x5f0>)
 8000df6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8000dfa:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 8000dfe:	4adb      	ldr	r2, [pc, #876]	; (800116c <magnet+0x5f4>)
 8000e00:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8000e04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e08:	461c      	mov	r4, r3
 8000e0a:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8000e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e10:	461a      	mov	r2, r3
 8000e12:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000e16:	ea4f 4922 	mov.w	r9, r2, asr #16
 8000e1a:	ea4f 4802 	mov.w	r8, r2, lsl #16
 8000e1e:	4ad4      	ldr	r2, [pc, #848]	; (8001170 <magnet+0x5f8>)
 8000e20:	f04f 0300 	mov.w	r3, #0
 8000e24:	4640      	mov	r0, r8
 8000e26:	4649      	mov	r1, r9
 8000e28:	f7ff fa4a 	bl	80002c0 <__aeabi_ldivmod>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	460b      	mov	r3, r1
 8000e30:	4613      	mov	r3, r2
 8000e32:	461a      	mov	r2, r3
 8000e34:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000e38:	fb02 f005 	mul.w	r0, r2, r5
 8000e3c:	fb04 f103 	mul.w	r1, r4, r3
 8000e40:	4401      	add	r1, r0
 8000e42:	fba4 2302 	umull	r2, r3, r4, r2
 8000e46:	4419      	add	r1, r3
 8000e48:	460b      	mov	r3, r1
 8000e4a:	f04f 0000 	mov.w	r0, #0
 8000e4e:	f04f 0100 	mov.w	r1, #0
 8000e52:	0c10      	lsrs	r0, r2, #16
 8000e54:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e58:	1419      	asrs	r1, r3, #16
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	4433      	add	r3, r6
 8000e5e:	1c99      	adds	r1, r3, #2
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	089d      	lsrs	r5, r3, #2
 8000e64:	4ac3      	ldr	r2, [pc, #780]	; (8001174 <magnet+0x5fc>)
 8000e66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8000e6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e6e:	1e5c      	subs	r4, r3, #1
 8000e70:	4ac1      	ldr	r2, [pc, #772]	; (8001178 <magnet+0x600>)
 8000e72:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8000e76:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e7a:	1089      	asrs	r1, r1, #2
 8000e7c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8000e80:	fb04 f305 	mul.w	r3, r4, r5
 8000e84:	4403      	add	r3, r0
 8000e86:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        h[Ns[i]-1][Ms[i]] = (Hs[i] + MULT(HVs[i], DIV(days, 23920640)) + 2 /* 1 << 1 */ ) >> 2;
 8000e8a:	4abc      	ldr	r2, [pc, #752]	; (800117c <magnet+0x604>)
 8000e8c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8000e90:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 8000e94:	4aba      	ldr	r2, [pc, #744]	; (8001180 <magnet+0x608>)
 8000e96:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8000e9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e9e:	461c      	mov	r4, r3
 8000ea0:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8000ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000eac:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8000eb0:	ea4f 4a02 	mov.w	sl, r2, lsl #16
 8000eb4:	4aae      	ldr	r2, [pc, #696]	; (8001170 <magnet+0x5f8>)
 8000eb6:	f04f 0300 	mov.w	r3, #0
 8000eba:	4650      	mov	r0, sl
 8000ebc:	4659      	mov	r1, fp
 8000ebe:	f7ff f9ff 	bl	80002c0 <__aeabi_ldivmod>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	461a      	mov	r2, r3
 8000eca:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000ece:	fb02 f005 	mul.w	r0, r2, r5
 8000ed2:	fb04 f103 	mul.w	r1, r4, r3
 8000ed6:	4401      	add	r1, r0
 8000ed8:	fba4 2302 	umull	r2, r3, r4, r2
 8000edc:	4419      	add	r1, r3
 8000ede:	460b      	mov	r3, r1
 8000ee0:	f04f 0000 	mov.w	r0, #0
 8000ee4:	f04f 0100 	mov.w	r1, #0
 8000ee8:	0c10      	lsrs	r0, r2, #16
 8000eea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000eee:	1419      	asrs	r1, r3, #16
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	4433      	add	r3, r6
 8000ef4:	1c99      	adds	r1, r3, #2
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	089d      	lsrs	r5, r3, #2
 8000efa:	4a9e      	ldr	r2, [pc, #632]	; (8001174 <magnet+0x5fc>)
 8000efc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8000f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f04:	1e5c      	subs	r4, r3, #1
 8000f06:	4a9c      	ldr	r2, [pc, #624]	; (8001178 <magnet+0x600>)
 8000f08:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8000f0c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000f10:	1089      	asrs	r1, r1, #2
 8000f12:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000f14:	fb04 f305 	mul.w	r3, r4, r5
 8000f18:	4403      	add	r3, r0
 8000f1a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (i = 0; i < Nmax; i++) { // 0 to 103
 8000f1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8000f22:	3301      	adds	r3, #1
 8000f24:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8000f28:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8000f2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000f30:	429a      	cmp	r2, r3
 8000f32:	f6ff af5f 	blt.w	8000df4 <magnet+0x27c>
    }

    int32_t Bt = 0;
 8000f36:	2300      	movs	r3, #0
 8000f38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    int32_t Br = 0;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    int32_t Bp = 0;
 8000f42:	2300      	movs	r3, #0
 8000f44:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

    int32_t P11 = 1<<16;
 8000f48:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f4c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    int32_t P10 = 1<<16;
 8000f50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f54:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    int32_t dP11 = 0;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    int32_t dP10 = 0;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    int32_t K;

    int16_t m;
    int16_t n;

    for (m = 0; m <= Nmodel; m++) { // m fra 0 til og med 13
 8000f64:	2300      	movs	r3, #0
 8000f66:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
 8000f6a:	f000 bc99 	b.w	80018a0 <magnet+0xd28>
        for (n = 1; n <= Nmodel; n++) {
 8000f6e:	2301      	movs	r3, #1
 8000f70:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
 8000f74:	f000 bc86 	b.w	8001884 <magnet+0xd0c>
            if ( m <= n ) {
 8000f78:	f9b7 20ae 	ldrsh.w	r2, [r7, #174]	; 0xae
 8000f7c:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 8000f80:	429a      	cmp	r2, r3
 8000f82:	f300 8478 	bgt.w	8001876 <magnet+0xcfe>
                if (m == n) {
 8000f86:	f9b7 20ae 	ldrsh.w	r2, [r7, #174]	; 0xae
 8000f8a:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d175      	bne.n	800107e <magnet+0x506>
                    P2 = MULT(sinrad(theta), P11);
 8000f92:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000f94:	f7ff fc6a 	bl	800086c <sinrad>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8000fa0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000faa:	fb02 f501 	mul.w	r5, r2, r1
 8000fae:	fb00 f403 	mul.w	r4, r0, r3
 8000fb2:	442c      	add	r4, r5
 8000fb4:	fba0 2302 	umull	r2, r3, r0, r2
 8000fb8:	18e1      	adds	r1, r4, r3
 8000fba:	460b      	mov	r3, r1
 8000fbc:	f04f 0000 	mov.w	r0, #0
 8000fc0:	f04f 0100 	mov.w	r1, #0
 8000fc4:	0c10      	lsrs	r0, r2, #16
 8000fc6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000fca:	1419      	asrs	r1, r3, #16
 8000fcc:	4603      	mov	r3, r0
 8000fce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                    dP2 = MULT(sinrad(theta), dP11) + MULT(cosrad(theta), P11);
 8000fd2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000fd4:	f7ff fc4a 	bl	800086c <sinrad>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	4618      	mov	r0, r3
 8000fdc:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8000fe0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000fea:	fb02 f501 	mul.w	r5, r2, r1
 8000fee:	fb00 f403 	mul.w	r4, r0, r3
 8000ff2:	442c      	add	r4, r5
 8000ff4:	fba0 2302 	umull	r2, r3, r0, r2
 8000ff8:	18e1      	adds	r1, r4, r3
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	f04f 0000 	mov.w	r0, #0
 8001000:	f04f 0100 	mov.w	r1, #0
 8001004:	0c10      	lsrs	r0, r2, #16
 8001006:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800100a:	1419      	asrs	r1, r3, #16
 800100c:	4606      	mov	r6, r0
 800100e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001010:	f7ff fcb0 	bl	8000974 <cosrad>
 8001014:	4603      	mov	r3, r0
 8001016:	461a      	mov	r2, r3
 8001018:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800101c:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8001020:	4608      	mov	r0, r1
 8001022:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8001026:	fb00 f503 	mul.w	r5, r0, r3
 800102a:	fb02 f401 	mul.w	r4, r2, r1
 800102e:	442c      	add	r4, r5
 8001030:	fba2 2300 	umull	r2, r3, r2, r0
 8001034:	18e1      	adds	r1, r4, r3
 8001036:	460b      	mov	r3, r1
 8001038:	f04f 0000 	mov.w	r0, #0
 800103c:	f04f 0100 	mov.w	r1, #0
 8001040:	0c10      	lsrs	r0, r2, #16
 8001042:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001046:	1419      	asrs	r1, r3, #16
 8001048:	4603      	mov	r3, r0
 800104a:	4433      	add	r3, r6
 800104c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                    P11 = P2;
 8001050:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001054:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
                    P10 = P11;
 8001058:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800105c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
                    P20 = 0;
 8001060:	2300      	movs	r3, #0
 8001062:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
                    dP11 = dP2;
 8001066:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800106a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                    dP10 = dP11;
 800106e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001072:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
                    dP20 = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800107c:	e1b1      	b.n	80013e2 <magnet+0x86a>
                } else {
                    if (n == 1) {
 800107e:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 8001082:	2b01      	cmp	r3, #1
 8001084:	d17e      	bne.n	8001184 <magnet+0x60c>
                        P2 = MULT(cosrad(theta), P10);
 8001086:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001088:	f7ff fc74 	bl	8000974 <cosrad>
 800108c:	4603      	mov	r3, r0
 800108e:	4618      	mov	r0, r3
 8001090:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8001094:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001098:	461a      	mov	r2, r3
 800109a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800109e:	fb02 f501 	mul.w	r5, r2, r1
 80010a2:	fb00 f403 	mul.w	r4, r0, r3
 80010a6:	442c      	add	r4, r5
 80010a8:	fba0 2302 	umull	r2, r3, r0, r2
 80010ac:	18e1      	adds	r1, r4, r3
 80010ae:	460b      	mov	r3, r1
 80010b0:	f04f 0000 	mov.w	r0, #0
 80010b4:	f04f 0100 	mov.w	r1, #0
 80010b8:	0c10      	lsrs	r0, r2, #16
 80010ba:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80010be:	1419      	asrs	r1, r3, #16
 80010c0:	4603      	mov	r3, r0
 80010c2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                        dP2 = MULT(cosrad(theta), dP10) - MULT(sinrad(theta), P10);
 80010c6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80010c8:	f7ff fc54 	bl	8000974 <cosrad>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4618      	mov	r0, r3
 80010d0:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80010d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80010d8:	461a      	mov	r2, r3
 80010da:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80010de:	fb02 f501 	mul.w	r5, r2, r1
 80010e2:	fb00 f403 	mul.w	r4, r0, r3
 80010e6:	442c      	add	r4, r5
 80010e8:	fba0 2302 	umull	r2, r3, r0, r2
 80010ec:	18e1      	adds	r1, r4, r3
 80010ee:	460b      	mov	r3, r1
 80010f0:	f04f 0000 	mov.w	r0, #0
 80010f4:	f04f 0100 	mov.w	r1, #0
 80010f8:	0c10      	lsrs	r0, r2, #16
 80010fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80010fe:	1419      	asrs	r1, r3, #16
 8001100:	4606      	mov	r6, r0
 8001102:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001104:	f7ff fbb2 	bl	800086c <sinrad>
 8001108:	4603      	mov	r3, r0
 800110a:	461a      	mov	r2, r3
 800110c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001110:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 8001114:	4608      	mov	r0, r1
 8001116:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800111a:	fb00 f503 	mul.w	r5, r0, r3
 800111e:	fb02 f401 	mul.w	r4, r2, r1
 8001122:	442c      	add	r4, r5
 8001124:	fba2 2300 	umull	r2, r3, r2, r0
 8001128:	18e1      	adds	r1, r4, r3
 800112a:	460b      	mov	r3, r1
 800112c:	f04f 0000 	mov.w	r0, #0
 8001130:	f04f 0100 	mov.w	r1, #0
 8001134:	0c10      	lsrs	r0, r2, #16
 8001136:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800113a:	1419      	asrs	r1, r3, #16
 800113c:	4603      	mov	r3, r0
 800113e:	1af3      	subs	r3, r6, r3
 8001140:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                        P20 = P10;
 8001144:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001148:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
                        P10 = P2;
 800114c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001150:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
                        dP20 = dP10;
 8001154:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001158:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
                        dP10 = dP2;
 800115c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001160:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001164:	e13d      	b.n	80013e2 <magnet+0x86a>
 8001166:	bf00      	nop
 8001168:	20000340 	.word	0x20000340
 800116c:	200004e0 	.word	0x200004e0
 8001170:	016d0000 	.word	0x016d0000
 8001174:	20000000 	.word	0x20000000
 8001178:	200001a0 	.word	0x200001a0
 800117c:	20000680 	.word	0x20000680
 8001180:	20000820 	.word	0x20000820
                    } else {
                    	int32_t nm1 = convert(n-1);           // 16.16
 8001184:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 8001188:	3b01      	subs	r3, #1
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff fa90 	bl	80006b0 <convert>
 8001190:	67b8      	str	r0, [r7, #120]	; 0x78
                    	int32_t mfix = convert(m);
 8001192:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff fa8a 	bl	80006b0 <convert>
 800119c:	6778      	str	r0, [r7, #116]	; 0x74
                    	int32_t num  = FIX16_MULT(nm1,nm1) - FIX16_MULT(mfix,mfix);
 800119e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80011a0:	4618      	mov	r0, r3
 80011a2:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80011a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80011a8:	461a      	mov	r2, r3
 80011aa:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80011ae:	fb02 f501 	mul.w	r5, r2, r1
 80011b2:	fb00 f403 	mul.w	r4, r0, r3
 80011b6:	442c      	add	r4, r5
 80011b8:	fba0 2302 	umull	r2, r3, r0, r2
 80011bc:	18e1      	adds	r1, r4, r3
 80011be:	460b      	mov	r3, r1
 80011c0:	f04f 0000 	mov.w	r0, #0
 80011c4:	f04f 0100 	mov.w	r1, #0
 80011c8:	0c10      	lsrs	r0, r2, #16
 80011ca:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80011ce:	1419      	asrs	r1, r3, #16
 80011d0:	4606      	mov	r6, r0
 80011d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80011d4:	461a      	mov	r2, r3
 80011d6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80011da:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80011dc:	4608      	mov	r0, r1
 80011de:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80011e2:	fb00 f503 	mul.w	r5, r0, r3
 80011e6:	fb02 f401 	mul.w	r4, r2, r1
 80011ea:	442c      	add	r4, r5
 80011ec:	fba2 2300 	umull	r2, r3, r2, r0
 80011f0:	18e1      	adds	r1, r4, r3
 80011f2:	460b      	mov	r3, r1
 80011f4:	f04f 0000 	mov.w	r0, #0
 80011f8:	f04f 0100 	mov.w	r1, #0
 80011fc:	0c10      	lsrs	r0, r2, #16
 80011fe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001202:	1419      	asrs	r1, r3, #16
 8001204:	4603      	mov	r3, r0
 8001206:	1af3      	subs	r3, r6, r3
 8001208:	673b      	str	r3, [r7, #112]	; 0x70
                    	int32_t den  = FIX16_MULT(convert(2*n)-convert(1),
 800120a:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff fa4d 	bl	80006b0 <convert>
 8001216:	4604      	mov	r4, r0
 8001218:	2001      	movs	r0, #1
 800121a:	f7ff fa49 	bl	80006b0 <convert>
 800121e:	4603      	mov	r3, r0
 8001220:	1ae3      	subs	r3, r4, r3
 8001222:	461c      	mov	r4, r3
 8001224:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8001228:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff fa3e 	bl	80006b0 <convert>
 8001234:	4606      	mov	r6, r0
 8001236:	2003      	movs	r0, #3
 8001238:	f7ff fa3a 	bl	80006b0 <convert>
 800123c:	4603      	mov	r3, r0
 800123e:	1af3      	subs	r3, r6, r3
 8001240:	461a      	mov	r2, r3
 8001242:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001246:	fb02 f005 	mul.w	r0, r2, r5
 800124a:	fb04 f103 	mul.w	r1, r4, r3
 800124e:	4401      	add	r1, r0
 8001250:	fba4 2302 	umull	r2, r3, r4, r2
 8001254:	4419      	add	r1, r3
 8001256:	460b      	mov	r3, r1
 8001258:	f04f 0000 	mov.w	r0, #0
 800125c:	f04f 0100 	mov.w	r1, #0
 8001260:	0c10      	lsrs	r0, r2, #16
 8001262:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001266:	1419      	asrs	r1, r3, #16
 8001268:	4603      	mov	r3, r0
 800126a:	66fb      	str	r3, [r7, #108]	; 0x6c
                    	                          convert(2*n)-convert(3));
                    	K = FIX16_DIV(num, den);
 800126c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800126e:	461a      	mov	r2, r3
 8001270:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001274:	1411      	asrs	r1, r2, #16
 8001276:	62f9      	str	r1, [r7, #44]	; 0x2c
 8001278:	0413      	lsls	r3, r2, #16
 800127a:	62bb      	str	r3, [r7, #40]	; 0x28
 800127c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800127e:	461a      	mov	r2, r3
 8001280:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001284:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001288:	f7ff f81a 	bl	80002c0 <__aeabi_ldivmod>
 800128c:	4602      	mov	r2, r0
 800128e:	460b      	mov	r3, r1
 8001290:	4613      	mov	r3, r2
 8001292:	66bb      	str	r3, [r7, #104]	; 0x68
                    	P2 = MULT(cosrad(theta), P10) - MULT(K, P20);
 8001294:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001296:	f7ff fb6d 	bl	8000974 <cosrad>
 800129a:	4603      	mov	r3, r0
 800129c:	4618      	mov	r0, r3
 800129e:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80012a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80012a6:	461a      	mov	r2, r3
 80012a8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80012ac:	fb02 f501 	mul.w	r5, r2, r1
 80012b0:	fb00 f403 	mul.w	r4, r0, r3
 80012b4:	442c      	add	r4, r5
 80012b6:	fba0 2302 	umull	r2, r3, r0, r2
 80012ba:	18e1      	adds	r1, r4, r3
 80012bc:	460b      	mov	r3, r1
 80012be:	f04f 0000 	mov.w	r0, #0
 80012c2:	f04f 0100 	mov.w	r1, #0
 80012c6:	0c10      	lsrs	r0, r2, #16
 80012c8:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80012cc:	1419      	asrs	r1, r3, #16
 80012ce:	4606      	mov	r6, r0
 80012d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80012d2:	461a      	mov	r2, r3
 80012d4:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80012d8:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 80012dc:	4608      	mov	r0, r1
 80012de:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80012e2:	fb00 f503 	mul.w	r5, r0, r3
 80012e6:	fb02 f401 	mul.w	r4, r2, r1
 80012ea:	442c      	add	r4, r5
 80012ec:	fba2 2300 	umull	r2, r3, r2, r0
 80012f0:	18e1      	adds	r1, r4, r3
 80012f2:	460b      	mov	r3, r1
 80012f4:	f04f 0000 	mov.w	r0, #0
 80012f8:	f04f 0100 	mov.w	r1, #0
 80012fc:	0c10      	lsrs	r0, r2, #16
 80012fe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001302:	1419      	asrs	r1, r3, #16
 8001304:	4603      	mov	r3, r0
 8001306:	1af3      	subs	r3, r6, r3
 8001308:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                        dP2 = MULT(cosrad(theta), dP10) - MULT(sinrad(theta), P10) - MULT(K, dP20);
 800130c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800130e:	f7ff fb31 	bl	8000974 <cosrad>
 8001312:	4603      	mov	r3, r0
 8001314:	4618      	mov	r0, r3
 8001316:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800131a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800131e:	461a      	mov	r2, r3
 8001320:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001324:	fb02 f501 	mul.w	r5, r2, r1
 8001328:	fb00 f403 	mul.w	r4, r0, r3
 800132c:	442c      	add	r4, r5
 800132e:	fba0 2302 	umull	r2, r3, r0, r2
 8001332:	18e1      	adds	r1, r4, r3
 8001334:	460b      	mov	r3, r1
 8001336:	f04f 0000 	mov.w	r0, #0
 800133a:	f04f 0100 	mov.w	r1, #0
 800133e:	0c10      	lsrs	r0, r2, #16
 8001340:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001344:	1419      	asrs	r1, r3, #16
 8001346:	4606      	mov	r6, r0
 8001348:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800134a:	f7ff fa8f 	bl	800086c <sinrad>
 800134e:	4603      	mov	r3, r0
 8001350:	461a      	mov	r2, r3
 8001352:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001356:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 800135a:	4608      	mov	r0, r1
 800135c:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8001360:	fb00 f503 	mul.w	r5, r0, r3
 8001364:	fb02 f401 	mul.w	r4, r2, r1
 8001368:	442c      	add	r4, r5
 800136a:	fba2 2300 	umull	r2, r3, r2, r0
 800136e:	18e1      	adds	r1, r4, r3
 8001370:	460b      	mov	r3, r1
 8001372:	f04f 0000 	mov.w	r0, #0
 8001376:	f04f 0100 	mov.w	r1, #0
 800137a:	0c10      	lsrs	r0, r2, #16
 800137c:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001380:	1419      	asrs	r1, r3, #16
 8001382:	4603      	mov	r3, r0
 8001384:	1af6      	subs	r6, r6, r3
 8001386:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001388:	461a      	mov	r2, r3
 800138a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800138e:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001392:	4608      	mov	r0, r1
 8001394:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8001398:	fb00 f503 	mul.w	r5, r0, r3
 800139c:	fb02 f401 	mul.w	r4, r2, r1
 80013a0:	442c      	add	r4, r5
 80013a2:	fba2 2300 	umull	r2, r3, r2, r0
 80013a6:	18e1      	adds	r1, r4, r3
 80013a8:	460b      	mov	r3, r1
 80013aa:	f04f 0000 	mov.w	r0, #0
 80013ae:	f04f 0100 	mov.w	r1, #0
 80013b2:	0c10      	lsrs	r0, r2, #16
 80013b4:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80013b8:	1419      	asrs	r1, r3, #16
 80013ba:	4603      	mov	r3, r0
 80013bc:	1af3      	subs	r3, r6, r3
 80013be:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                        P20 = P10;
 80013c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80013c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
                        P10 = P2;
 80013ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80013ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
                        dP20 = dP10;
 80013d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80013d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
                        dP10 = dP2;
 80013da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80013de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
                    }
                }
                // Precompute repeated terms
                int32_t ar_pow = POW(DIV(a, r), (n + 2)<<16);
 80013e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80013e6:	461a      	mov	r2, r3
 80013e8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80013ec:	1411      	asrs	r1, r2, #16
 80013ee:	6279      	str	r1, [r7, #36]	; 0x24
 80013f0:	0413      	lsls	r3, r2, #16
 80013f2:	623b      	str	r3, [r7, #32]
 80013f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80013f6:	461a      	mov	r2, r3
 80013f8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80013fc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001400:	f7fe ff5e 	bl	80002c0 <__aeabi_ldivmod>
 8001404:	4602      	mov	r2, r0
 8001406:	460b      	mov	r3, r1
 8001408:	4613      	mov	r3, r2
 800140a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800140e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001412:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8001416:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 800141a:	3302      	adds	r3, #2
 800141c:	041b      	lsls	r3, r3, #16
 800141e:	141b      	asrs	r3, r3, #16
 8001420:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001424:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001428:	2b00      	cmp	r3, #0
 800142a:	da5c      	bge.n	80014e6 <magnet+0x96e>
 800142c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001430:	425b      	negs	r3, r3
 8001432:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001436:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800143a:	461a      	mov	r2, r3
 800143c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001440:	f04f 0000 	mov.w	r0, #0
 8001444:	f04f 0101 	mov.w	r1, #1
 8001448:	f7fe ff3a 	bl	80002c0 <__aeabi_ldivmod>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4613      	mov	r3, r2
 8001452:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001456:	e046      	b.n	80014e6 <magnet+0x96e>
 8001458:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800145c:	f003 0301 	and.w	r3, r3, #1
 8001460:	2b00      	cmp	r3, #0
 8001462:	d01d      	beq.n	80014a0 <magnet+0x928>
 8001464:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001468:	4618      	mov	r0, r3
 800146a:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800146e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001472:	461a      	mov	r2, r3
 8001474:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001478:	fb02 f501 	mul.w	r5, r2, r1
 800147c:	fb00 f403 	mul.w	r4, r0, r3
 8001480:	442c      	add	r4, r5
 8001482:	fba0 2302 	umull	r2, r3, r0, r2
 8001486:	18e1      	adds	r1, r4, r3
 8001488:	460b      	mov	r3, r1
 800148a:	f04f 0000 	mov.w	r0, #0
 800148e:	f04f 0100 	mov.w	r1, #0
 8001492:	0c10      	lsrs	r0, r2, #16
 8001494:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001498:	1419      	asrs	r1, r3, #16
 800149a:	4603      	mov	r3, r0
 800149c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80014a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80014a4:	4618      	mov	r0, r3
 80014a6:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80014aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80014ae:	461a      	mov	r2, r3
 80014b0:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80014b4:	fb02 f501 	mul.w	r5, r2, r1
 80014b8:	fb00 f403 	mul.w	r4, r0, r3
 80014bc:	442c      	add	r4, r5
 80014be:	fba0 2302 	umull	r2, r3, r0, r2
 80014c2:	18e1      	adds	r1, r4, r3
 80014c4:	460b      	mov	r3, r1
 80014c6:	f04f 0000 	mov.w	r0, #0
 80014ca:	f04f 0100 	mov.w	r1, #0
 80014ce:	0c10      	lsrs	r0, r2, #16
 80014d0:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80014d4:	1419      	asrs	r1, r3, #16
 80014d6:	4603      	mov	r3, r0
 80014d8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80014dc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80014e0:	105b      	asrs	r3, r3, #1
 80014e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80014e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d1b4      	bne.n	8001458 <magnet+0x8e0>
 80014ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80014f2:	667b      	str	r3, [r7, #100]	; 0x64
                int32_t mphi = MULT(m<<16, phi);
 80014f4:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 80014f8:	041b      	lsls	r3, r3, #16
 80014fa:	4618      	mov	r0, r3
 80014fc:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8001500:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001502:	461a      	mov	r2, r3
 8001504:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001508:	fb02 f501 	mul.w	r5, r2, r1
 800150c:	fb00 f403 	mul.w	r4, r0, r3
 8001510:	442c      	add	r4, r5
 8001512:	fba0 2302 	umull	r2, r3, r0, r2
 8001516:	18e1      	adds	r1, r4, r3
 8001518:	460b      	mov	r3, r1
 800151a:	f04f 0000 	mov.w	r0, #0
 800151e:	f04f 0100 	mov.w	r1, #0
 8001522:	0c10      	lsrs	r0, r2, #16
 8001524:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001528:	1419      	asrs	r1, r3, #16
 800152a:	4603      	mov	r3, r0
 800152c:	663b      	str	r3, [r7, #96]	; 0x60
                int32_t cos_mphi = cosrad(mphi);
 800152e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001530:	f7ff fa20 	bl	8000974 <cosrad>
 8001534:	65f8      	str	r0, [r7, #92]	; 0x5c
                int32_t sin_mphi = sinrad(mphi);
 8001536:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001538:	f7ff f998 	bl	800086c <sinrad>
 800153c:	65b8      	str	r0, [r7, #88]	; 0x58

                int32_t gnm = g[n - 1][m];
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	0899      	lsrs	r1, r3, #2
 8001542:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 8001546:	1e58      	subs	r0, r3, #1
 8001548:	f9b7 20ae 	ldrsh.w	r2, [r7, #174]	; 0xae
 800154c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001550:	fb00 f101 	mul.w	r1, r0, r1
 8001554:	440a      	add	r2, r1
 8001556:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800155a:	657b      	str	r3, [r7, #84]	; 0x54
                int32_t hnm = h[n - 1][m];
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	0899      	lsrs	r1, r3, #2
 8001560:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 8001564:	1e58      	subs	r0, r3, #1
 8001566:	f9b7 20ae 	ldrsh.w	r2, [r7, #174]	; 0xae
 800156a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800156c:	fb00 f101 	mul.w	r1, r0, r1
 8001570:	440a      	add	r2, r1
 8001572:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001576:	653b      	str	r3, [r7, #80]	; 0x50

                int32_t gcos = MULT(gnm, cos_mphi);
 8001578:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800157a:	4618      	mov	r0, r3
 800157c:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8001580:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001582:	461a      	mov	r2, r3
 8001584:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001588:	fb02 f501 	mul.w	r5, r2, r1
 800158c:	fb00 f403 	mul.w	r4, r0, r3
 8001590:	442c      	add	r4, r5
 8001592:	fba0 2302 	umull	r2, r3, r0, r2
 8001596:	18e1      	adds	r1, r4, r3
 8001598:	460b      	mov	r3, r1
 800159a:	f04f 0000 	mov.w	r0, #0
 800159e:	f04f 0100 	mov.w	r1, #0
 80015a2:	0c10      	lsrs	r0, r2, #16
 80015a4:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80015a8:	1419      	asrs	r1, r3, #16
 80015aa:	4603      	mov	r3, r0
 80015ac:	64fb      	str	r3, [r7, #76]	; 0x4c
                int32_t hsin = MULT(hnm, sin_mphi);
 80015ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80015b0:	4618      	mov	r0, r3
 80015b2:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80015b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015b8:	461a      	mov	r2, r3
 80015ba:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80015be:	fb02 f501 	mul.w	r5, r2, r1
 80015c2:	fb00 f403 	mul.w	r4, r0, r3
 80015c6:	442c      	add	r4, r5
 80015c8:	fba0 2302 	umull	r2, r3, r0, r2
 80015cc:	18e1      	adds	r1, r4, r3
 80015ce:	460b      	mov	r3, r1
 80015d0:	f04f 0000 	mov.w	r0, #0
 80015d4:	f04f 0100 	mov.w	r1, #0
 80015d8:	0c10      	lsrs	r0, r2, #16
 80015da:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80015de:	1419      	asrs	r1, r3, #16
 80015e0:	4603      	mov	r3, r0
 80015e2:	64bb      	str	r3, [r7, #72]	; 0x48
                int32_t gsin = MULT(gnm, sin_mphi);
 80015e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80015e6:	4618      	mov	r0, r3
 80015e8:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80015ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015ee:	461a      	mov	r2, r3
 80015f0:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80015f4:	fb02 f501 	mul.w	r5, r2, r1
 80015f8:	fb00 f403 	mul.w	r4, r0, r3
 80015fc:	442c      	add	r4, r5
 80015fe:	fba0 2302 	umull	r2, r3, r0, r2
 8001602:	18e1      	adds	r1, r4, r3
 8001604:	460b      	mov	r3, r1
 8001606:	f04f 0000 	mov.w	r0, #0
 800160a:	f04f 0100 	mov.w	r1, #0
 800160e:	0c10      	lsrs	r0, r2, #16
 8001610:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001614:	1419      	asrs	r1, r3, #16
 8001616:	4603      	mov	r3, r0
 8001618:	647b      	str	r3, [r7, #68]	; 0x44
                int32_t hcos = MULT(hnm, cos_mphi);
 800161a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800161c:	4618      	mov	r0, r3
 800161e:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8001622:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001624:	461a      	mov	r2, r3
 8001626:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800162a:	fb02 f501 	mul.w	r5, r2, r1
 800162e:	fb00 f403 	mul.w	r4, r0, r3
 8001632:	442c      	add	r4, r5
 8001634:	fba0 2302 	umull	r2, r3, r0, r2
 8001638:	18e1      	adds	r1, r4, r3
 800163a:	460b      	mov	r3, r1
 800163c:	f04f 0000 	mov.w	r0, #0
 8001640:	f04f 0100 	mov.w	r1, #0
 8001644:	0c10      	lsrs	r0, r2, #16
 8001646:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800164a:	1419      	asrs	r1, r3, #16
 800164c:	4603      	mov	r3, r0
 800164e:	643b      	str	r3, [r7, #64]	; 0x40

                // Magnetic field component updates
                Br = Br + MULT(MULT(ar_pow, (n + 1)<<16), MULT((gcos + hsin), P2));
 8001650:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001652:	4618      	mov	r0, r3
 8001654:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8001658:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 800165c:	3301      	adds	r3, #1
 800165e:	041b      	lsls	r3, r3, #16
 8001660:	461a      	mov	r2, r3
 8001662:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001666:	fb02 f501 	mul.w	r5, r2, r1
 800166a:	fb00 f403 	mul.w	r4, r0, r3
 800166e:	442c      	add	r4, r5
 8001670:	fba0 2302 	umull	r2, r3, r0, r2
 8001674:	18e1      	adds	r1, r4, r3
 8001676:	460b      	mov	r3, r1
 8001678:	f04f 0000 	mov.w	r0, #0
 800167c:	f04f 0100 	mov.w	r1, #0
 8001680:	0c10      	lsrs	r0, r2, #16
 8001682:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001686:	1419      	asrs	r1, r3, #16
 8001688:	4603      	mov	r3, r0
 800168a:	4698      	mov	r8, r3
 800168c:	ea4f 79e8 	mov.w	r9, r8, asr #31
 8001690:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001692:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001694:	4413      	add	r3, r2
 8001696:	4618      	mov	r0, r3
 8001698:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800169c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80016a0:	461a      	mov	r2, r3
 80016a2:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80016a6:	fb02 f501 	mul.w	r5, r2, r1
 80016aa:	fb00 f403 	mul.w	r4, r0, r3
 80016ae:	442c      	add	r4, r5
 80016b0:	fba0 0102 	umull	r0, r1, r0, r2
 80016b4:	1863      	adds	r3, r4, r1
 80016b6:	4619      	mov	r1, r3
 80016b8:	f04f 0200 	mov.w	r2, #0
 80016bc:	f04f 0300 	mov.w	r3, #0
 80016c0:	0c02      	lsrs	r2, r0, #16
 80016c2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80016c6:	140b      	asrs	r3, r1, #16
 80016c8:	4613      	mov	r3, r2
 80016ca:	461a      	mov	r2, r3
 80016cc:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80016d0:	fb02 f009 	mul.w	r0, r2, r9
 80016d4:	fb08 f103 	mul.w	r1, r8, r3
 80016d8:	4401      	add	r1, r0
 80016da:	fba8 2302 	umull	r2, r3, r8, r2
 80016de:	4419      	add	r1, r3
 80016e0:	460b      	mov	r3, r1
 80016e2:	f04f 0000 	mov.w	r0, #0
 80016e6:	f04f 0100 	mov.w	r1, #0
 80016ea:	0c10      	lsrs	r0, r2, #16
 80016ec:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80016f0:	1419      	asrs	r1, r3, #16
 80016f2:	4602      	mov	r2, r0
 80016f4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80016f8:	4413      	add	r3, r2
 80016fa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
                Bt = Bt + MULT(MULT(ar_pow, 1<<16), MULT((gcos + hsin), dP2));
 80016fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001700:	4618      	mov	r0, r3
 8001702:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8001706:	f04f 0200 	mov.w	r2, #0
 800170a:	f04f 0300 	mov.w	r3, #0
 800170e:	040b      	lsls	r3, r1, #16
 8001710:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 8001714:	0402      	lsls	r2, r0, #16
 8001716:	f04f 0000 	mov.w	r0, #0
 800171a:	f04f 0100 	mov.w	r1, #0
 800171e:	0c10      	lsrs	r0, r2, #16
 8001720:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001724:	1419      	asrs	r1, r3, #16
 8001726:	4603      	mov	r3, r0
 8001728:	4698      	mov	r8, r3
 800172a:	ea4f 79e8 	mov.w	r9, r8, asr #31
 800172e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001730:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001732:	4413      	add	r3, r2
 8001734:	4618      	mov	r0, r3
 8001736:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800173a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800173e:	461a      	mov	r2, r3
 8001740:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001744:	fb02 f501 	mul.w	r5, r2, r1
 8001748:	fb00 f403 	mul.w	r4, r0, r3
 800174c:	442c      	add	r4, r5
 800174e:	fba0 0102 	umull	r0, r1, r0, r2
 8001752:	1863      	adds	r3, r4, r1
 8001754:	4619      	mov	r1, r3
 8001756:	f04f 0200 	mov.w	r2, #0
 800175a:	f04f 0300 	mov.w	r3, #0
 800175e:	0c02      	lsrs	r2, r0, #16
 8001760:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001764:	140b      	asrs	r3, r1, #16
 8001766:	4613      	mov	r3, r2
 8001768:	461a      	mov	r2, r3
 800176a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800176e:	fb02 f009 	mul.w	r0, r2, r9
 8001772:	fb08 f103 	mul.w	r1, r8, r3
 8001776:	4401      	add	r1, r0
 8001778:	fba8 2302 	umull	r2, r3, r8, r2
 800177c:	4419      	add	r1, r3
 800177e:	460b      	mov	r3, r1
 8001780:	f04f 0000 	mov.w	r0, #0
 8001784:	f04f 0100 	mov.w	r1, #0
 8001788:	0c10      	lsrs	r0, r2, #16
 800178a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800178e:	1419      	asrs	r1, r3, #16
 8001790:	4602      	mov	r2, r0
 8001792:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001796:	4413      	add	r3, r2
 8001798:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                Bp = Bp + MULT(MULT(ar_pow, 1<<16), MULT(MULT(convert(m), (-gsin + hcos)), P2));
 800179c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800179e:	4618      	mov	r0, r3
 80017a0:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80017a4:	f04f 0200 	mov.w	r2, #0
 80017a8:	f04f 0300 	mov.w	r3, #0
 80017ac:	040b      	lsls	r3, r1, #16
 80017ae:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 80017b2:	0402      	lsls	r2, r0, #16
 80017b4:	f04f 0000 	mov.w	r0, #0
 80017b8:	f04f 0100 	mov.w	r1, #0
 80017bc:	0c10      	lsrs	r0, r2, #16
 80017be:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80017c2:	1419      	asrs	r1, r3, #16
 80017c4:	4603      	mov	r3, r0
 80017c6:	4698      	mov	r8, r3
 80017c8:	ea4f 79e8 	mov.w	r9, r8, asr #31
 80017cc:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7fe ff6d 	bl	80006b0 <convert>
 80017d6:	4603      	mov	r3, r0
 80017d8:	4618      	mov	r0, r3
 80017da:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80017de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80017e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	461a      	mov	r2, r3
 80017e6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80017ea:	fb02 f501 	mul.w	r5, r2, r1
 80017ee:	fb00 f403 	mul.w	r4, r0, r3
 80017f2:	442c      	add	r4, r5
 80017f4:	fba0 0102 	umull	r0, r1, r0, r2
 80017f8:	1863      	adds	r3, r4, r1
 80017fa:	4619      	mov	r1, r3
 80017fc:	f04f 0200 	mov.w	r2, #0
 8001800:	f04f 0300 	mov.w	r3, #0
 8001804:	0c02      	lsrs	r2, r0, #16
 8001806:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800180a:	140b      	asrs	r3, r1, #16
 800180c:	4613      	mov	r3, r2
 800180e:	4618      	mov	r0, r3
 8001810:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8001814:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001818:	461a      	mov	r2, r3
 800181a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800181e:	fb02 f501 	mul.w	r5, r2, r1
 8001822:	fb00 f403 	mul.w	r4, r0, r3
 8001826:	442c      	add	r4, r5
 8001828:	fba0 0102 	umull	r0, r1, r0, r2
 800182c:	1863      	adds	r3, r4, r1
 800182e:	4619      	mov	r1, r3
 8001830:	f04f 0200 	mov.w	r2, #0
 8001834:	f04f 0300 	mov.w	r3, #0
 8001838:	0c02      	lsrs	r2, r0, #16
 800183a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800183e:	140b      	asrs	r3, r1, #16
 8001840:	4613      	mov	r3, r2
 8001842:	461a      	mov	r2, r3
 8001844:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001848:	fb02 f009 	mul.w	r0, r2, r9
 800184c:	fb08 f103 	mul.w	r1, r8, r3
 8001850:	4401      	add	r1, r0
 8001852:	fba8 2302 	umull	r2, r3, r8, r2
 8001856:	4419      	add	r1, r3
 8001858:	460b      	mov	r3, r1
 800185a:	f04f 0000 	mov.w	r0, #0
 800185e:	f04f 0100 	mov.w	r1, #0
 8001862:	0c10      	lsrs	r0, r2, #16
 8001864:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001868:	1419      	asrs	r1, r3, #16
 800186a:	4602      	mov	r2, r0
 800186c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001870:	4413      	add	r3, r2
 8001872:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
        for (n = 1; n <= Nmodel; n++) {
 8001876:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 800187a:	b29b      	uxth	r3, r3
 800187c:	3301      	adds	r3, #1
 800187e:	b29b      	uxth	r3, r3
 8001880:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
 8001884:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 8001888:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800188c:	429a      	cmp	r2, r3
 800188e:	f6bf ab73 	bge.w	8000f78 <magnet+0x400>
    for (m = 0; m <= Nmodel; m++) { // m fra 0 til og med 13
 8001892:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 8001896:	b29b      	uxth	r3, r3
 8001898:	3301      	adds	r3, #1
 800189a:	b29b      	uxth	r3, r3
 800189c:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
 80018a0:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 80018a4:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80018a8:	429a      	cmp	r2, r3
 80018aa:	f6bf ab60 	bge.w	8000f6e <magnet+0x3f6>
            }
        }
    }
    Bt = -Bt;
 80018ae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80018b2:	425b      	negs	r3, r3
 80018b4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    Bp = -DIV(Bp, sinrad(theta));
 80018b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80018bc:	461a      	mov	r2, r3
 80018be:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80018c2:	1411      	asrs	r1, r2, #16
 80018c4:	61f9      	str	r1, [r7, #28]
 80018c6:	0413      	lsls	r3, r2, #16
 80018c8:	61bb      	str	r3, [r7, #24]
 80018ca:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80018cc:	f7fe ffce 	bl	800086c <sinrad>
 80018d0:	4603      	mov	r3, r0
 80018d2:	461a      	mov	r2, r3
 80018d4:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80018d8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80018dc:	f7fe fcf0 	bl	80002c0 <__aeabi_ldivmod>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	4613      	mov	r3, r2
 80018e6:	425b      	negs	r3, r3
 80018e8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    buffer[0] = Br;
 80018ec:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80018f0:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80018f4:	601a      	str	r2, [r3, #0]
    buffer[1] = Bt;
 80018f6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80018fa:	3304      	adds	r3, #4
 80018fc:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8001900:	601a      	str	r2, [r3, #0]
    buffer[2] = Bp;
 8001902:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001906:	3308      	adds	r3, #8
 8001908:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	f8d7 d008 	ldr.w	sp, [r7, #8]
}
 8001912:	bf00      	nop
 8001914:	37e4      	adds	r7, #228	; 0xe4
 8001916:	46bd      	mov	sp, r7
 8001918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800191c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b08a      	sub	sp, #40	; 0x28
 8001920:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001922:	f000 fbc2 	bl	80020aa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001926:	f000 f847 	bl	80019b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800192a:	f000 f95d 	bl	8001be8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800192e:	f000 f90f 	bl	8001b50 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001932:	f000 f8c1 	bl	8001ab8 <MX_USART1_UART_Init>
  MX_I2C3_Init();
 8001936:	f000 f87f 	bl	8001a38 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  lsmCtrlReg(&hi2c3);
 800193a:	4819      	ldr	r0, [pc, #100]	; (80019a0 <main+0x84>)
 800193c:	f7fe ff04 	bl	8000748 <lsmCtrlReg>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  I2C_Scan(&hi2c3);
 8001940:	4817      	ldr	r0, [pc, #92]	; (80019a0 <main+0x84>)
 8001942:	f7fe fecf 	bl	80006e4 <I2C_Scan>
int32_t r = 417542963; // Earth's radius in fixed point 16.16 format
 8001946:	4b17      	ldr	r3, [pc, #92]	; (80019a4 <main+0x88>)
 8001948:	61bb      	str	r3, [r7, #24]
int32_t phi = convert(87); // 30 degrees in fixed point 16.16 format
 800194a:	2057      	movs	r0, #87	; 0x57
 800194c:	f7fe feb0 	bl	80006b0 <convert>
 8001950:	6178      	str	r0, [r7, #20]
int32_t theta = 5701691; // 30 degrees in fixed point 16.16 format
 8001952:	4b15      	ldr	r3, [pc, #84]	; (80019a8 <main+0x8c>)
 8001954:	613b      	str	r3, [r7, #16]
int32_t days = 478740480; // 15 years in fixed point 16.16 format (15 * 365.25 * 24 * 3600, converted to fixed point)
 8001956:	4b15      	ldr	r3, [pc, #84]	; (80019ac <main+0x90>)
 8001958:	60fb      	str	r3, [r7, #12]
int32_t vector[3];
magnet(r, theta, phi, days, vector);
 800195a:	463b      	mov	r3, r7
 800195c:	9300      	str	r3, [sp, #0]
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	697a      	ldr	r2, [r7, #20]
 8001962:	6939      	ldr	r1, [r7, #16]
 8001964:	69b8      	ldr	r0, [r7, #24]
 8001966:	f7ff f907 	bl	8000b78 <magnet>
int i;
for (i=0; i<3; i++) {
 800196a:	2300      	movs	r3, #0
 800196c:	61fb      	str	r3, [r7, #28]
 800196e:	e013      	b.n	8001998 <main+0x7c>
	printf("Res %i: ", i);
 8001970:	69f9      	ldr	r1, [r7, #28]
 8001972:	480f      	ldr	r0, [pc, #60]	; (80019b0 <main+0x94>)
 8001974:	f003 fa86 	bl	8004e84 <iprintf>
	printFix(vector[i]);
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	f107 0220 	add.w	r2, r7, #32
 8001980:	4413      	add	r3, r2
 8001982:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001986:	4618      	mov	r0, r3
 8001988:	f7fe fe66 	bl	8000658 <printFix>
	printf("\r\n");
 800198c:	4809      	ldr	r0, [pc, #36]	; (80019b4 <main+0x98>)
 800198e:	f003 fb15 	bl	8004fbc <puts>
for (i=0; i<3; i++) {
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	3301      	adds	r3, #1
 8001996:	61fb      	str	r3, [r7, #28]
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	2b02      	cmp	r3, #2
 800199c:	dde8      	ble.n	8001970 <main+0x54>
}
  while (1)
 800199e:	e7fe      	b.n	800199e <main+0x82>
 80019a0:	20000a58 	.word	0x20000a58
 80019a4:	18e33333 	.word	0x18e33333
 80019a8:	0057003b 	.word	0x0057003b
 80019ac:	1c890000 	.word	0x1c890000
 80019b0:	08005fa0 	.word	0x08005fa0
 80019b4:	08005fac 	.word	0x08005fac

080019b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b094      	sub	sp, #80	; 0x50
 80019bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019be:	f107 0318 	add.w	r3, r7, #24
 80019c2:	2238      	movs	r2, #56	; 0x38
 80019c4:	2100      	movs	r1, #0
 80019c6:	4618      	mov	r0, r3
 80019c8:	f003 fa54 	bl	8004e74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019cc:	1d3b      	adds	r3, r7, #4
 80019ce:	2200      	movs	r2, #0
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	605a      	str	r2, [r3, #4]
 80019d4:	609a      	str	r2, [r3, #8]
 80019d6:	60da      	str	r2, [r3, #12]
 80019d8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019da:	f44f 7000 	mov.w	r0, #512	; 0x200
 80019de:	f001 fbaf 	bl	8003140 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019e2:	2302      	movs	r3, #2
 80019e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019ea:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019ec:	2340      	movs	r3, #64	; 0x40
 80019ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019f0:	2300      	movs	r3, #0
 80019f2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019f4:	f107 0318 	add.w	r3, r7, #24
 80019f8:	4618      	mov	r0, r3
 80019fa:	f001 fc55 	bl	80032a8 <HAL_RCC_OscConfig>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001a04:	f000 f92a 	bl	8001c5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a08:	230f      	movs	r3, #15
 8001a0a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a10:	2300      	movs	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a14:	2300      	movs	r3, #0
 8001a16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a1c:	1d3b      	adds	r3, r7, #4
 8001a1e:	2100      	movs	r1, #0
 8001a20:	4618      	mov	r0, r3
 8001a22:	f001 ff55 	bl	80038d0 <HAL_RCC_ClockConfig>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001a2c:	f000 f916 	bl	8001c5c <Error_Handler>
  }
}
 8001a30:	bf00      	nop
 8001a32:	3750      	adds	r7, #80	; 0x50
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001a3c:	4b1b      	ldr	r3, [pc, #108]	; (8001aac <MX_I2C3_Init+0x74>)
 8001a3e:	4a1c      	ldr	r2, [pc, #112]	; (8001ab0 <MX_I2C3_Init+0x78>)
 8001a40:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x0010061A;
 8001a42:	4b1a      	ldr	r3, [pc, #104]	; (8001aac <MX_I2C3_Init+0x74>)
 8001a44:	4a1b      	ldr	r2, [pc, #108]	; (8001ab4 <MX_I2C3_Init+0x7c>)
 8001a46:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001a48:	4b18      	ldr	r3, [pc, #96]	; (8001aac <MX_I2C3_Init+0x74>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a4e:	4b17      	ldr	r3, [pc, #92]	; (8001aac <MX_I2C3_Init+0x74>)
 8001a50:	2201      	movs	r2, #1
 8001a52:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a54:	4b15      	ldr	r3, [pc, #84]	; (8001aac <MX_I2C3_Init+0x74>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001a5a:	4b14      	ldr	r3, [pc, #80]	; (8001aac <MX_I2C3_Init+0x74>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a60:	4b12      	ldr	r3, [pc, #72]	; (8001aac <MX_I2C3_Init+0x74>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a66:	4b11      	ldr	r3, [pc, #68]	; (8001aac <MX_I2C3_Init+0x74>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a6c:	4b0f      	ldr	r3, [pc, #60]	; (8001aac <MX_I2C3_Init+0x74>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001a72:	480e      	ldr	r0, [pc, #56]	; (8001aac <MX_I2C3_Init+0x74>)
 8001a74:	f000 fe12 	bl	800269c <HAL_I2C_Init>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001a7e:	f000 f8ed 	bl	8001c5c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a82:	2100      	movs	r1, #0
 8001a84:	4809      	ldr	r0, [pc, #36]	; (8001aac <MX_I2C3_Init+0x74>)
 8001a86:	f001 fac3 	bl	8003010 <HAL_I2CEx_ConfigAnalogFilter>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001a90:	f000 f8e4 	bl	8001c5c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001a94:	2100      	movs	r1, #0
 8001a96:	4805      	ldr	r0, [pc, #20]	; (8001aac <MX_I2C3_Init+0x74>)
 8001a98:	f001 fb05 	bl	80030a6 <HAL_I2CEx_ConfigDigitalFilter>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001aa2:	f000 f8db 	bl	8001c5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	20000a58 	.word	0x20000a58
 8001ab0:	40007800 	.word	0x40007800
 8001ab4:	0010061a 	.word	0x0010061a

08001ab8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001abc:	4b22      	ldr	r3, [pc, #136]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001abe:	4a23      	ldr	r2, [pc, #140]	; (8001b4c <MX_USART1_UART_Init+0x94>)
 8001ac0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001ac2:	4b21      	ldr	r3, [pc, #132]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001ac4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001ac8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001aca:	4b1f      	ldr	r3, [pc, #124]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ad0:	4b1d      	ldr	r3, [pc, #116]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ad6:	4b1c      	ldr	r3, [pc, #112]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001adc:	4b1a      	ldr	r3, [pc, #104]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001ade:	220c      	movs	r2, #12
 8001ae0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ae2:	4b19      	ldr	r3, [pc, #100]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ae8:	4b17      	ldr	r3, [pc, #92]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001aee:	4b16      	ldr	r3, [pc, #88]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001af4:	4b14      	ldr	r3, [pc, #80]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001afa:	4b13      	ldr	r3, [pc, #76]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b00:	4811      	ldr	r0, [pc, #68]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001b02:	f002 faf1 	bl	80040e8 <HAL_UART_Init>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001b0c:	f000 f8a6 	bl	8001c5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b10:	2100      	movs	r1, #0
 8001b12:	480d      	ldr	r0, [pc, #52]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001b14:	f003 f8ba 	bl	8004c8c <HAL_UARTEx_SetTxFifoThreshold>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001b1e:	f000 f89d 	bl	8001c5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b22:	2100      	movs	r1, #0
 8001b24:	4808      	ldr	r0, [pc, #32]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001b26:	f003 f8ef 	bl	8004d08 <HAL_UARTEx_SetRxFifoThreshold>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001b30:	f000 f894 	bl	8001c5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001b34:	4804      	ldr	r0, [pc, #16]	; (8001b48 <MX_USART1_UART_Init+0x90>)
 8001b36:	f003 f870 	bl	8004c1a <HAL_UARTEx_DisableFifoMode>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001b40:	f000 f88c 	bl	8001c5c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000aac 	.word	0x20000aac
 8001b4c:	40013800 	.word	0x40013800

08001b50 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b54:	4b22      	ldr	r3, [pc, #136]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001b56:	4a23      	ldr	r2, [pc, #140]	; (8001be4 <MX_USART2_UART_Init+0x94>)
 8001b58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b5a:	4b21      	ldr	r3, [pc, #132]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001b5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b62:	4b1f      	ldr	r3, [pc, #124]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b68:	4b1d      	ldr	r3, [pc, #116]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b6e:	4b1c      	ldr	r3, [pc, #112]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b74:	4b1a      	ldr	r3, [pc, #104]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001b76:	220c      	movs	r2, #12
 8001b78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b7a:	4b19      	ldr	r3, [pc, #100]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b80:	4b17      	ldr	r3, [pc, #92]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b86:	4b16      	ldr	r3, [pc, #88]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b8c:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b92:	4b13      	ldr	r3, [pc, #76]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b98:	4811      	ldr	r0, [pc, #68]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001b9a:	f002 faa5 	bl	80040e8 <HAL_UART_Init>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001ba4:	f000 f85a 	bl	8001c5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ba8:	2100      	movs	r1, #0
 8001baa:	480d      	ldr	r0, [pc, #52]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001bac:	f003 f86e 	bl	8004c8c <HAL_UARTEx_SetTxFifoThreshold>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001bb6:	f000 f851 	bl	8001c5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bba:	2100      	movs	r1, #0
 8001bbc:	4808      	ldr	r0, [pc, #32]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001bbe:	f003 f8a3 	bl	8004d08 <HAL_UARTEx_SetRxFifoThreshold>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001bc8:	f000 f848 	bl	8001c5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001bcc:	4804      	ldr	r0, [pc, #16]	; (8001be0 <MX_USART2_UART_Init+0x90>)
 8001bce:	f003 f824 	bl	8004c1a <HAL_UARTEx_DisableFifoMode>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001bd8:	f000 f840 	bl	8001c5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bdc:	bf00      	nop
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20000b40 	.word	0x20000b40
 8001be4:	40004400 	.word	0x40004400

08001be8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bee:	4b0f      	ldr	r3, [pc, #60]	; (8001c2c <MX_GPIO_Init+0x44>)
 8001bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf2:	4a0e      	ldr	r2, [pc, #56]	; (8001c2c <MX_GPIO_Init+0x44>)
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bfa:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <MX_GPIO_Init+0x44>)
 8001bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	607b      	str	r3, [r7, #4]
 8001c04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c06:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <MX_GPIO_Init+0x44>)
 8001c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0a:	4a08      	ldr	r2, [pc, #32]	; (8001c2c <MX_GPIO_Init+0x44>)
 8001c0c:	f043 0302 	orr.w	r3, r3, #2
 8001c10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c12:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <MX_GPIO_Init+0x44>)
 8001c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	603b      	str	r3, [r7, #0]
 8001c1c:	683b      	ldr	r3, [r7, #0]

}
 8001c1e:	bf00      	nop
 8001c20:	370c      	adds	r7, #12
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	40021000 	.word	0x40021000

08001c30 <_write>:
// code for setting printf to uart
//
extern UART_HandleTypeDef huart2;

int _write(int file, char *data, int len)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)data, len, HAL_MAX_DELAY);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	f04f 33ff 	mov.w	r3, #4294967295
 8001c44:	68b9      	ldr	r1, [r7, #8]
 8001c46:	4804      	ldr	r0, [pc, #16]	; (8001c58 <_write+0x28>)
 8001c48:	f002 fa9e 	bl	8004188 <HAL_UART_Transmit>
    return len;
 8001c4c:	687b      	ldr	r3, [r7, #4]
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	20000b40 	.word	0x20000b40

08001c5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c60:	b672      	cpsid	i
}
 8001c62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c64:	e7fe      	b.n	8001c64 <Error_Handler+0x8>
	...

08001c68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c6e:	4b0f      	ldr	r3, [pc, #60]	; (8001cac <HAL_MspInit+0x44>)
 8001c70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c72:	4a0e      	ldr	r2, [pc, #56]	; (8001cac <HAL_MspInit+0x44>)
 8001c74:	f043 0301 	orr.w	r3, r3, #1
 8001c78:	6613      	str	r3, [r2, #96]	; 0x60
 8001c7a:	4b0c      	ldr	r3, [pc, #48]	; (8001cac <HAL_MspInit+0x44>)
 8001c7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	607b      	str	r3, [r7, #4]
 8001c84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c86:	4b09      	ldr	r3, [pc, #36]	; (8001cac <HAL_MspInit+0x44>)
 8001c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c8a:	4a08      	ldr	r2, [pc, #32]	; (8001cac <HAL_MspInit+0x44>)
 8001c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c90:	6593      	str	r3, [r2, #88]	; 0x58
 8001c92:	4b06      	ldr	r3, [pc, #24]	; (8001cac <HAL_MspInit+0x44>)
 8001c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c9a:	603b      	str	r3, [r7, #0]
 8001c9c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001c9e:	f001 faf3 	bl	8003288 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ca2:	bf00      	nop
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40021000 	.word	0x40021000

08001cb0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b09c      	sub	sp, #112	; 0x70
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
 8001cc4:	60da      	str	r2, [r3, #12]
 8001cc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cc8:	f107 0318 	add.w	r3, r7, #24
 8001ccc:	2244      	movs	r2, #68	; 0x44
 8001cce:	2100      	movs	r1, #0
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f003 f8cf 	bl	8004e74 <memset>
  if(hi2c->Instance==I2C3)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a2e      	ldr	r2, [pc, #184]	; (8001d94 <HAL_I2C_MspInit+0xe4>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d154      	bne.n	8001d8a <HAL_I2C_MspInit+0xda>
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001ce0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ce4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cea:	f107 0318 	add.w	r3, r7, #24
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f002 f80a 	bl	8003d08 <HAL_RCCEx_PeriphCLKConfig>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001cfa:	f7ff ffaf 	bl	8001c5c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cfe:	4b26      	ldr	r3, [pc, #152]	; (8001d98 <HAL_I2C_MspInit+0xe8>)
 8001d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d02:	4a25      	ldr	r2, [pc, #148]	; (8001d98 <HAL_I2C_MspInit+0xe8>)
 8001d04:	f043 0301 	orr.w	r3, r3, #1
 8001d08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d0a:	4b23      	ldr	r3, [pc, #140]	; (8001d98 <HAL_I2C_MspInit+0xe8>)
 8001d0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	617b      	str	r3, [r7, #20]
 8001d14:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d16:	4b20      	ldr	r3, [pc, #128]	; (8001d98 <HAL_I2C_MspInit+0xe8>)
 8001d18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d1a:	4a1f      	ldr	r2, [pc, #124]	; (8001d98 <HAL_I2C_MspInit+0xe8>)
 8001d1c:	f043 0302 	orr.w	r3, r3, #2
 8001d20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d22:	4b1d      	ldr	r3, [pc, #116]	; (8001d98 <HAL_I2C_MspInit+0xe8>)
 8001d24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d26:	f003 0302 	and.w	r3, r3, #2
 8001d2a:	613b      	str	r3, [r7, #16]
 8001d2c:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PA8     ------> I2C3_SCL
    PB5     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d32:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d34:	2312      	movs	r3, #18
 8001d36:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF2_I2C3;
 8001d40:	2302      	movs	r3, #2
 8001d42:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d44:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001d48:	4619      	mov	r1, r3
 8001d4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d4e:	f000 fb23 	bl	8002398 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001d52:	2320      	movs	r3, #32
 8001d54:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d56:	2312      	movs	r3, #18
 8001d58:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8001d62:	2308      	movs	r3, #8
 8001d64:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d66:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	480b      	ldr	r0, [pc, #44]	; (8001d9c <HAL_I2C_MspInit+0xec>)
 8001d6e:	f000 fb13 	bl	8002398 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001d72:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <HAL_I2C_MspInit+0xe8>)
 8001d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d76:	4a08      	ldr	r2, [pc, #32]	; (8001d98 <HAL_I2C_MspInit+0xe8>)
 8001d78:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001d7c:	6593      	str	r3, [r2, #88]	; 0x58
 8001d7e:	4b06      	ldr	r3, [pc, #24]	; (8001d98 <HAL_I2C_MspInit+0xe8>)
 8001d80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d82:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001d86:	60fb      	str	r3, [r7, #12]
 8001d88:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001d8a:	bf00      	nop
 8001d8c:	3770      	adds	r7, #112	; 0x70
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40007800 	.word	0x40007800
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	48000400 	.word	0x48000400

08001da0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b09c      	sub	sp, #112	; 0x70
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]
 8001db6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001db8:	f107 0318 	add.w	r3, r7, #24
 8001dbc:	2244      	movs	r2, #68	; 0x44
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f003 f857 	bl	8004e74 <memset>
  if(huart->Instance==USART1)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a3e      	ldr	r2, [pc, #248]	; (8001ec4 <HAL_UART_MspInit+0x124>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d138      	bne.n	8001e42 <HAL_UART_MspInit+0xa2>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dd8:	f107 0318 	add.w	r3, r7, #24
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f001 ff93 	bl	8003d08 <HAL_RCCEx_PeriphCLKConfig>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001de8:	f7ff ff38 	bl	8001c5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dec:	4b36      	ldr	r3, [pc, #216]	; (8001ec8 <HAL_UART_MspInit+0x128>)
 8001dee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001df0:	4a35      	ldr	r2, [pc, #212]	; (8001ec8 <HAL_UART_MspInit+0x128>)
 8001df2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001df6:	6613      	str	r3, [r2, #96]	; 0x60
 8001df8:	4b33      	ldr	r3, [pc, #204]	; (8001ec8 <HAL_UART_MspInit+0x128>)
 8001dfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dfc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e04:	4b30      	ldr	r3, [pc, #192]	; (8001ec8 <HAL_UART_MspInit+0x128>)
 8001e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e08:	4a2f      	ldr	r2, [pc, #188]	; (8001ec8 <HAL_UART_MspInit+0x128>)
 8001e0a:	f043 0301 	orr.w	r3, r3, #1
 8001e0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e10:	4b2d      	ldr	r3, [pc, #180]	; (8001ec8 <HAL_UART_MspInit+0x128>)
 8001e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e14:	f003 0301 	and.w	r3, r3, #1
 8001e18:	613b      	str	r3, [r7, #16]
 8001e1a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e1c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e20:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e22:	2302      	movs	r3, #2
 8001e24:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e26:	2300      	movs	r3, #0
 8001e28:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e2e:	2307      	movs	r3, #7
 8001e30:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e32:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001e36:	4619      	mov	r1, r3
 8001e38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e3c:	f000 faac 	bl	8002398 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e40:	e03b      	b.n	8001eba <HAL_UART_MspInit+0x11a>
  else if(huart->Instance==USART2)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a21      	ldr	r2, [pc, #132]	; (8001ecc <HAL_UART_MspInit+0x12c>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d136      	bne.n	8001eba <HAL_UART_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e50:	2300      	movs	r3, #0
 8001e52:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e54:	f107 0318 	add.w	r3, r7, #24
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f001 ff55 	bl	8003d08 <HAL_RCCEx_PeriphCLKConfig>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8001e64:	f7ff fefa 	bl	8001c5c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e68:	4b17      	ldr	r3, [pc, #92]	; (8001ec8 <HAL_UART_MspInit+0x128>)
 8001e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e6c:	4a16      	ldr	r2, [pc, #88]	; (8001ec8 <HAL_UART_MspInit+0x128>)
 8001e6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e72:	6593      	str	r3, [r2, #88]	; 0x58
 8001e74:	4b14      	ldr	r3, [pc, #80]	; (8001ec8 <HAL_UART_MspInit+0x128>)
 8001e76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e7c:	60fb      	str	r3, [r7, #12]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e80:	4b11      	ldr	r3, [pc, #68]	; (8001ec8 <HAL_UART_MspInit+0x128>)
 8001e82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e84:	4a10      	ldr	r2, [pc, #64]	; (8001ec8 <HAL_UART_MspInit+0x128>)
 8001e86:	f043 0301 	orr.w	r3, r3, #1
 8001e8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e8c:	4b0e      	ldr	r3, [pc, #56]	; (8001ec8 <HAL_UART_MspInit+0x128>)
 8001e8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e90:	f003 0301 	and.w	r3, r3, #1
 8001e94:	60bb      	str	r3, [r7, #8]
 8001e96:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e98:	230c      	movs	r3, #12
 8001e9a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ea8:	2307      	movs	r3, #7
 8001eaa:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eac:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eb6:	f000 fa6f 	bl	8002398 <HAL_GPIO_Init>
}
 8001eba:	bf00      	nop
 8001ebc:	3770      	adds	r7, #112	; 0x70
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40013800 	.word	0x40013800
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	40004400 	.word	0x40004400

08001ed0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ed4:	e7fe      	b.n	8001ed4 <NMI_Handler+0x4>

08001ed6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eda:	e7fe      	b.n	8001eda <HardFault_Handler+0x4>

08001edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ee0:	e7fe      	b.n	8001ee0 <MemManage_Handler+0x4>

08001ee2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ee6:	e7fe      	b.n	8001ee6 <BusFault_Handler+0x4>

08001ee8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001eec:	e7fe      	b.n	8001eec <UsageFault_Handler+0x4>

08001eee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ef2:	bf00      	nop
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f00:	bf00      	nop
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f0e:	bf00      	nop
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f1c:	f000 f918 	bl	8002150 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f20:	bf00      	nop
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	e00a      	b.n	8001f4c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f36:	f3af 8000 	nop.w
 8001f3a:	4601      	mov	r1, r0
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	1c5a      	adds	r2, r3, #1
 8001f40:	60ba      	str	r2, [r7, #8]
 8001f42:	b2ca      	uxtb	r2, r1
 8001f44:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	617b      	str	r3, [r7, #20]
 8001f4c:	697a      	ldr	r2, [r7, #20]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	dbf0      	blt.n	8001f36 <_read+0x12>
	}

return len;
 8001f54:	687b      	ldr	r3, [r7, #4]
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3718      	adds	r7, #24
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <_close>:
	}
	return len;
}

int _close(int file)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
	return -1;
 8001f66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr

08001f76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f76:	b480      	push	{r7}
 8001f78:	b083      	sub	sp, #12
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
 8001f7e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f86:	605a      	str	r2, [r3, #4]
	return 0;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <_isatty>:

int _isatty(int file)
{
 8001f96:	b480      	push	{r7}
 8001f98:	b083      	sub	sp, #12
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
	return 1;
 8001f9e:	2301      	movs	r3, #1
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	60f8      	str	r0, [r7, #12]
 8001fb4:	60b9      	str	r1, [r7, #8]
 8001fb6:	607a      	str	r2, [r7, #4]
	return 0;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3714      	adds	r7, #20
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
	...

08001fc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b086      	sub	sp, #24
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fd0:	4a14      	ldr	r2, [pc, #80]	; (8002024 <_sbrk+0x5c>)
 8001fd2:	4b15      	ldr	r3, [pc, #84]	; (8002028 <_sbrk+0x60>)
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fdc:	4b13      	ldr	r3, [pc, #76]	; (800202c <_sbrk+0x64>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d102      	bne.n	8001fea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fe4:	4b11      	ldr	r3, [pc, #68]	; (800202c <_sbrk+0x64>)
 8001fe6:	4a12      	ldr	r2, [pc, #72]	; (8002030 <_sbrk+0x68>)
 8001fe8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fea:	4b10      	ldr	r3, [pc, #64]	; (800202c <_sbrk+0x64>)
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d207      	bcs.n	8002008 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ff8:	f002 ff12 	bl	8004e20 <__errno>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	220c      	movs	r2, #12
 8002000:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002002:	f04f 33ff 	mov.w	r3, #4294967295
 8002006:	e009      	b.n	800201c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002008:	4b08      	ldr	r3, [pc, #32]	; (800202c <_sbrk+0x64>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800200e:	4b07      	ldr	r3, [pc, #28]	; (800202c <_sbrk+0x64>)
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4413      	add	r3, r2
 8002016:	4a05      	ldr	r2, [pc, #20]	; (800202c <_sbrk+0x64>)
 8002018:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800201a:	68fb      	ldr	r3, [r7, #12]
}
 800201c:	4618      	mov	r0, r3
 800201e:	3718      	adds	r7, #24
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	20008000 	.word	0x20008000
 8002028:	00000400 	.word	0x00000400
 800202c:	20000a4c 	.word	0x20000a4c
 8002030:	20000be8 	.word	0x20000be8

08002034 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002038:	4b06      	ldr	r3, [pc, #24]	; (8002054 <SystemInit+0x20>)
 800203a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800203e:	4a05      	ldr	r2, [pc, #20]	; (8002054 <SystemInit+0x20>)
 8002040:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002044:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	e000ed00 	.word	0xe000ed00

08002058 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002058:	480d      	ldr	r0, [pc, #52]	; (8002090 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800205a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800205c:	f7ff ffea 	bl	8002034 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002060:	480c      	ldr	r0, [pc, #48]	; (8002094 <LoopForever+0x6>)
  ldr r1, =_edata
 8002062:	490d      	ldr	r1, [pc, #52]	; (8002098 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002064:	4a0d      	ldr	r2, [pc, #52]	; (800209c <LoopForever+0xe>)
  movs r3, #0
 8002066:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002068:	e002      	b.n	8002070 <LoopCopyDataInit>

0800206a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800206a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800206c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800206e:	3304      	adds	r3, #4

08002070 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002070:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002072:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002074:	d3f9      	bcc.n	800206a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002076:	4a0a      	ldr	r2, [pc, #40]	; (80020a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002078:	4c0a      	ldr	r4, [pc, #40]	; (80020a4 <LoopForever+0x16>)
  movs r3, #0
 800207a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800207c:	e001      	b.n	8002082 <LoopFillZerobss>

0800207e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800207e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002080:	3204      	adds	r2, #4

08002082 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002082:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002084:	d3fb      	bcc.n	800207e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002086:	f002 fed1 	bl	8004e2c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800208a:	f7ff fc47 	bl	800191c <main>

0800208e <LoopForever>:

LoopForever:
    b LoopForever
 800208e:	e7fe      	b.n	800208e <LoopForever>
  ldr   r0, =_estack
 8002090:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002094:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002098:	20000a30 	.word	0x20000a30
  ldr r2, =_sidata
 800209c:	08006898 	.word	0x08006898
  ldr r2, =_sbss
 80020a0:	20000a30 	.word	0x20000a30
  ldr r4, =_ebss
 80020a4:	20000be8 	.word	0x20000be8

080020a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020a8:	e7fe      	b.n	80020a8 <ADC1_2_IRQHandler>

080020aa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020aa:	b580      	push	{r7, lr}
 80020ac:	b082      	sub	sp, #8
 80020ae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80020b0:	2300      	movs	r3, #0
 80020b2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020b4:	2003      	movs	r0, #3
 80020b6:	f000 f93d 	bl	8002334 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020ba:	200f      	movs	r0, #15
 80020bc:	f000 f80e 	bl	80020dc <HAL_InitTick>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d002      	beq.n	80020cc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	71fb      	strb	r3, [r7, #7]
 80020ca:	e001      	b.n	80020d0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80020cc:	f7ff fdcc 	bl	8001c68 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020d0:	79fb      	ldrb	r3, [r7, #7]

}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
	...

080020dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80020e4:	2300      	movs	r3, #0
 80020e6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80020e8:	4b16      	ldr	r3, [pc, #88]	; (8002144 <HAL_InitTick+0x68>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d022      	beq.n	8002136 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80020f0:	4b15      	ldr	r3, [pc, #84]	; (8002148 <HAL_InitTick+0x6c>)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	4b13      	ldr	r3, [pc, #76]	; (8002144 <HAL_InitTick+0x68>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80020fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002100:	fbb2 f3f3 	udiv	r3, r2, r3
 8002104:	4618      	mov	r0, r3
 8002106:	f000 f93a 	bl	800237e <HAL_SYSTICK_Config>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d10f      	bne.n	8002130 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2b0f      	cmp	r3, #15
 8002114:	d809      	bhi.n	800212a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002116:	2200      	movs	r2, #0
 8002118:	6879      	ldr	r1, [r7, #4]
 800211a:	f04f 30ff 	mov.w	r0, #4294967295
 800211e:	f000 f914 	bl	800234a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002122:	4a0a      	ldr	r2, [pc, #40]	; (800214c <HAL_InitTick+0x70>)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6013      	str	r3, [r2, #0]
 8002128:	e007      	b.n	800213a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	73fb      	strb	r3, [r7, #15]
 800212e:	e004      	b.n	800213a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	73fb      	strb	r3, [r7, #15]
 8002134:	e001      	b.n	800213a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800213a:	7bfb      	ldrb	r3, [r7, #15]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	200009c8 	.word	0x200009c8
 8002148:	200009c0 	.word	0x200009c0
 800214c:	200009c4 	.word	0x200009c4

08002150 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002154:	4b05      	ldr	r3, [pc, #20]	; (800216c <HAL_IncTick+0x1c>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	4b05      	ldr	r3, [pc, #20]	; (8002170 <HAL_IncTick+0x20>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4413      	add	r3, r2
 800215e:	4a03      	ldr	r2, [pc, #12]	; (800216c <HAL_IncTick+0x1c>)
 8002160:	6013      	str	r3, [r2, #0]
}
 8002162:	bf00      	nop
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr
 800216c:	20000bd4 	.word	0x20000bd4
 8002170:	200009c8 	.word	0x200009c8

08002174 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  return uwTick;
 8002178:	4b03      	ldr	r3, [pc, #12]	; (8002188 <HAL_GetTick+0x14>)
 800217a:	681b      	ldr	r3, [r3, #0]
}
 800217c:	4618      	mov	r0, r3
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	20000bd4 	.word	0x20000bd4

0800218c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002194:	f7ff ffee 	bl	8002174 <HAL_GetTick>
 8002198:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021a4:	d004      	beq.n	80021b0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80021a6:	4b09      	ldr	r3, [pc, #36]	; (80021cc <HAL_Delay+0x40>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	4413      	add	r3, r2
 80021ae:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021b0:	bf00      	nop
 80021b2:	f7ff ffdf 	bl	8002174 <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	68fa      	ldr	r2, [r7, #12]
 80021be:	429a      	cmp	r2, r3
 80021c0:	d8f7      	bhi.n	80021b2 <HAL_Delay+0x26>
  {
  }
}
 80021c2:	bf00      	nop
 80021c4:	bf00      	nop
 80021c6:	3710      	adds	r7, #16
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	200009c8 	.word	0x200009c8

080021d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f003 0307 	and.w	r3, r3, #7
 80021de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021e0:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <__NVIC_SetPriorityGrouping+0x44>)
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021e6:	68ba      	ldr	r2, [r7, #8]
 80021e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021ec:	4013      	ands	r3, r2
 80021ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002200:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002202:	4a04      	ldr	r2, [pc, #16]	; (8002214 <__NVIC_SetPriorityGrouping+0x44>)
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	60d3      	str	r3, [r2, #12]
}
 8002208:	bf00      	nop
 800220a:	3714      	adds	r7, #20
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr
 8002214:	e000ed00 	.word	0xe000ed00

08002218 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800221c:	4b04      	ldr	r3, [pc, #16]	; (8002230 <__NVIC_GetPriorityGrouping+0x18>)
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	0a1b      	lsrs	r3, r3, #8
 8002222:	f003 0307 	and.w	r3, r3, #7
}
 8002226:	4618      	mov	r0, r3
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr
 8002230:	e000ed00 	.word	0xe000ed00

08002234 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	4603      	mov	r3, r0
 800223c:	6039      	str	r1, [r7, #0]
 800223e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002244:	2b00      	cmp	r3, #0
 8002246:	db0a      	blt.n	800225e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	b2da      	uxtb	r2, r3
 800224c:	490c      	ldr	r1, [pc, #48]	; (8002280 <__NVIC_SetPriority+0x4c>)
 800224e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002252:	0112      	lsls	r2, r2, #4
 8002254:	b2d2      	uxtb	r2, r2
 8002256:	440b      	add	r3, r1
 8002258:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800225c:	e00a      	b.n	8002274 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	b2da      	uxtb	r2, r3
 8002262:	4908      	ldr	r1, [pc, #32]	; (8002284 <__NVIC_SetPriority+0x50>)
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	f003 030f 	and.w	r3, r3, #15
 800226a:	3b04      	subs	r3, #4
 800226c:	0112      	lsls	r2, r2, #4
 800226e:	b2d2      	uxtb	r2, r2
 8002270:	440b      	add	r3, r1
 8002272:	761a      	strb	r2, [r3, #24]
}
 8002274:	bf00      	nop
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr
 8002280:	e000e100 	.word	0xe000e100
 8002284:	e000ed00 	.word	0xe000ed00

08002288 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002288:	b480      	push	{r7}
 800228a:	b089      	sub	sp, #36	; 0x24
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f003 0307 	and.w	r3, r3, #7
 800229a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	f1c3 0307 	rsb	r3, r3, #7
 80022a2:	2b04      	cmp	r3, #4
 80022a4:	bf28      	it	cs
 80022a6:	2304      	movcs	r3, #4
 80022a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	3304      	adds	r3, #4
 80022ae:	2b06      	cmp	r3, #6
 80022b0:	d902      	bls.n	80022b8 <NVIC_EncodePriority+0x30>
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	3b03      	subs	r3, #3
 80022b6:	e000      	b.n	80022ba <NVIC_EncodePriority+0x32>
 80022b8:	2300      	movs	r3, #0
 80022ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022bc:	f04f 32ff 	mov.w	r2, #4294967295
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	43da      	mvns	r2, r3
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	401a      	ands	r2, r3
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022d0:	f04f 31ff 	mov.w	r1, #4294967295
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	fa01 f303 	lsl.w	r3, r1, r3
 80022da:	43d9      	mvns	r1, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e0:	4313      	orrs	r3, r2
         );
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3724      	adds	r7, #36	; 0x24
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
	...

080022f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	3b01      	subs	r3, #1
 80022fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002300:	d301      	bcc.n	8002306 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002302:	2301      	movs	r3, #1
 8002304:	e00f      	b.n	8002326 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002306:	4a0a      	ldr	r2, [pc, #40]	; (8002330 <SysTick_Config+0x40>)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	3b01      	subs	r3, #1
 800230c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800230e:	210f      	movs	r1, #15
 8002310:	f04f 30ff 	mov.w	r0, #4294967295
 8002314:	f7ff ff8e 	bl	8002234 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002318:	4b05      	ldr	r3, [pc, #20]	; (8002330 <SysTick_Config+0x40>)
 800231a:	2200      	movs	r2, #0
 800231c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800231e:	4b04      	ldr	r3, [pc, #16]	; (8002330 <SysTick_Config+0x40>)
 8002320:	2207      	movs	r2, #7
 8002322:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	e000e010 	.word	0xe000e010

08002334 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f7ff ff47 	bl	80021d0 <__NVIC_SetPriorityGrouping>
}
 8002342:	bf00      	nop
 8002344:	3708      	adds	r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800234a:	b580      	push	{r7, lr}
 800234c:	b086      	sub	sp, #24
 800234e:	af00      	add	r7, sp, #0
 8002350:	4603      	mov	r3, r0
 8002352:	60b9      	str	r1, [r7, #8]
 8002354:	607a      	str	r2, [r7, #4]
 8002356:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002358:	f7ff ff5e 	bl	8002218 <__NVIC_GetPriorityGrouping>
 800235c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	68b9      	ldr	r1, [r7, #8]
 8002362:	6978      	ldr	r0, [r7, #20]
 8002364:	f7ff ff90 	bl	8002288 <NVIC_EncodePriority>
 8002368:	4602      	mov	r2, r0
 800236a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800236e:	4611      	mov	r1, r2
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff ff5f 	bl	8002234 <__NVIC_SetPriority>
}
 8002376:	bf00      	nop
 8002378:	3718      	adds	r7, #24
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b082      	sub	sp, #8
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	f7ff ffb2 	bl	80022f0 <SysTick_Config>
 800238c:	4603      	mov	r3, r0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
	...

08002398 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002398:	b480      	push	{r7}
 800239a:	b087      	sub	sp, #28
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80023a2:	2300      	movs	r3, #0
 80023a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80023a6:	e15a      	b.n	800265e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	2101      	movs	r1, #1
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	fa01 f303 	lsl.w	r3, r1, r3
 80023b4:	4013      	ands	r3, r2
 80023b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f000 814c 	beq.w	8002658 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f003 0303 	and.w	r3, r3, #3
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d005      	beq.n	80023d8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d130      	bne.n	800243a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	005b      	lsls	r3, r3, #1
 80023e2:	2203      	movs	r2, #3
 80023e4:	fa02 f303 	lsl.w	r3, r2, r3
 80023e8:	43db      	mvns	r3, r3
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	4013      	ands	r3, r2
 80023ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	68da      	ldr	r2, [r3, #12]
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	4313      	orrs	r3, r2
 8002400:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	693a      	ldr	r2, [r7, #16]
 8002406:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800240e:	2201      	movs	r2, #1
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	43db      	mvns	r3, r3
 8002418:	693a      	ldr	r2, [r7, #16]
 800241a:	4013      	ands	r3, r2
 800241c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	091b      	lsrs	r3, r3, #4
 8002424:	f003 0201 	and.w	r2, r3, #1
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	fa02 f303 	lsl.w	r3, r2, r3
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	4313      	orrs	r3, r2
 8002432:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f003 0303 	and.w	r3, r3, #3
 8002442:	2b03      	cmp	r3, #3
 8002444:	d017      	beq.n	8002476 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	2203      	movs	r2, #3
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	43db      	mvns	r3, r3
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	4013      	ands	r3, r2
 800245c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	689a      	ldr	r2, [r3, #8]
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	fa02 f303 	lsl.w	r3, r2, r3
 800246a:	693a      	ldr	r2, [r7, #16]
 800246c:	4313      	orrs	r3, r2
 800246e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f003 0303 	and.w	r3, r3, #3
 800247e:	2b02      	cmp	r3, #2
 8002480:	d123      	bne.n	80024ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	08da      	lsrs	r2, r3, #3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	3208      	adds	r2, #8
 800248a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800248e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	f003 0307 	and.w	r3, r3, #7
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	220f      	movs	r2, #15
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	43db      	mvns	r3, r3
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	4013      	ands	r3, r2
 80024a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	691a      	ldr	r2, [r3, #16]
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	f003 0307 	and.w	r3, r3, #7
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	08da      	lsrs	r2, r3, #3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3208      	adds	r2, #8
 80024c4:	6939      	ldr	r1, [r7, #16]
 80024c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	005b      	lsls	r3, r3, #1
 80024d4:	2203      	movs	r2, #3
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	43db      	mvns	r3, r3
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	4013      	ands	r3, r2
 80024e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f003 0203 	and.w	r2, r3, #3
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	693a      	ldr	r2, [r7, #16]
 80024fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002506:	2b00      	cmp	r3, #0
 8002508:	f000 80a6 	beq.w	8002658 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800250c:	4b5b      	ldr	r3, [pc, #364]	; (800267c <HAL_GPIO_Init+0x2e4>)
 800250e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002510:	4a5a      	ldr	r2, [pc, #360]	; (800267c <HAL_GPIO_Init+0x2e4>)
 8002512:	f043 0301 	orr.w	r3, r3, #1
 8002516:	6613      	str	r3, [r2, #96]	; 0x60
 8002518:	4b58      	ldr	r3, [pc, #352]	; (800267c <HAL_GPIO_Init+0x2e4>)
 800251a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	60bb      	str	r3, [r7, #8]
 8002522:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002524:	4a56      	ldr	r2, [pc, #344]	; (8002680 <HAL_GPIO_Init+0x2e8>)
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	089b      	lsrs	r3, r3, #2
 800252a:	3302      	adds	r3, #2
 800252c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002530:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	f003 0303 	and.w	r3, r3, #3
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	220f      	movs	r2, #15
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	43db      	mvns	r3, r3
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	4013      	ands	r3, r2
 8002546:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800254e:	d01f      	beq.n	8002590 <HAL_GPIO_Init+0x1f8>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4a4c      	ldr	r2, [pc, #304]	; (8002684 <HAL_GPIO_Init+0x2ec>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d019      	beq.n	800258c <HAL_GPIO_Init+0x1f4>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	4a4b      	ldr	r2, [pc, #300]	; (8002688 <HAL_GPIO_Init+0x2f0>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d013      	beq.n	8002588 <HAL_GPIO_Init+0x1f0>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4a4a      	ldr	r2, [pc, #296]	; (800268c <HAL_GPIO_Init+0x2f4>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d00d      	beq.n	8002584 <HAL_GPIO_Init+0x1ec>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	4a49      	ldr	r2, [pc, #292]	; (8002690 <HAL_GPIO_Init+0x2f8>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d007      	beq.n	8002580 <HAL_GPIO_Init+0x1e8>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	4a48      	ldr	r2, [pc, #288]	; (8002694 <HAL_GPIO_Init+0x2fc>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d101      	bne.n	800257c <HAL_GPIO_Init+0x1e4>
 8002578:	2305      	movs	r3, #5
 800257a:	e00a      	b.n	8002592 <HAL_GPIO_Init+0x1fa>
 800257c:	2306      	movs	r3, #6
 800257e:	e008      	b.n	8002592 <HAL_GPIO_Init+0x1fa>
 8002580:	2304      	movs	r3, #4
 8002582:	e006      	b.n	8002592 <HAL_GPIO_Init+0x1fa>
 8002584:	2303      	movs	r3, #3
 8002586:	e004      	b.n	8002592 <HAL_GPIO_Init+0x1fa>
 8002588:	2302      	movs	r3, #2
 800258a:	e002      	b.n	8002592 <HAL_GPIO_Init+0x1fa>
 800258c:	2301      	movs	r3, #1
 800258e:	e000      	b.n	8002592 <HAL_GPIO_Init+0x1fa>
 8002590:	2300      	movs	r3, #0
 8002592:	697a      	ldr	r2, [r7, #20]
 8002594:	f002 0203 	and.w	r2, r2, #3
 8002598:	0092      	lsls	r2, r2, #2
 800259a:	4093      	lsls	r3, r2
 800259c:	693a      	ldr	r2, [r7, #16]
 800259e:	4313      	orrs	r3, r2
 80025a0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025a2:	4937      	ldr	r1, [pc, #220]	; (8002680 <HAL_GPIO_Init+0x2e8>)
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	089b      	lsrs	r3, r3, #2
 80025a8:	3302      	adds	r3, #2
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80025b0:	4b39      	ldr	r3, [pc, #228]	; (8002698 <HAL_GPIO_Init+0x300>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	43db      	mvns	r3, r3
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	4013      	ands	r3, r2
 80025be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d003      	beq.n	80025d4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80025cc:	693a      	ldr	r2, [r7, #16]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80025d4:	4a30      	ldr	r2, [pc, #192]	; (8002698 <HAL_GPIO_Init+0x300>)
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80025da:	4b2f      	ldr	r3, [pc, #188]	; (8002698 <HAL_GPIO_Init+0x300>)
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	43db      	mvns	r3, r3
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	4013      	ands	r3, r2
 80025e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d003      	beq.n	80025fe <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80025f6:	693a      	ldr	r2, [r7, #16]
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025fe:	4a26      	ldr	r2, [pc, #152]	; (8002698 <HAL_GPIO_Init+0x300>)
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002604:	4b24      	ldr	r3, [pc, #144]	; (8002698 <HAL_GPIO_Init+0x300>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	43db      	mvns	r3, r3
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	4013      	ands	r3, r2
 8002612:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d003      	beq.n	8002628 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002620:	693a      	ldr	r2, [r7, #16]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	4313      	orrs	r3, r2
 8002626:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002628:	4a1b      	ldr	r2, [pc, #108]	; (8002698 <HAL_GPIO_Init+0x300>)
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800262e:	4b1a      	ldr	r3, [pc, #104]	; (8002698 <HAL_GPIO_Init+0x300>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	43db      	mvns	r3, r3
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	4013      	ands	r3, r2
 800263c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d003      	beq.n	8002652 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800264a:	693a      	ldr	r2, [r7, #16]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	4313      	orrs	r3, r2
 8002650:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002652:	4a11      	ldr	r2, [pc, #68]	; (8002698 <HAL_GPIO_Init+0x300>)
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	3301      	adds	r3, #1
 800265c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	fa22 f303 	lsr.w	r3, r2, r3
 8002668:	2b00      	cmp	r3, #0
 800266a:	f47f ae9d 	bne.w	80023a8 <HAL_GPIO_Init+0x10>
  }
}
 800266e:	bf00      	nop
 8002670:	bf00      	nop
 8002672:	371c      	adds	r7, #28
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	40021000 	.word	0x40021000
 8002680:	40010000 	.word	0x40010000
 8002684:	48000400 	.word	0x48000400
 8002688:	48000800 	.word	0x48000800
 800268c:	48000c00 	.word	0x48000c00
 8002690:	48001000 	.word	0x48001000
 8002694:	48001400 	.word	0x48001400
 8002698:	40010400 	.word	0x40010400

0800269c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e08d      	b.n	80027ca <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d106      	bne.n	80026c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f7ff faf4 	bl	8001cb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2224      	movs	r2, #36	; 0x24
 80026cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f022 0201 	bic.w	r2, r2, #1
 80026de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80026ec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	689a      	ldr	r2, [r3, #8]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026fc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d107      	bne.n	8002716 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002712:	609a      	str	r2, [r3, #8]
 8002714:	e006      	b.n	8002724 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689a      	ldr	r2, [r3, #8]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002722:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	2b02      	cmp	r3, #2
 800272a:	d108      	bne.n	800273e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	685a      	ldr	r2, [r3, #4]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800273a:	605a      	str	r2, [r3, #4]
 800273c:	e007      	b.n	800274e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	685a      	ldr	r2, [r3, #4]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800274c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	6812      	ldr	r2, [r2, #0]
 8002758:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800275c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002760:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68da      	ldr	r2, [r3, #12]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002770:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	691a      	ldr	r2, [r3, #16]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	695b      	ldr	r3, [r3, #20]
 800277a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	430a      	orrs	r2, r1
 800278a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	69d9      	ldr	r1, [r3, #28]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a1a      	ldr	r2, [r3, #32]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	430a      	orrs	r2, r1
 800279a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f042 0201 	orr.w	r2, r2, #1
 80027aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2220      	movs	r2, #32
 80027b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
	...

080027d4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b088      	sub	sp, #32
 80027d8:	af02      	add	r7, sp, #8
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	607a      	str	r2, [r7, #4]
 80027de:	461a      	mov	r2, r3
 80027e0:	460b      	mov	r3, r1
 80027e2:	817b      	strh	r3, [r7, #10]
 80027e4:	4613      	mov	r3, r2
 80027e6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	2b20      	cmp	r3, #32
 80027f2:	f040 80fd 	bne.w	80029f0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d101      	bne.n	8002804 <HAL_I2C_Master_Transmit+0x30>
 8002800:	2302      	movs	r3, #2
 8002802:	e0f6      	b.n	80029f2 <HAL_I2C_Master_Transmit+0x21e>
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800280c:	f7ff fcb2 	bl	8002174 <HAL_GetTick>
 8002810:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	2319      	movs	r3, #25
 8002818:	2201      	movs	r2, #1
 800281a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	f000 fa00 	bl	8002c24 <I2C_WaitOnFlagUntilTimeout>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e0e1      	b.n	80029f2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2221      	movs	r2, #33	; 0x21
 8002832:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2210      	movs	r2, #16
 800283a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2200      	movs	r2, #0
 8002842:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	893a      	ldrh	r2, [r7, #8]
 800284e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2200      	movs	r2, #0
 8002854:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800285a:	b29b      	uxth	r3, r3
 800285c:	2bff      	cmp	r3, #255	; 0xff
 800285e:	d906      	bls.n	800286e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	22ff      	movs	r2, #255	; 0xff
 8002864:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8002866:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800286a:	617b      	str	r3, [r7, #20]
 800286c:	e007      	b.n	800287e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002872:	b29a      	uxth	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002878:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800287c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002882:	2b00      	cmp	r3, #0
 8002884:	d024      	beq.n	80028d0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288a:	781a      	ldrb	r2, [r3, #0]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002896:	1c5a      	adds	r2, r3, #1
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	3b01      	subs	r3, #1
 80028a4:	b29a      	uxth	r2, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ae:	3b01      	subs	r3, #1
 80028b0:	b29a      	uxth	r2, r3
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	3301      	adds	r3, #1
 80028be:	b2da      	uxtb	r2, r3
 80028c0:	8979      	ldrh	r1, [r7, #10]
 80028c2:	4b4e      	ldr	r3, [pc, #312]	; (80029fc <HAL_I2C_Master_Transmit+0x228>)
 80028c4:	9300      	str	r3, [sp, #0]
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 fb6f 	bl	8002fac <I2C_TransferConfig>
 80028ce:	e066      	b.n	800299e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028d4:	b2da      	uxtb	r2, r3
 80028d6:	8979      	ldrh	r1, [r7, #10]
 80028d8:	4b48      	ldr	r3, [pc, #288]	; (80029fc <HAL_I2C_Master_Transmit+0x228>)
 80028da:	9300      	str	r3, [sp, #0]
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f000 fb64 	bl	8002fac <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80028e4:	e05b      	b.n	800299e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	6a39      	ldr	r1, [r7, #32]
 80028ea:	68f8      	ldr	r0, [r7, #12]
 80028ec:	f000 f9f3 	bl	8002cd6 <I2C_WaitOnTXISFlagUntilTimeout>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e07b      	b.n	80029f2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028fe:	781a      	ldrb	r2, [r3, #0]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290a:	1c5a      	adds	r2, r3, #1
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002914:	b29b      	uxth	r3, r3
 8002916:	3b01      	subs	r3, #1
 8002918:	b29a      	uxth	r2, r3
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002922:	3b01      	subs	r3, #1
 8002924:	b29a      	uxth	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800292e:	b29b      	uxth	r3, r3
 8002930:	2b00      	cmp	r3, #0
 8002932:	d034      	beq.n	800299e <HAL_I2C_Master_Transmit+0x1ca>
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002938:	2b00      	cmp	r3, #0
 800293a:	d130      	bne.n	800299e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	9300      	str	r3, [sp, #0]
 8002940:	6a3b      	ldr	r3, [r7, #32]
 8002942:	2200      	movs	r2, #0
 8002944:	2180      	movs	r1, #128	; 0x80
 8002946:	68f8      	ldr	r0, [r7, #12]
 8002948:	f000 f96c 	bl	8002c24 <I2C_WaitOnFlagUntilTimeout>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e04d      	b.n	80029f2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800295a:	b29b      	uxth	r3, r3
 800295c:	2bff      	cmp	r3, #255	; 0xff
 800295e:	d90e      	bls.n	800297e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	22ff      	movs	r2, #255	; 0xff
 8002964:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800296a:	b2da      	uxtb	r2, r3
 800296c:	8979      	ldrh	r1, [r7, #10]
 800296e:	2300      	movs	r3, #0
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002976:	68f8      	ldr	r0, [r7, #12]
 8002978:	f000 fb18 	bl	8002fac <I2C_TransferConfig>
 800297c:	e00f      	b.n	800299e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002982:	b29a      	uxth	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800298c:	b2da      	uxtb	r2, r3
 800298e:	8979      	ldrh	r1, [r7, #10]
 8002990:	2300      	movs	r3, #0
 8002992:	9300      	str	r3, [sp, #0]
 8002994:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	f000 fb07 	bl	8002fac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d19e      	bne.n	80028e6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	6a39      	ldr	r1, [r7, #32]
 80029ac:	68f8      	ldr	r0, [r7, #12]
 80029ae:	f000 f9d9 	bl	8002d64 <I2C_WaitOnSTOPFlagUntilTimeout>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e01a      	b.n	80029f2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2220      	movs	r2, #32
 80029c2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	6859      	ldr	r1, [r3, #4]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	4b0c      	ldr	r3, [pc, #48]	; (8002a00 <HAL_I2C_Master_Transmit+0x22c>)
 80029d0:	400b      	ands	r3, r1
 80029d2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2220      	movs	r2, #32
 80029d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2200      	movs	r2, #0
 80029e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80029ec:	2300      	movs	r3, #0
 80029ee:	e000      	b.n	80029f2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80029f0:	2302      	movs	r3, #2
  }
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3718      	adds	r7, #24
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	80002000 	.word	0x80002000
 8002a00:	fe00e800 	.word	0xfe00e800

08002a04 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b08a      	sub	sp, #40	; 0x28
 8002a08:	af02      	add	r7, sp, #8
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	607a      	str	r2, [r7, #4]
 8002a0e:	603b      	str	r3, [r7, #0]
 8002a10:	460b      	mov	r3, r1
 8002a12:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002a14:	2300      	movs	r3, #0
 8002a16:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	2b20      	cmp	r3, #32
 8002a22:	f040 80d6 	bne.w	8002bd2 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a34:	d101      	bne.n	8002a3a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002a36:	2302      	movs	r3, #2
 8002a38:	e0cc      	b.n	8002bd4 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d101      	bne.n	8002a48 <HAL_I2C_IsDeviceReady+0x44>
 8002a44:	2302      	movs	r3, #2
 8002a46:	e0c5      	b.n	8002bd4 <HAL_I2C_IsDeviceReady+0x1d0>
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2224      	movs	r2, #36	; 0x24
 8002a54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d107      	bne.n	8002a76 <HAL_I2C_IsDeviceReady+0x72>
 8002a66:	897b      	ldrh	r3, [r7, #10]
 8002a68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a6c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a70:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002a74:	e006      	b.n	8002a84 <HAL_I2C_IsDeviceReady+0x80>
 8002a76:	897b      	ldrh	r3, [r7, #10]
 8002a78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a7c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a80:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002a84:	68fa      	ldr	r2, [r7, #12]
 8002a86:	6812      	ldr	r2, [r2, #0]
 8002a88:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002a8a:	f7ff fb73 	bl	8002174 <HAL_GetTick>
 8002a8e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	699b      	ldr	r3, [r3, #24]
 8002a96:	f003 0320 	and.w	r3, r3, #32
 8002a9a:	2b20      	cmp	r3, #32
 8002a9c:	bf0c      	ite	eq
 8002a9e:	2301      	moveq	r3, #1
 8002aa0:	2300      	movne	r3, #0
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	f003 0310 	and.w	r3, r3, #16
 8002ab0:	2b10      	cmp	r3, #16
 8002ab2:	bf0c      	ite	eq
 8002ab4:	2301      	moveq	r3, #1
 8002ab6:	2300      	movne	r3, #0
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002abc:	e034      	b.n	8002b28 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac4:	d01a      	beq.n	8002afc <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002ac6:	f7ff fb55 	bl	8002174 <HAL_GetTick>
 8002aca:	4602      	mov	r2, r0
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	683a      	ldr	r2, [r7, #0]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d302      	bcc.n	8002adc <HAL_I2C_IsDeviceReady+0xd8>
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d10f      	bne.n	8002afc <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2220      	movs	r2, #32
 8002ae0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae8:	f043 0220 	orr.w	r2, r3, #32
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e06b      	b.n	8002bd4 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	699b      	ldr	r3, [r3, #24]
 8002b02:	f003 0320 	and.w	r3, r3, #32
 8002b06:	2b20      	cmp	r3, #32
 8002b08:	bf0c      	ite	eq
 8002b0a:	2301      	moveq	r3, #1
 8002b0c:	2300      	movne	r3, #0
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	f003 0310 	and.w	r3, r3, #16
 8002b1c:	2b10      	cmp	r3, #16
 8002b1e:	bf0c      	ite	eq
 8002b20:	2301      	moveq	r3, #1
 8002b22:	2300      	movne	r3, #0
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002b28:	7ffb      	ldrb	r3, [r7, #31]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d102      	bne.n	8002b34 <HAL_I2C_IsDeviceReady+0x130>
 8002b2e:	7fbb      	ldrb	r3, [r7, #30]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d0c4      	beq.n	8002abe <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	f003 0310 	and.w	r3, r3, #16
 8002b3e:	2b10      	cmp	r3, #16
 8002b40:	d01a      	beq.n	8002b78 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	2120      	movs	r1, #32
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	f000 f869 	bl	8002c24 <I2C_WaitOnFlagUntilTimeout>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e03b      	b.n	8002bd4 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2220      	movs	r2, #32
 8002b62:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2220      	movs	r2, #32
 8002b68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002b74:	2300      	movs	r3, #0
 8002b76:	e02d      	b.n	8002bd4 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	9300      	str	r3, [sp, #0]
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	2120      	movs	r1, #32
 8002b82:	68f8      	ldr	r0, [r7, #12]
 8002b84:	f000 f84e 	bl	8002c24 <I2C_WaitOnFlagUntilTimeout>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e020      	b.n	8002bd4 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2210      	movs	r2, #16
 8002b98:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	f63f af56 	bhi.w	8002a5e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2220      	movs	r2, #32
 8002bb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bbe:	f043 0220 	orr.w	r2, r3, #32
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e000      	b.n	8002bd4 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8002bd2:	2302      	movs	r3, #2
  }
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3720      	adds	r7, #32
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	699b      	ldr	r3, [r3, #24]
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d103      	bne.n	8002bfa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	699b      	ldr	r3, [r3, #24]
 8002c00:	f003 0301 	and.w	r3, r3, #1
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d007      	beq.n	8002c18 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	699a      	ldr	r2, [r3, #24]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f042 0201 	orr.w	r2, r2, #1
 8002c16:	619a      	str	r2, [r3, #24]
  }
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	603b      	str	r3, [r7, #0]
 8002c30:	4613      	mov	r3, r2
 8002c32:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c34:	e03b      	b.n	8002cae <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	6839      	ldr	r1, [r7, #0]
 8002c3a:	68f8      	ldr	r0, [r7, #12]
 8002c3c:	f000 f8d6 	bl	8002dec <I2C_IsErrorOccurred>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e041      	b.n	8002cce <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c50:	d02d      	beq.n	8002cae <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c52:	f7ff fa8f 	bl	8002174 <HAL_GetTick>
 8002c56:	4602      	mov	r2, r0
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	683a      	ldr	r2, [r7, #0]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d302      	bcc.n	8002c68 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d122      	bne.n	8002cae <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	699a      	ldr	r2, [r3, #24]
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	4013      	ands	r3, r2
 8002c72:	68ba      	ldr	r2, [r7, #8]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	bf0c      	ite	eq
 8002c78:	2301      	moveq	r3, #1
 8002c7a:	2300      	movne	r3, #0
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	461a      	mov	r2, r3
 8002c80:	79fb      	ldrb	r3, [r7, #7]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d113      	bne.n	8002cae <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c8a:	f043 0220 	orr.w	r2, r3, #32
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2220      	movs	r2, #32
 8002c96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e00f      	b.n	8002cce <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	699a      	ldr	r2, [r3, #24]
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	68ba      	ldr	r2, [r7, #8]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	bf0c      	ite	eq
 8002cbe:	2301      	moveq	r3, #1
 8002cc0:	2300      	movne	r3, #0
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	79fb      	ldrb	r3, [r7, #7]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d0b4      	beq.n	8002c36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ccc:	2300      	movs	r3, #0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}

08002cd6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002cd6:	b580      	push	{r7, lr}
 8002cd8:	b084      	sub	sp, #16
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	60f8      	str	r0, [r7, #12]
 8002cde:	60b9      	str	r1, [r7, #8]
 8002ce0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ce2:	e033      	b.n	8002d4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	68b9      	ldr	r1, [r7, #8]
 8002ce8:	68f8      	ldr	r0, [r7, #12]
 8002cea:	f000 f87f 	bl	8002dec <I2C_IsErrorOccurred>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d001      	beq.n	8002cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e031      	b.n	8002d5c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cfe:	d025      	beq.n	8002d4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d00:	f7ff fa38 	bl	8002174 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	68ba      	ldr	r2, [r7, #8]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d302      	bcc.n	8002d16 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d11a      	bne.n	8002d4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	f003 0302 	and.w	r3, r3, #2
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d013      	beq.n	8002d4c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d28:	f043 0220 	orr.w	r2, r3, #32
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2220      	movs	r2, #32
 8002d34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2200      	movs	r2, #0
 8002d44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e007      	b.n	8002d5c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d1c4      	bne.n	8002ce4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3710      	adds	r7, #16
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d70:	e02f      	b.n	8002dd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	68b9      	ldr	r1, [r7, #8]
 8002d76:	68f8      	ldr	r0, [r7, #12]
 8002d78:	f000 f838 	bl	8002dec <I2C_IsErrorOccurred>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d001      	beq.n	8002d86 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e02d      	b.n	8002de2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d86:	f7ff f9f5 	bl	8002174 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	68ba      	ldr	r2, [r7, #8]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d302      	bcc.n	8002d9c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d11a      	bne.n	8002dd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	f003 0320 	and.w	r3, r3, #32
 8002da6:	2b20      	cmp	r3, #32
 8002da8:	d013      	beq.n	8002dd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dae:	f043 0220 	orr.w	r2, r3, #32
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2220      	movs	r2, #32
 8002dba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e007      	b.n	8002de2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	f003 0320 	and.w	r3, r3, #32
 8002ddc:	2b20      	cmp	r3, #32
 8002dde:	d1c8      	bne.n	8002d72 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
	...

08002dec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b08a      	sub	sp, #40	; 0x28
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	699b      	ldr	r3, [r3, #24]
 8002e04:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002e06:	2300      	movs	r3, #0
 8002e08:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	f003 0310 	and.w	r3, r3, #16
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d068      	beq.n	8002eea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2210      	movs	r2, #16
 8002e1e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e20:	e049      	b.n	8002eb6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e28:	d045      	beq.n	8002eb6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e2a:	f7ff f9a3 	bl	8002174 <HAL_GetTick>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	68ba      	ldr	r2, [r7, #8]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d302      	bcc.n	8002e40 <I2C_IsErrorOccurred+0x54>
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d13a      	bne.n	8002eb6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e4a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002e52:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e62:	d121      	bne.n	8002ea8 <I2C_IsErrorOccurred+0xbc>
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e6a:	d01d      	beq.n	8002ea8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002e6c:	7cfb      	ldrb	r3, [r7, #19]
 8002e6e:	2b20      	cmp	r3, #32
 8002e70:	d01a      	beq.n	8002ea8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e80:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002e82:	f7ff f977 	bl	8002174 <HAL_GetTick>
 8002e86:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e88:	e00e      	b.n	8002ea8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002e8a:	f7ff f973 	bl	8002174 <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b19      	cmp	r3, #25
 8002e96:	d907      	bls.n	8002ea8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002e98:	6a3b      	ldr	r3, [r7, #32]
 8002e9a:	f043 0320 	orr.w	r3, r3, #32
 8002e9e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002ea6:	e006      	b.n	8002eb6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	f003 0320 	and.w	r3, r3, #32
 8002eb2:	2b20      	cmp	r3, #32
 8002eb4:	d1e9      	bne.n	8002e8a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	699b      	ldr	r3, [r3, #24]
 8002ebc:	f003 0320 	and.w	r3, r3, #32
 8002ec0:	2b20      	cmp	r3, #32
 8002ec2:	d003      	beq.n	8002ecc <I2C_IsErrorOccurred+0xe0>
 8002ec4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d0aa      	beq.n	8002e22 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002ecc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d103      	bne.n	8002edc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2220      	movs	r2, #32
 8002eda:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	f043 0304 	orr.w	r3, r3, #4
 8002ee2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	699b      	ldr	r3, [r3, #24]
 8002ef0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00b      	beq.n	8002f14 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002efc:	6a3b      	ldr	r3, [r7, #32]
 8002efe:	f043 0301 	orr.w	r3, r3, #1
 8002f02:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f0c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d00b      	beq.n	8002f36 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002f1e:	6a3b      	ldr	r3, [r7, #32]
 8002f20:	f043 0308 	orr.w	r3, r3, #8
 8002f24:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f2e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00b      	beq.n	8002f58 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002f40:	6a3b      	ldr	r3, [r7, #32]
 8002f42:	f043 0302 	orr.w	r3, r3, #2
 8002f46:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f50:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002f58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d01c      	beq.n	8002f9a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f7ff fe3b 	bl	8002bdc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	6859      	ldr	r1, [r3, #4]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	4b0d      	ldr	r3, [pc, #52]	; (8002fa8 <I2C_IsErrorOccurred+0x1bc>)
 8002f72:	400b      	ands	r3, r1
 8002f74:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f7a:	6a3b      	ldr	r3, [r7, #32]
 8002f7c:	431a      	orrs	r2, r3
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2220      	movs	r2, #32
 8002f86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002f9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3728      	adds	r7, #40	; 0x28
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	fe00e800 	.word	0xfe00e800

08002fac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b087      	sub	sp, #28
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	607b      	str	r3, [r7, #4]
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	817b      	strh	r3, [r7, #10]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fbe:	897b      	ldrh	r3, [r7, #10]
 8002fc0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002fc4:	7a7b      	ldrb	r3, [r7, #9]
 8002fc6:	041b      	lsls	r3, r3, #16
 8002fc8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fcc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fd2:	6a3b      	ldr	r3, [r7, #32]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002fda:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	6a3b      	ldr	r3, [r7, #32]
 8002fe4:	0d5b      	lsrs	r3, r3, #21
 8002fe6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002fea:	4b08      	ldr	r3, [pc, #32]	; (800300c <I2C_TransferConfig+0x60>)
 8002fec:	430b      	orrs	r3, r1
 8002fee:	43db      	mvns	r3, r3
 8002ff0:	ea02 0103 	and.w	r1, r2, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	697a      	ldr	r2, [r7, #20]
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002ffe:	bf00      	nop
 8003000:	371c      	adds	r7, #28
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	03ff63ff 	.word	0x03ff63ff

08003010 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b20      	cmp	r3, #32
 8003024:	d138      	bne.n	8003098 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800302c:	2b01      	cmp	r3, #1
 800302e:	d101      	bne.n	8003034 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003030:	2302      	movs	r3, #2
 8003032:	e032      	b.n	800309a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2224      	movs	r2, #36	; 0x24
 8003040:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 0201 	bic.w	r2, r2, #1
 8003052:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003062:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6819      	ldr	r1, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	683a      	ldr	r2, [r7, #0]
 8003070:	430a      	orrs	r2, r1
 8003072:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f042 0201 	orr.w	r2, r2, #1
 8003082:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2220      	movs	r2, #32
 8003088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003094:	2300      	movs	r3, #0
 8003096:	e000      	b.n	800309a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003098:	2302      	movs	r3, #2
  }
}
 800309a:	4618      	mov	r0, r3
 800309c:	370c      	adds	r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr

080030a6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80030a6:	b480      	push	{r7}
 80030a8:	b085      	sub	sp, #20
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
 80030ae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	2b20      	cmp	r3, #32
 80030ba:	d139      	bne.n	8003130 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d101      	bne.n	80030ca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80030c6:	2302      	movs	r3, #2
 80030c8:	e033      	b.n	8003132 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2201      	movs	r2, #1
 80030ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2224      	movs	r2, #36	; 0x24
 80030d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f022 0201 	bic.w	r2, r2, #1
 80030e8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80030f8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	021b      	lsls	r3, r3, #8
 80030fe:	68fa      	ldr	r2, [r7, #12]
 8003100:	4313      	orrs	r3, r2
 8003102:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68fa      	ldr	r2, [r7, #12]
 800310a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f042 0201 	orr.w	r2, r2, #1
 800311a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2220      	movs	r2, #32
 8003120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800312c:	2300      	movs	r3, #0
 800312e:	e000      	b.n	8003132 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003130:	2302      	movs	r3, #2
  }
}
 8003132:	4618      	mov	r0, r3
 8003134:	3714      	adds	r7, #20
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
	...

08003140 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d141      	bne.n	80031d2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800314e:	4b4b      	ldr	r3, [pc, #300]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003156:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800315a:	d131      	bne.n	80031c0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800315c:	4b47      	ldr	r3, [pc, #284]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800315e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003162:	4a46      	ldr	r2, [pc, #280]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003164:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003168:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800316c:	4b43      	ldr	r3, [pc, #268]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003174:	4a41      	ldr	r2, [pc, #260]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003176:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800317a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800317c:	4b40      	ldr	r3, [pc, #256]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2232      	movs	r2, #50	; 0x32
 8003182:	fb02 f303 	mul.w	r3, r2, r3
 8003186:	4a3f      	ldr	r2, [pc, #252]	; (8003284 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003188:	fba2 2303 	umull	r2, r3, r2, r3
 800318c:	0c9b      	lsrs	r3, r3, #18
 800318e:	3301      	adds	r3, #1
 8003190:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003192:	e002      	b.n	800319a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	3b01      	subs	r3, #1
 8003198:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800319a:	4b38      	ldr	r3, [pc, #224]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031a6:	d102      	bne.n	80031ae <HAL_PWREx_ControlVoltageScaling+0x6e>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d1f2      	bne.n	8003194 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031ae:	4b33      	ldr	r3, [pc, #204]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031ba:	d158      	bne.n	800326e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e057      	b.n	8003270 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031c0:	4b2e      	ldr	r3, [pc, #184]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031c6:	4a2d      	ldr	r2, [pc, #180]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031cc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80031d0:	e04d      	b.n	800326e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031d8:	d141      	bne.n	800325e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031da:	4b28      	ldr	r3, [pc, #160]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80031e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031e6:	d131      	bne.n	800324c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031e8:	4b24      	ldr	r3, [pc, #144]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031ee:	4a23      	ldr	r2, [pc, #140]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031f4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031f8:	4b20      	ldr	r3, [pc, #128]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003200:	4a1e      	ldr	r2, [pc, #120]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003202:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003206:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003208:	4b1d      	ldr	r3, [pc, #116]	; (8003280 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2232      	movs	r2, #50	; 0x32
 800320e:	fb02 f303 	mul.w	r3, r2, r3
 8003212:	4a1c      	ldr	r2, [pc, #112]	; (8003284 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003214:	fba2 2303 	umull	r2, r3, r2, r3
 8003218:	0c9b      	lsrs	r3, r3, #18
 800321a:	3301      	adds	r3, #1
 800321c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800321e:	e002      	b.n	8003226 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	3b01      	subs	r3, #1
 8003224:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003226:	4b15      	ldr	r3, [pc, #84]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800322e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003232:	d102      	bne.n	800323a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d1f2      	bne.n	8003220 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800323a:	4b10      	ldr	r3, [pc, #64]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003242:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003246:	d112      	bne.n	800326e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e011      	b.n	8003270 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800324c:	4b0b      	ldr	r3, [pc, #44]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800324e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003252:	4a0a      	ldr	r2, [pc, #40]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003254:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003258:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800325c:	e007      	b.n	800326e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800325e:	4b07      	ldr	r3, [pc, #28]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003266:	4a05      	ldr	r2, [pc, #20]	; (800327c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003268:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800326c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	3714      	adds	r7, #20
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr
 800327c:	40007000 	.word	0x40007000
 8003280:	200009c0 	.word	0x200009c0
 8003284:	431bde83 	.word	0x431bde83

08003288 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800328c:	4b05      	ldr	r3, [pc, #20]	; (80032a4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	4a04      	ldr	r2, [pc, #16]	; (80032a4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003292:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003296:	6093      	str	r3, [r2, #8]
}
 8003298:	bf00      	nop
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	40007000 	.word	0x40007000

080032a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b088      	sub	sp, #32
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e301      	b.n	80038be <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d075      	beq.n	80033b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032c6:	4ba3      	ldr	r3, [pc, #652]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f003 030c 	and.w	r3, r3, #12
 80032ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032d0:	4ba0      	ldr	r3, [pc, #640]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	f003 0303 	and.w	r3, r3, #3
 80032d8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	2b0c      	cmp	r3, #12
 80032de:	d102      	bne.n	80032e6 <HAL_RCC_OscConfig+0x3e>
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	2b03      	cmp	r3, #3
 80032e4:	d002      	beq.n	80032ec <HAL_RCC_OscConfig+0x44>
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d10b      	bne.n	8003304 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032ec:	4b99      	ldr	r3, [pc, #612]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d05b      	beq.n	80033b0 <HAL_RCC_OscConfig+0x108>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d157      	bne.n	80033b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e2dc      	b.n	80038be <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800330c:	d106      	bne.n	800331c <HAL_RCC_OscConfig+0x74>
 800330e:	4b91      	ldr	r3, [pc, #580]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a90      	ldr	r2, [pc, #576]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003314:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003318:	6013      	str	r3, [r2, #0]
 800331a:	e01d      	b.n	8003358 <HAL_RCC_OscConfig+0xb0>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003324:	d10c      	bne.n	8003340 <HAL_RCC_OscConfig+0x98>
 8003326:	4b8b      	ldr	r3, [pc, #556]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a8a      	ldr	r2, [pc, #552]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 800332c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003330:	6013      	str	r3, [r2, #0]
 8003332:	4b88      	ldr	r3, [pc, #544]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a87      	ldr	r2, [pc, #540]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003338:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800333c:	6013      	str	r3, [r2, #0]
 800333e:	e00b      	b.n	8003358 <HAL_RCC_OscConfig+0xb0>
 8003340:	4b84      	ldr	r3, [pc, #528]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a83      	ldr	r2, [pc, #524]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003346:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800334a:	6013      	str	r3, [r2, #0]
 800334c:	4b81      	ldr	r3, [pc, #516]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a80      	ldr	r2, [pc, #512]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003352:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003356:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d013      	beq.n	8003388 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003360:	f7fe ff08 	bl	8002174 <HAL_GetTick>
 8003364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003366:	e008      	b.n	800337a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003368:	f7fe ff04 	bl	8002174 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b64      	cmp	r3, #100	; 0x64
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e2a1      	b.n	80038be <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800337a:	4b76      	ldr	r3, [pc, #472]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d0f0      	beq.n	8003368 <HAL_RCC_OscConfig+0xc0>
 8003386:	e014      	b.n	80033b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003388:	f7fe fef4 	bl	8002174 <HAL_GetTick>
 800338c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800338e:	e008      	b.n	80033a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003390:	f7fe fef0 	bl	8002174 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b64      	cmp	r3, #100	; 0x64
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e28d      	b.n	80038be <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033a2:	4b6c      	ldr	r3, [pc, #432]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1f0      	bne.n	8003390 <HAL_RCC_OscConfig+0xe8>
 80033ae:	e000      	b.n	80033b2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d075      	beq.n	80034aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033be:	4b65      	ldr	r3, [pc, #404]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f003 030c 	and.w	r3, r3, #12
 80033c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033c8:	4b62      	ldr	r3, [pc, #392]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	f003 0303 	and.w	r3, r3, #3
 80033d0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	2b0c      	cmp	r3, #12
 80033d6:	d102      	bne.n	80033de <HAL_RCC_OscConfig+0x136>
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d002      	beq.n	80033e4 <HAL_RCC_OscConfig+0x13c>
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	2b04      	cmp	r3, #4
 80033e2:	d11f      	bne.n	8003424 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033e4:	4b5b      	ldr	r3, [pc, #364]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d005      	beq.n	80033fc <HAL_RCC_OscConfig+0x154>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d101      	bne.n	80033fc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e260      	b.n	80038be <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033fc:	4b55      	ldr	r3, [pc, #340]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	691b      	ldr	r3, [r3, #16]
 8003408:	061b      	lsls	r3, r3, #24
 800340a:	4952      	ldr	r1, [pc, #328]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 800340c:	4313      	orrs	r3, r2
 800340e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003410:	4b51      	ldr	r3, [pc, #324]	; (8003558 <HAL_RCC_OscConfig+0x2b0>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4618      	mov	r0, r3
 8003416:	f7fe fe61 	bl	80020dc <HAL_InitTick>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d043      	beq.n	80034a8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e24c      	b.n	80038be <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d023      	beq.n	8003474 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800342c:	4b49      	ldr	r3, [pc, #292]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a48      	ldr	r2, [pc, #288]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003432:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003436:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003438:	f7fe fe9c 	bl	8002174 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800343e:	e008      	b.n	8003452 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003440:	f7fe fe98 	bl	8002174 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e235      	b.n	80038be <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003452:	4b40      	ldr	r3, [pc, #256]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800345a:	2b00      	cmp	r3, #0
 800345c:	d0f0      	beq.n	8003440 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800345e:	4b3d      	ldr	r3, [pc, #244]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	691b      	ldr	r3, [r3, #16]
 800346a:	061b      	lsls	r3, r3, #24
 800346c:	4939      	ldr	r1, [pc, #228]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 800346e:	4313      	orrs	r3, r2
 8003470:	604b      	str	r3, [r1, #4]
 8003472:	e01a      	b.n	80034aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003474:	4b37      	ldr	r3, [pc, #220]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a36      	ldr	r2, [pc, #216]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 800347a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800347e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003480:	f7fe fe78 	bl	8002174 <HAL_GetTick>
 8003484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003486:	e008      	b.n	800349a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003488:	f7fe fe74 	bl	8002174 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b02      	cmp	r3, #2
 8003494:	d901      	bls.n	800349a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e211      	b.n	80038be <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800349a:	4b2e      	ldr	r3, [pc, #184]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1f0      	bne.n	8003488 <HAL_RCC_OscConfig+0x1e0>
 80034a6:	e000      	b.n	80034aa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034a8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0308 	and.w	r3, r3, #8
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d03c      	beq.n	8003530 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	695b      	ldr	r3, [r3, #20]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d01c      	beq.n	80034f8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034be:	4b25      	ldr	r3, [pc, #148]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 80034c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034c4:	4a23      	ldr	r2, [pc, #140]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 80034c6:	f043 0301 	orr.w	r3, r3, #1
 80034ca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ce:	f7fe fe51 	bl	8002174 <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034d4:	e008      	b.n	80034e8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034d6:	f7fe fe4d 	bl	8002174 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e1ea      	b.n	80038be <HAL_RCC_OscConfig+0x616>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034e8:	4b1a      	ldr	r3, [pc, #104]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 80034ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d0ef      	beq.n	80034d6 <HAL_RCC_OscConfig+0x22e>
 80034f6:	e01b      	b.n	8003530 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034f8:	4b16      	ldr	r3, [pc, #88]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 80034fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034fe:	4a15      	ldr	r2, [pc, #84]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003500:	f023 0301 	bic.w	r3, r3, #1
 8003504:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003508:	f7fe fe34 	bl	8002174 <HAL_GetTick>
 800350c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800350e:	e008      	b.n	8003522 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003510:	f7fe fe30 	bl	8002174 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b02      	cmp	r3, #2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e1cd      	b.n	80038be <HAL_RCC_OscConfig+0x616>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003522:	4b0c      	ldr	r3, [pc, #48]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003524:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1ef      	bne.n	8003510 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0304 	and.w	r3, r3, #4
 8003538:	2b00      	cmp	r3, #0
 800353a:	f000 80ab 	beq.w	8003694 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800353e:	2300      	movs	r3, #0
 8003540:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003542:	4b04      	ldr	r3, [pc, #16]	; (8003554 <HAL_RCC_OscConfig+0x2ac>)
 8003544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d106      	bne.n	800355c <HAL_RCC_OscConfig+0x2b4>
 800354e:	2301      	movs	r3, #1
 8003550:	e005      	b.n	800355e <HAL_RCC_OscConfig+0x2b6>
 8003552:	bf00      	nop
 8003554:	40021000 	.word	0x40021000
 8003558:	200009c4 	.word	0x200009c4
 800355c:	2300      	movs	r3, #0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00d      	beq.n	800357e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003562:	4bad      	ldr	r3, [pc, #692]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 8003564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003566:	4aac      	ldr	r2, [pc, #688]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 8003568:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800356c:	6593      	str	r3, [r2, #88]	; 0x58
 800356e:	4baa      	ldr	r3, [pc, #680]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 8003570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003576:	60fb      	str	r3, [r7, #12]
 8003578:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800357a:	2301      	movs	r3, #1
 800357c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800357e:	4ba7      	ldr	r3, [pc, #668]	; (800381c <HAL_RCC_OscConfig+0x574>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003586:	2b00      	cmp	r3, #0
 8003588:	d118      	bne.n	80035bc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800358a:	4ba4      	ldr	r3, [pc, #656]	; (800381c <HAL_RCC_OscConfig+0x574>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4aa3      	ldr	r2, [pc, #652]	; (800381c <HAL_RCC_OscConfig+0x574>)
 8003590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003594:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003596:	f7fe fded 	bl	8002174 <HAL_GetTick>
 800359a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800359c:	e008      	b.n	80035b0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800359e:	f7fe fde9 	bl	8002174 <HAL_GetTick>
 80035a2:	4602      	mov	r2, r0
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d901      	bls.n	80035b0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e186      	b.n	80038be <HAL_RCC_OscConfig+0x616>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035b0:	4b9a      	ldr	r3, [pc, #616]	; (800381c <HAL_RCC_OscConfig+0x574>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d0f0      	beq.n	800359e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d108      	bne.n	80035d6 <HAL_RCC_OscConfig+0x32e>
 80035c4:	4b94      	ldr	r3, [pc, #592]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80035c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ca:	4a93      	ldr	r2, [pc, #588]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80035cc:	f043 0301 	orr.w	r3, r3, #1
 80035d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035d4:	e024      	b.n	8003620 <HAL_RCC_OscConfig+0x378>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	2b05      	cmp	r3, #5
 80035dc:	d110      	bne.n	8003600 <HAL_RCC_OscConfig+0x358>
 80035de:	4b8e      	ldr	r3, [pc, #568]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80035e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e4:	4a8c      	ldr	r2, [pc, #560]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80035e6:	f043 0304 	orr.w	r3, r3, #4
 80035ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035ee:	4b8a      	ldr	r3, [pc, #552]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80035f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035f4:	4a88      	ldr	r2, [pc, #544]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80035f6:	f043 0301 	orr.w	r3, r3, #1
 80035fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035fe:	e00f      	b.n	8003620 <HAL_RCC_OscConfig+0x378>
 8003600:	4b85      	ldr	r3, [pc, #532]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 8003602:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003606:	4a84      	ldr	r2, [pc, #528]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 8003608:	f023 0301 	bic.w	r3, r3, #1
 800360c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003610:	4b81      	ldr	r3, [pc, #516]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 8003612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003616:	4a80      	ldr	r2, [pc, #512]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 8003618:	f023 0304 	bic.w	r3, r3, #4
 800361c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d016      	beq.n	8003656 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003628:	f7fe fda4 	bl	8002174 <HAL_GetTick>
 800362c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800362e:	e00a      	b.n	8003646 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003630:	f7fe fda0 	bl	8002174 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	f241 3288 	movw	r2, #5000	; 0x1388
 800363e:	4293      	cmp	r3, r2
 8003640:	d901      	bls.n	8003646 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e13b      	b.n	80038be <HAL_RCC_OscConfig+0x616>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003646:	4b74      	ldr	r3, [pc, #464]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 8003648:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800364c:	f003 0302 	and.w	r3, r3, #2
 8003650:	2b00      	cmp	r3, #0
 8003652:	d0ed      	beq.n	8003630 <HAL_RCC_OscConfig+0x388>
 8003654:	e015      	b.n	8003682 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003656:	f7fe fd8d 	bl	8002174 <HAL_GetTick>
 800365a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800365c:	e00a      	b.n	8003674 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800365e:	f7fe fd89 	bl	8002174 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	f241 3288 	movw	r2, #5000	; 0x1388
 800366c:	4293      	cmp	r3, r2
 800366e:	d901      	bls.n	8003674 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e124      	b.n	80038be <HAL_RCC_OscConfig+0x616>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003674:	4b68      	ldr	r3, [pc, #416]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 8003676:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	2b00      	cmp	r3, #0
 8003680:	d1ed      	bne.n	800365e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003682:	7ffb      	ldrb	r3, [r7, #31]
 8003684:	2b01      	cmp	r3, #1
 8003686:	d105      	bne.n	8003694 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003688:	4b63      	ldr	r3, [pc, #396]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 800368a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800368c:	4a62      	ldr	r2, [pc, #392]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 800368e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003692:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0320 	and.w	r3, r3, #32
 800369c:	2b00      	cmp	r3, #0
 800369e:	d03c      	beq.n	800371a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	699b      	ldr	r3, [r3, #24]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d01c      	beq.n	80036e2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80036a8:	4b5b      	ldr	r3, [pc, #364]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80036aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80036ae:	4a5a      	ldr	r2, [pc, #360]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80036b0:	f043 0301 	orr.w	r3, r3, #1
 80036b4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036b8:	f7fe fd5c 	bl	8002174 <HAL_GetTick>
 80036bc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80036be:	e008      	b.n	80036d2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036c0:	f7fe fd58 	bl	8002174 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e0f5      	b.n	80038be <HAL_RCC_OscConfig+0x616>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80036d2:	4b51      	ldr	r3, [pc, #324]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80036d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80036d8:	f003 0302 	and.w	r3, r3, #2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d0ef      	beq.n	80036c0 <HAL_RCC_OscConfig+0x418>
 80036e0:	e01b      	b.n	800371a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80036e2:	4b4d      	ldr	r3, [pc, #308]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80036e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80036e8:	4a4b      	ldr	r2, [pc, #300]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80036ea:	f023 0301 	bic.w	r3, r3, #1
 80036ee:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036f2:	f7fe fd3f 	bl	8002174 <HAL_GetTick>
 80036f6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036f8:	e008      	b.n	800370c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036fa:	f7fe fd3b 	bl	8002174 <HAL_GetTick>
 80036fe:	4602      	mov	r2, r0
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	1ad3      	subs	r3, r2, r3
 8003704:	2b02      	cmp	r3, #2
 8003706:	d901      	bls.n	800370c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e0d8      	b.n	80038be <HAL_RCC_OscConfig+0x616>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800370c:	4b42      	ldr	r3, [pc, #264]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 800370e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003712:	f003 0302 	and.w	r3, r3, #2
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1ef      	bne.n	80036fa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	69db      	ldr	r3, [r3, #28]
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 80cc 	beq.w	80038bc <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003724:	4b3c      	ldr	r3, [pc, #240]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f003 030c 	and.w	r3, r3, #12
 800372c:	2b0c      	cmp	r3, #12
 800372e:	f000 8086 	beq.w	800383e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	69db      	ldr	r3, [r3, #28]
 8003736:	2b02      	cmp	r3, #2
 8003738:	d15a      	bne.n	80037f0 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800373a:	4b37      	ldr	r3, [pc, #220]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a36      	ldr	r2, [pc, #216]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 8003740:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003744:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003746:	f7fe fd15 	bl	8002174 <HAL_GetTick>
 800374a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800374c:	e008      	b.n	8003760 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800374e:	f7fe fd11 	bl	8002174 <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	2b02      	cmp	r3, #2
 800375a:	d901      	bls.n	8003760 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e0ae      	b.n	80038be <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003760:	4b2d      	ldr	r3, [pc, #180]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1f0      	bne.n	800374e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800376c:	4b2a      	ldr	r3, [pc, #168]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 800376e:	68da      	ldr	r2, [r3, #12]
 8003770:	4b2b      	ldr	r3, [pc, #172]	; (8003820 <HAL_RCC_OscConfig+0x578>)
 8003772:	4013      	ands	r3, r2
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	6a11      	ldr	r1, [r2, #32]
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800377c:	3a01      	subs	r2, #1
 800377e:	0112      	lsls	r2, r2, #4
 8003780:	4311      	orrs	r1, r2
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003786:	0212      	lsls	r2, r2, #8
 8003788:	4311      	orrs	r1, r2
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800378e:	0852      	lsrs	r2, r2, #1
 8003790:	3a01      	subs	r2, #1
 8003792:	0552      	lsls	r2, r2, #21
 8003794:	4311      	orrs	r1, r2
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800379a:	0852      	lsrs	r2, r2, #1
 800379c:	3a01      	subs	r2, #1
 800379e:	0652      	lsls	r2, r2, #25
 80037a0:	4311      	orrs	r1, r2
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80037a6:	06d2      	lsls	r2, r2, #27
 80037a8:	430a      	orrs	r2, r1
 80037aa:	491b      	ldr	r1, [pc, #108]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037b0:	4b19      	ldr	r3, [pc, #100]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a18      	ldr	r2, [pc, #96]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80037b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037ba:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037bc:	4b16      	ldr	r3, [pc, #88]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	4a15      	ldr	r2, [pc, #84]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80037c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037c6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c8:	f7fe fcd4 	bl	8002174 <HAL_GetTick>
 80037cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037ce:	e008      	b.n	80037e2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037d0:	f7fe fcd0 	bl	8002174 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d901      	bls.n	80037e2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e06d      	b.n	80038be <HAL_RCC_OscConfig+0x616>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037e2:	4b0d      	ldr	r3, [pc, #52]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d0f0      	beq.n	80037d0 <HAL_RCC_OscConfig+0x528>
 80037ee:	e065      	b.n	80038bc <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037f0:	4b09      	ldr	r3, [pc, #36]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a08      	ldr	r2, [pc, #32]	; (8003818 <HAL_RCC_OscConfig+0x570>)
 80037f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80037fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037fc:	f7fe fcba 	bl	8002174 <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003802:	e00f      	b.n	8003824 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003804:	f7fe fcb6 	bl	8002174 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d908      	bls.n	8003824 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e053      	b.n	80038be <HAL_RCC_OscConfig+0x616>
 8003816:	bf00      	nop
 8003818:	40021000 	.word	0x40021000
 800381c:	40007000 	.word	0x40007000
 8003820:	019f800c 	.word	0x019f800c
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003824:	4b28      	ldr	r3, [pc, #160]	; (80038c8 <HAL_RCC_OscConfig+0x620>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d1e9      	bne.n	8003804 <HAL_RCC_OscConfig+0x55c>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003830:	4b25      	ldr	r3, [pc, #148]	; (80038c8 <HAL_RCC_OscConfig+0x620>)
 8003832:	68da      	ldr	r2, [r3, #12]
 8003834:	4924      	ldr	r1, [pc, #144]	; (80038c8 <HAL_RCC_OscConfig+0x620>)
 8003836:	4b25      	ldr	r3, [pc, #148]	; (80038cc <HAL_RCC_OscConfig+0x624>)
 8003838:	4013      	ands	r3, r2
 800383a:	60cb      	str	r3, [r1, #12]
 800383c:	e03e      	b.n	80038bc <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	69db      	ldr	r3, [r3, #28]
 8003842:	2b01      	cmp	r3, #1
 8003844:	d101      	bne.n	800384a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e039      	b.n	80038be <HAL_RCC_OscConfig+0x616>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800384a:	4b1f      	ldr	r3, [pc, #124]	; (80038c8 <HAL_RCC_OscConfig+0x620>)
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	f003 0203 	and.w	r2, r3, #3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a1b      	ldr	r3, [r3, #32]
 800385a:	429a      	cmp	r2, r3
 800385c:	d12c      	bne.n	80038b8 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003868:	3b01      	subs	r3, #1
 800386a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800386c:	429a      	cmp	r2, r3
 800386e:	d123      	bne.n	80038b8 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800387a:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800387c:	429a      	cmp	r2, r3
 800387e:	d11b      	bne.n	80038b8 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800388a:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800388c:	429a      	cmp	r2, r3
 800388e:	d113      	bne.n	80038b8 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	085b      	lsrs	r3, r3, #1
 800389c:	3b01      	subs	r3, #1
 800389e:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d109      	bne.n	80038b8 <HAL_RCC_OscConfig+0x610>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ae:	085b      	lsrs	r3, r3, #1
 80038b0:	3b01      	subs	r3, #1
 80038b2:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d001      	beq.n	80038bc <HAL_RCC_OscConfig+0x614>
      {
        return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e000      	b.n	80038be <HAL_RCC_OscConfig+0x616>
      }
    }
  }
  }

  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3720      	adds	r7, #32
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	40021000 	.word	0x40021000
 80038cc:	feeefffc 	.word	0xfeeefffc

080038d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b086      	sub	sp, #24
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80038da:	2300      	movs	r3, #0
 80038dc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d101      	bne.n	80038e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e11e      	b.n	8003b26 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038e8:	4b91      	ldr	r3, [pc, #580]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 030f 	and.w	r3, r3, #15
 80038f0:	683a      	ldr	r2, [r7, #0]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d910      	bls.n	8003918 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038f6:	4b8e      	ldr	r3, [pc, #568]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f023 020f 	bic.w	r2, r3, #15
 80038fe:	498c      	ldr	r1, [pc, #560]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	4313      	orrs	r3, r2
 8003904:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003906:	4b8a      	ldr	r3, [pc, #552]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 030f 	and.w	r3, r3, #15
 800390e:	683a      	ldr	r2, [r7, #0]
 8003910:	429a      	cmp	r2, r3
 8003912:	d001      	beq.n	8003918 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e106      	b.n	8003b26 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0301 	and.w	r3, r3, #1
 8003920:	2b00      	cmp	r3, #0
 8003922:	d073      	beq.n	8003a0c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	2b03      	cmp	r3, #3
 800392a:	d129      	bne.n	8003980 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800392c:	4b81      	ldr	r3, [pc, #516]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d101      	bne.n	800393c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e0f4      	b.n	8003b26 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800393c:	f000 f99e 	bl	8003c7c <RCC_GetSysClockFreqFromPLLSource>
 8003940:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	4a7c      	ldr	r2, [pc, #496]	; (8003b38 <HAL_RCC_ClockConfig+0x268>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d93f      	bls.n	80039ca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800394a:	4b7a      	ldr	r3, [pc, #488]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d009      	beq.n	800396a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800395e:	2b00      	cmp	r3, #0
 8003960:	d033      	beq.n	80039ca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003966:	2b00      	cmp	r3, #0
 8003968:	d12f      	bne.n	80039ca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800396a:	4b72      	ldr	r3, [pc, #456]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003972:	4a70      	ldr	r2, [pc, #448]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003974:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003978:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800397a:	2380      	movs	r3, #128	; 0x80
 800397c:	617b      	str	r3, [r7, #20]
 800397e:	e024      	b.n	80039ca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	2b02      	cmp	r3, #2
 8003986:	d107      	bne.n	8003998 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003988:	4b6a      	ldr	r3, [pc, #424]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003990:	2b00      	cmp	r3, #0
 8003992:	d109      	bne.n	80039a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e0c6      	b.n	8003b26 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003998:	4b66      	ldr	r3, [pc, #408]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d101      	bne.n	80039a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e0be      	b.n	8003b26 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80039a8:	f000 f8ce 	bl	8003b48 <HAL_RCC_GetSysClockFreq>
 80039ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	4a61      	ldr	r2, [pc, #388]	; (8003b38 <HAL_RCC_ClockConfig+0x268>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d909      	bls.n	80039ca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80039b6:	4b5f      	ldr	r3, [pc, #380]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039be:	4a5d      	ldr	r2, [pc, #372]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 80039c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039c4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80039c6:	2380      	movs	r3, #128	; 0x80
 80039c8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80039ca:	4b5a      	ldr	r3, [pc, #360]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f023 0203 	bic.w	r2, r3, #3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	4957      	ldr	r1, [pc, #348]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039dc:	f7fe fbca 	bl	8002174 <HAL_GetTick>
 80039e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039e2:	e00a      	b.n	80039fa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039e4:	f7fe fbc6 	bl	8002174 <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e095      	b.n	8003b26 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039fa:	4b4e      	ldr	r3, [pc, #312]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f003 020c 	and.w	r2, r3, #12
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d1eb      	bne.n	80039e4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d023      	beq.n	8003a60 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0304 	and.w	r3, r3, #4
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d005      	beq.n	8003a30 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a24:	4b43      	ldr	r3, [pc, #268]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	4a42      	ldr	r2, [pc, #264]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003a2e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0308 	and.w	r3, r3, #8
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d007      	beq.n	8003a4c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003a3c:	4b3d      	ldr	r3, [pc, #244]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003a44:	4a3b      	ldr	r2, [pc, #236]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003a4a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a4c:	4b39      	ldr	r3, [pc, #228]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	4936      	ldr	r1, [pc, #216]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	608b      	str	r3, [r1, #8]
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	2b80      	cmp	r3, #128	; 0x80
 8003a64:	d105      	bne.n	8003a72 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003a66:	4b33      	ldr	r3, [pc, #204]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	4a32      	ldr	r2, [pc, #200]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003a6c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a70:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a72:	4b2f      	ldr	r3, [pc, #188]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 030f 	and.w	r3, r3, #15
 8003a7a:	683a      	ldr	r2, [r7, #0]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d21d      	bcs.n	8003abc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a80:	4b2b      	ldr	r3, [pc, #172]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f023 020f 	bic.w	r2, r3, #15
 8003a88:	4929      	ldr	r1, [pc, #164]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003a90:	f7fe fb70 	bl	8002174 <HAL_GetTick>
 8003a94:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a96:	e00a      	b.n	8003aae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a98:	f7fe fb6c 	bl	8002174 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d901      	bls.n	8003aae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e03b      	b.n	8003b26 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aae:	4b20      	ldr	r3, [pc, #128]	; (8003b30 <HAL_RCC_ClockConfig+0x260>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 030f 	and.w	r3, r3, #15
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d1ed      	bne.n	8003a98 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0304 	and.w	r3, r3, #4
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d008      	beq.n	8003ada <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ac8:	4b1a      	ldr	r3, [pc, #104]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	4917      	ldr	r1, [pc, #92]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0308 	and.w	r3, r3, #8
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d009      	beq.n	8003afa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ae6:	4b13      	ldr	r3, [pc, #76]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	00db      	lsls	r3, r3, #3
 8003af4:	490f      	ldr	r1, [pc, #60]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003afa:	f000 f825 	bl	8003b48 <HAL_RCC_GetSysClockFreq>
 8003afe:	4602      	mov	r2, r0
 8003b00:	4b0c      	ldr	r3, [pc, #48]	; (8003b34 <HAL_RCC_ClockConfig+0x264>)
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	091b      	lsrs	r3, r3, #4
 8003b06:	f003 030f 	and.w	r3, r3, #15
 8003b0a:	490c      	ldr	r1, [pc, #48]	; (8003b3c <HAL_RCC_ClockConfig+0x26c>)
 8003b0c:	5ccb      	ldrb	r3, [r1, r3]
 8003b0e:	f003 031f 	and.w	r3, r3, #31
 8003b12:	fa22 f303 	lsr.w	r3, r2, r3
 8003b16:	4a0a      	ldr	r2, [pc, #40]	; (8003b40 <HAL_RCC_ClockConfig+0x270>)
 8003b18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003b1a:	4b0a      	ldr	r3, [pc, #40]	; (8003b44 <HAL_RCC_ClockConfig+0x274>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7fe fadc 	bl	80020dc <HAL_InitTick>
 8003b24:	4603      	mov	r3, r0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3718      	adds	r7, #24
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	40022000 	.word	0x40022000
 8003b34:	40021000 	.word	0x40021000
 8003b38:	04c4b400 	.word	0x04c4b400
 8003b3c:	080067b0 	.word	0x080067b0
 8003b40:	200009c0 	.word	0x200009c0
 8003b44:	200009c4 	.word	0x200009c4

08003b48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b087      	sub	sp, #28
 8003b4c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003b4e:	4b2c      	ldr	r3, [pc, #176]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 030c 	and.w	r3, r3, #12
 8003b56:	2b04      	cmp	r3, #4
 8003b58:	d102      	bne.n	8003b60 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b5a:	4b2a      	ldr	r3, [pc, #168]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b5c:	613b      	str	r3, [r7, #16]
 8003b5e:	e047      	b.n	8003bf0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003b60:	4b27      	ldr	r3, [pc, #156]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	f003 030c 	and.w	r3, r3, #12
 8003b68:	2b08      	cmp	r3, #8
 8003b6a:	d102      	bne.n	8003b72 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b6c:	4b26      	ldr	r3, [pc, #152]	; (8003c08 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b6e:	613b      	str	r3, [r7, #16]
 8003b70:	e03e      	b.n	8003bf0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003b72:	4b23      	ldr	r3, [pc, #140]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f003 030c 	and.w	r3, r3, #12
 8003b7a:	2b0c      	cmp	r3, #12
 8003b7c:	d136      	bne.n	8003bec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b7e:	4b20      	ldr	r3, [pc, #128]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	f003 0303 	and.w	r3, r3, #3
 8003b86:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b88:	4b1d      	ldr	r3, [pc, #116]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	091b      	lsrs	r3, r3, #4
 8003b8e:	f003 030f 	and.w	r3, r3, #15
 8003b92:	3301      	adds	r3, #1
 8003b94:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2b03      	cmp	r3, #3
 8003b9a:	d10c      	bne.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b9c:	4a1a      	ldr	r2, [pc, #104]	; (8003c08 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba4:	4a16      	ldr	r2, [pc, #88]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ba6:	68d2      	ldr	r2, [r2, #12]
 8003ba8:	0a12      	lsrs	r2, r2, #8
 8003baa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003bae:	fb02 f303 	mul.w	r3, r2, r3
 8003bb2:	617b      	str	r3, [r7, #20]
      break;
 8003bb4:	e00c      	b.n	8003bd0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003bb6:	4a13      	ldr	r2, [pc, #76]	; (8003c04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bbe:	4a10      	ldr	r2, [pc, #64]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003bc0:	68d2      	ldr	r2, [r2, #12]
 8003bc2:	0a12      	lsrs	r2, r2, #8
 8003bc4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003bc8:	fb02 f303 	mul.w	r3, r2, r3
 8003bcc:	617b      	str	r3, [r7, #20]
      break;
 8003bce:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003bd0:	4b0b      	ldr	r3, [pc, #44]	; (8003c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	0e5b      	lsrs	r3, r3, #25
 8003bd6:	f003 0303 	and.w	r3, r3, #3
 8003bda:	3301      	adds	r3, #1
 8003bdc:	005b      	lsls	r3, r3, #1
 8003bde:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003be0:	697a      	ldr	r2, [r7, #20]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be8:	613b      	str	r3, [r7, #16]
 8003bea:	e001      	b.n	8003bf0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003bec:	2300      	movs	r3, #0
 8003bee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003bf0:	693b      	ldr	r3, [r7, #16]
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	371c      	adds	r7, #28
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	40021000 	.word	0x40021000
 8003c04:	00f42400 	.word	0x00f42400
 8003c08:	007a1200 	.word	0x007a1200

08003c0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c10:	4b03      	ldr	r3, [pc, #12]	; (8003c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c12:	681b      	ldr	r3, [r3, #0]
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	200009c0 	.word	0x200009c0

08003c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003c28:	f7ff fff0 	bl	8003c0c <HAL_RCC_GetHCLKFreq>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	4b06      	ldr	r3, [pc, #24]	; (8003c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	0a1b      	lsrs	r3, r3, #8
 8003c34:	f003 0307 	and.w	r3, r3, #7
 8003c38:	4904      	ldr	r1, [pc, #16]	; (8003c4c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c3a:	5ccb      	ldrb	r3, [r1, r3]
 8003c3c:	f003 031f 	and.w	r3, r3, #31
 8003c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	40021000 	.word	0x40021000
 8003c4c:	080067c0 	.word	0x080067c0

08003c50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c54:	f7ff ffda 	bl	8003c0c <HAL_RCC_GetHCLKFreq>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	4b06      	ldr	r3, [pc, #24]	; (8003c74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	0adb      	lsrs	r3, r3, #11
 8003c60:	f003 0307 	and.w	r3, r3, #7
 8003c64:	4904      	ldr	r1, [pc, #16]	; (8003c78 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c66:	5ccb      	ldrb	r3, [r1, r3]
 8003c68:	f003 031f 	and.w	r3, r3, #31
 8003c6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	40021000 	.word	0x40021000
 8003c78:	080067c0 	.word	0x080067c0

08003c7c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b087      	sub	sp, #28
 8003c80:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c82:	4b1e      	ldr	r3, [pc, #120]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	f003 0303 	and.w	r3, r3, #3
 8003c8a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c8c:	4b1b      	ldr	r3, [pc, #108]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	091b      	lsrs	r3, r3, #4
 8003c92:	f003 030f 	and.w	r3, r3, #15
 8003c96:	3301      	adds	r3, #1
 8003c98:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	2b03      	cmp	r3, #3
 8003c9e:	d10c      	bne.n	8003cba <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ca0:	4a17      	ldr	r2, [pc, #92]	; (8003d00 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca8:	4a14      	ldr	r2, [pc, #80]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003caa:	68d2      	ldr	r2, [r2, #12]
 8003cac:	0a12      	lsrs	r2, r2, #8
 8003cae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003cb2:	fb02 f303 	mul.w	r3, r2, r3
 8003cb6:	617b      	str	r3, [r7, #20]
    break;
 8003cb8:	e00c      	b.n	8003cd4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003cba:	4a12      	ldr	r2, [pc, #72]	; (8003d04 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc2:	4a0e      	ldr	r2, [pc, #56]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003cc4:	68d2      	ldr	r2, [r2, #12]
 8003cc6:	0a12      	lsrs	r2, r2, #8
 8003cc8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003ccc:	fb02 f303 	mul.w	r3, r2, r3
 8003cd0:	617b      	str	r3, [r7, #20]
    break;
 8003cd2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cd4:	4b09      	ldr	r3, [pc, #36]	; (8003cfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	0e5b      	lsrs	r3, r3, #25
 8003cda:	f003 0303 	and.w	r3, r3, #3
 8003cde:	3301      	adds	r3, #1
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cec:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003cee:	687b      	ldr	r3, [r7, #4]
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	371c      	adds	r7, #28
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	007a1200 	.word	0x007a1200
 8003d04:	00f42400 	.word	0x00f42400

08003d08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b086      	sub	sp, #24
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d10:	2300      	movs	r3, #0
 8003d12:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d14:	2300      	movs	r3, #0
 8003d16:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	f000 8098 	beq.w	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d26:	2300      	movs	r3, #0
 8003d28:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d2a:	4b43      	ldr	r3, [pc, #268]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10d      	bne.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d36:	4b40      	ldr	r3, [pc, #256]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d3a:	4a3f      	ldr	r2, [pc, #252]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d40:	6593      	str	r3, [r2, #88]	; 0x58
 8003d42:	4b3d      	ldr	r3, [pc, #244]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d4a:	60bb      	str	r3, [r7, #8]
 8003d4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d52:	4b3a      	ldr	r3, [pc, #232]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a39      	ldr	r2, [pc, #228]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d5c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d5e:	f7fe fa09 	bl	8002174 <HAL_GetTick>
 8003d62:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d64:	e009      	b.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d66:	f7fe fa05 	bl	8002174 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d902      	bls.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	74fb      	strb	r3, [r7, #19]
        break;
 8003d78:	e005      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d7a:	4b30      	ldr	r3, [pc, #192]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d0ef      	beq.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003d86:	7cfb      	ldrb	r3, [r7, #19]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d159      	bne.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d8c:	4b2a      	ldr	r3, [pc, #168]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d96:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d01e      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da2:	697a      	ldr	r2, [r7, #20]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d019      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003da8:	4b23      	ldr	r3, [pc, #140]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003db2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003db4:	4b20      	ldr	r3, [pc, #128]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dba:	4a1f      	ldr	r2, [pc, #124]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003dc4:	4b1c      	ldr	r3, [pc, #112]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dca:	4a1b      	ldr	r2, [pc, #108]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003dd4:	4a18      	ldr	r2, [pc, #96]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d016      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de6:	f7fe f9c5 	bl	8002174 <HAL_GetTick>
 8003dea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dec:	e00b      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dee:	f7fe f9c1 	bl	8002174 <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d902      	bls.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003e00:	2303      	movs	r3, #3
 8003e02:	74fb      	strb	r3, [r7, #19]
            break;
 8003e04:	e006      	b.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e06:	4b0c      	ldr	r3, [pc, #48]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e0c:	f003 0302 	and.w	r3, r3, #2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d0ec      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003e14:	7cfb      	ldrb	r3, [r7, #19]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10b      	bne.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e1a:	4b07      	ldr	r3, [pc, #28]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e20:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e28:	4903      	ldr	r1, [pc, #12]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003e30:	e008      	b.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e32:	7cfb      	ldrb	r3, [r7, #19]
 8003e34:	74bb      	strb	r3, [r7, #18]
 8003e36:	e005      	b.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003e38:	40021000 	.word	0x40021000
 8003e3c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e40:	7cfb      	ldrb	r3, [r7, #19]
 8003e42:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e44:	7c7b      	ldrb	r3, [r7, #17]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d105      	bne.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e4a:	4ba6      	ldr	r3, [pc, #664]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e4e:	4aa5      	ldr	r2, [pc, #660]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e54:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00a      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e62:	4ba0      	ldr	r3, [pc, #640]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e68:	f023 0203 	bic.w	r2, r3, #3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	499c      	ldr	r1, [pc, #624]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0302 	and.w	r3, r3, #2
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d00a      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e84:	4b97      	ldr	r3, [pc, #604]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e8a:	f023 020c 	bic.w	r2, r3, #12
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	4994      	ldr	r1, [pc, #592]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e94:	4313      	orrs	r3, r2
 8003e96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 0304 	and.w	r3, r3, #4
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00a      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ea6:	4b8f      	ldr	r3, [pc, #572]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eac:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	498b      	ldr	r1, [pc, #556]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0308 	and.w	r3, r3, #8
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00a      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ec8:	4b86      	ldr	r3, [pc, #536]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ece:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	4983      	ldr	r1, [pc, #524]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0320 	and.w	r3, r3, #32
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00a      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003eea:	4b7e      	ldr	r3, [pc, #504]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ef0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	695b      	ldr	r3, [r3, #20]
 8003ef8:	497a      	ldr	r1, [pc, #488]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00a      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f0c:	4b75      	ldr	r3, [pc, #468]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f12:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	4972      	ldr	r1, [pc, #456]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00a      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f2e:	4b6d      	ldr	r3, [pc, #436]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f34:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	69db      	ldr	r3, [r3, #28]
 8003f3c:	4969      	ldr	r1, [pc, #420]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00a      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f50:	4b64      	ldr	r3, [pc, #400]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f56:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a1b      	ldr	r3, [r3, #32]
 8003f5e:	4961      	ldr	r1, [pc, #388]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f60:	4313      	orrs	r3, r2
 8003f62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00a      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f72:	4b5c      	ldr	r3, [pc, #368]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f78:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f80:	4958      	ldr	r1, [pc, #352]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d015      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f94:	4b53      	ldr	r3, [pc, #332]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f9a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fa2:	4950      	ldr	r1, [pc, #320]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fb2:	d105      	bne.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fb4:	4b4b      	ldr	r3, [pc, #300]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	4a4a      	ldr	r2, [pc, #296]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fbe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d015      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003fcc:	4b45      	ldr	r3, [pc, #276]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fda:	4942      	ldr	r1, [pc, #264]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fea:	d105      	bne.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fec:	4b3d      	ldr	r3, [pc, #244]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	4a3c      	ldr	r2, [pc, #240]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ff2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ff6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004000:	2b00      	cmp	r3, #0
 8004002:	d015      	beq.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004004:	4b37      	ldr	r3, [pc, #220]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800400a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004012:	4934      	ldr	r1, [pc, #208]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004014:	4313      	orrs	r3, r2
 8004016:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800401e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004022:	d105      	bne.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004024:	4b2f      	ldr	r3, [pc, #188]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	4a2e      	ldr	r2, [pc, #184]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800402a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800402e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d015      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800403c:	4b29      	ldr	r3, [pc, #164]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800403e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004042:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800404a:	4926      	ldr	r1, [pc, #152]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800404c:	4313      	orrs	r3, r2
 800404e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004056:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800405a:	d105      	bne.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800405c:	4b21      	ldr	r3, [pc, #132]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	4a20      	ldr	r2, [pc, #128]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004062:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004066:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d015      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004074:	4b1b      	ldr	r3, [pc, #108]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800407a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004082:	4918      	ldr	r1, [pc, #96]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004084:	4313      	orrs	r3, r2
 8004086:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800408e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004092:	d105      	bne.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004094:	4b13      	ldr	r3, [pc, #76]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	4a12      	ldr	r2, [pc, #72]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800409a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800409e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d015      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80040ac:	4b0d      	ldr	r3, [pc, #52]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040b2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ba:	490a      	ldr	r1, [pc, #40]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80040ca:	d105      	bne.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80040cc:	4b05      	ldr	r3, [pc, #20]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	4a04      	ldr	r2, [pc, #16]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040d6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80040d8:	7cbb      	ldrb	r3, [r7, #18]
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3718      	adds	r7, #24
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	40021000 	.word	0x40021000

080040e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e042      	b.n	8004180 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004100:	2b00      	cmp	r3, #0
 8004102:	d106      	bne.n	8004112 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f7fd fe47 	bl	8001da0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2224      	movs	r2, #36	; 0x24
 8004116:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f022 0201 	bic.w	r2, r2, #1
 8004128:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800412e:	2b00      	cmp	r3, #0
 8004130:	d002      	beq.n	8004138 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 fb52 	bl	80047dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 f8b3 	bl	80042a4 <UART_SetConfig>
 800413e:	4603      	mov	r3, r0
 8004140:	2b01      	cmp	r3, #1
 8004142:	d101      	bne.n	8004148 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e01b      	b.n	8004180 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004156:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	689a      	ldr	r2, [r3, #8]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004166:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 0201 	orr.w	r2, r2, #1
 8004176:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f000 fbd1 	bl	8004920 <UART_CheckIdleState>
 800417e:	4603      	mov	r3, r0
}
 8004180:	4618      	mov	r0, r3
 8004182:	3708      	adds	r7, #8
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b08a      	sub	sp, #40	; 0x28
 800418c:	af02      	add	r7, sp, #8
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	603b      	str	r3, [r7, #0]
 8004194:	4613      	mov	r3, r2
 8004196:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800419e:	2b20      	cmp	r3, #32
 80041a0:	d17b      	bne.n	800429a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d002      	beq.n	80041ae <HAL_UART_Transmit+0x26>
 80041a8:	88fb      	ldrh	r3, [r7, #6]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e074      	b.n	800429c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2221      	movs	r2, #33	; 0x21
 80041be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041c2:	f7fd ffd7 	bl	8002174 <HAL_GetTick>
 80041c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	88fa      	ldrh	r2, [r7, #6]
 80041cc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	88fa      	ldrh	r2, [r7, #6]
 80041d4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041e0:	d108      	bne.n	80041f4 <HAL_UART_Transmit+0x6c>
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	691b      	ldr	r3, [r3, #16]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d104      	bne.n	80041f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80041ea:	2300      	movs	r3, #0
 80041ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	61bb      	str	r3, [r7, #24]
 80041f2:	e003      	b.n	80041fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041f8:	2300      	movs	r3, #0
 80041fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041fc:	e030      	b.n	8004260 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	9300      	str	r3, [sp, #0]
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	2200      	movs	r2, #0
 8004206:	2180      	movs	r1, #128	; 0x80
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f000 fc33 	bl	8004a74 <UART_WaitOnFlagUntilTimeout>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d005      	beq.n	8004220 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2220      	movs	r2, #32
 8004218:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e03d      	b.n	800429c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d10b      	bne.n	800423e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004226:	69bb      	ldr	r3, [r7, #24]
 8004228:	881b      	ldrh	r3, [r3, #0]
 800422a:	461a      	mov	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004234:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	3302      	adds	r3, #2
 800423a:	61bb      	str	r3, [r7, #24]
 800423c:	e007      	b.n	800424e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	781a      	ldrb	r2, [r3, #0]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	3301      	adds	r3, #1
 800424c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004254:	b29b      	uxth	r3, r3
 8004256:	3b01      	subs	r3, #1
 8004258:	b29a      	uxth	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004266:	b29b      	uxth	r3, r3
 8004268:	2b00      	cmp	r3, #0
 800426a:	d1c8      	bne.n	80041fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	9300      	str	r3, [sp, #0]
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	2200      	movs	r2, #0
 8004274:	2140      	movs	r1, #64	; 0x40
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f000 fbfc 	bl	8004a74 <UART_WaitOnFlagUntilTimeout>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d005      	beq.n	800428e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2220      	movs	r2, #32
 8004286:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e006      	b.n	800429c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2220      	movs	r2, #32
 8004292:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8004296:	2300      	movs	r3, #0
 8004298:	e000      	b.n	800429c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800429a:	2302      	movs	r3, #2
  }
}
 800429c:	4618      	mov	r0, r3
 800429e:	3720      	adds	r7, #32
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042a4:	b5b0      	push	{r4, r5, r7, lr}
 80042a6:	b088      	sub	sp, #32
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80042ac:	2300      	movs	r3, #0
 80042ae:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689a      	ldr	r2, [r3, #8]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	691b      	ldr	r3, [r3, #16]
 80042b8:	431a      	orrs	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	431a      	orrs	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	69db      	ldr	r3, [r3, #28]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	4baf      	ldr	r3, [pc, #700]	; (800458c <UART_SetConfig+0x2e8>)
 80042d0:	4013      	ands	r3, r2
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	6812      	ldr	r2, [r2, #0]
 80042d6:	69f9      	ldr	r1, [r7, #28]
 80042d8:	430b      	orrs	r3, r1
 80042da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68da      	ldr	r2, [r3, #12]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	430a      	orrs	r2, r1
 80042f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	699b      	ldr	r3, [r3, #24]
 80042f6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4aa4      	ldr	r2, [pc, #656]	; (8004590 <UART_SetConfig+0x2ec>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d004      	beq.n	800430c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6a1b      	ldr	r3, [r3, #32]
 8004306:	69fa      	ldr	r2, [r7, #28]
 8004308:	4313      	orrs	r3, r2
 800430a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004316:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	6812      	ldr	r2, [r2, #0]
 800431e:	69f9      	ldr	r1, [r7, #28]
 8004320:	430b      	orrs	r3, r1
 8004322:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432a:	f023 010f 	bic.w	r1, r3, #15
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a95      	ldr	r2, [pc, #596]	; (8004594 <UART_SetConfig+0x2f0>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d120      	bne.n	8004386 <UART_SetConfig+0xe2>
 8004344:	4b94      	ldr	r3, [pc, #592]	; (8004598 <UART_SetConfig+0x2f4>)
 8004346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800434a:	f003 0303 	and.w	r3, r3, #3
 800434e:	2b03      	cmp	r3, #3
 8004350:	d816      	bhi.n	8004380 <UART_SetConfig+0xdc>
 8004352:	a201      	add	r2, pc, #4	; (adr r2, 8004358 <UART_SetConfig+0xb4>)
 8004354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004358:	08004369 	.word	0x08004369
 800435c:	08004375 	.word	0x08004375
 8004360:	0800436f 	.word	0x0800436f
 8004364:	0800437b 	.word	0x0800437b
 8004368:	2301      	movs	r3, #1
 800436a:	76fb      	strb	r3, [r7, #27]
 800436c:	e0bc      	b.n	80044e8 <UART_SetConfig+0x244>
 800436e:	2302      	movs	r3, #2
 8004370:	76fb      	strb	r3, [r7, #27]
 8004372:	e0b9      	b.n	80044e8 <UART_SetConfig+0x244>
 8004374:	2304      	movs	r3, #4
 8004376:	76fb      	strb	r3, [r7, #27]
 8004378:	e0b6      	b.n	80044e8 <UART_SetConfig+0x244>
 800437a:	2308      	movs	r3, #8
 800437c:	76fb      	strb	r3, [r7, #27]
 800437e:	e0b3      	b.n	80044e8 <UART_SetConfig+0x244>
 8004380:	2310      	movs	r3, #16
 8004382:	76fb      	strb	r3, [r7, #27]
 8004384:	e0b0      	b.n	80044e8 <UART_SetConfig+0x244>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a84      	ldr	r2, [pc, #528]	; (800459c <UART_SetConfig+0x2f8>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d132      	bne.n	80043f6 <UART_SetConfig+0x152>
 8004390:	4b81      	ldr	r3, [pc, #516]	; (8004598 <UART_SetConfig+0x2f4>)
 8004392:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004396:	f003 030c 	and.w	r3, r3, #12
 800439a:	2b0c      	cmp	r3, #12
 800439c:	d828      	bhi.n	80043f0 <UART_SetConfig+0x14c>
 800439e:	a201      	add	r2, pc, #4	; (adr r2, 80043a4 <UART_SetConfig+0x100>)
 80043a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043a4:	080043d9 	.word	0x080043d9
 80043a8:	080043f1 	.word	0x080043f1
 80043ac:	080043f1 	.word	0x080043f1
 80043b0:	080043f1 	.word	0x080043f1
 80043b4:	080043e5 	.word	0x080043e5
 80043b8:	080043f1 	.word	0x080043f1
 80043bc:	080043f1 	.word	0x080043f1
 80043c0:	080043f1 	.word	0x080043f1
 80043c4:	080043df 	.word	0x080043df
 80043c8:	080043f1 	.word	0x080043f1
 80043cc:	080043f1 	.word	0x080043f1
 80043d0:	080043f1 	.word	0x080043f1
 80043d4:	080043eb 	.word	0x080043eb
 80043d8:	2300      	movs	r3, #0
 80043da:	76fb      	strb	r3, [r7, #27]
 80043dc:	e084      	b.n	80044e8 <UART_SetConfig+0x244>
 80043de:	2302      	movs	r3, #2
 80043e0:	76fb      	strb	r3, [r7, #27]
 80043e2:	e081      	b.n	80044e8 <UART_SetConfig+0x244>
 80043e4:	2304      	movs	r3, #4
 80043e6:	76fb      	strb	r3, [r7, #27]
 80043e8:	e07e      	b.n	80044e8 <UART_SetConfig+0x244>
 80043ea:	2308      	movs	r3, #8
 80043ec:	76fb      	strb	r3, [r7, #27]
 80043ee:	e07b      	b.n	80044e8 <UART_SetConfig+0x244>
 80043f0:	2310      	movs	r3, #16
 80043f2:	76fb      	strb	r3, [r7, #27]
 80043f4:	e078      	b.n	80044e8 <UART_SetConfig+0x244>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a69      	ldr	r2, [pc, #420]	; (80045a0 <UART_SetConfig+0x2fc>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d120      	bne.n	8004442 <UART_SetConfig+0x19e>
 8004400:	4b65      	ldr	r3, [pc, #404]	; (8004598 <UART_SetConfig+0x2f4>)
 8004402:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004406:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800440a:	2b30      	cmp	r3, #48	; 0x30
 800440c:	d013      	beq.n	8004436 <UART_SetConfig+0x192>
 800440e:	2b30      	cmp	r3, #48	; 0x30
 8004410:	d814      	bhi.n	800443c <UART_SetConfig+0x198>
 8004412:	2b20      	cmp	r3, #32
 8004414:	d009      	beq.n	800442a <UART_SetConfig+0x186>
 8004416:	2b20      	cmp	r3, #32
 8004418:	d810      	bhi.n	800443c <UART_SetConfig+0x198>
 800441a:	2b00      	cmp	r3, #0
 800441c:	d002      	beq.n	8004424 <UART_SetConfig+0x180>
 800441e:	2b10      	cmp	r3, #16
 8004420:	d006      	beq.n	8004430 <UART_SetConfig+0x18c>
 8004422:	e00b      	b.n	800443c <UART_SetConfig+0x198>
 8004424:	2300      	movs	r3, #0
 8004426:	76fb      	strb	r3, [r7, #27]
 8004428:	e05e      	b.n	80044e8 <UART_SetConfig+0x244>
 800442a:	2302      	movs	r3, #2
 800442c:	76fb      	strb	r3, [r7, #27]
 800442e:	e05b      	b.n	80044e8 <UART_SetConfig+0x244>
 8004430:	2304      	movs	r3, #4
 8004432:	76fb      	strb	r3, [r7, #27]
 8004434:	e058      	b.n	80044e8 <UART_SetConfig+0x244>
 8004436:	2308      	movs	r3, #8
 8004438:	76fb      	strb	r3, [r7, #27]
 800443a:	e055      	b.n	80044e8 <UART_SetConfig+0x244>
 800443c:	2310      	movs	r3, #16
 800443e:	76fb      	strb	r3, [r7, #27]
 8004440:	e052      	b.n	80044e8 <UART_SetConfig+0x244>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a57      	ldr	r2, [pc, #348]	; (80045a4 <UART_SetConfig+0x300>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d120      	bne.n	800448e <UART_SetConfig+0x1ea>
 800444c:	4b52      	ldr	r3, [pc, #328]	; (8004598 <UART_SetConfig+0x2f4>)
 800444e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004452:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004456:	2bc0      	cmp	r3, #192	; 0xc0
 8004458:	d013      	beq.n	8004482 <UART_SetConfig+0x1de>
 800445a:	2bc0      	cmp	r3, #192	; 0xc0
 800445c:	d814      	bhi.n	8004488 <UART_SetConfig+0x1e4>
 800445e:	2b80      	cmp	r3, #128	; 0x80
 8004460:	d009      	beq.n	8004476 <UART_SetConfig+0x1d2>
 8004462:	2b80      	cmp	r3, #128	; 0x80
 8004464:	d810      	bhi.n	8004488 <UART_SetConfig+0x1e4>
 8004466:	2b00      	cmp	r3, #0
 8004468:	d002      	beq.n	8004470 <UART_SetConfig+0x1cc>
 800446a:	2b40      	cmp	r3, #64	; 0x40
 800446c:	d006      	beq.n	800447c <UART_SetConfig+0x1d8>
 800446e:	e00b      	b.n	8004488 <UART_SetConfig+0x1e4>
 8004470:	2300      	movs	r3, #0
 8004472:	76fb      	strb	r3, [r7, #27]
 8004474:	e038      	b.n	80044e8 <UART_SetConfig+0x244>
 8004476:	2302      	movs	r3, #2
 8004478:	76fb      	strb	r3, [r7, #27]
 800447a:	e035      	b.n	80044e8 <UART_SetConfig+0x244>
 800447c:	2304      	movs	r3, #4
 800447e:	76fb      	strb	r3, [r7, #27]
 8004480:	e032      	b.n	80044e8 <UART_SetConfig+0x244>
 8004482:	2308      	movs	r3, #8
 8004484:	76fb      	strb	r3, [r7, #27]
 8004486:	e02f      	b.n	80044e8 <UART_SetConfig+0x244>
 8004488:	2310      	movs	r3, #16
 800448a:	76fb      	strb	r3, [r7, #27]
 800448c:	e02c      	b.n	80044e8 <UART_SetConfig+0x244>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a3f      	ldr	r2, [pc, #252]	; (8004590 <UART_SetConfig+0x2ec>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d125      	bne.n	80044e4 <UART_SetConfig+0x240>
 8004498:	4b3f      	ldr	r3, [pc, #252]	; (8004598 <UART_SetConfig+0x2f4>)
 800449a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800449e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80044a2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044a6:	d017      	beq.n	80044d8 <UART_SetConfig+0x234>
 80044a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044ac:	d817      	bhi.n	80044de <UART_SetConfig+0x23a>
 80044ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044b2:	d00b      	beq.n	80044cc <UART_SetConfig+0x228>
 80044b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044b8:	d811      	bhi.n	80044de <UART_SetConfig+0x23a>
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d003      	beq.n	80044c6 <UART_SetConfig+0x222>
 80044be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044c2:	d006      	beq.n	80044d2 <UART_SetConfig+0x22e>
 80044c4:	e00b      	b.n	80044de <UART_SetConfig+0x23a>
 80044c6:	2300      	movs	r3, #0
 80044c8:	76fb      	strb	r3, [r7, #27]
 80044ca:	e00d      	b.n	80044e8 <UART_SetConfig+0x244>
 80044cc:	2302      	movs	r3, #2
 80044ce:	76fb      	strb	r3, [r7, #27]
 80044d0:	e00a      	b.n	80044e8 <UART_SetConfig+0x244>
 80044d2:	2304      	movs	r3, #4
 80044d4:	76fb      	strb	r3, [r7, #27]
 80044d6:	e007      	b.n	80044e8 <UART_SetConfig+0x244>
 80044d8:	2308      	movs	r3, #8
 80044da:	76fb      	strb	r3, [r7, #27]
 80044dc:	e004      	b.n	80044e8 <UART_SetConfig+0x244>
 80044de:	2310      	movs	r3, #16
 80044e0:	76fb      	strb	r3, [r7, #27]
 80044e2:	e001      	b.n	80044e8 <UART_SetConfig+0x244>
 80044e4:	2310      	movs	r3, #16
 80044e6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a28      	ldr	r2, [pc, #160]	; (8004590 <UART_SetConfig+0x2ec>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	f040 809e 	bne.w	8004630 <UART_SetConfig+0x38c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80044f4:	7efb      	ldrb	r3, [r7, #27]
 80044f6:	2b08      	cmp	r3, #8
 80044f8:	d823      	bhi.n	8004542 <UART_SetConfig+0x29e>
 80044fa:	a201      	add	r2, pc, #4	; (adr r2, 8004500 <UART_SetConfig+0x25c>)
 80044fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004500:	08004525 	.word	0x08004525
 8004504:	08004543 	.word	0x08004543
 8004508:	0800452d 	.word	0x0800452d
 800450c:	08004543 	.word	0x08004543
 8004510:	08004533 	.word	0x08004533
 8004514:	08004543 	.word	0x08004543
 8004518:	08004543 	.word	0x08004543
 800451c:	08004543 	.word	0x08004543
 8004520:	0800453b 	.word	0x0800453b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004524:	f7ff fb7e 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8004528:	6178      	str	r0, [r7, #20]
        break;
 800452a:	e00f      	b.n	800454c <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800452c:	4b1e      	ldr	r3, [pc, #120]	; (80045a8 <UART_SetConfig+0x304>)
 800452e:	617b      	str	r3, [r7, #20]
        break;
 8004530:	e00c      	b.n	800454c <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004532:	f7ff fb09 	bl	8003b48 <HAL_RCC_GetSysClockFreq>
 8004536:	6178      	str	r0, [r7, #20]
        break;
 8004538:	e008      	b.n	800454c <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800453a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800453e:	617b      	str	r3, [r7, #20]
        break;
 8004540:	e004      	b.n	800454c <UART_SetConfig+0x2a8>
      default:
        pclk = 0U;
 8004542:	2300      	movs	r3, #0
 8004544:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	76bb      	strb	r3, [r7, #26]
        break;
 800454a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	2b00      	cmp	r3, #0
 8004550:	f000 812c 	beq.w	80047ac <UART_SetConfig+0x508>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004558:	4a14      	ldr	r2, [pc, #80]	; (80045ac <UART_SetConfig+0x308>)
 800455a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800455e:	461a      	mov	r2, r3
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	fbb3 f3f2 	udiv	r3, r3, r2
 8004566:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	4613      	mov	r3, r2
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	4413      	add	r3, r2
 8004572:	68ba      	ldr	r2, [r7, #8]
 8004574:	429a      	cmp	r2, r3
 8004576:	d305      	bcc.n	8004584 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	429a      	cmp	r2, r3
 8004582:	d915      	bls.n	80045b0 <UART_SetConfig+0x30c>
      {
        ret = HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	76bb      	strb	r3, [r7, #26]
 8004588:	e110      	b.n	80047ac <UART_SetConfig+0x508>
 800458a:	bf00      	nop
 800458c:	cfff69f3 	.word	0xcfff69f3
 8004590:	40008000 	.word	0x40008000
 8004594:	40013800 	.word	0x40013800
 8004598:	40021000 	.word	0x40021000
 800459c:	40004400 	.word	0x40004400
 80045a0:	40004800 	.word	0x40004800
 80045a4:	40004c00 	.word	0x40004c00
 80045a8:	00f42400 	.word	0x00f42400
 80045ac:	080067c8 	.word	0x080067c8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	4618      	mov	r0, r3
 80045b4:	f04f 0100 	mov.w	r1, #0
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045bc:	4a85      	ldr	r2, [pc, #532]	; (80047d4 <UART_SetConfig+0x530>)
 80045be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80045c2:	b29a      	uxth	r2, r3
 80045c4:	f04f 0300 	mov.w	r3, #0
 80045c8:	f7fb feca 	bl	8000360 <__aeabi_uldivmod>
 80045cc:	4602      	mov	r2, r0
 80045ce:	460b      	mov	r3, r1
 80045d0:	4610      	mov	r0, r2
 80045d2:	4619      	mov	r1, r3
 80045d4:	f04f 0200 	mov.w	r2, #0
 80045d8:	f04f 0300 	mov.w	r3, #0
 80045dc:	020b      	lsls	r3, r1, #8
 80045de:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80045e2:	0202      	lsls	r2, r0, #8
 80045e4:	6879      	ldr	r1, [r7, #4]
 80045e6:	6849      	ldr	r1, [r1, #4]
 80045e8:	0849      	lsrs	r1, r1, #1
 80045ea:	4608      	mov	r0, r1
 80045ec:	f04f 0100 	mov.w	r1, #0
 80045f0:	1814      	adds	r4, r2, r0
 80045f2:	eb43 0501 	adc.w	r5, r3, r1
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	461a      	mov	r2, r3
 80045fc:	f04f 0300 	mov.w	r3, #0
 8004600:	4620      	mov	r0, r4
 8004602:	4629      	mov	r1, r5
 8004604:	f7fb feac 	bl	8000360 <__aeabi_uldivmod>
 8004608:	4602      	mov	r2, r0
 800460a:	460b      	mov	r3, r1
 800460c:	4613      	mov	r3, r2
 800460e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004616:	d308      	bcc.n	800462a <UART_SetConfig+0x386>
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800461e:	d204      	bcs.n	800462a <UART_SetConfig+0x386>
        {
          huart->Instance->BRR = usartdiv;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	60da      	str	r2, [r3, #12]
 8004628:	e0c0      	b.n	80047ac <UART_SetConfig+0x508>
        }
        else
        {
          ret = HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	76bb      	strb	r3, [r7, #26]
 800462e:	e0bd      	b.n	80047ac <UART_SetConfig+0x508>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	69db      	ldr	r3, [r3, #28]
 8004634:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004638:	d164      	bne.n	8004704 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800463a:	7efb      	ldrb	r3, [r7, #27]
 800463c:	2b08      	cmp	r3, #8
 800463e:	d828      	bhi.n	8004692 <UART_SetConfig+0x3ee>
 8004640:	a201      	add	r2, pc, #4	; (adr r2, 8004648 <UART_SetConfig+0x3a4>)
 8004642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004646:	bf00      	nop
 8004648:	0800466d 	.word	0x0800466d
 800464c:	08004675 	.word	0x08004675
 8004650:	0800467d 	.word	0x0800467d
 8004654:	08004693 	.word	0x08004693
 8004658:	08004683 	.word	0x08004683
 800465c:	08004693 	.word	0x08004693
 8004660:	08004693 	.word	0x08004693
 8004664:	08004693 	.word	0x08004693
 8004668:	0800468b 	.word	0x0800468b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800466c:	f7ff fada 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8004670:	6178      	str	r0, [r7, #20]
        break;
 8004672:	e013      	b.n	800469c <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004674:	f7ff faec 	bl	8003c50 <HAL_RCC_GetPCLK2Freq>
 8004678:	6178      	str	r0, [r7, #20]
        break;
 800467a:	e00f      	b.n	800469c <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800467c:	4b56      	ldr	r3, [pc, #344]	; (80047d8 <UART_SetConfig+0x534>)
 800467e:	617b      	str	r3, [r7, #20]
        break;
 8004680:	e00c      	b.n	800469c <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004682:	f7ff fa61 	bl	8003b48 <HAL_RCC_GetSysClockFreq>
 8004686:	6178      	str	r0, [r7, #20]
        break;
 8004688:	e008      	b.n	800469c <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800468a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800468e:	617b      	str	r3, [r7, #20]
        break;
 8004690:	e004      	b.n	800469c <UART_SetConfig+0x3f8>
      default:
        pclk = 0U;
 8004692:	2300      	movs	r3, #0
 8004694:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	76bb      	strb	r3, [r7, #26]
        break;
 800469a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	f000 8084 	beq.w	80047ac <UART_SetConfig+0x508>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a8:	4a4a      	ldr	r2, [pc, #296]	; (80047d4 <UART_SetConfig+0x530>)
 80046aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80046ae:	461a      	mov	r2, r3
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80046b6:	005a      	lsls	r2, r3, #1
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	085b      	lsrs	r3, r3, #1
 80046be:	441a      	add	r2, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	2b0f      	cmp	r3, #15
 80046ce:	d916      	bls.n	80046fe <UART_SetConfig+0x45a>
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046d6:	d212      	bcs.n	80046fe <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	b29b      	uxth	r3, r3
 80046dc:	f023 030f 	bic.w	r3, r3, #15
 80046e0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	085b      	lsrs	r3, r3, #1
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	f003 0307 	and.w	r3, r3, #7
 80046ec:	b29a      	uxth	r2, r3
 80046ee:	89fb      	ldrh	r3, [r7, #14]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	89fa      	ldrh	r2, [r7, #14]
 80046fa:	60da      	str	r2, [r3, #12]
 80046fc:	e056      	b.n	80047ac <UART_SetConfig+0x508>
      }
      else
      {
        ret = HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	76bb      	strb	r3, [r7, #26]
 8004702:	e053      	b.n	80047ac <UART_SetConfig+0x508>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004704:	7efb      	ldrb	r3, [r7, #27]
 8004706:	2b08      	cmp	r3, #8
 8004708:	d827      	bhi.n	800475a <UART_SetConfig+0x4b6>
 800470a:	a201      	add	r2, pc, #4	; (adr r2, 8004710 <UART_SetConfig+0x46c>)
 800470c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004710:	08004735 	.word	0x08004735
 8004714:	0800473d 	.word	0x0800473d
 8004718:	08004745 	.word	0x08004745
 800471c:	0800475b 	.word	0x0800475b
 8004720:	0800474b 	.word	0x0800474b
 8004724:	0800475b 	.word	0x0800475b
 8004728:	0800475b 	.word	0x0800475b
 800472c:	0800475b 	.word	0x0800475b
 8004730:	08004753 	.word	0x08004753
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004734:	f7ff fa76 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8004738:	6178      	str	r0, [r7, #20]
        break;
 800473a:	e013      	b.n	8004764 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800473c:	f7ff fa88 	bl	8003c50 <HAL_RCC_GetPCLK2Freq>
 8004740:	6178      	str	r0, [r7, #20]
        break;
 8004742:	e00f      	b.n	8004764 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004744:	4b24      	ldr	r3, [pc, #144]	; (80047d8 <UART_SetConfig+0x534>)
 8004746:	617b      	str	r3, [r7, #20]
        break;
 8004748:	e00c      	b.n	8004764 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800474a:	f7ff f9fd 	bl	8003b48 <HAL_RCC_GetSysClockFreq>
 800474e:	6178      	str	r0, [r7, #20]
        break;
 8004750:	e008      	b.n	8004764 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004752:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004756:	617b      	str	r3, [r7, #20]
        break;
 8004758:	e004      	b.n	8004764 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800475a:	2300      	movs	r3, #0
 800475c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	76bb      	strb	r3, [r7, #26]
        break;
 8004762:	bf00      	nop
    }

    if (pclk != 0U)
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d020      	beq.n	80047ac <UART_SetConfig+0x508>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476e:	4a19      	ldr	r2, [pc, #100]	; (80047d4 <UART_SetConfig+0x530>)
 8004770:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004774:	461a      	mov	r2, r3
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	fbb3 f2f2 	udiv	r2, r3, r2
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	085b      	lsrs	r3, r3, #1
 8004782:	441a      	add	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	fbb2 f3f3 	udiv	r3, r2, r3
 800478c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	2b0f      	cmp	r3, #15
 8004792:	d909      	bls.n	80047a8 <UART_SetConfig+0x504>
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800479a:	d205      	bcs.n	80047a8 <UART_SetConfig+0x504>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	b29a      	uxth	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	60da      	str	r2, [r3, #12]
 80047a6:	e001      	b.n	80047ac <UART_SetConfig+0x508>
      }
      else
      {
        ret = HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80047c8:	7ebb      	ldrb	r3, [r7, #26]
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3720      	adds	r7, #32
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bdb0      	pop	{r4, r5, r7, pc}
 80047d2:	bf00      	nop
 80047d4:	080067c8 	.word	0x080067c8
 80047d8:	00f42400 	.word	0x00f42400

080047dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e8:	f003 0308 	and.w	r3, r3, #8
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00a      	beq.n	8004806 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	430a      	orrs	r2, r1
 8004804:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	2b00      	cmp	r3, #0
 8004810:	d00a      	beq.n	8004828 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	430a      	orrs	r2, r1
 8004826:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d00a      	beq.n	800484a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	430a      	orrs	r2, r1
 8004848:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800484e:	f003 0304 	and.w	r3, r3, #4
 8004852:	2b00      	cmp	r3, #0
 8004854:	d00a      	beq.n	800486c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	430a      	orrs	r2, r1
 800486a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004870:	f003 0310 	and.w	r3, r3, #16
 8004874:	2b00      	cmp	r3, #0
 8004876:	d00a      	beq.n	800488e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	430a      	orrs	r2, r1
 800488c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004892:	f003 0320 	and.w	r3, r3, #32
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00a      	beq.n	80048b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	430a      	orrs	r2, r1
 80048ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d01a      	beq.n	80048f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	430a      	orrs	r2, r1
 80048d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048da:	d10a      	bne.n	80048f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	430a      	orrs	r2, r1
 80048f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00a      	beq.n	8004914 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	430a      	orrs	r2, r1
 8004912:	605a      	str	r2, [r3, #4]
  }
}
 8004914:	bf00      	nop
 8004916:	370c      	adds	r7, #12
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b098      	sub	sp, #96	; 0x60
 8004924:	af02      	add	r7, sp, #8
 8004926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004930:	f7fd fc20 	bl	8002174 <HAL_GetTick>
 8004934:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 0308 	and.w	r3, r3, #8
 8004940:	2b08      	cmp	r3, #8
 8004942:	d12f      	bne.n	80049a4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004944:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004948:	9300      	str	r3, [sp, #0]
 800494a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800494c:	2200      	movs	r2, #0
 800494e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f000 f88e 	bl	8004a74 <UART_WaitOnFlagUntilTimeout>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d022      	beq.n	80049a4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004966:	e853 3f00 	ldrex	r3, [r3]
 800496a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800496c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800496e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004972:	653b      	str	r3, [r7, #80]	; 0x50
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	461a      	mov	r2, r3
 800497a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800497c:	647b      	str	r3, [r7, #68]	; 0x44
 800497e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004980:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004982:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004984:	e841 2300 	strex	r3, r2, [r1]
 8004988:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800498a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800498c:	2b00      	cmp	r3, #0
 800498e:	d1e6      	bne.n	800495e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2220      	movs	r2, #32
 8004994:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	e063      	b.n	8004a6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0304 	and.w	r3, r3, #4
 80049ae:	2b04      	cmp	r3, #4
 80049b0:	d149      	bne.n	8004a46 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049b2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80049b6:	9300      	str	r3, [sp, #0]
 80049b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049ba:	2200      	movs	r2, #0
 80049bc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 f857 	bl	8004a74 <UART_WaitOnFlagUntilTimeout>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d03c      	beq.n	8004a46 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d4:	e853 3f00 	ldrex	r3, [r3]
 80049d8:	623b      	str	r3, [r7, #32]
   return(result);
 80049da:	6a3b      	ldr	r3, [r7, #32]
 80049dc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80049e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	461a      	mov	r2, r3
 80049e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049ea:	633b      	str	r3, [r7, #48]	; 0x30
 80049ec:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049f2:	e841 2300 	strex	r3, r2, [r1]
 80049f6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80049f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1e6      	bne.n	80049cc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	3308      	adds	r3, #8
 8004a04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	e853 3f00 	ldrex	r3, [r3]
 8004a0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f023 0301 	bic.w	r3, r3, #1
 8004a14:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	3308      	adds	r3, #8
 8004a1c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a1e:	61fa      	str	r2, [r7, #28]
 8004a20:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a22:	69b9      	ldr	r1, [r7, #24]
 8004a24:	69fa      	ldr	r2, [r7, #28]
 8004a26:	e841 2300 	strex	r3, r2, [r1]
 8004a2a:	617b      	str	r3, [r7, #20]
   return(result);
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d1e5      	bne.n	80049fe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2220      	movs	r2, #32
 8004a36:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e012      	b.n	8004a6c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2220      	movs	r2, #32
 8004a4a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2220      	movs	r2, #32
 8004a52:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004a6a:	2300      	movs	r3, #0
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3758      	adds	r7, #88	; 0x58
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	603b      	str	r3, [r7, #0]
 8004a80:	4613      	mov	r3, r2
 8004a82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a84:	e04f      	b.n	8004b26 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a86:	69bb      	ldr	r3, [r7, #24]
 8004a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a8c:	d04b      	beq.n	8004b26 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a8e:	f7fd fb71 	bl	8002174 <HAL_GetTick>
 8004a92:	4602      	mov	r2, r0
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	69ba      	ldr	r2, [r7, #24]
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d302      	bcc.n	8004aa4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d101      	bne.n	8004aa8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e04e      	b.n	8004b46 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 0304 	and.w	r3, r3, #4
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d037      	beq.n	8004b26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	2b80      	cmp	r3, #128	; 0x80
 8004aba:	d034      	beq.n	8004b26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	2b40      	cmp	r3, #64	; 0x40
 8004ac0:	d031      	beq.n	8004b26 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	69db      	ldr	r3, [r3, #28]
 8004ac8:	f003 0308 	and.w	r3, r3, #8
 8004acc:	2b08      	cmp	r3, #8
 8004ace:	d110      	bne.n	8004af2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2208      	movs	r2, #8
 8004ad6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ad8:	68f8      	ldr	r0, [r7, #12]
 8004ada:	f000 f838 	bl	8004b4e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2208      	movs	r2, #8
 8004ae2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e029      	b.n	8004b46 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	69db      	ldr	r3, [r3, #28]
 8004af8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004afc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b00:	d111      	bne.n	8004b26 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b0c:	68f8      	ldr	r0, [r7, #12]
 8004b0e:	f000 f81e 	bl	8004b4e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2220      	movs	r2, #32
 8004b16:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e00f      	b.n	8004b46 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	69da      	ldr	r2, [r3, #28]
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	4013      	ands	r3, r2
 8004b30:	68ba      	ldr	r2, [r7, #8]
 8004b32:	429a      	cmp	r2, r3
 8004b34:	bf0c      	ite	eq
 8004b36:	2301      	moveq	r3, #1
 8004b38:	2300      	movne	r3, #0
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	461a      	mov	r2, r3
 8004b3e:	79fb      	ldrb	r3, [r7, #7]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d0a0      	beq.n	8004a86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b095      	sub	sp, #84	; 0x54
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b5e:	e853 3f00 	ldrex	r3, [r3]
 8004b62:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b66:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	461a      	mov	r2, r3
 8004b72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b74:	643b      	str	r3, [r7, #64]	; 0x40
 8004b76:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b78:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004b7a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b7c:	e841 2300 	strex	r3, r2, [r1]
 8004b80:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1e6      	bne.n	8004b56 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	3308      	adds	r3, #8
 8004b8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b90:	6a3b      	ldr	r3, [r7, #32]
 8004b92:	e853 3f00 	ldrex	r3, [r3]
 8004b96:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b98:	69fb      	ldr	r3, [r7, #28]
 8004b9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b9e:	f023 0301 	bic.w	r3, r3, #1
 8004ba2:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	3308      	adds	r3, #8
 8004baa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004bac:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004bb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004bb4:	e841 2300 	strex	r3, r2, [r1]
 8004bb8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d1e3      	bne.n	8004b88 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d118      	bne.n	8004bfa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	e853 3f00 	ldrex	r3, [r3]
 8004bd4:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	f023 0310 	bic.w	r3, r3, #16
 8004bdc:	647b      	str	r3, [r7, #68]	; 0x44
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	461a      	mov	r2, r3
 8004be4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004be6:	61bb      	str	r3, [r7, #24]
 8004be8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bea:	6979      	ldr	r1, [r7, #20]
 8004bec:	69ba      	ldr	r2, [r7, #24]
 8004bee:	e841 2300 	strex	r3, r2, [r1]
 8004bf2:	613b      	str	r3, [r7, #16]
   return(result);
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1e6      	bne.n	8004bc8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2220      	movs	r2, #32
 8004bfe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004c0e:	bf00      	nop
 8004c10:	3754      	adds	r7, #84	; 0x54
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b085      	sub	sp, #20
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d101      	bne.n	8004c30 <HAL_UARTEx_DisableFifoMode+0x16>
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	e027      	b.n	8004c80 <HAL_UARTEx_DisableFifoMode+0x66>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2224      	movs	r2, #36	; 0x24
 8004c3c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f022 0201 	bic.w	r2, r2, #1
 8004c56:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004c5e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2220      	movs	r2, #32
 8004c72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3714      	adds	r7, #20
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b084      	sub	sp, #16
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d101      	bne.n	8004ca4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004ca0:	2302      	movs	r3, #2
 8004ca2:	e02d      	b.n	8004d00 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2224      	movs	r2, #36	; 0x24
 8004cb0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f022 0201 	bic.w	r2, r2, #1
 8004cca:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	683a      	ldr	r2, [r7, #0]
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 f84f 	bl	8004d84 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2220      	movs	r2, #32
 8004cf2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004cfe:	2300      	movs	r3, #0
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d101      	bne.n	8004d20 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004d1c:	2302      	movs	r3, #2
 8004d1e:	e02d      	b.n	8004d7c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2224      	movs	r2, #36	; 0x24
 8004d2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f022 0201 	bic.w	r2, r2, #1
 8004d46:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	683a      	ldr	r2, [r7, #0]
 8004d58:	430a      	orrs	r2, r1
 8004d5a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 f811 	bl	8004d84 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2220      	movs	r2, #32
 8004d6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004d7a:	2300      	movs	r3, #0
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3710      	adds	r7, #16
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b085      	sub	sp, #20
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d108      	bne.n	8004da6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004da4:	e031      	b.n	8004e0a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004da6:	2308      	movs	r3, #8
 8004da8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004daa:	2308      	movs	r3, #8
 8004dac:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	0e5b      	lsrs	r3, r3, #25
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	f003 0307 	and.w	r3, r3, #7
 8004dbc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	0f5b      	lsrs	r3, r3, #29
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	f003 0307 	and.w	r3, r3, #7
 8004dcc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004dce:	7bbb      	ldrb	r3, [r7, #14]
 8004dd0:	7b3a      	ldrb	r2, [r7, #12]
 8004dd2:	4911      	ldr	r1, [pc, #68]	; (8004e18 <UARTEx_SetNbDataToProcess+0x94>)
 8004dd4:	5c8a      	ldrb	r2, [r1, r2]
 8004dd6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004dda:	7b3a      	ldrb	r2, [r7, #12]
 8004ddc:	490f      	ldr	r1, [pc, #60]	; (8004e1c <UARTEx_SetNbDataToProcess+0x98>)
 8004dde:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004de0:	fb93 f3f2 	sdiv	r3, r3, r2
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004dec:	7bfb      	ldrb	r3, [r7, #15]
 8004dee:	7b7a      	ldrb	r2, [r7, #13]
 8004df0:	4909      	ldr	r1, [pc, #36]	; (8004e18 <UARTEx_SetNbDataToProcess+0x94>)
 8004df2:	5c8a      	ldrb	r2, [r1, r2]
 8004df4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004df8:	7b7a      	ldrb	r2, [r7, #13]
 8004dfa:	4908      	ldr	r1, [pc, #32]	; (8004e1c <UARTEx_SetNbDataToProcess+0x98>)
 8004dfc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004dfe:	fb93 f3f2 	sdiv	r3, r3, r2
 8004e02:	b29a      	uxth	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004e0a:	bf00      	nop
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop
 8004e18:	080067e0 	.word	0x080067e0
 8004e1c:	080067e8 	.word	0x080067e8

08004e20 <__errno>:
 8004e20:	4b01      	ldr	r3, [pc, #4]	; (8004e28 <__errno+0x8>)
 8004e22:	6818      	ldr	r0, [r3, #0]
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop
 8004e28:	200009cc 	.word	0x200009cc

08004e2c <__libc_init_array>:
 8004e2c:	b570      	push	{r4, r5, r6, lr}
 8004e2e:	4d0d      	ldr	r5, [pc, #52]	; (8004e64 <__libc_init_array+0x38>)
 8004e30:	4c0d      	ldr	r4, [pc, #52]	; (8004e68 <__libc_init_array+0x3c>)
 8004e32:	1b64      	subs	r4, r4, r5
 8004e34:	10a4      	asrs	r4, r4, #2
 8004e36:	2600      	movs	r6, #0
 8004e38:	42a6      	cmp	r6, r4
 8004e3a:	d109      	bne.n	8004e50 <__libc_init_array+0x24>
 8004e3c:	4d0b      	ldr	r5, [pc, #44]	; (8004e6c <__libc_init_array+0x40>)
 8004e3e:	4c0c      	ldr	r4, [pc, #48]	; (8004e70 <__libc_init_array+0x44>)
 8004e40:	f001 f84a 	bl	8005ed8 <_init>
 8004e44:	1b64      	subs	r4, r4, r5
 8004e46:	10a4      	asrs	r4, r4, #2
 8004e48:	2600      	movs	r6, #0
 8004e4a:	42a6      	cmp	r6, r4
 8004e4c:	d105      	bne.n	8004e5a <__libc_init_array+0x2e>
 8004e4e:	bd70      	pop	{r4, r5, r6, pc}
 8004e50:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e54:	4798      	blx	r3
 8004e56:	3601      	adds	r6, #1
 8004e58:	e7ee      	b.n	8004e38 <__libc_init_array+0xc>
 8004e5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e5e:	4798      	blx	r3
 8004e60:	3601      	adds	r6, #1
 8004e62:	e7f2      	b.n	8004e4a <__libc_init_array+0x1e>
 8004e64:	08006890 	.word	0x08006890
 8004e68:	08006890 	.word	0x08006890
 8004e6c:	08006890 	.word	0x08006890
 8004e70:	08006894 	.word	0x08006894

08004e74 <memset>:
 8004e74:	4402      	add	r2, r0
 8004e76:	4603      	mov	r3, r0
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d100      	bne.n	8004e7e <memset+0xa>
 8004e7c:	4770      	bx	lr
 8004e7e:	f803 1b01 	strb.w	r1, [r3], #1
 8004e82:	e7f9      	b.n	8004e78 <memset+0x4>

08004e84 <iprintf>:
 8004e84:	b40f      	push	{r0, r1, r2, r3}
 8004e86:	4b0a      	ldr	r3, [pc, #40]	; (8004eb0 <iprintf+0x2c>)
 8004e88:	b513      	push	{r0, r1, r4, lr}
 8004e8a:	681c      	ldr	r4, [r3, #0]
 8004e8c:	b124      	cbz	r4, 8004e98 <iprintf+0x14>
 8004e8e:	69a3      	ldr	r3, [r4, #24]
 8004e90:	b913      	cbnz	r3, 8004e98 <iprintf+0x14>
 8004e92:	4620      	mov	r0, r4
 8004e94:	f000 fa74 	bl	8005380 <__sinit>
 8004e98:	ab05      	add	r3, sp, #20
 8004e9a:	9a04      	ldr	r2, [sp, #16]
 8004e9c:	68a1      	ldr	r1, [r4, #8]
 8004e9e:	9301      	str	r3, [sp, #4]
 8004ea0:	4620      	mov	r0, r4
 8004ea2:	f000 fc45 	bl	8005730 <_vfiprintf_r>
 8004ea6:	b002      	add	sp, #8
 8004ea8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004eac:	b004      	add	sp, #16
 8004eae:	4770      	bx	lr
 8004eb0:	200009cc 	.word	0x200009cc

08004eb4 <putchar>:
 8004eb4:	4b09      	ldr	r3, [pc, #36]	; (8004edc <putchar+0x28>)
 8004eb6:	b513      	push	{r0, r1, r4, lr}
 8004eb8:	681c      	ldr	r4, [r3, #0]
 8004eba:	4601      	mov	r1, r0
 8004ebc:	b134      	cbz	r4, 8004ecc <putchar+0x18>
 8004ebe:	69a3      	ldr	r3, [r4, #24]
 8004ec0:	b923      	cbnz	r3, 8004ecc <putchar+0x18>
 8004ec2:	9001      	str	r0, [sp, #4]
 8004ec4:	4620      	mov	r0, r4
 8004ec6:	f000 fa5b 	bl	8005380 <__sinit>
 8004eca:	9901      	ldr	r1, [sp, #4]
 8004ecc:	68a2      	ldr	r2, [r4, #8]
 8004ece:	4620      	mov	r0, r4
 8004ed0:	b002      	add	sp, #8
 8004ed2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ed6:	f000 beef 	b.w	8005cb8 <_putc_r>
 8004eda:	bf00      	nop
 8004edc:	200009cc 	.word	0x200009cc

08004ee0 <_puts_r>:
 8004ee0:	b570      	push	{r4, r5, r6, lr}
 8004ee2:	460e      	mov	r6, r1
 8004ee4:	4605      	mov	r5, r0
 8004ee6:	b118      	cbz	r0, 8004ef0 <_puts_r+0x10>
 8004ee8:	6983      	ldr	r3, [r0, #24]
 8004eea:	b90b      	cbnz	r3, 8004ef0 <_puts_r+0x10>
 8004eec:	f000 fa48 	bl	8005380 <__sinit>
 8004ef0:	69ab      	ldr	r3, [r5, #24]
 8004ef2:	68ac      	ldr	r4, [r5, #8]
 8004ef4:	b913      	cbnz	r3, 8004efc <_puts_r+0x1c>
 8004ef6:	4628      	mov	r0, r5
 8004ef8:	f000 fa42 	bl	8005380 <__sinit>
 8004efc:	4b2c      	ldr	r3, [pc, #176]	; (8004fb0 <_puts_r+0xd0>)
 8004efe:	429c      	cmp	r4, r3
 8004f00:	d120      	bne.n	8004f44 <_puts_r+0x64>
 8004f02:	686c      	ldr	r4, [r5, #4]
 8004f04:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004f06:	07db      	lsls	r3, r3, #31
 8004f08:	d405      	bmi.n	8004f16 <_puts_r+0x36>
 8004f0a:	89a3      	ldrh	r3, [r4, #12]
 8004f0c:	0598      	lsls	r0, r3, #22
 8004f0e:	d402      	bmi.n	8004f16 <_puts_r+0x36>
 8004f10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f12:	f000 fad3 	bl	80054bc <__retarget_lock_acquire_recursive>
 8004f16:	89a3      	ldrh	r3, [r4, #12]
 8004f18:	0719      	lsls	r1, r3, #28
 8004f1a:	d51d      	bpl.n	8004f58 <_puts_r+0x78>
 8004f1c:	6923      	ldr	r3, [r4, #16]
 8004f1e:	b1db      	cbz	r3, 8004f58 <_puts_r+0x78>
 8004f20:	3e01      	subs	r6, #1
 8004f22:	68a3      	ldr	r3, [r4, #8]
 8004f24:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004f28:	3b01      	subs	r3, #1
 8004f2a:	60a3      	str	r3, [r4, #8]
 8004f2c:	bb39      	cbnz	r1, 8004f7e <_puts_r+0x9e>
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	da38      	bge.n	8004fa4 <_puts_r+0xc4>
 8004f32:	4622      	mov	r2, r4
 8004f34:	210a      	movs	r1, #10
 8004f36:	4628      	mov	r0, r5
 8004f38:	f000 f848 	bl	8004fcc <__swbuf_r>
 8004f3c:	3001      	adds	r0, #1
 8004f3e:	d011      	beq.n	8004f64 <_puts_r+0x84>
 8004f40:	250a      	movs	r5, #10
 8004f42:	e011      	b.n	8004f68 <_puts_r+0x88>
 8004f44:	4b1b      	ldr	r3, [pc, #108]	; (8004fb4 <_puts_r+0xd4>)
 8004f46:	429c      	cmp	r4, r3
 8004f48:	d101      	bne.n	8004f4e <_puts_r+0x6e>
 8004f4a:	68ac      	ldr	r4, [r5, #8]
 8004f4c:	e7da      	b.n	8004f04 <_puts_r+0x24>
 8004f4e:	4b1a      	ldr	r3, [pc, #104]	; (8004fb8 <_puts_r+0xd8>)
 8004f50:	429c      	cmp	r4, r3
 8004f52:	bf08      	it	eq
 8004f54:	68ec      	ldreq	r4, [r5, #12]
 8004f56:	e7d5      	b.n	8004f04 <_puts_r+0x24>
 8004f58:	4621      	mov	r1, r4
 8004f5a:	4628      	mov	r0, r5
 8004f5c:	f000 f888 	bl	8005070 <__swsetup_r>
 8004f60:	2800      	cmp	r0, #0
 8004f62:	d0dd      	beq.n	8004f20 <_puts_r+0x40>
 8004f64:	f04f 35ff 	mov.w	r5, #4294967295
 8004f68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004f6a:	07da      	lsls	r2, r3, #31
 8004f6c:	d405      	bmi.n	8004f7a <_puts_r+0x9a>
 8004f6e:	89a3      	ldrh	r3, [r4, #12]
 8004f70:	059b      	lsls	r3, r3, #22
 8004f72:	d402      	bmi.n	8004f7a <_puts_r+0x9a>
 8004f74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f76:	f000 faa2 	bl	80054be <__retarget_lock_release_recursive>
 8004f7a:	4628      	mov	r0, r5
 8004f7c:	bd70      	pop	{r4, r5, r6, pc}
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	da04      	bge.n	8004f8c <_puts_r+0xac>
 8004f82:	69a2      	ldr	r2, [r4, #24]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	dc06      	bgt.n	8004f96 <_puts_r+0xb6>
 8004f88:	290a      	cmp	r1, #10
 8004f8a:	d004      	beq.n	8004f96 <_puts_r+0xb6>
 8004f8c:	6823      	ldr	r3, [r4, #0]
 8004f8e:	1c5a      	adds	r2, r3, #1
 8004f90:	6022      	str	r2, [r4, #0]
 8004f92:	7019      	strb	r1, [r3, #0]
 8004f94:	e7c5      	b.n	8004f22 <_puts_r+0x42>
 8004f96:	4622      	mov	r2, r4
 8004f98:	4628      	mov	r0, r5
 8004f9a:	f000 f817 	bl	8004fcc <__swbuf_r>
 8004f9e:	3001      	adds	r0, #1
 8004fa0:	d1bf      	bne.n	8004f22 <_puts_r+0x42>
 8004fa2:	e7df      	b.n	8004f64 <_puts_r+0x84>
 8004fa4:	6823      	ldr	r3, [r4, #0]
 8004fa6:	250a      	movs	r5, #10
 8004fa8:	1c5a      	adds	r2, r3, #1
 8004faa:	6022      	str	r2, [r4, #0]
 8004fac:	701d      	strb	r5, [r3, #0]
 8004fae:	e7db      	b.n	8004f68 <_puts_r+0x88>
 8004fb0:	08006814 	.word	0x08006814
 8004fb4:	08006834 	.word	0x08006834
 8004fb8:	080067f4 	.word	0x080067f4

08004fbc <puts>:
 8004fbc:	4b02      	ldr	r3, [pc, #8]	; (8004fc8 <puts+0xc>)
 8004fbe:	4601      	mov	r1, r0
 8004fc0:	6818      	ldr	r0, [r3, #0]
 8004fc2:	f7ff bf8d 	b.w	8004ee0 <_puts_r>
 8004fc6:	bf00      	nop
 8004fc8:	200009cc 	.word	0x200009cc

08004fcc <__swbuf_r>:
 8004fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fce:	460e      	mov	r6, r1
 8004fd0:	4614      	mov	r4, r2
 8004fd2:	4605      	mov	r5, r0
 8004fd4:	b118      	cbz	r0, 8004fde <__swbuf_r+0x12>
 8004fd6:	6983      	ldr	r3, [r0, #24]
 8004fd8:	b90b      	cbnz	r3, 8004fde <__swbuf_r+0x12>
 8004fda:	f000 f9d1 	bl	8005380 <__sinit>
 8004fde:	4b21      	ldr	r3, [pc, #132]	; (8005064 <__swbuf_r+0x98>)
 8004fe0:	429c      	cmp	r4, r3
 8004fe2:	d12b      	bne.n	800503c <__swbuf_r+0x70>
 8004fe4:	686c      	ldr	r4, [r5, #4]
 8004fe6:	69a3      	ldr	r3, [r4, #24]
 8004fe8:	60a3      	str	r3, [r4, #8]
 8004fea:	89a3      	ldrh	r3, [r4, #12]
 8004fec:	071a      	lsls	r2, r3, #28
 8004fee:	d52f      	bpl.n	8005050 <__swbuf_r+0x84>
 8004ff0:	6923      	ldr	r3, [r4, #16]
 8004ff2:	b36b      	cbz	r3, 8005050 <__swbuf_r+0x84>
 8004ff4:	6923      	ldr	r3, [r4, #16]
 8004ff6:	6820      	ldr	r0, [r4, #0]
 8004ff8:	1ac0      	subs	r0, r0, r3
 8004ffa:	6963      	ldr	r3, [r4, #20]
 8004ffc:	b2f6      	uxtb	r6, r6
 8004ffe:	4283      	cmp	r3, r0
 8005000:	4637      	mov	r7, r6
 8005002:	dc04      	bgt.n	800500e <__swbuf_r+0x42>
 8005004:	4621      	mov	r1, r4
 8005006:	4628      	mov	r0, r5
 8005008:	f000 f926 	bl	8005258 <_fflush_r>
 800500c:	bb30      	cbnz	r0, 800505c <__swbuf_r+0x90>
 800500e:	68a3      	ldr	r3, [r4, #8]
 8005010:	3b01      	subs	r3, #1
 8005012:	60a3      	str	r3, [r4, #8]
 8005014:	6823      	ldr	r3, [r4, #0]
 8005016:	1c5a      	adds	r2, r3, #1
 8005018:	6022      	str	r2, [r4, #0]
 800501a:	701e      	strb	r6, [r3, #0]
 800501c:	6963      	ldr	r3, [r4, #20]
 800501e:	3001      	adds	r0, #1
 8005020:	4283      	cmp	r3, r0
 8005022:	d004      	beq.n	800502e <__swbuf_r+0x62>
 8005024:	89a3      	ldrh	r3, [r4, #12]
 8005026:	07db      	lsls	r3, r3, #31
 8005028:	d506      	bpl.n	8005038 <__swbuf_r+0x6c>
 800502a:	2e0a      	cmp	r6, #10
 800502c:	d104      	bne.n	8005038 <__swbuf_r+0x6c>
 800502e:	4621      	mov	r1, r4
 8005030:	4628      	mov	r0, r5
 8005032:	f000 f911 	bl	8005258 <_fflush_r>
 8005036:	b988      	cbnz	r0, 800505c <__swbuf_r+0x90>
 8005038:	4638      	mov	r0, r7
 800503a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800503c:	4b0a      	ldr	r3, [pc, #40]	; (8005068 <__swbuf_r+0x9c>)
 800503e:	429c      	cmp	r4, r3
 8005040:	d101      	bne.n	8005046 <__swbuf_r+0x7a>
 8005042:	68ac      	ldr	r4, [r5, #8]
 8005044:	e7cf      	b.n	8004fe6 <__swbuf_r+0x1a>
 8005046:	4b09      	ldr	r3, [pc, #36]	; (800506c <__swbuf_r+0xa0>)
 8005048:	429c      	cmp	r4, r3
 800504a:	bf08      	it	eq
 800504c:	68ec      	ldreq	r4, [r5, #12]
 800504e:	e7ca      	b.n	8004fe6 <__swbuf_r+0x1a>
 8005050:	4621      	mov	r1, r4
 8005052:	4628      	mov	r0, r5
 8005054:	f000 f80c 	bl	8005070 <__swsetup_r>
 8005058:	2800      	cmp	r0, #0
 800505a:	d0cb      	beq.n	8004ff4 <__swbuf_r+0x28>
 800505c:	f04f 37ff 	mov.w	r7, #4294967295
 8005060:	e7ea      	b.n	8005038 <__swbuf_r+0x6c>
 8005062:	bf00      	nop
 8005064:	08006814 	.word	0x08006814
 8005068:	08006834 	.word	0x08006834
 800506c:	080067f4 	.word	0x080067f4

08005070 <__swsetup_r>:
 8005070:	4b32      	ldr	r3, [pc, #200]	; (800513c <__swsetup_r+0xcc>)
 8005072:	b570      	push	{r4, r5, r6, lr}
 8005074:	681d      	ldr	r5, [r3, #0]
 8005076:	4606      	mov	r6, r0
 8005078:	460c      	mov	r4, r1
 800507a:	b125      	cbz	r5, 8005086 <__swsetup_r+0x16>
 800507c:	69ab      	ldr	r3, [r5, #24]
 800507e:	b913      	cbnz	r3, 8005086 <__swsetup_r+0x16>
 8005080:	4628      	mov	r0, r5
 8005082:	f000 f97d 	bl	8005380 <__sinit>
 8005086:	4b2e      	ldr	r3, [pc, #184]	; (8005140 <__swsetup_r+0xd0>)
 8005088:	429c      	cmp	r4, r3
 800508a:	d10f      	bne.n	80050ac <__swsetup_r+0x3c>
 800508c:	686c      	ldr	r4, [r5, #4]
 800508e:	89a3      	ldrh	r3, [r4, #12]
 8005090:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005094:	0719      	lsls	r1, r3, #28
 8005096:	d42c      	bmi.n	80050f2 <__swsetup_r+0x82>
 8005098:	06dd      	lsls	r5, r3, #27
 800509a:	d411      	bmi.n	80050c0 <__swsetup_r+0x50>
 800509c:	2309      	movs	r3, #9
 800509e:	6033      	str	r3, [r6, #0]
 80050a0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80050a4:	81a3      	strh	r3, [r4, #12]
 80050a6:	f04f 30ff 	mov.w	r0, #4294967295
 80050aa:	e03e      	b.n	800512a <__swsetup_r+0xba>
 80050ac:	4b25      	ldr	r3, [pc, #148]	; (8005144 <__swsetup_r+0xd4>)
 80050ae:	429c      	cmp	r4, r3
 80050b0:	d101      	bne.n	80050b6 <__swsetup_r+0x46>
 80050b2:	68ac      	ldr	r4, [r5, #8]
 80050b4:	e7eb      	b.n	800508e <__swsetup_r+0x1e>
 80050b6:	4b24      	ldr	r3, [pc, #144]	; (8005148 <__swsetup_r+0xd8>)
 80050b8:	429c      	cmp	r4, r3
 80050ba:	bf08      	it	eq
 80050bc:	68ec      	ldreq	r4, [r5, #12]
 80050be:	e7e6      	b.n	800508e <__swsetup_r+0x1e>
 80050c0:	0758      	lsls	r0, r3, #29
 80050c2:	d512      	bpl.n	80050ea <__swsetup_r+0x7a>
 80050c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80050c6:	b141      	cbz	r1, 80050da <__swsetup_r+0x6a>
 80050c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80050cc:	4299      	cmp	r1, r3
 80050ce:	d002      	beq.n	80050d6 <__swsetup_r+0x66>
 80050d0:	4630      	mov	r0, r6
 80050d2:	f000 fa59 	bl	8005588 <_free_r>
 80050d6:	2300      	movs	r3, #0
 80050d8:	6363      	str	r3, [r4, #52]	; 0x34
 80050da:	89a3      	ldrh	r3, [r4, #12]
 80050dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80050e0:	81a3      	strh	r3, [r4, #12]
 80050e2:	2300      	movs	r3, #0
 80050e4:	6063      	str	r3, [r4, #4]
 80050e6:	6923      	ldr	r3, [r4, #16]
 80050e8:	6023      	str	r3, [r4, #0]
 80050ea:	89a3      	ldrh	r3, [r4, #12]
 80050ec:	f043 0308 	orr.w	r3, r3, #8
 80050f0:	81a3      	strh	r3, [r4, #12]
 80050f2:	6923      	ldr	r3, [r4, #16]
 80050f4:	b94b      	cbnz	r3, 800510a <__swsetup_r+0x9a>
 80050f6:	89a3      	ldrh	r3, [r4, #12]
 80050f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80050fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005100:	d003      	beq.n	800510a <__swsetup_r+0x9a>
 8005102:	4621      	mov	r1, r4
 8005104:	4630      	mov	r0, r6
 8005106:	f000 f9ff 	bl	8005508 <__smakebuf_r>
 800510a:	89a0      	ldrh	r0, [r4, #12]
 800510c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005110:	f010 0301 	ands.w	r3, r0, #1
 8005114:	d00a      	beq.n	800512c <__swsetup_r+0xbc>
 8005116:	2300      	movs	r3, #0
 8005118:	60a3      	str	r3, [r4, #8]
 800511a:	6963      	ldr	r3, [r4, #20]
 800511c:	425b      	negs	r3, r3
 800511e:	61a3      	str	r3, [r4, #24]
 8005120:	6923      	ldr	r3, [r4, #16]
 8005122:	b943      	cbnz	r3, 8005136 <__swsetup_r+0xc6>
 8005124:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005128:	d1ba      	bne.n	80050a0 <__swsetup_r+0x30>
 800512a:	bd70      	pop	{r4, r5, r6, pc}
 800512c:	0781      	lsls	r1, r0, #30
 800512e:	bf58      	it	pl
 8005130:	6963      	ldrpl	r3, [r4, #20]
 8005132:	60a3      	str	r3, [r4, #8]
 8005134:	e7f4      	b.n	8005120 <__swsetup_r+0xb0>
 8005136:	2000      	movs	r0, #0
 8005138:	e7f7      	b.n	800512a <__swsetup_r+0xba>
 800513a:	bf00      	nop
 800513c:	200009cc 	.word	0x200009cc
 8005140:	08006814 	.word	0x08006814
 8005144:	08006834 	.word	0x08006834
 8005148:	080067f4 	.word	0x080067f4

0800514c <__sflush_r>:
 800514c:	898a      	ldrh	r2, [r1, #12]
 800514e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005152:	4605      	mov	r5, r0
 8005154:	0710      	lsls	r0, r2, #28
 8005156:	460c      	mov	r4, r1
 8005158:	d458      	bmi.n	800520c <__sflush_r+0xc0>
 800515a:	684b      	ldr	r3, [r1, #4]
 800515c:	2b00      	cmp	r3, #0
 800515e:	dc05      	bgt.n	800516c <__sflush_r+0x20>
 8005160:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005162:	2b00      	cmp	r3, #0
 8005164:	dc02      	bgt.n	800516c <__sflush_r+0x20>
 8005166:	2000      	movs	r0, #0
 8005168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800516c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800516e:	2e00      	cmp	r6, #0
 8005170:	d0f9      	beq.n	8005166 <__sflush_r+0x1a>
 8005172:	2300      	movs	r3, #0
 8005174:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005178:	682f      	ldr	r7, [r5, #0]
 800517a:	602b      	str	r3, [r5, #0]
 800517c:	d032      	beq.n	80051e4 <__sflush_r+0x98>
 800517e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005180:	89a3      	ldrh	r3, [r4, #12]
 8005182:	075a      	lsls	r2, r3, #29
 8005184:	d505      	bpl.n	8005192 <__sflush_r+0x46>
 8005186:	6863      	ldr	r3, [r4, #4]
 8005188:	1ac0      	subs	r0, r0, r3
 800518a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800518c:	b10b      	cbz	r3, 8005192 <__sflush_r+0x46>
 800518e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005190:	1ac0      	subs	r0, r0, r3
 8005192:	2300      	movs	r3, #0
 8005194:	4602      	mov	r2, r0
 8005196:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005198:	6a21      	ldr	r1, [r4, #32]
 800519a:	4628      	mov	r0, r5
 800519c:	47b0      	blx	r6
 800519e:	1c43      	adds	r3, r0, #1
 80051a0:	89a3      	ldrh	r3, [r4, #12]
 80051a2:	d106      	bne.n	80051b2 <__sflush_r+0x66>
 80051a4:	6829      	ldr	r1, [r5, #0]
 80051a6:	291d      	cmp	r1, #29
 80051a8:	d82c      	bhi.n	8005204 <__sflush_r+0xb8>
 80051aa:	4a2a      	ldr	r2, [pc, #168]	; (8005254 <__sflush_r+0x108>)
 80051ac:	40ca      	lsrs	r2, r1
 80051ae:	07d6      	lsls	r6, r2, #31
 80051b0:	d528      	bpl.n	8005204 <__sflush_r+0xb8>
 80051b2:	2200      	movs	r2, #0
 80051b4:	6062      	str	r2, [r4, #4]
 80051b6:	04d9      	lsls	r1, r3, #19
 80051b8:	6922      	ldr	r2, [r4, #16]
 80051ba:	6022      	str	r2, [r4, #0]
 80051bc:	d504      	bpl.n	80051c8 <__sflush_r+0x7c>
 80051be:	1c42      	adds	r2, r0, #1
 80051c0:	d101      	bne.n	80051c6 <__sflush_r+0x7a>
 80051c2:	682b      	ldr	r3, [r5, #0]
 80051c4:	b903      	cbnz	r3, 80051c8 <__sflush_r+0x7c>
 80051c6:	6560      	str	r0, [r4, #84]	; 0x54
 80051c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80051ca:	602f      	str	r7, [r5, #0]
 80051cc:	2900      	cmp	r1, #0
 80051ce:	d0ca      	beq.n	8005166 <__sflush_r+0x1a>
 80051d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80051d4:	4299      	cmp	r1, r3
 80051d6:	d002      	beq.n	80051de <__sflush_r+0x92>
 80051d8:	4628      	mov	r0, r5
 80051da:	f000 f9d5 	bl	8005588 <_free_r>
 80051de:	2000      	movs	r0, #0
 80051e0:	6360      	str	r0, [r4, #52]	; 0x34
 80051e2:	e7c1      	b.n	8005168 <__sflush_r+0x1c>
 80051e4:	6a21      	ldr	r1, [r4, #32]
 80051e6:	2301      	movs	r3, #1
 80051e8:	4628      	mov	r0, r5
 80051ea:	47b0      	blx	r6
 80051ec:	1c41      	adds	r1, r0, #1
 80051ee:	d1c7      	bne.n	8005180 <__sflush_r+0x34>
 80051f0:	682b      	ldr	r3, [r5, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d0c4      	beq.n	8005180 <__sflush_r+0x34>
 80051f6:	2b1d      	cmp	r3, #29
 80051f8:	d001      	beq.n	80051fe <__sflush_r+0xb2>
 80051fa:	2b16      	cmp	r3, #22
 80051fc:	d101      	bne.n	8005202 <__sflush_r+0xb6>
 80051fe:	602f      	str	r7, [r5, #0]
 8005200:	e7b1      	b.n	8005166 <__sflush_r+0x1a>
 8005202:	89a3      	ldrh	r3, [r4, #12]
 8005204:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005208:	81a3      	strh	r3, [r4, #12]
 800520a:	e7ad      	b.n	8005168 <__sflush_r+0x1c>
 800520c:	690f      	ldr	r7, [r1, #16]
 800520e:	2f00      	cmp	r7, #0
 8005210:	d0a9      	beq.n	8005166 <__sflush_r+0x1a>
 8005212:	0793      	lsls	r3, r2, #30
 8005214:	680e      	ldr	r6, [r1, #0]
 8005216:	bf08      	it	eq
 8005218:	694b      	ldreq	r3, [r1, #20]
 800521a:	600f      	str	r7, [r1, #0]
 800521c:	bf18      	it	ne
 800521e:	2300      	movne	r3, #0
 8005220:	eba6 0807 	sub.w	r8, r6, r7
 8005224:	608b      	str	r3, [r1, #8]
 8005226:	f1b8 0f00 	cmp.w	r8, #0
 800522a:	dd9c      	ble.n	8005166 <__sflush_r+0x1a>
 800522c:	6a21      	ldr	r1, [r4, #32]
 800522e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005230:	4643      	mov	r3, r8
 8005232:	463a      	mov	r2, r7
 8005234:	4628      	mov	r0, r5
 8005236:	47b0      	blx	r6
 8005238:	2800      	cmp	r0, #0
 800523a:	dc06      	bgt.n	800524a <__sflush_r+0xfe>
 800523c:	89a3      	ldrh	r3, [r4, #12]
 800523e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005242:	81a3      	strh	r3, [r4, #12]
 8005244:	f04f 30ff 	mov.w	r0, #4294967295
 8005248:	e78e      	b.n	8005168 <__sflush_r+0x1c>
 800524a:	4407      	add	r7, r0
 800524c:	eba8 0800 	sub.w	r8, r8, r0
 8005250:	e7e9      	b.n	8005226 <__sflush_r+0xda>
 8005252:	bf00      	nop
 8005254:	20400001 	.word	0x20400001

08005258 <_fflush_r>:
 8005258:	b538      	push	{r3, r4, r5, lr}
 800525a:	690b      	ldr	r3, [r1, #16]
 800525c:	4605      	mov	r5, r0
 800525e:	460c      	mov	r4, r1
 8005260:	b913      	cbnz	r3, 8005268 <_fflush_r+0x10>
 8005262:	2500      	movs	r5, #0
 8005264:	4628      	mov	r0, r5
 8005266:	bd38      	pop	{r3, r4, r5, pc}
 8005268:	b118      	cbz	r0, 8005272 <_fflush_r+0x1a>
 800526a:	6983      	ldr	r3, [r0, #24]
 800526c:	b90b      	cbnz	r3, 8005272 <_fflush_r+0x1a>
 800526e:	f000 f887 	bl	8005380 <__sinit>
 8005272:	4b14      	ldr	r3, [pc, #80]	; (80052c4 <_fflush_r+0x6c>)
 8005274:	429c      	cmp	r4, r3
 8005276:	d11b      	bne.n	80052b0 <_fflush_r+0x58>
 8005278:	686c      	ldr	r4, [r5, #4]
 800527a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d0ef      	beq.n	8005262 <_fflush_r+0xa>
 8005282:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005284:	07d0      	lsls	r0, r2, #31
 8005286:	d404      	bmi.n	8005292 <_fflush_r+0x3a>
 8005288:	0599      	lsls	r1, r3, #22
 800528a:	d402      	bmi.n	8005292 <_fflush_r+0x3a>
 800528c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800528e:	f000 f915 	bl	80054bc <__retarget_lock_acquire_recursive>
 8005292:	4628      	mov	r0, r5
 8005294:	4621      	mov	r1, r4
 8005296:	f7ff ff59 	bl	800514c <__sflush_r>
 800529a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800529c:	07da      	lsls	r2, r3, #31
 800529e:	4605      	mov	r5, r0
 80052a0:	d4e0      	bmi.n	8005264 <_fflush_r+0xc>
 80052a2:	89a3      	ldrh	r3, [r4, #12]
 80052a4:	059b      	lsls	r3, r3, #22
 80052a6:	d4dd      	bmi.n	8005264 <_fflush_r+0xc>
 80052a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052aa:	f000 f908 	bl	80054be <__retarget_lock_release_recursive>
 80052ae:	e7d9      	b.n	8005264 <_fflush_r+0xc>
 80052b0:	4b05      	ldr	r3, [pc, #20]	; (80052c8 <_fflush_r+0x70>)
 80052b2:	429c      	cmp	r4, r3
 80052b4:	d101      	bne.n	80052ba <_fflush_r+0x62>
 80052b6:	68ac      	ldr	r4, [r5, #8]
 80052b8:	e7df      	b.n	800527a <_fflush_r+0x22>
 80052ba:	4b04      	ldr	r3, [pc, #16]	; (80052cc <_fflush_r+0x74>)
 80052bc:	429c      	cmp	r4, r3
 80052be:	bf08      	it	eq
 80052c0:	68ec      	ldreq	r4, [r5, #12]
 80052c2:	e7da      	b.n	800527a <_fflush_r+0x22>
 80052c4:	08006814 	.word	0x08006814
 80052c8:	08006834 	.word	0x08006834
 80052cc:	080067f4 	.word	0x080067f4

080052d0 <std>:
 80052d0:	2300      	movs	r3, #0
 80052d2:	b510      	push	{r4, lr}
 80052d4:	4604      	mov	r4, r0
 80052d6:	e9c0 3300 	strd	r3, r3, [r0]
 80052da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80052de:	6083      	str	r3, [r0, #8]
 80052e0:	8181      	strh	r1, [r0, #12]
 80052e2:	6643      	str	r3, [r0, #100]	; 0x64
 80052e4:	81c2      	strh	r2, [r0, #14]
 80052e6:	6183      	str	r3, [r0, #24]
 80052e8:	4619      	mov	r1, r3
 80052ea:	2208      	movs	r2, #8
 80052ec:	305c      	adds	r0, #92	; 0x5c
 80052ee:	f7ff fdc1 	bl	8004e74 <memset>
 80052f2:	4b05      	ldr	r3, [pc, #20]	; (8005308 <std+0x38>)
 80052f4:	6263      	str	r3, [r4, #36]	; 0x24
 80052f6:	4b05      	ldr	r3, [pc, #20]	; (800530c <std+0x3c>)
 80052f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80052fa:	4b05      	ldr	r3, [pc, #20]	; (8005310 <std+0x40>)
 80052fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80052fe:	4b05      	ldr	r3, [pc, #20]	; (8005314 <std+0x44>)
 8005300:	6224      	str	r4, [r4, #32]
 8005302:	6323      	str	r3, [r4, #48]	; 0x30
 8005304:	bd10      	pop	{r4, pc}
 8005306:	bf00      	nop
 8005308:	08005d69 	.word	0x08005d69
 800530c:	08005d8b 	.word	0x08005d8b
 8005310:	08005dc3 	.word	0x08005dc3
 8005314:	08005de7 	.word	0x08005de7

08005318 <_cleanup_r>:
 8005318:	4901      	ldr	r1, [pc, #4]	; (8005320 <_cleanup_r+0x8>)
 800531a:	f000 b8af 	b.w	800547c <_fwalk_reent>
 800531e:	bf00      	nop
 8005320:	08005259 	.word	0x08005259

08005324 <__sfmoreglue>:
 8005324:	b570      	push	{r4, r5, r6, lr}
 8005326:	1e4a      	subs	r2, r1, #1
 8005328:	2568      	movs	r5, #104	; 0x68
 800532a:	4355      	muls	r5, r2
 800532c:	460e      	mov	r6, r1
 800532e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005332:	f000 f979 	bl	8005628 <_malloc_r>
 8005336:	4604      	mov	r4, r0
 8005338:	b140      	cbz	r0, 800534c <__sfmoreglue+0x28>
 800533a:	2100      	movs	r1, #0
 800533c:	e9c0 1600 	strd	r1, r6, [r0]
 8005340:	300c      	adds	r0, #12
 8005342:	60a0      	str	r0, [r4, #8]
 8005344:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005348:	f7ff fd94 	bl	8004e74 <memset>
 800534c:	4620      	mov	r0, r4
 800534e:	bd70      	pop	{r4, r5, r6, pc}

08005350 <__sfp_lock_acquire>:
 8005350:	4801      	ldr	r0, [pc, #4]	; (8005358 <__sfp_lock_acquire+0x8>)
 8005352:	f000 b8b3 	b.w	80054bc <__retarget_lock_acquire_recursive>
 8005356:	bf00      	nop
 8005358:	20000be0 	.word	0x20000be0

0800535c <__sfp_lock_release>:
 800535c:	4801      	ldr	r0, [pc, #4]	; (8005364 <__sfp_lock_release+0x8>)
 800535e:	f000 b8ae 	b.w	80054be <__retarget_lock_release_recursive>
 8005362:	bf00      	nop
 8005364:	20000be0 	.word	0x20000be0

08005368 <__sinit_lock_acquire>:
 8005368:	4801      	ldr	r0, [pc, #4]	; (8005370 <__sinit_lock_acquire+0x8>)
 800536a:	f000 b8a7 	b.w	80054bc <__retarget_lock_acquire_recursive>
 800536e:	bf00      	nop
 8005370:	20000bdb 	.word	0x20000bdb

08005374 <__sinit_lock_release>:
 8005374:	4801      	ldr	r0, [pc, #4]	; (800537c <__sinit_lock_release+0x8>)
 8005376:	f000 b8a2 	b.w	80054be <__retarget_lock_release_recursive>
 800537a:	bf00      	nop
 800537c:	20000bdb 	.word	0x20000bdb

08005380 <__sinit>:
 8005380:	b510      	push	{r4, lr}
 8005382:	4604      	mov	r4, r0
 8005384:	f7ff fff0 	bl	8005368 <__sinit_lock_acquire>
 8005388:	69a3      	ldr	r3, [r4, #24]
 800538a:	b11b      	cbz	r3, 8005394 <__sinit+0x14>
 800538c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005390:	f7ff bff0 	b.w	8005374 <__sinit_lock_release>
 8005394:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005398:	6523      	str	r3, [r4, #80]	; 0x50
 800539a:	4b13      	ldr	r3, [pc, #76]	; (80053e8 <__sinit+0x68>)
 800539c:	4a13      	ldr	r2, [pc, #76]	; (80053ec <__sinit+0x6c>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	62a2      	str	r2, [r4, #40]	; 0x28
 80053a2:	42a3      	cmp	r3, r4
 80053a4:	bf04      	itt	eq
 80053a6:	2301      	moveq	r3, #1
 80053a8:	61a3      	streq	r3, [r4, #24]
 80053aa:	4620      	mov	r0, r4
 80053ac:	f000 f820 	bl	80053f0 <__sfp>
 80053b0:	6060      	str	r0, [r4, #4]
 80053b2:	4620      	mov	r0, r4
 80053b4:	f000 f81c 	bl	80053f0 <__sfp>
 80053b8:	60a0      	str	r0, [r4, #8]
 80053ba:	4620      	mov	r0, r4
 80053bc:	f000 f818 	bl	80053f0 <__sfp>
 80053c0:	2200      	movs	r2, #0
 80053c2:	60e0      	str	r0, [r4, #12]
 80053c4:	2104      	movs	r1, #4
 80053c6:	6860      	ldr	r0, [r4, #4]
 80053c8:	f7ff ff82 	bl	80052d0 <std>
 80053cc:	68a0      	ldr	r0, [r4, #8]
 80053ce:	2201      	movs	r2, #1
 80053d0:	2109      	movs	r1, #9
 80053d2:	f7ff ff7d 	bl	80052d0 <std>
 80053d6:	68e0      	ldr	r0, [r4, #12]
 80053d8:	2202      	movs	r2, #2
 80053da:	2112      	movs	r1, #18
 80053dc:	f7ff ff78 	bl	80052d0 <std>
 80053e0:	2301      	movs	r3, #1
 80053e2:	61a3      	str	r3, [r4, #24]
 80053e4:	e7d2      	b.n	800538c <__sinit+0xc>
 80053e6:	bf00      	nop
 80053e8:	080067f0 	.word	0x080067f0
 80053ec:	08005319 	.word	0x08005319

080053f0 <__sfp>:
 80053f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053f2:	4607      	mov	r7, r0
 80053f4:	f7ff ffac 	bl	8005350 <__sfp_lock_acquire>
 80053f8:	4b1e      	ldr	r3, [pc, #120]	; (8005474 <__sfp+0x84>)
 80053fa:	681e      	ldr	r6, [r3, #0]
 80053fc:	69b3      	ldr	r3, [r6, #24]
 80053fe:	b913      	cbnz	r3, 8005406 <__sfp+0x16>
 8005400:	4630      	mov	r0, r6
 8005402:	f7ff ffbd 	bl	8005380 <__sinit>
 8005406:	3648      	adds	r6, #72	; 0x48
 8005408:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800540c:	3b01      	subs	r3, #1
 800540e:	d503      	bpl.n	8005418 <__sfp+0x28>
 8005410:	6833      	ldr	r3, [r6, #0]
 8005412:	b30b      	cbz	r3, 8005458 <__sfp+0x68>
 8005414:	6836      	ldr	r6, [r6, #0]
 8005416:	e7f7      	b.n	8005408 <__sfp+0x18>
 8005418:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800541c:	b9d5      	cbnz	r5, 8005454 <__sfp+0x64>
 800541e:	4b16      	ldr	r3, [pc, #88]	; (8005478 <__sfp+0x88>)
 8005420:	60e3      	str	r3, [r4, #12]
 8005422:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005426:	6665      	str	r5, [r4, #100]	; 0x64
 8005428:	f000 f847 	bl	80054ba <__retarget_lock_init_recursive>
 800542c:	f7ff ff96 	bl	800535c <__sfp_lock_release>
 8005430:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005434:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005438:	6025      	str	r5, [r4, #0]
 800543a:	61a5      	str	r5, [r4, #24]
 800543c:	2208      	movs	r2, #8
 800543e:	4629      	mov	r1, r5
 8005440:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005444:	f7ff fd16 	bl	8004e74 <memset>
 8005448:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800544c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005450:	4620      	mov	r0, r4
 8005452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005454:	3468      	adds	r4, #104	; 0x68
 8005456:	e7d9      	b.n	800540c <__sfp+0x1c>
 8005458:	2104      	movs	r1, #4
 800545a:	4638      	mov	r0, r7
 800545c:	f7ff ff62 	bl	8005324 <__sfmoreglue>
 8005460:	4604      	mov	r4, r0
 8005462:	6030      	str	r0, [r6, #0]
 8005464:	2800      	cmp	r0, #0
 8005466:	d1d5      	bne.n	8005414 <__sfp+0x24>
 8005468:	f7ff ff78 	bl	800535c <__sfp_lock_release>
 800546c:	230c      	movs	r3, #12
 800546e:	603b      	str	r3, [r7, #0]
 8005470:	e7ee      	b.n	8005450 <__sfp+0x60>
 8005472:	bf00      	nop
 8005474:	080067f0 	.word	0x080067f0
 8005478:	ffff0001 	.word	0xffff0001

0800547c <_fwalk_reent>:
 800547c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005480:	4606      	mov	r6, r0
 8005482:	4688      	mov	r8, r1
 8005484:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005488:	2700      	movs	r7, #0
 800548a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800548e:	f1b9 0901 	subs.w	r9, r9, #1
 8005492:	d505      	bpl.n	80054a0 <_fwalk_reent+0x24>
 8005494:	6824      	ldr	r4, [r4, #0]
 8005496:	2c00      	cmp	r4, #0
 8005498:	d1f7      	bne.n	800548a <_fwalk_reent+0xe>
 800549a:	4638      	mov	r0, r7
 800549c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054a0:	89ab      	ldrh	r3, [r5, #12]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d907      	bls.n	80054b6 <_fwalk_reent+0x3a>
 80054a6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80054aa:	3301      	adds	r3, #1
 80054ac:	d003      	beq.n	80054b6 <_fwalk_reent+0x3a>
 80054ae:	4629      	mov	r1, r5
 80054b0:	4630      	mov	r0, r6
 80054b2:	47c0      	blx	r8
 80054b4:	4307      	orrs	r7, r0
 80054b6:	3568      	adds	r5, #104	; 0x68
 80054b8:	e7e9      	b.n	800548e <_fwalk_reent+0x12>

080054ba <__retarget_lock_init_recursive>:
 80054ba:	4770      	bx	lr

080054bc <__retarget_lock_acquire_recursive>:
 80054bc:	4770      	bx	lr

080054be <__retarget_lock_release_recursive>:
 80054be:	4770      	bx	lr

080054c0 <__swhatbuf_r>:
 80054c0:	b570      	push	{r4, r5, r6, lr}
 80054c2:	460e      	mov	r6, r1
 80054c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054c8:	2900      	cmp	r1, #0
 80054ca:	b096      	sub	sp, #88	; 0x58
 80054cc:	4614      	mov	r4, r2
 80054ce:	461d      	mov	r5, r3
 80054d0:	da07      	bge.n	80054e2 <__swhatbuf_r+0x22>
 80054d2:	2300      	movs	r3, #0
 80054d4:	602b      	str	r3, [r5, #0]
 80054d6:	89b3      	ldrh	r3, [r6, #12]
 80054d8:	061a      	lsls	r2, r3, #24
 80054da:	d410      	bmi.n	80054fe <__swhatbuf_r+0x3e>
 80054dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054e0:	e00e      	b.n	8005500 <__swhatbuf_r+0x40>
 80054e2:	466a      	mov	r2, sp
 80054e4:	f000 fca6 	bl	8005e34 <_fstat_r>
 80054e8:	2800      	cmp	r0, #0
 80054ea:	dbf2      	blt.n	80054d2 <__swhatbuf_r+0x12>
 80054ec:	9a01      	ldr	r2, [sp, #4]
 80054ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80054f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80054f6:	425a      	negs	r2, r3
 80054f8:	415a      	adcs	r2, r3
 80054fa:	602a      	str	r2, [r5, #0]
 80054fc:	e7ee      	b.n	80054dc <__swhatbuf_r+0x1c>
 80054fe:	2340      	movs	r3, #64	; 0x40
 8005500:	2000      	movs	r0, #0
 8005502:	6023      	str	r3, [r4, #0]
 8005504:	b016      	add	sp, #88	; 0x58
 8005506:	bd70      	pop	{r4, r5, r6, pc}

08005508 <__smakebuf_r>:
 8005508:	898b      	ldrh	r3, [r1, #12]
 800550a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800550c:	079d      	lsls	r5, r3, #30
 800550e:	4606      	mov	r6, r0
 8005510:	460c      	mov	r4, r1
 8005512:	d507      	bpl.n	8005524 <__smakebuf_r+0x1c>
 8005514:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005518:	6023      	str	r3, [r4, #0]
 800551a:	6123      	str	r3, [r4, #16]
 800551c:	2301      	movs	r3, #1
 800551e:	6163      	str	r3, [r4, #20]
 8005520:	b002      	add	sp, #8
 8005522:	bd70      	pop	{r4, r5, r6, pc}
 8005524:	ab01      	add	r3, sp, #4
 8005526:	466a      	mov	r2, sp
 8005528:	f7ff ffca 	bl	80054c0 <__swhatbuf_r>
 800552c:	9900      	ldr	r1, [sp, #0]
 800552e:	4605      	mov	r5, r0
 8005530:	4630      	mov	r0, r6
 8005532:	f000 f879 	bl	8005628 <_malloc_r>
 8005536:	b948      	cbnz	r0, 800554c <__smakebuf_r+0x44>
 8005538:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800553c:	059a      	lsls	r2, r3, #22
 800553e:	d4ef      	bmi.n	8005520 <__smakebuf_r+0x18>
 8005540:	f023 0303 	bic.w	r3, r3, #3
 8005544:	f043 0302 	orr.w	r3, r3, #2
 8005548:	81a3      	strh	r3, [r4, #12]
 800554a:	e7e3      	b.n	8005514 <__smakebuf_r+0xc>
 800554c:	4b0d      	ldr	r3, [pc, #52]	; (8005584 <__smakebuf_r+0x7c>)
 800554e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005550:	89a3      	ldrh	r3, [r4, #12]
 8005552:	6020      	str	r0, [r4, #0]
 8005554:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005558:	81a3      	strh	r3, [r4, #12]
 800555a:	9b00      	ldr	r3, [sp, #0]
 800555c:	6163      	str	r3, [r4, #20]
 800555e:	9b01      	ldr	r3, [sp, #4]
 8005560:	6120      	str	r0, [r4, #16]
 8005562:	b15b      	cbz	r3, 800557c <__smakebuf_r+0x74>
 8005564:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005568:	4630      	mov	r0, r6
 800556a:	f000 fc75 	bl	8005e58 <_isatty_r>
 800556e:	b128      	cbz	r0, 800557c <__smakebuf_r+0x74>
 8005570:	89a3      	ldrh	r3, [r4, #12]
 8005572:	f023 0303 	bic.w	r3, r3, #3
 8005576:	f043 0301 	orr.w	r3, r3, #1
 800557a:	81a3      	strh	r3, [r4, #12]
 800557c:	89a0      	ldrh	r0, [r4, #12]
 800557e:	4305      	orrs	r5, r0
 8005580:	81a5      	strh	r5, [r4, #12]
 8005582:	e7cd      	b.n	8005520 <__smakebuf_r+0x18>
 8005584:	08005319 	.word	0x08005319

08005588 <_free_r>:
 8005588:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800558a:	2900      	cmp	r1, #0
 800558c:	d048      	beq.n	8005620 <_free_r+0x98>
 800558e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005592:	9001      	str	r0, [sp, #4]
 8005594:	2b00      	cmp	r3, #0
 8005596:	f1a1 0404 	sub.w	r4, r1, #4
 800559a:	bfb8      	it	lt
 800559c:	18e4      	addlt	r4, r4, r3
 800559e:	f000 fc7d 	bl	8005e9c <__malloc_lock>
 80055a2:	4a20      	ldr	r2, [pc, #128]	; (8005624 <_free_r+0x9c>)
 80055a4:	9801      	ldr	r0, [sp, #4]
 80055a6:	6813      	ldr	r3, [r2, #0]
 80055a8:	4615      	mov	r5, r2
 80055aa:	b933      	cbnz	r3, 80055ba <_free_r+0x32>
 80055ac:	6063      	str	r3, [r4, #4]
 80055ae:	6014      	str	r4, [r2, #0]
 80055b0:	b003      	add	sp, #12
 80055b2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80055b6:	f000 bc77 	b.w	8005ea8 <__malloc_unlock>
 80055ba:	42a3      	cmp	r3, r4
 80055bc:	d90b      	bls.n	80055d6 <_free_r+0x4e>
 80055be:	6821      	ldr	r1, [r4, #0]
 80055c0:	1862      	adds	r2, r4, r1
 80055c2:	4293      	cmp	r3, r2
 80055c4:	bf04      	itt	eq
 80055c6:	681a      	ldreq	r2, [r3, #0]
 80055c8:	685b      	ldreq	r3, [r3, #4]
 80055ca:	6063      	str	r3, [r4, #4]
 80055cc:	bf04      	itt	eq
 80055ce:	1852      	addeq	r2, r2, r1
 80055d0:	6022      	streq	r2, [r4, #0]
 80055d2:	602c      	str	r4, [r5, #0]
 80055d4:	e7ec      	b.n	80055b0 <_free_r+0x28>
 80055d6:	461a      	mov	r2, r3
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	b10b      	cbz	r3, 80055e0 <_free_r+0x58>
 80055dc:	42a3      	cmp	r3, r4
 80055de:	d9fa      	bls.n	80055d6 <_free_r+0x4e>
 80055e0:	6811      	ldr	r1, [r2, #0]
 80055e2:	1855      	adds	r5, r2, r1
 80055e4:	42a5      	cmp	r5, r4
 80055e6:	d10b      	bne.n	8005600 <_free_r+0x78>
 80055e8:	6824      	ldr	r4, [r4, #0]
 80055ea:	4421      	add	r1, r4
 80055ec:	1854      	adds	r4, r2, r1
 80055ee:	42a3      	cmp	r3, r4
 80055f0:	6011      	str	r1, [r2, #0]
 80055f2:	d1dd      	bne.n	80055b0 <_free_r+0x28>
 80055f4:	681c      	ldr	r4, [r3, #0]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	6053      	str	r3, [r2, #4]
 80055fa:	4421      	add	r1, r4
 80055fc:	6011      	str	r1, [r2, #0]
 80055fe:	e7d7      	b.n	80055b0 <_free_r+0x28>
 8005600:	d902      	bls.n	8005608 <_free_r+0x80>
 8005602:	230c      	movs	r3, #12
 8005604:	6003      	str	r3, [r0, #0]
 8005606:	e7d3      	b.n	80055b0 <_free_r+0x28>
 8005608:	6825      	ldr	r5, [r4, #0]
 800560a:	1961      	adds	r1, r4, r5
 800560c:	428b      	cmp	r3, r1
 800560e:	bf04      	itt	eq
 8005610:	6819      	ldreq	r1, [r3, #0]
 8005612:	685b      	ldreq	r3, [r3, #4]
 8005614:	6063      	str	r3, [r4, #4]
 8005616:	bf04      	itt	eq
 8005618:	1949      	addeq	r1, r1, r5
 800561a:	6021      	streq	r1, [r4, #0]
 800561c:	6054      	str	r4, [r2, #4]
 800561e:	e7c7      	b.n	80055b0 <_free_r+0x28>
 8005620:	b003      	add	sp, #12
 8005622:	bd30      	pop	{r4, r5, pc}
 8005624:	20000a50 	.word	0x20000a50

08005628 <_malloc_r>:
 8005628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800562a:	1ccd      	adds	r5, r1, #3
 800562c:	f025 0503 	bic.w	r5, r5, #3
 8005630:	3508      	adds	r5, #8
 8005632:	2d0c      	cmp	r5, #12
 8005634:	bf38      	it	cc
 8005636:	250c      	movcc	r5, #12
 8005638:	2d00      	cmp	r5, #0
 800563a:	4606      	mov	r6, r0
 800563c:	db01      	blt.n	8005642 <_malloc_r+0x1a>
 800563e:	42a9      	cmp	r1, r5
 8005640:	d903      	bls.n	800564a <_malloc_r+0x22>
 8005642:	230c      	movs	r3, #12
 8005644:	6033      	str	r3, [r6, #0]
 8005646:	2000      	movs	r0, #0
 8005648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800564a:	f000 fc27 	bl	8005e9c <__malloc_lock>
 800564e:	4921      	ldr	r1, [pc, #132]	; (80056d4 <_malloc_r+0xac>)
 8005650:	680a      	ldr	r2, [r1, #0]
 8005652:	4614      	mov	r4, r2
 8005654:	b99c      	cbnz	r4, 800567e <_malloc_r+0x56>
 8005656:	4f20      	ldr	r7, [pc, #128]	; (80056d8 <_malloc_r+0xb0>)
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	b923      	cbnz	r3, 8005666 <_malloc_r+0x3e>
 800565c:	4621      	mov	r1, r4
 800565e:	4630      	mov	r0, r6
 8005660:	f000 fb72 	bl	8005d48 <_sbrk_r>
 8005664:	6038      	str	r0, [r7, #0]
 8005666:	4629      	mov	r1, r5
 8005668:	4630      	mov	r0, r6
 800566a:	f000 fb6d 	bl	8005d48 <_sbrk_r>
 800566e:	1c43      	adds	r3, r0, #1
 8005670:	d123      	bne.n	80056ba <_malloc_r+0x92>
 8005672:	230c      	movs	r3, #12
 8005674:	6033      	str	r3, [r6, #0]
 8005676:	4630      	mov	r0, r6
 8005678:	f000 fc16 	bl	8005ea8 <__malloc_unlock>
 800567c:	e7e3      	b.n	8005646 <_malloc_r+0x1e>
 800567e:	6823      	ldr	r3, [r4, #0]
 8005680:	1b5b      	subs	r3, r3, r5
 8005682:	d417      	bmi.n	80056b4 <_malloc_r+0x8c>
 8005684:	2b0b      	cmp	r3, #11
 8005686:	d903      	bls.n	8005690 <_malloc_r+0x68>
 8005688:	6023      	str	r3, [r4, #0]
 800568a:	441c      	add	r4, r3
 800568c:	6025      	str	r5, [r4, #0]
 800568e:	e004      	b.n	800569a <_malloc_r+0x72>
 8005690:	6863      	ldr	r3, [r4, #4]
 8005692:	42a2      	cmp	r2, r4
 8005694:	bf0c      	ite	eq
 8005696:	600b      	streq	r3, [r1, #0]
 8005698:	6053      	strne	r3, [r2, #4]
 800569a:	4630      	mov	r0, r6
 800569c:	f000 fc04 	bl	8005ea8 <__malloc_unlock>
 80056a0:	f104 000b 	add.w	r0, r4, #11
 80056a4:	1d23      	adds	r3, r4, #4
 80056a6:	f020 0007 	bic.w	r0, r0, #7
 80056aa:	1ac2      	subs	r2, r0, r3
 80056ac:	d0cc      	beq.n	8005648 <_malloc_r+0x20>
 80056ae:	1a1b      	subs	r3, r3, r0
 80056b0:	50a3      	str	r3, [r4, r2]
 80056b2:	e7c9      	b.n	8005648 <_malloc_r+0x20>
 80056b4:	4622      	mov	r2, r4
 80056b6:	6864      	ldr	r4, [r4, #4]
 80056b8:	e7cc      	b.n	8005654 <_malloc_r+0x2c>
 80056ba:	1cc4      	adds	r4, r0, #3
 80056bc:	f024 0403 	bic.w	r4, r4, #3
 80056c0:	42a0      	cmp	r0, r4
 80056c2:	d0e3      	beq.n	800568c <_malloc_r+0x64>
 80056c4:	1a21      	subs	r1, r4, r0
 80056c6:	4630      	mov	r0, r6
 80056c8:	f000 fb3e 	bl	8005d48 <_sbrk_r>
 80056cc:	3001      	adds	r0, #1
 80056ce:	d1dd      	bne.n	800568c <_malloc_r+0x64>
 80056d0:	e7cf      	b.n	8005672 <_malloc_r+0x4a>
 80056d2:	bf00      	nop
 80056d4:	20000a50 	.word	0x20000a50
 80056d8:	20000a54 	.word	0x20000a54

080056dc <__sfputc_r>:
 80056dc:	6893      	ldr	r3, [r2, #8]
 80056de:	3b01      	subs	r3, #1
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	b410      	push	{r4}
 80056e4:	6093      	str	r3, [r2, #8]
 80056e6:	da08      	bge.n	80056fa <__sfputc_r+0x1e>
 80056e8:	6994      	ldr	r4, [r2, #24]
 80056ea:	42a3      	cmp	r3, r4
 80056ec:	db01      	blt.n	80056f2 <__sfputc_r+0x16>
 80056ee:	290a      	cmp	r1, #10
 80056f0:	d103      	bne.n	80056fa <__sfputc_r+0x1e>
 80056f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80056f6:	f7ff bc69 	b.w	8004fcc <__swbuf_r>
 80056fa:	6813      	ldr	r3, [r2, #0]
 80056fc:	1c58      	adds	r0, r3, #1
 80056fe:	6010      	str	r0, [r2, #0]
 8005700:	7019      	strb	r1, [r3, #0]
 8005702:	4608      	mov	r0, r1
 8005704:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005708:	4770      	bx	lr

0800570a <__sfputs_r>:
 800570a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800570c:	4606      	mov	r6, r0
 800570e:	460f      	mov	r7, r1
 8005710:	4614      	mov	r4, r2
 8005712:	18d5      	adds	r5, r2, r3
 8005714:	42ac      	cmp	r4, r5
 8005716:	d101      	bne.n	800571c <__sfputs_r+0x12>
 8005718:	2000      	movs	r0, #0
 800571a:	e007      	b.n	800572c <__sfputs_r+0x22>
 800571c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005720:	463a      	mov	r2, r7
 8005722:	4630      	mov	r0, r6
 8005724:	f7ff ffda 	bl	80056dc <__sfputc_r>
 8005728:	1c43      	adds	r3, r0, #1
 800572a:	d1f3      	bne.n	8005714 <__sfputs_r+0xa>
 800572c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005730 <_vfiprintf_r>:
 8005730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005734:	460d      	mov	r5, r1
 8005736:	b09d      	sub	sp, #116	; 0x74
 8005738:	4614      	mov	r4, r2
 800573a:	4698      	mov	r8, r3
 800573c:	4606      	mov	r6, r0
 800573e:	b118      	cbz	r0, 8005748 <_vfiprintf_r+0x18>
 8005740:	6983      	ldr	r3, [r0, #24]
 8005742:	b90b      	cbnz	r3, 8005748 <_vfiprintf_r+0x18>
 8005744:	f7ff fe1c 	bl	8005380 <__sinit>
 8005748:	4b89      	ldr	r3, [pc, #548]	; (8005970 <_vfiprintf_r+0x240>)
 800574a:	429d      	cmp	r5, r3
 800574c:	d11b      	bne.n	8005786 <_vfiprintf_r+0x56>
 800574e:	6875      	ldr	r5, [r6, #4]
 8005750:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005752:	07d9      	lsls	r1, r3, #31
 8005754:	d405      	bmi.n	8005762 <_vfiprintf_r+0x32>
 8005756:	89ab      	ldrh	r3, [r5, #12]
 8005758:	059a      	lsls	r2, r3, #22
 800575a:	d402      	bmi.n	8005762 <_vfiprintf_r+0x32>
 800575c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800575e:	f7ff fead 	bl	80054bc <__retarget_lock_acquire_recursive>
 8005762:	89ab      	ldrh	r3, [r5, #12]
 8005764:	071b      	lsls	r3, r3, #28
 8005766:	d501      	bpl.n	800576c <_vfiprintf_r+0x3c>
 8005768:	692b      	ldr	r3, [r5, #16]
 800576a:	b9eb      	cbnz	r3, 80057a8 <_vfiprintf_r+0x78>
 800576c:	4629      	mov	r1, r5
 800576e:	4630      	mov	r0, r6
 8005770:	f7ff fc7e 	bl	8005070 <__swsetup_r>
 8005774:	b1c0      	cbz	r0, 80057a8 <_vfiprintf_r+0x78>
 8005776:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005778:	07dc      	lsls	r4, r3, #31
 800577a:	d50e      	bpl.n	800579a <_vfiprintf_r+0x6a>
 800577c:	f04f 30ff 	mov.w	r0, #4294967295
 8005780:	b01d      	add	sp, #116	; 0x74
 8005782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005786:	4b7b      	ldr	r3, [pc, #492]	; (8005974 <_vfiprintf_r+0x244>)
 8005788:	429d      	cmp	r5, r3
 800578a:	d101      	bne.n	8005790 <_vfiprintf_r+0x60>
 800578c:	68b5      	ldr	r5, [r6, #8]
 800578e:	e7df      	b.n	8005750 <_vfiprintf_r+0x20>
 8005790:	4b79      	ldr	r3, [pc, #484]	; (8005978 <_vfiprintf_r+0x248>)
 8005792:	429d      	cmp	r5, r3
 8005794:	bf08      	it	eq
 8005796:	68f5      	ldreq	r5, [r6, #12]
 8005798:	e7da      	b.n	8005750 <_vfiprintf_r+0x20>
 800579a:	89ab      	ldrh	r3, [r5, #12]
 800579c:	0598      	lsls	r0, r3, #22
 800579e:	d4ed      	bmi.n	800577c <_vfiprintf_r+0x4c>
 80057a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057a2:	f7ff fe8c 	bl	80054be <__retarget_lock_release_recursive>
 80057a6:	e7e9      	b.n	800577c <_vfiprintf_r+0x4c>
 80057a8:	2300      	movs	r3, #0
 80057aa:	9309      	str	r3, [sp, #36]	; 0x24
 80057ac:	2320      	movs	r3, #32
 80057ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80057b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80057b6:	2330      	movs	r3, #48	; 0x30
 80057b8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800597c <_vfiprintf_r+0x24c>
 80057bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80057c0:	f04f 0901 	mov.w	r9, #1
 80057c4:	4623      	mov	r3, r4
 80057c6:	469a      	mov	sl, r3
 80057c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057cc:	b10a      	cbz	r2, 80057d2 <_vfiprintf_r+0xa2>
 80057ce:	2a25      	cmp	r2, #37	; 0x25
 80057d0:	d1f9      	bne.n	80057c6 <_vfiprintf_r+0x96>
 80057d2:	ebba 0b04 	subs.w	fp, sl, r4
 80057d6:	d00b      	beq.n	80057f0 <_vfiprintf_r+0xc0>
 80057d8:	465b      	mov	r3, fp
 80057da:	4622      	mov	r2, r4
 80057dc:	4629      	mov	r1, r5
 80057de:	4630      	mov	r0, r6
 80057e0:	f7ff ff93 	bl	800570a <__sfputs_r>
 80057e4:	3001      	adds	r0, #1
 80057e6:	f000 80aa 	beq.w	800593e <_vfiprintf_r+0x20e>
 80057ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80057ec:	445a      	add	r2, fp
 80057ee:	9209      	str	r2, [sp, #36]	; 0x24
 80057f0:	f89a 3000 	ldrb.w	r3, [sl]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	f000 80a2 	beq.w	800593e <_vfiprintf_r+0x20e>
 80057fa:	2300      	movs	r3, #0
 80057fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005800:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005804:	f10a 0a01 	add.w	sl, sl, #1
 8005808:	9304      	str	r3, [sp, #16]
 800580a:	9307      	str	r3, [sp, #28]
 800580c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005810:	931a      	str	r3, [sp, #104]	; 0x68
 8005812:	4654      	mov	r4, sl
 8005814:	2205      	movs	r2, #5
 8005816:	f814 1b01 	ldrb.w	r1, [r4], #1
 800581a:	4858      	ldr	r0, [pc, #352]	; (800597c <_vfiprintf_r+0x24c>)
 800581c:	f7fa fd00 	bl	8000220 <memchr>
 8005820:	9a04      	ldr	r2, [sp, #16]
 8005822:	b9d8      	cbnz	r0, 800585c <_vfiprintf_r+0x12c>
 8005824:	06d1      	lsls	r1, r2, #27
 8005826:	bf44      	itt	mi
 8005828:	2320      	movmi	r3, #32
 800582a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800582e:	0713      	lsls	r3, r2, #28
 8005830:	bf44      	itt	mi
 8005832:	232b      	movmi	r3, #43	; 0x2b
 8005834:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005838:	f89a 3000 	ldrb.w	r3, [sl]
 800583c:	2b2a      	cmp	r3, #42	; 0x2a
 800583e:	d015      	beq.n	800586c <_vfiprintf_r+0x13c>
 8005840:	9a07      	ldr	r2, [sp, #28]
 8005842:	4654      	mov	r4, sl
 8005844:	2000      	movs	r0, #0
 8005846:	f04f 0c0a 	mov.w	ip, #10
 800584a:	4621      	mov	r1, r4
 800584c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005850:	3b30      	subs	r3, #48	; 0x30
 8005852:	2b09      	cmp	r3, #9
 8005854:	d94e      	bls.n	80058f4 <_vfiprintf_r+0x1c4>
 8005856:	b1b0      	cbz	r0, 8005886 <_vfiprintf_r+0x156>
 8005858:	9207      	str	r2, [sp, #28]
 800585a:	e014      	b.n	8005886 <_vfiprintf_r+0x156>
 800585c:	eba0 0308 	sub.w	r3, r0, r8
 8005860:	fa09 f303 	lsl.w	r3, r9, r3
 8005864:	4313      	orrs	r3, r2
 8005866:	9304      	str	r3, [sp, #16]
 8005868:	46a2      	mov	sl, r4
 800586a:	e7d2      	b.n	8005812 <_vfiprintf_r+0xe2>
 800586c:	9b03      	ldr	r3, [sp, #12]
 800586e:	1d19      	adds	r1, r3, #4
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	9103      	str	r1, [sp, #12]
 8005874:	2b00      	cmp	r3, #0
 8005876:	bfbb      	ittet	lt
 8005878:	425b      	neglt	r3, r3
 800587a:	f042 0202 	orrlt.w	r2, r2, #2
 800587e:	9307      	strge	r3, [sp, #28]
 8005880:	9307      	strlt	r3, [sp, #28]
 8005882:	bfb8      	it	lt
 8005884:	9204      	strlt	r2, [sp, #16]
 8005886:	7823      	ldrb	r3, [r4, #0]
 8005888:	2b2e      	cmp	r3, #46	; 0x2e
 800588a:	d10c      	bne.n	80058a6 <_vfiprintf_r+0x176>
 800588c:	7863      	ldrb	r3, [r4, #1]
 800588e:	2b2a      	cmp	r3, #42	; 0x2a
 8005890:	d135      	bne.n	80058fe <_vfiprintf_r+0x1ce>
 8005892:	9b03      	ldr	r3, [sp, #12]
 8005894:	1d1a      	adds	r2, r3, #4
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	9203      	str	r2, [sp, #12]
 800589a:	2b00      	cmp	r3, #0
 800589c:	bfb8      	it	lt
 800589e:	f04f 33ff 	movlt.w	r3, #4294967295
 80058a2:	3402      	adds	r4, #2
 80058a4:	9305      	str	r3, [sp, #20]
 80058a6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800598c <_vfiprintf_r+0x25c>
 80058aa:	7821      	ldrb	r1, [r4, #0]
 80058ac:	2203      	movs	r2, #3
 80058ae:	4650      	mov	r0, sl
 80058b0:	f7fa fcb6 	bl	8000220 <memchr>
 80058b4:	b140      	cbz	r0, 80058c8 <_vfiprintf_r+0x198>
 80058b6:	2340      	movs	r3, #64	; 0x40
 80058b8:	eba0 000a 	sub.w	r0, r0, sl
 80058bc:	fa03 f000 	lsl.w	r0, r3, r0
 80058c0:	9b04      	ldr	r3, [sp, #16]
 80058c2:	4303      	orrs	r3, r0
 80058c4:	3401      	adds	r4, #1
 80058c6:	9304      	str	r3, [sp, #16]
 80058c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058cc:	482c      	ldr	r0, [pc, #176]	; (8005980 <_vfiprintf_r+0x250>)
 80058ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80058d2:	2206      	movs	r2, #6
 80058d4:	f7fa fca4 	bl	8000220 <memchr>
 80058d8:	2800      	cmp	r0, #0
 80058da:	d03f      	beq.n	800595c <_vfiprintf_r+0x22c>
 80058dc:	4b29      	ldr	r3, [pc, #164]	; (8005984 <_vfiprintf_r+0x254>)
 80058de:	bb1b      	cbnz	r3, 8005928 <_vfiprintf_r+0x1f8>
 80058e0:	9b03      	ldr	r3, [sp, #12]
 80058e2:	3307      	adds	r3, #7
 80058e4:	f023 0307 	bic.w	r3, r3, #7
 80058e8:	3308      	adds	r3, #8
 80058ea:	9303      	str	r3, [sp, #12]
 80058ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058ee:	443b      	add	r3, r7
 80058f0:	9309      	str	r3, [sp, #36]	; 0x24
 80058f2:	e767      	b.n	80057c4 <_vfiprintf_r+0x94>
 80058f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80058f8:	460c      	mov	r4, r1
 80058fa:	2001      	movs	r0, #1
 80058fc:	e7a5      	b.n	800584a <_vfiprintf_r+0x11a>
 80058fe:	2300      	movs	r3, #0
 8005900:	3401      	adds	r4, #1
 8005902:	9305      	str	r3, [sp, #20]
 8005904:	4619      	mov	r1, r3
 8005906:	f04f 0c0a 	mov.w	ip, #10
 800590a:	4620      	mov	r0, r4
 800590c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005910:	3a30      	subs	r2, #48	; 0x30
 8005912:	2a09      	cmp	r2, #9
 8005914:	d903      	bls.n	800591e <_vfiprintf_r+0x1ee>
 8005916:	2b00      	cmp	r3, #0
 8005918:	d0c5      	beq.n	80058a6 <_vfiprintf_r+0x176>
 800591a:	9105      	str	r1, [sp, #20]
 800591c:	e7c3      	b.n	80058a6 <_vfiprintf_r+0x176>
 800591e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005922:	4604      	mov	r4, r0
 8005924:	2301      	movs	r3, #1
 8005926:	e7f0      	b.n	800590a <_vfiprintf_r+0x1da>
 8005928:	ab03      	add	r3, sp, #12
 800592a:	9300      	str	r3, [sp, #0]
 800592c:	462a      	mov	r2, r5
 800592e:	4b16      	ldr	r3, [pc, #88]	; (8005988 <_vfiprintf_r+0x258>)
 8005930:	a904      	add	r1, sp, #16
 8005932:	4630      	mov	r0, r6
 8005934:	f3af 8000 	nop.w
 8005938:	4607      	mov	r7, r0
 800593a:	1c78      	adds	r0, r7, #1
 800593c:	d1d6      	bne.n	80058ec <_vfiprintf_r+0x1bc>
 800593e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005940:	07d9      	lsls	r1, r3, #31
 8005942:	d405      	bmi.n	8005950 <_vfiprintf_r+0x220>
 8005944:	89ab      	ldrh	r3, [r5, #12]
 8005946:	059a      	lsls	r2, r3, #22
 8005948:	d402      	bmi.n	8005950 <_vfiprintf_r+0x220>
 800594a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800594c:	f7ff fdb7 	bl	80054be <__retarget_lock_release_recursive>
 8005950:	89ab      	ldrh	r3, [r5, #12]
 8005952:	065b      	lsls	r3, r3, #25
 8005954:	f53f af12 	bmi.w	800577c <_vfiprintf_r+0x4c>
 8005958:	9809      	ldr	r0, [sp, #36]	; 0x24
 800595a:	e711      	b.n	8005780 <_vfiprintf_r+0x50>
 800595c:	ab03      	add	r3, sp, #12
 800595e:	9300      	str	r3, [sp, #0]
 8005960:	462a      	mov	r2, r5
 8005962:	4b09      	ldr	r3, [pc, #36]	; (8005988 <_vfiprintf_r+0x258>)
 8005964:	a904      	add	r1, sp, #16
 8005966:	4630      	mov	r0, r6
 8005968:	f000 f880 	bl	8005a6c <_printf_i>
 800596c:	e7e4      	b.n	8005938 <_vfiprintf_r+0x208>
 800596e:	bf00      	nop
 8005970:	08006814 	.word	0x08006814
 8005974:	08006834 	.word	0x08006834
 8005978:	080067f4 	.word	0x080067f4
 800597c:	08006854 	.word	0x08006854
 8005980:	0800685e 	.word	0x0800685e
 8005984:	00000000 	.word	0x00000000
 8005988:	0800570b 	.word	0x0800570b
 800598c:	0800685a 	.word	0x0800685a

08005990 <_printf_common>:
 8005990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005994:	4616      	mov	r6, r2
 8005996:	4699      	mov	r9, r3
 8005998:	688a      	ldr	r2, [r1, #8]
 800599a:	690b      	ldr	r3, [r1, #16]
 800599c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80059a0:	4293      	cmp	r3, r2
 80059a2:	bfb8      	it	lt
 80059a4:	4613      	movlt	r3, r2
 80059a6:	6033      	str	r3, [r6, #0]
 80059a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80059ac:	4607      	mov	r7, r0
 80059ae:	460c      	mov	r4, r1
 80059b0:	b10a      	cbz	r2, 80059b6 <_printf_common+0x26>
 80059b2:	3301      	adds	r3, #1
 80059b4:	6033      	str	r3, [r6, #0]
 80059b6:	6823      	ldr	r3, [r4, #0]
 80059b8:	0699      	lsls	r1, r3, #26
 80059ba:	bf42      	ittt	mi
 80059bc:	6833      	ldrmi	r3, [r6, #0]
 80059be:	3302      	addmi	r3, #2
 80059c0:	6033      	strmi	r3, [r6, #0]
 80059c2:	6825      	ldr	r5, [r4, #0]
 80059c4:	f015 0506 	ands.w	r5, r5, #6
 80059c8:	d106      	bne.n	80059d8 <_printf_common+0x48>
 80059ca:	f104 0a19 	add.w	sl, r4, #25
 80059ce:	68e3      	ldr	r3, [r4, #12]
 80059d0:	6832      	ldr	r2, [r6, #0]
 80059d2:	1a9b      	subs	r3, r3, r2
 80059d4:	42ab      	cmp	r3, r5
 80059d6:	dc26      	bgt.n	8005a26 <_printf_common+0x96>
 80059d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80059dc:	1e13      	subs	r3, r2, #0
 80059de:	6822      	ldr	r2, [r4, #0]
 80059e0:	bf18      	it	ne
 80059e2:	2301      	movne	r3, #1
 80059e4:	0692      	lsls	r2, r2, #26
 80059e6:	d42b      	bmi.n	8005a40 <_printf_common+0xb0>
 80059e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80059ec:	4649      	mov	r1, r9
 80059ee:	4638      	mov	r0, r7
 80059f0:	47c0      	blx	r8
 80059f2:	3001      	adds	r0, #1
 80059f4:	d01e      	beq.n	8005a34 <_printf_common+0xa4>
 80059f6:	6823      	ldr	r3, [r4, #0]
 80059f8:	68e5      	ldr	r5, [r4, #12]
 80059fa:	6832      	ldr	r2, [r6, #0]
 80059fc:	f003 0306 	and.w	r3, r3, #6
 8005a00:	2b04      	cmp	r3, #4
 8005a02:	bf08      	it	eq
 8005a04:	1aad      	subeq	r5, r5, r2
 8005a06:	68a3      	ldr	r3, [r4, #8]
 8005a08:	6922      	ldr	r2, [r4, #16]
 8005a0a:	bf0c      	ite	eq
 8005a0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a10:	2500      	movne	r5, #0
 8005a12:	4293      	cmp	r3, r2
 8005a14:	bfc4      	itt	gt
 8005a16:	1a9b      	subgt	r3, r3, r2
 8005a18:	18ed      	addgt	r5, r5, r3
 8005a1a:	2600      	movs	r6, #0
 8005a1c:	341a      	adds	r4, #26
 8005a1e:	42b5      	cmp	r5, r6
 8005a20:	d11a      	bne.n	8005a58 <_printf_common+0xc8>
 8005a22:	2000      	movs	r0, #0
 8005a24:	e008      	b.n	8005a38 <_printf_common+0xa8>
 8005a26:	2301      	movs	r3, #1
 8005a28:	4652      	mov	r2, sl
 8005a2a:	4649      	mov	r1, r9
 8005a2c:	4638      	mov	r0, r7
 8005a2e:	47c0      	blx	r8
 8005a30:	3001      	adds	r0, #1
 8005a32:	d103      	bne.n	8005a3c <_printf_common+0xac>
 8005a34:	f04f 30ff 	mov.w	r0, #4294967295
 8005a38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a3c:	3501      	adds	r5, #1
 8005a3e:	e7c6      	b.n	80059ce <_printf_common+0x3e>
 8005a40:	18e1      	adds	r1, r4, r3
 8005a42:	1c5a      	adds	r2, r3, #1
 8005a44:	2030      	movs	r0, #48	; 0x30
 8005a46:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a4a:	4422      	add	r2, r4
 8005a4c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a50:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a54:	3302      	adds	r3, #2
 8005a56:	e7c7      	b.n	80059e8 <_printf_common+0x58>
 8005a58:	2301      	movs	r3, #1
 8005a5a:	4622      	mov	r2, r4
 8005a5c:	4649      	mov	r1, r9
 8005a5e:	4638      	mov	r0, r7
 8005a60:	47c0      	blx	r8
 8005a62:	3001      	adds	r0, #1
 8005a64:	d0e6      	beq.n	8005a34 <_printf_common+0xa4>
 8005a66:	3601      	adds	r6, #1
 8005a68:	e7d9      	b.n	8005a1e <_printf_common+0x8e>
	...

08005a6c <_printf_i>:
 8005a6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a70:	460c      	mov	r4, r1
 8005a72:	4691      	mov	r9, r2
 8005a74:	7e27      	ldrb	r7, [r4, #24]
 8005a76:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005a78:	2f78      	cmp	r7, #120	; 0x78
 8005a7a:	4680      	mov	r8, r0
 8005a7c:	469a      	mov	sl, r3
 8005a7e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a82:	d807      	bhi.n	8005a94 <_printf_i+0x28>
 8005a84:	2f62      	cmp	r7, #98	; 0x62
 8005a86:	d80a      	bhi.n	8005a9e <_printf_i+0x32>
 8005a88:	2f00      	cmp	r7, #0
 8005a8a:	f000 80d8 	beq.w	8005c3e <_printf_i+0x1d2>
 8005a8e:	2f58      	cmp	r7, #88	; 0x58
 8005a90:	f000 80a3 	beq.w	8005bda <_printf_i+0x16e>
 8005a94:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005a98:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005a9c:	e03a      	b.n	8005b14 <_printf_i+0xa8>
 8005a9e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005aa2:	2b15      	cmp	r3, #21
 8005aa4:	d8f6      	bhi.n	8005a94 <_printf_i+0x28>
 8005aa6:	a001      	add	r0, pc, #4	; (adr r0, 8005aac <_printf_i+0x40>)
 8005aa8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005aac:	08005b05 	.word	0x08005b05
 8005ab0:	08005b19 	.word	0x08005b19
 8005ab4:	08005a95 	.word	0x08005a95
 8005ab8:	08005a95 	.word	0x08005a95
 8005abc:	08005a95 	.word	0x08005a95
 8005ac0:	08005a95 	.word	0x08005a95
 8005ac4:	08005b19 	.word	0x08005b19
 8005ac8:	08005a95 	.word	0x08005a95
 8005acc:	08005a95 	.word	0x08005a95
 8005ad0:	08005a95 	.word	0x08005a95
 8005ad4:	08005a95 	.word	0x08005a95
 8005ad8:	08005c25 	.word	0x08005c25
 8005adc:	08005b49 	.word	0x08005b49
 8005ae0:	08005c07 	.word	0x08005c07
 8005ae4:	08005a95 	.word	0x08005a95
 8005ae8:	08005a95 	.word	0x08005a95
 8005aec:	08005c47 	.word	0x08005c47
 8005af0:	08005a95 	.word	0x08005a95
 8005af4:	08005b49 	.word	0x08005b49
 8005af8:	08005a95 	.word	0x08005a95
 8005afc:	08005a95 	.word	0x08005a95
 8005b00:	08005c0f 	.word	0x08005c0f
 8005b04:	680b      	ldr	r3, [r1, #0]
 8005b06:	1d1a      	adds	r2, r3, #4
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	600a      	str	r2, [r1, #0]
 8005b0c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005b10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b14:	2301      	movs	r3, #1
 8005b16:	e0a3      	b.n	8005c60 <_printf_i+0x1f4>
 8005b18:	6825      	ldr	r5, [r4, #0]
 8005b1a:	6808      	ldr	r0, [r1, #0]
 8005b1c:	062e      	lsls	r6, r5, #24
 8005b1e:	f100 0304 	add.w	r3, r0, #4
 8005b22:	d50a      	bpl.n	8005b3a <_printf_i+0xce>
 8005b24:	6805      	ldr	r5, [r0, #0]
 8005b26:	600b      	str	r3, [r1, #0]
 8005b28:	2d00      	cmp	r5, #0
 8005b2a:	da03      	bge.n	8005b34 <_printf_i+0xc8>
 8005b2c:	232d      	movs	r3, #45	; 0x2d
 8005b2e:	426d      	negs	r5, r5
 8005b30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b34:	485e      	ldr	r0, [pc, #376]	; (8005cb0 <_printf_i+0x244>)
 8005b36:	230a      	movs	r3, #10
 8005b38:	e019      	b.n	8005b6e <_printf_i+0x102>
 8005b3a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005b3e:	6805      	ldr	r5, [r0, #0]
 8005b40:	600b      	str	r3, [r1, #0]
 8005b42:	bf18      	it	ne
 8005b44:	b22d      	sxthne	r5, r5
 8005b46:	e7ef      	b.n	8005b28 <_printf_i+0xbc>
 8005b48:	680b      	ldr	r3, [r1, #0]
 8005b4a:	6825      	ldr	r5, [r4, #0]
 8005b4c:	1d18      	adds	r0, r3, #4
 8005b4e:	6008      	str	r0, [r1, #0]
 8005b50:	0628      	lsls	r0, r5, #24
 8005b52:	d501      	bpl.n	8005b58 <_printf_i+0xec>
 8005b54:	681d      	ldr	r5, [r3, #0]
 8005b56:	e002      	b.n	8005b5e <_printf_i+0xf2>
 8005b58:	0669      	lsls	r1, r5, #25
 8005b5a:	d5fb      	bpl.n	8005b54 <_printf_i+0xe8>
 8005b5c:	881d      	ldrh	r5, [r3, #0]
 8005b5e:	4854      	ldr	r0, [pc, #336]	; (8005cb0 <_printf_i+0x244>)
 8005b60:	2f6f      	cmp	r7, #111	; 0x6f
 8005b62:	bf0c      	ite	eq
 8005b64:	2308      	moveq	r3, #8
 8005b66:	230a      	movne	r3, #10
 8005b68:	2100      	movs	r1, #0
 8005b6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005b6e:	6866      	ldr	r6, [r4, #4]
 8005b70:	60a6      	str	r6, [r4, #8]
 8005b72:	2e00      	cmp	r6, #0
 8005b74:	bfa2      	ittt	ge
 8005b76:	6821      	ldrge	r1, [r4, #0]
 8005b78:	f021 0104 	bicge.w	r1, r1, #4
 8005b7c:	6021      	strge	r1, [r4, #0]
 8005b7e:	b90d      	cbnz	r5, 8005b84 <_printf_i+0x118>
 8005b80:	2e00      	cmp	r6, #0
 8005b82:	d04d      	beq.n	8005c20 <_printf_i+0x1b4>
 8005b84:	4616      	mov	r6, r2
 8005b86:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b8a:	fb03 5711 	mls	r7, r3, r1, r5
 8005b8e:	5dc7      	ldrb	r7, [r0, r7]
 8005b90:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b94:	462f      	mov	r7, r5
 8005b96:	42bb      	cmp	r3, r7
 8005b98:	460d      	mov	r5, r1
 8005b9a:	d9f4      	bls.n	8005b86 <_printf_i+0x11a>
 8005b9c:	2b08      	cmp	r3, #8
 8005b9e:	d10b      	bne.n	8005bb8 <_printf_i+0x14c>
 8005ba0:	6823      	ldr	r3, [r4, #0]
 8005ba2:	07df      	lsls	r7, r3, #31
 8005ba4:	d508      	bpl.n	8005bb8 <_printf_i+0x14c>
 8005ba6:	6923      	ldr	r3, [r4, #16]
 8005ba8:	6861      	ldr	r1, [r4, #4]
 8005baa:	4299      	cmp	r1, r3
 8005bac:	bfde      	ittt	le
 8005bae:	2330      	movle	r3, #48	; 0x30
 8005bb0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005bb4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005bb8:	1b92      	subs	r2, r2, r6
 8005bba:	6122      	str	r2, [r4, #16]
 8005bbc:	f8cd a000 	str.w	sl, [sp]
 8005bc0:	464b      	mov	r3, r9
 8005bc2:	aa03      	add	r2, sp, #12
 8005bc4:	4621      	mov	r1, r4
 8005bc6:	4640      	mov	r0, r8
 8005bc8:	f7ff fee2 	bl	8005990 <_printf_common>
 8005bcc:	3001      	adds	r0, #1
 8005bce:	d14c      	bne.n	8005c6a <_printf_i+0x1fe>
 8005bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8005bd4:	b004      	add	sp, #16
 8005bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bda:	4835      	ldr	r0, [pc, #212]	; (8005cb0 <_printf_i+0x244>)
 8005bdc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005be0:	6823      	ldr	r3, [r4, #0]
 8005be2:	680e      	ldr	r6, [r1, #0]
 8005be4:	061f      	lsls	r7, r3, #24
 8005be6:	f856 5b04 	ldr.w	r5, [r6], #4
 8005bea:	600e      	str	r6, [r1, #0]
 8005bec:	d514      	bpl.n	8005c18 <_printf_i+0x1ac>
 8005bee:	07d9      	lsls	r1, r3, #31
 8005bf0:	bf44      	itt	mi
 8005bf2:	f043 0320 	orrmi.w	r3, r3, #32
 8005bf6:	6023      	strmi	r3, [r4, #0]
 8005bf8:	b91d      	cbnz	r5, 8005c02 <_printf_i+0x196>
 8005bfa:	6823      	ldr	r3, [r4, #0]
 8005bfc:	f023 0320 	bic.w	r3, r3, #32
 8005c00:	6023      	str	r3, [r4, #0]
 8005c02:	2310      	movs	r3, #16
 8005c04:	e7b0      	b.n	8005b68 <_printf_i+0xfc>
 8005c06:	6823      	ldr	r3, [r4, #0]
 8005c08:	f043 0320 	orr.w	r3, r3, #32
 8005c0c:	6023      	str	r3, [r4, #0]
 8005c0e:	2378      	movs	r3, #120	; 0x78
 8005c10:	4828      	ldr	r0, [pc, #160]	; (8005cb4 <_printf_i+0x248>)
 8005c12:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005c16:	e7e3      	b.n	8005be0 <_printf_i+0x174>
 8005c18:	065e      	lsls	r6, r3, #25
 8005c1a:	bf48      	it	mi
 8005c1c:	b2ad      	uxthmi	r5, r5
 8005c1e:	e7e6      	b.n	8005bee <_printf_i+0x182>
 8005c20:	4616      	mov	r6, r2
 8005c22:	e7bb      	b.n	8005b9c <_printf_i+0x130>
 8005c24:	680b      	ldr	r3, [r1, #0]
 8005c26:	6826      	ldr	r6, [r4, #0]
 8005c28:	6960      	ldr	r0, [r4, #20]
 8005c2a:	1d1d      	adds	r5, r3, #4
 8005c2c:	600d      	str	r5, [r1, #0]
 8005c2e:	0635      	lsls	r5, r6, #24
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	d501      	bpl.n	8005c38 <_printf_i+0x1cc>
 8005c34:	6018      	str	r0, [r3, #0]
 8005c36:	e002      	b.n	8005c3e <_printf_i+0x1d2>
 8005c38:	0671      	lsls	r1, r6, #25
 8005c3a:	d5fb      	bpl.n	8005c34 <_printf_i+0x1c8>
 8005c3c:	8018      	strh	r0, [r3, #0]
 8005c3e:	2300      	movs	r3, #0
 8005c40:	6123      	str	r3, [r4, #16]
 8005c42:	4616      	mov	r6, r2
 8005c44:	e7ba      	b.n	8005bbc <_printf_i+0x150>
 8005c46:	680b      	ldr	r3, [r1, #0]
 8005c48:	1d1a      	adds	r2, r3, #4
 8005c4a:	600a      	str	r2, [r1, #0]
 8005c4c:	681e      	ldr	r6, [r3, #0]
 8005c4e:	6862      	ldr	r2, [r4, #4]
 8005c50:	2100      	movs	r1, #0
 8005c52:	4630      	mov	r0, r6
 8005c54:	f7fa fae4 	bl	8000220 <memchr>
 8005c58:	b108      	cbz	r0, 8005c5e <_printf_i+0x1f2>
 8005c5a:	1b80      	subs	r0, r0, r6
 8005c5c:	6060      	str	r0, [r4, #4]
 8005c5e:	6863      	ldr	r3, [r4, #4]
 8005c60:	6123      	str	r3, [r4, #16]
 8005c62:	2300      	movs	r3, #0
 8005c64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c68:	e7a8      	b.n	8005bbc <_printf_i+0x150>
 8005c6a:	6923      	ldr	r3, [r4, #16]
 8005c6c:	4632      	mov	r2, r6
 8005c6e:	4649      	mov	r1, r9
 8005c70:	4640      	mov	r0, r8
 8005c72:	47d0      	blx	sl
 8005c74:	3001      	adds	r0, #1
 8005c76:	d0ab      	beq.n	8005bd0 <_printf_i+0x164>
 8005c78:	6823      	ldr	r3, [r4, #0]
 8005c7a:	079b      	lsls	r3, r3, #30
 8005c7c:	d413      	bmi.n	8005ca6 <_printf_i+0x23a>
 8005c7e:	68e0      	ldr	r0, [r4, #12]
 8005c80:	9b03      	ldr	r3, [sp, #12]
 8005c82:	4298      	cmp	r0, r3
 8005c84:	bfb8      	it	lt
 8005c86:	4618      	movlt	r0, r3
 8005c88:	e7a4      	b.n	8005bd4 <_printf_i+0x168>
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	4632      	mov	r2, r6
 8005c8e:	4649      	mov	r1, r9
 8005c90:	4640      	mov	r0, r8
 8005c92:	47d0      	blx	sl
 8005c94:	3001      	adds	r0, #1
 8005c96:	d09b      	beq.n	8005bd0 <_printf_i+0x164>
 8005c98:	3501      	adds	r5, #1
 8005c9a:	68e3      	ldr	r3, [r4, #12]
 8005c9c:	9903      	ldr	r1, [sp, #12]
 8005c9e:	1a5b      	subs	r3, r3, r1
 8005ca0:	42ab      	cmp	r3, r5
 8005ca2:	dcf2      	bgt.n	8005c8a <_printf_i+0x21e>
 8005ca4:	e7eb      	b.n	8005c7e <_printf_i+0x212>
 8005ca6:	2500      	movs	r5, #0
 8005ca8:	f104 0619 	add.w	r6, r4, #25
 8005cac:	e7f5      	b.n	8005c9a <_printf_i+0x22e>
 8005cae:	bf00      	nop
 8005cb0:	08006865 	.word	0x08006865
 8005cb4:	08006876 	.word	0x08006876

08005cb8 <_putc_r>:
 8005cb8:	b570      	push	{r4, r5, r6, lr}
 8005cba:	460d      	mov	r5, r1
 8005cbc:	4614      	mov	r4, r2
 8005cbe:	4606      	mov	r6, r0
 8005cc0:	b118      	cbz	r0, 8005cca <_putc_r+0x12>
 8005cc2:	6983      	ldr	r3, [r0, #24]
 8005cc4:	b90b      	cbnz	r3, 8005cca <_putc_r+0x12>
 8005cc6:	f7ff fb5b 	bl	8005380 <__sinit>
 8005cca:	4b1c      	ldr	r3, [pc, #112]	; (8005d3c <_putc_r+0x84>)
 8005ccc:	429c      	cmp	r4, r3
 8005cce:	d124      	bne.n	8005d1a <_putc_r+0x62>
 8005cd0:	6874      	ldr	r4, [r6, #4]
 8005cd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005cd4:	07d8      	lsls	r0, r3, #31
 8005cd6:	d405      	bmi.n	8005ce4 <_putc_r+0x2c>
 8005cd8:	89a3      	ldrh	r3, [r4, #12]
 8005cda:	0599      	lsls	r1, r3, #22
 8005cdc:	d402      	bmi.n	8005ce4 <_putc_r+0x2c>
 8005cde:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ce0:	f7ff fbec 	bl	80054bc <__retarget_lock_acquire_recursive>
 8005ce4:	68a3      	ldr	r3, [r4, #8]
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	60a3      	str	r3, [r4, #8]
 8005cec:	da05      	bge.n	8005cfa <_putc_r+0x42>
 8005cee:	69a2      	ldr	r2, [r4, #24]
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	db1c      	blt.n	8005d2e <_putc_r+0x76>
 8005cf4:	b2eb      	uxtb	r3, r5
 8005cf6:	2b0a      	cmp	r3, #10
 8005cf8:	d019      	beq.n	8005d2e <_putc_r+0x76>
 8005cfa:	6823      	ldr	r3, [r4, #0]
 8005cfc:	1c5a      	adds	r2, r3, #1
 8005cfe:	6022      	str	r2, [r4, #0]
 8005d00:	701d      	strb	r5, [r3, #0]
 8005d02:	b2ed      	uxtb	r5, r5
 8005d04:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d06:	07da      	lsls	r2, r3, #31
 8005d08:	d405      	bmi.n	8005d16 <_putc_r+0x5e>
 8005d0a:	89a3      	ldrh	r3, [r4, #12]
 8005d0c:	059b      	lsls	r3, r3, #22
 8005d0e:	d402      	bmi.n	8005d16 <_putc_r+0x5e>
 8005d10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d12:	f7ff fbd4 	bl	80054be <__retarget_lock_release_recursive>
 8005d16:	4628      	mov	r0, r5
 8005d18:	bd70      	pop	{r4, r5, r6, pc}
 8005d1a:	4b09      	ldr	r3, [pc, #36]	; (8005d40 <_putc_r+0x88>)
 8005d1c:	429c      	cmp	r4, r3
 8005d1e:	d101      	bne.n	8005d24 <_putc_r+0x6c>
 8005d20:	68b4      	ldr	r4, [r6, #8]
 8005d22:	e7d6      	b.n	8005cd2 <_putc_r+0x1a>
 8005d24:	4b07      	ldr	r3, [pc, #28]	; (8005d44 <_putc_r+0x8c>)
 8005d26:	429c      	cmp	r4, r3
 8005d28:	bf08      	it	eq
 8005d2a:	68f4      	ldreq	r4, [r6, #12]
 8005d2c:	e7d1      	b.n	8005cd2 <_putc_r+0x1a>
 8005d2e:	4629      	mov	r1, r5
 8005d30:	4622      	mov	r2, r4
 8005d32:	4630      	mov	r0, r6
 8005d34:	f7ff f94a 	bl	8004fcc <__swbuf_r>
 8005d38:	4605      	mov	r5, r0
 8005d3a:	e7e3      	b.n	8005d04 <_putc_r+0x4c>
 8005d3c:	08006814 	.word	0x08006814
 8005d40:	08006834 	.word	0x08006834
 8005d44:	080067f4 	.word	0x080067f4

08005d48 <_sbrk_r>:
 8005d48:	b538      	push	{r3, r4, r5, lr}
 8005d4a:	4d06      	ldr	r5, [pc, #24]	; (8005d64 <_sbrk_r+0x1c>)
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	4604      	mov	r4, r0
 8005d50:	4608      	mov	r0, r1
 8005d52:	602b      	str	r3, [r5, #0]
 8005d54:	f7fc f938 	bl	8001fc8 <_sbrk>
 8005d58:	1c43      	adds	r3, r0, #1
 8005d5a:	d102      	bne.n	8005d62 <_sbrk_r+0x1a>
 8005d5c:	682b      	ldr	r3, [r5, #0]
 8005d5e:	b103      	cbz	r3, 8005d62 <_sbrk_r+0x1a>
 8005d60:	6023      	str	r3, [r4, #0]
 8005d62:	bd38      	pop	{r3, r4, r5, pc}
 8005d64:	20000be4 	.word	0x20000be4

08005d68 <__sread>:
 8005d68:	b510      	push	{r4, lr}
 8005d6a:	460c      	mov	r4, r1
 8005d6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d70:	f000 f8a0 	bl	8005eb4 <_read_r>
 8005d74:	2800      	cmp	r0, #0
 8005d76:	bfab      	itete	ge
 8005d78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005d7a:	89a3      	ldrhlt	r3, [r4, #12]
 8005d7c:	181b      	addge	r3, r3, r0
 8005d7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005d82:	bfac      	ite	ge
 8005d84:	6563      	strge	r3, [r4, #84]	; 0x54
 8005d86:	81a3      	strhlt	r3, [r4, #12]
 8005d88:	bd10      	pop	{r4, pc}

08005d8a <__swrite>:
 8005d8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d8e:	461f      	mov	r7, r3
 8005d90:	898b      	ldrh	r3, [r1, #12]
 8005d92:	05db      	lsls	r3, r3, #23
 8005d94:	4605      	mov	r5, r0
 8005d96:	460c      	mov	r4, r1
 8005d98:	4616      	mov	r6, r2
 8005d9a:	d505      	bpl.n	8005da8 <__swrite+0x1e>
 8005d9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005da0:	2302      	movs	r3, #2
 8005da2:	2200      	movs	r2, #0
 8005da4:	f000 f868 	bl	8005e78 <_lseek_r>
 8005da8:	89a3      	ldrh	r3, [r4, #12]
 8005daa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005dae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005db2:	81a3      	strh	r3, [r4, #12]
 8005db4:	4632      	mov	r2, r6
 8005db6:	463b      	mov	r3, r7
 8005db8:	4628      	mov	r0, r5
 8005dba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dbe:	f000 b817 	b.w	8005df0 <_write_r>

08005dc2 <__sseek>:
 8005dc2:	b510      	push	{r4, lr}
 8005dc4:	460c      	mov	r4, r1
 8005dc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dca:	f000 f855 	bl	8005e78 <_lseek_r>
 8005dce:	1c43      	adds	r3, r0, #1
 8005dd0:	89a3      	ldrh	r3, [r4, #12]
 8005dd2:	bf15      	itete	ne
 8005dd4:	6560      	strne	r0, [r4, #84]	; 0x54
 8005dd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005dda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005dde:	81a3      	strheq	r3, [r4, #12]
 8005de0:	bf18      	it	ne
 8005de2:	81a3      	strhne	r3, [r4, #12]
 8005de4:	bd10      	pop	{r4, pc}

08005de6 <__sclose>:
 8005de6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dea:	f000 b813 	b.w	8005e14 <_close_r>
	...

08005df0 <_write_r>:
 8005df0:	b538      	push	{r3, r4, r5, lr}
 8005df2:	4d07      	ldr	r5, [pc, #28]	; (8005e10 <_write_r+0x20>)
 8005df4:	4604      	mov	r4, r0
 8005df6:	4608      	mov	r0, r1
 8005df8:	4611      	mov	r1, r2
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	602a      	str	r2, [r5, #0]
 8005dfe:	461a      	mov	r2, r3
 8005e00:	f7fb ff16 	bl	8001c30 <_write>
 8005e04:	1c43      	adds	r3, r0, #1
 8005e06:	d102      	bne.n	8005e0e <_write_r+0x1e>
 8005e08:	682b      	ldr	r3, [r5, #0]
 8005e0a:	b103      	cbz	r3, 8005e0e <_write_r+0x1e>
 8005e0c:	6023      	str	r3, [r4, #0]
 8005e0e:	bd38      	pop	{r3, r4, r5, pc}
 8005e10:	20000be4 	.word	0x20000be4

08005e14 <_close_r>:
 8005e14:	b538      	push	{r3, r4, r5, lr}
 8005e16:	4d06      	ldr	r5, [pc, #24]	; (8005e30 <_close_r+0x1c>)
 8005e18:	2300      	movs	r3, #0
 8005e1a:	4604      	mov	r4, r0
 8005e1c:	4608      	mov	r0, r1
 8005e1e:	602b      	str	r3, [r5, #0]
 8005e20:	f7fc f89d 	bl	8001f5e <_close>
 8005e24:	1c43      	adds	r3, r0, #1
 8005e26:	d102      	bne.n	8005e2e <_close_r+0x1a>
 8005e28:	682b      	ldr	r3, [r5, #0]
 8005e2a:	b103      	cbz	r3, 8005e2e <_close_r+0x1a>
 8005e2c:	6023      	str	r3, [r4, #0]
 8005e2e:	bd38      	pop	{r3, r4, r5, pc}
 8005e30:	20000be4 	.word	0x20000be4

08005e34 <_fstat_r>:
 8005e34:	b538      	push	{r3, r4, r5, lr}
 8005e36:	4d07      	ldr	r5, [pc, #28]	; (8005e54 <_fstat_r+0x20>)
 8005e38:	2300      	movs	r3, #0
 8005e3a:	4604      	mov	r4, r0
 8005e3c:	4608      	mov	r0, r1
 8005e3e:	4611      	mov	r1, r2
 8005e40:	602b      	str	r3, [r5, #0]
 8005e42:	f7fc f898 	bl	8001f76 <_fstat>
 8005e46:	1c43      	adds	r3, r0, #1
 8005e48:	d102      	bne.n	8005e50 <_fstat_r+0x1c>
 8005e4a:	682b      	ldr	r3, [r5, #0]
 8005e4c:	b103      	cbz	r3, 8005e50 <_fstat_r+0x1c>
 8005e4e:	6023      	str	r3, [r4, #0]
 8005e50:	bd38      	pop	{r3, r4, r5, pc}
 8005e52:	bf00      	nop
 8005e54:	20000be4 	.word	0x20000be4

08005e58 <_isatty_r>:
 8005e58:	b538      	push	{r3, r4, r5, lr}
 8005e5a:	4d06      	ldr	r5, [pc, #24]	; (8005e74 <_isatty_r+0x1c>)
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	4604      	mov	r4, r0
 8005e60:	4608      	mov	r0, r1
 8005e62:	602b      	str	r3, [r5, #0]
 8005e64:	f7fc f897 	bl	8001f96 <_isatty>
 8005e68:	1c43      	adds	r3, r0, #1
 8005e6a:	d102      	bne.n	8005e72 <_isatty_r+0x1a>
 8005e6c:	682b      	ldr	r3, [r5, #0]
 8005e6e:	b103      	cbz	r3, 8005e72 <_isatty_r+0x1a>
 8005e70:	6023      	str	r3, [r4, #0]
 8005e72:	bd38      	pop	{r3, r4, r5, pc}
 8005e74:	20000be4 	.word	0x20000be4

08005e78 <_lseek_r>:
 8005e78:	b538      	push	{r3, r4, r5, lr}
 8005e7a:	4d07      	ldr	r5, [pc, #28]	; (8005e98 <_lseek_r+0x20>)
 8005e7c:	4604      	mov	r4, r0
 8005e7e:	4608      	mov	r0, r1
 8005e80:	4611      	mov	r1, r2
 8005e82:	2200      	movs	r2, #0
 8005e84:	602a      	str	r2, [r5, #0]
 8005e86:	461a      	mov	r2, r3
 8005e88:	f7fc f890 	bl	8001fac <_lseek>
 8005e8c:	1c43      	adds	r3, r0, #1
 8005e8e:	d102      	bne.n	8005e96 <_lseek_r+0x1e>
 8005e90:	682b      	ldr	r3, [r5, #0]
 8005e92:	b103      	cbz	r3, 8005e96 <_lseek_r+0x1e>
 8005e94:	6023      	str	r3, [r4, #0]
 8005e96:	bd38      	pop	{r3, r4, r5, pc}
 8005e98:	20000be4 	.word	0x20000be4

08005e9c <__malloc_lock>:
 8005e9c:	4801      	ldr	r0, [pc, #4]	; (8005ea4 <__malloc_lock+0x8>)
 8005e9e:	f7ff bb0d 	b.w	80054bc <__retarget_lock_acquire_recursive>
 8005ea2:	bf00      	nop
 8005ea4:	20000bdc 	.word	0x20000bdc

08005ea8 <__malloc_unlock>:
 8005ea8:	4801      	ldr	r0, [pc, #4]	; (8005eb0 <__malloc_unlock+0x8>)
 8005eaa:	f7ff bb08 	b.w	80054be <__retarget_lock_release_recursive>
 8005eae:	bf00      	nop
 8005eb0:	20000bdc 	.word	0x20000bdc

08005eb4 <_read_r>:
 8005eb4:	b538      	push	{r3, r4, r5, lr}
 8005eb6:	4d07      	ldr	r5, [pc, #28]	; (8005ed4 <_read_r+0x20>)
 8005eb8:	4604      	mov	r4, r0
 8005eba:	4608      	mov	r0, r1
 8005ebc:	4611      	mov	r1, r2
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	602a      	str	r2, [r5, #0]
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	f7fc f82e 	bl	8001f24 <_read>
 8005ec8:	1c43      	adds	r3, r0, #1
 8005eca:	d102      	bne.n	8005ed2 <_read_r+0x1e>
 8005ecc:	682b      	ldr	r3, [r5, #0]
 8005ece:	b103      	cbz	r3, 8005ed2 <_read_r+0x1e>
 8005ed0:	6023      	str	r3, [r4, #0]
 8005ed2:	bd38      	pop	{r3, r4, r5, pc}
 8005ed4:	20000be4 	.word	0x20000be4

08005ed8 <_init>:
 8005ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eda:	bf00      	nop
 8005edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ede:	bc08      	pop	{r3}
 8005ee0:	469e      	mov	lr, r3
 8005ee2:	4770      	bx	lr

08005ee4 <_fini>:
 8005ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ee6:	bf00      	nop
 8005ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eea:	bc08      	pop	{r3}
 8005eec:	469e      	mov	lr, r3
 8005eee:	4770      	bx	lr
