// Seed: 3311414141
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input wand id_2,
    output wand id_3,
    output tri id_4,
    input tri id_5,
    input supply0 id_6,
    input wor id_7,
    input wand id_8,
    input wand id_9,
    output wand id_10,
    input wire id_11,
    output wire id_12
);
  wire id_14;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    output tri1 id_2,
    input tri0 id_3,
    input wire id_4,
    input tri void id_5,
    output wire id_6,
    input tri0 id_7,
    input tri id_8
    , id_16,
    output wire id_9,
    input uwire id_10,
    output wor id_11,
    output wor id_12,
    output logic id_13,
    input logic id_14
);
  always begin
    id_13.id_14 <= 1;
  end
  assign id_1 = 1;
  module_0(
      id_5, id_9, id_10, id_1, id_1, id_3, id_8, id_4, id_0, id_3, id_12, id_8, id_6
  );
  wire id_17;
endmodule
