<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\remake\impl\gwsynthesis\remake.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\remake\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Oct 26 21:38:28 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>32843</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>22949</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>92</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>714</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>32</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk50m_ibuf/I </td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>camera_pclk_ibuf/I </td>
</tr>
<tr>
<td>camera_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>camera_PLL_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>6.742</td>
<td>148.333
<td>0.000</td>
<td>3.371</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>1.348</td>
<td>741.667
<td>0.000</td>
<td>0.674</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50m</td>
<td>50.000(MHz)</td>
<td>150.319(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>camera_pclk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">67.844(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>210.084(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>400.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>148.333(MHz)</td>
<td style="color: #FF0000;" class = "error">66.275(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">55.135(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of camera_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Setup</td>
<td>-86.202</td>
<td>32</td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-880.023</td>
<td>273</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-592.191</td>
<td>182</td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-11.973</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.291</td>
<td>14.666</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-11.658</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.285</td>
<td>14.345</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-11.658</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.285</td>
<td>14.345</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-11.639</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.285</td>
<td>14.326</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-11.627</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.285</td>
<td>14.314</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-11.625</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.282</td>
<td>14.309</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-11.517</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.285</td>
<td>14.203</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-11.185</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.276</td>
<td>13.869</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-11.150</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.280</td>
<td>13.831</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-10.768</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.270</td>
<td>13.439</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-8.973</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_6_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.280</td>
<td>11.661</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-8.965</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_4_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.289</td>
<td>11.655</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-8.929</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.285</td>
<td>11.615</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-8.928</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_1_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.280</td>
<td>11.608</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.921</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_1_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.282</td>
<td>11.605</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-8.901</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_2_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.282</td>
<td>11.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-8.845</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_0_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.280</td>
<td>11.526</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-8.772</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_3_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.270</td>
<td>11.444</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-8.733</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.282</td>
<td>11.417</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-8.733</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_2_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.270</td>
<td>11.405</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-8.707</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_6_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.295</td>
<td>11.403</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-8.662</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_5_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.270</td>
<td>11.333</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-8.628</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_7_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.270</td>
<td>11.306</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-8.575</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_4_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.270</td>
<td>11.253</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-8.507</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_5_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.291</td>
<td>11.199</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.849</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.434</td>
<td>0.596</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.849</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.419</td>
<td>0.416</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.835</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.405</td>
<td>0.416</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.832</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.419</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.831</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.401</td>
<td>0.416</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.828</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.415</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.828</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.415</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.828</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.415</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.822</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.409</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.712</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.401</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.620</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_9_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_9_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.428</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.885</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.489</td>
<td>1.639</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.666</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.489</td>
<td>1.857</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.666</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.489</td>
<td>1.857</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.590</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.477</td>
<td>1.923</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.541</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.489</td>
<td>1.982</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.541</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.489</td>
<td>1.982</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.419</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.489</td>
<td>2.105</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.374</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.477</td>
<td>2.139</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.296</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.489</td>
<td>2.228</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.245</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.832</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.222</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.822</td>
<td>0.611</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.169</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.832</td>
<td>0.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.063</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.862</td>
<td>0.810</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.063</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.862</td>
<td>0.810</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.560</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.525</td>
<td>3.764</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.551</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.525</td>
<td>3.754</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.551</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.525</td>
<td>3.754</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.542</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.525</td>
<td>3.745</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.162</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.525</td>
<td>3.701</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.162</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.525</td>
<td>3.701</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.159</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.525</td>
<td>3.698</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.156</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.525</td>
<td>3.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.156</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.525</td>
<td>3.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.935</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.147</td>
<td>3.764</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.926</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.147</td>
<td>3.754</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.926</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.147</td>
<td>3.754</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.916</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.147</td>
<td>3.745</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.536</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.147</td>
<td>3.701</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.536</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.147</td>
<td>3.701</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.534</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.147</td>
<td>3.698</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.531</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.147</td>
<td>3.696</td>
</tr>
<tr>
<td>18</td>
<td>2.927</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.776</td>
<td>3.764</td>
</tr>
<tr>
<td>19</td>
<td>2.927</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.786</td>
<td>3.754</td>
</tr>
<tr>
<td>20</td>
<td>2.938</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.775</td>
<td>3.754</td>
</tr>
<tr>
<td>21</td>
<td>2.946</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.776</td>
<td>3.745</td>
</tr>
<tr>
<td>22</td>
<td>3.368</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.742</td>
<td>3.701</td>
</tr>
<tr>
<td>23</td>
<td>3.368</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.742</td>
<td>3.701</td>
</tr>
<tr>
<td>24</td>
<td>3.369</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.745</td>
<td>3.698</td>
</tr>
<tr>
<td>25</td>
<td>3.369</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.747</td>
<td>3.696</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.421</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/PRESET</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-2.662</td>
<td>1.143</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.421</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/PRESET</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-2.662</td>
<td>1.143</td>
</tr>
<tr>
<td>3</td>
<td>0.842</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.484</td>
<td>1.514</td>
</tr>
<tr>
<td>4</td>
<td>0.982</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.484</td>
<td>1.654</td>
</tr>
<tr>
<td>5</td>
<td>1.107</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.484</td>
<td>1.779</td>
</tr>
<tr>
<td>6</td>
<td>1.159</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.843</td>
<td>1.514</td>
</tr>
<tr>
<td>7</td>
<td>1.299</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.843</td>
<td>1.654</td>
</tr>
<tr>
<td>8</td>
<td>1.376</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.376</td>
<td>1.940</td>
</tr>
<tr>
<td>9</td>
<td>1.401</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.040</td>
<td>1.514</td>
</tr>
<tr>
<td>10</td>
<td>1.410</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.376</td>
<td>1.974</td>
</tr>
<tr>
<td>11</td>
<td>1.424</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.843</td>
<td>1.779</td>
</tr>
<tr>
<td>12</td>
<td>1.430</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.376</td>
<td>1.994</td>
</tr>
<tr>
<td>13</td>
<td>1.434</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.376</td>
<td>1.998</td>
</tr>
<tr>
<td>14</td>
<td>1.523</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.022</td>
<td>1.654</td>
</tr>
<tr>
<td>15</td>
<td>1.651</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>1.779</td>
</tr>
<tr>
<td>16</td>
<td>1.744</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.940</td>
</tr>
<tr>
<td>17</td>
<td>1.778</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.974</td>
</tr>
<tr>
<td>18</td>
<td>1.798</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.994</td>
</tr>
<tr>
<td>19</td>
<td>1.802</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.998</td>
</tr>
<tr>
<td>20</td>
<td>2.352</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.652</td>
<td>1.940</td>
</tr>
<tr>
<td>21</td>
<td>2.386</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.652</td>
<td>1.974</td>
</tr>
<tr>
<td>22</td>
<td>2.406</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.652</td>
<td>1.994</td>
</tr>
<tr>
<td>23</td>
<td>4.239</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.487</td>
<td>1.940</td>
</tr>
<tr>
<td>24</td>
<td>4.265</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.460</td>
<td>1.994</td>
</tr>
<tr>
<td>25</td>
<td>4.269</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.483</td>
<td>1.974</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.200</td>
<td>2.200</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
<tr>
<td>2</td>
<td>1.200</td>
<td>2.200</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
<tr>
<td>3</td>
<td>1.204</td>
<td>2.204</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>1.204</td>
<td>2.204</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s</td>
</tr>
<tr>
<td>5</td>
<td>1.204</td>
<td>2.204</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s</td>
</tr>
<tr>
<td>6</td>
<td>1.204</td>
<td>2.204</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s</td>
</tr>
<tr>
<td>7</td>
<td>1.208</td>
<td>2.208</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>1.208</td>
<td>2.208</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
<tr>
<td>9</td>
<td>1.241</td>
<td>2.241</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
<tr>
<td>10</td>
<td>1.241</td>
<td>2.241</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>23.431</td>
<td>8.280</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/I1</td>
</tr>
<tr>
<td>23.976</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>24.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>24.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>24.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>24.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>24.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>24.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>24.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>25.012</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C78[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>25.301</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C78[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>26.052</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C79[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n220_s0/I2</td>
</tr>
<tr>
<td>26.600</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C79[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n220_s0/F</td>
</tr>
<tr>
<td>26.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C79[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.725</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C79[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0/CLK</td>
</tr>
<tr>
<td>14.690</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0</td>
</tr>
<tr>
<td>14.627</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C79[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.291</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 13.550%; route: 9.868, 67.281%; tC2Q: 2.811, 19.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>23.431</td>
<td>8.280</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/I1</td>
</tr>
<tr>
<td>23.976</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>24.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>24.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>24.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>24.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>24.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>24.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>24.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>25.012</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C78[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>25.301</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C78[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>25.700</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C79[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n222_s0/I2</td>
</tr>
<tr>
<td>26.279</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C79[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n222_s0/F</td>
</tr>
<tr>
<td>26.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C79[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.719</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C79[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0/CLK</td>
</tr>
<tr>
<td>14.684</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
<tr>
<td>14.621</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C79[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.018, 14.071%; route: 9.515, 66.331%; tC2Q: 2.811, 19.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>23.431</td>
<td>8.280</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/I1</td>
</tr>
<tr>
<td>23.976</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>24.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>24.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>24.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>24.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>24.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>24.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>24.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>25.012</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C78[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>25.301</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C78[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>25.700</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C79[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n219_s0/I2</td>
</tr>
<tr>
<td>26.279</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C79[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n219_s0/F</td>
</tr>
<tr>
<td>26.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C79[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.719</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C79[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0/CLK</td>
</tr>
<tr>
<td>14.684</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0</td>
</tr>
<tr>
<td>14.621</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C79[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.018, 14.071%; route: 9.515, 66.331%; tC2Q: 2.811, 19.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>23.431</td>
<td>8.280</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/I1</td>
</tr>
<tr>
<td>23.976</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>24.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>24.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>24.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>24.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>24.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>24.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>24.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>25.012</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C78[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>25.301</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C78[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>25.692</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C77[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n224_s0/I2</td>
</tr>
<tr>
<td>26.260</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C77[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n224_s0/F</td>
</tr>
<tr>
<td>26.260</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C77[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.719</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C77[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/CLK</td>
</tr>
<tr>
<td>14.684</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
<tr>
<td>14.621</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C77[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.007, 14.011%; route: 9.507, 66.365%; tC2Q: 2.811, 19.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>23.431</td>
<td>8.280</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/I1</td>
</tr>
<tr>
<td>23.976</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>24.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>24.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>24.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>24.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>24.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>24.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>24.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>25.012</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C78[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>25.301</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C78[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>25.700</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C79[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n221_s0/I2</td>
</tr>
<tr>
<td>26.247</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C79[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n221_s0/F</td>
</tr>
<tr>
<td>26.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C79[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.719</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C79[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0/CLK</td>
</tr>
<tr>
<td>14.684</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0</td>
</tr>
<tr>
<td>14.621</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C79[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 13.884%; route: 9.515, 66.476%; tC2Q: 2.811, 19.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.617</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>23.431</td>
<td>8.280</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/I1</td>
</tr>
<tr>
<td>23.976</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>24.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>24.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>24.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>24.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>24.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>24.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>24.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>25.012</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C78[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>25.301</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C78[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>25.695</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C78[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n225_s0/I2</td>
</tr>
<tr>
<td>26.242</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C78[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n225_s0/F</td>
</tr>
<tr>
<td>26.242</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C78[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.716</td>
<td>2.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C78[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/CLK</td>
</tr>
<tr>
<td>14.681</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
<tr>
<td>14.617</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C78[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 13.889%; route: 9.510, 66.464%; tC2Q: 2.811, 19.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.681, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>23.431</td>
<td>8.280</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/I1</td>
</tr>
<tr>
<td>23.976</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>24.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>24.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>24.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>24.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>24.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>24.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>24.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>25.012</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C78[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>25.301</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C78[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>25.849</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C79[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n223_s0/I2</td>
</tr>
<tr>
<td>26.137</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C79[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n223_s0/F</td>
</tr>
<tr>
<td>26.137</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C79[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.719</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C79[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/CLK</td>
</tr>
<tr>
<td>14.684</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
<tr>
<td>14.621</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C79[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.728, 12.170%; route: 9.664, 68.038%; tC2Q: 2.811, 19.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.618</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>23.431</td>
<td>8.280</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/I1</td>
</tr>
<tr>
<td>23.976</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>24.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>24.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>24.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>24.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>24.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>24.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>24.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>25.012</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C78[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>25.301</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C78[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>25.484</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C78[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n226_s0/I2</td>
</tr>
<tr>
<td>25.802</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C78[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n226_s0/F</td>
</tr>
<tr>
<td>25.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C78[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.710</td>
<td>2.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C78[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/CLK</td>
</tr>
<tr>
<td>14.675</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
<tr>
<td>14.618</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C78[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.758, 12.680%; route: 9.299, 67.049%; tC2Q: 2.811, 20.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.675, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>23.431</td>
<td>8.280</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/I1</td>
</tr>
<tr>
<td>23.976</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>23.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>24.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>24.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>24.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>24.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C80[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>24.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>24.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>24.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C81[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>25.012</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C78[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>25.301</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C78[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>25.765</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C77[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.714</td>
<td>2.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C77[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0/CLK</td>
</tr>
<tr>
<td>14.679</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0</td>
</tr>
<tr>
<td>14.615</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C77[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.280</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.440, 10.410%; route: 9.580, 69.265%; tC2Q: 2.811, 20.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.679, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.138</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>23.297</td>
<td>8.159</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C80[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s18/I0</td>
</tr>
<tr>
<td>23.892</td>
<td>0.595</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C80[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s18/COUT</td>
</tr>
<tr>
<td>23.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C80[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s19/CIN</td>
</tr>
<tr>
<td>23.942</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C80[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s19/COUT</td>
</tr>
<tr>
<td>23.942</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C80[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s20/CIN</td>
</tr>
<tr>
<td>23.992</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C80[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s20/COUT</td>
</tr>
<tr>
<td>23.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C80[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s21/CIN</td>
</tr>
<tr>
<td>24.042</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C80[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s21/COUT</td>
</tr>
<tr>
<td>24.042</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C81[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s22/CIN</td>
</tr>
<tr>
<td>24.092</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C81[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s22/COUT</td>
</tr>
<tr>
<td>24.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C81[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s23/CIN</td>
</tr>
<tr>
<td>24.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C81[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n251_s23/COUT</td>
</tr>
<tr>
<td>24.806</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C78[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n253_s2/I0</td>
</tr>
<tr>
<td>25.373</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C78[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n253_s2/F</td>
</tr>
<tr>
<td>25.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C78[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.704</td>
<td>2.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C78[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0/CLK</td>
</tr>
<tr>
<td>14.669</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0</td>
</tr>
<tr>
<td>14.605</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C78[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.805, 13.435%; route: 8.823, 65.647%; tC2Q: 2.811, 20.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.669, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.138</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[6]</td>
</tr>
<tr>
<td>23.595</td>
<td>8.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C83[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.714</td>
<td>2.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C83[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_6_s0/CLK</td>
</tr>
<tr>
<td>14.679</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_6_s0</td>
</tr>
<tr>
<td>14.621</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C83[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.280</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 3.370%; route: 8.456, 72.520%; tC2Q: 2.811, 24.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.679, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.138</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>23.133</td>
<td>7.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C80[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n156_s0/I0</td>
</tr>
<tr>
<td>23.589</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C80[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n156_s0/F</td>
</tr>
<tr>
<td>23.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C80[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.723</td>
<td>2.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C80[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_4_s1/CLK</td>
</tr>
<tr>
<td>14.688</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_4_s1</td>
</tr>
<tr>
<td>14.624</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C80[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.849, 7.286%; route: 7.995, 68.594%; tC2Q: 2.811, 24.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.688, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.138</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>22.982</td>
<td>7.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C81[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n160_s0/I0</td>
</tr>
<tr>
<td>23.549</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C81[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n160_s0/F</td>
</tr>
<tr>
<td>23.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C81[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.719</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C81[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1/CLK</td>
</tr>
<tr>
<td>14.684</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1</td>
</tr>
<tr>
<td>14.621</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C81[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.961, 8.269%; route: 7.844, 67.528%; tC2Q: 2.811, 24.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>23.542</td>
<td>8.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C83[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.714</td>
<td>2.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C83[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_1_s0/CLK</td>
</tr>
<tr>
<td>14.679</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
<tr>
<td>14.615</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C83[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.280</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.406, 3.497%; route: 8.391, 72.285%; tC2Q: 2.811, 24.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.679, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.617</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>22.960</td>
<td>7.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C82[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n159_s0/I0</td>
</tr>
<tr>
<td>23.539</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C82[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n159_s0/F</td>
</tr>
<tr>
<td>23.539</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C82[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.716</td>
<td>2.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C82[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_1_s1/CLK</td>
</tr>
<tr>
<td>14.681</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_1_s1</td>
</tr>
<tr>
<td>14.617</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C82[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.985, 8.486%; route: 7.809, 67.289%; tC2Q: 2.811, 24.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.681, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.617</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.138</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>22.940</td>
<td>7.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C82[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n158_s0/I0</td>
</tr>
<tr>
<td>23.518</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C82[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n158_s0/F</td>
</tr>
<tr>
<td>23.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C82[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.716</td>
<td>2.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C82[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_2_s1/CLK</td>
</tr>
<tr>
<td>14.681</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_2_s1</td>
</tr>
<tr>
<td>14.617</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C82[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.972, 8.389%; route: 7.801, 67.344%; tC2Q: 2.811, 24.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.681, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>23.460</td>
<td>8.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C83[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.714</td>
<td>2.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C83[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_0_s0/CLK</td>
</tr>
<tr>
<td>14.679</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_0_s0</td>
</tr>
<tr>
<td>14.615</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C83[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.280</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.406, 3.522%; route: 8.309, 72.087%; tC2Q: 2.811, 24.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.679, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[3]</td>
</tr>
<tr>
<td>23.378</td>
<td>8.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C82[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.704</td>
<td>2.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C82[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_3_s0/CLK</td>
</tr>
<tr>
<td>14.669</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_3_s0</td>
</tr>
<tr>
<td>14.605</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C82[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.406, 3.548%; route: 8.226, 71.886%; tC2Q: 2.811, 24.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.669, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.617</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.138</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[3]</td>
</tr>
<tr>
<td>22.772</td>
<td>7.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C82[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n157_s0/I0</td>
</tr>
<tr>
<td>23.351</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C82[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n157_s0/F</td>
</tr>
<tr>
<td>23.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C82[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.716</td>
<td>2.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C82[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1/CLK</td>
</tr>
<tr>
<td>14.681</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1</td>
</tr>
<tr>
<td>14.617</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C82[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.972, 8.512%; route: 7.634, 66.864%; tC2Q: 2.811, 24.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.681, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>23.339</td>
<td>8.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C82[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.704</td>
<td>2.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C82[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_2_s0/CLK</td>
</tr>
<tr>
<td>14.669</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_2_s0</td>
</tr>
<tr>
<td>14.605</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C82[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.406, 3.560%; route: 8.188, 71.790%; tC2Q: 2.811, 24.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.669, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.138</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[6]</td>
</tr>
<tr>
<td>22.763</td>
<td>7.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C80[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n154_s0/I0</td>
</tr>
<tr>
<td>23.337</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C80[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n154_s0/F</td>
</tr>
<tr>
<td>23.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.729</td>
<td>2.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_6_s1/CLK</td>
</tr>
<tr>
<td>14.694</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_6_s1</td>
</tr>
<tr>
<td>14.630</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C80[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.967, 8.478%; route: 7.625, 66.868%; tC2Q: 2.811, 24.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.694, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>23.267</td>
<td>8.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C82[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.704</td>
<td>2.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C82[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_5_s0/CLK</td>
</tr>
<tr>
<td>14.669</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_5_s0</td>
</tr>
<tr>
<td>14.605</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C82[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.406, 3.582%; route: 8.116, 71.613%; tC2Q: 2.811, 24.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.669, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.138</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[7]</td>
</tr>
<tr>
<td>23.240</td>
<td>8.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C82[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.704</td>
<td>2.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C82[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_7_s0/CLK</td>
</tr>
<tr>
<td>14.669</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_7_s0</td>
</tr>
<tr>
<td>14.612</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C82[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 3.476%; route: 8.101, 71.658%; tC2Q: 2.811, 24.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.669, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.138</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>23.187</td>
<td>8.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C82[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.704</td>
<td>2.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C82[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_4_s0/CLK</td>
</tr>
<tr>
<td>14.669</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
<tr>
<td>14.612</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C82[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 3.492%; route: 8.049, 71.525%; tC2Q: 2.811, 24.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.669, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.627</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.138</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>22.586</td>
<td>7.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C81[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n155_s0/I0</td>
</tr>
<tr>
<td>23.133</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C81[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n155_s0/F</td>
</tr>
<tr>
<td>23.133</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C81[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.725</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C81[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_5_s1/CLK</td>
</tr>
<tr>
<td>14.690</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_5_s1</td>
</tr>
<tr>
<td>14.627</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C81[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.291</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 8.398%; route: 7.447, 66.500%; tC2Q: 2.811, 25.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.292</td>
<td>1.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C84[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_2_s0/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C84[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_2_s0/Q</td>
</tr>
<tr>
<td>3.551</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C84[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/I2</td>
</tr>
<tr>
<td>3.889</td>
<td>0.338</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C84[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/F</td>
</tr>
<tr>
<td>3.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C84[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.727</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C84[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td>5.738</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C84[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.434</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 56.604%; route: 0.082, 13.836%; tC2Q: 0.176, 29.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.286</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C125[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/Q</td>
</tr>
<tr>
<td>3.702</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C124[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.705</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C124[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>5.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0</td>
</tr>
<tr>
<td>5.551</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C124[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.419</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.292</td>
<td>1.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C127[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>3.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R61C127[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/Q</td>
</tr>
<tr>
<td>3.709</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C126[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.697</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C126[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>5.732</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0</td>
</tr>
<tr>
<td>5.544</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C126[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.281</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>3.461</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C126[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/Q</td>
</tr>
<tr>
<td>3.880</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.700</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0/CLK</td>
</tr>
<tr>
<td>5.735</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0</td>
</tr>
<tr>
<td>5.712</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C125[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.419</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.297</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C123[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.477</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R59C123[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/Q</td>
</tr>
<tr>
<td>3.713</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.697</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>5.732</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0</td>
</tr>
<tr>
<td>5.544</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.294</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.474</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C125[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/Q</td>
</tr>
<tr>
<td>3.893</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C124[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.710</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C124[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0</td>
</tr>
<tr>
<td>5.721</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C124[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.415</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.294</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0/CLK</td>
</tr>
<tr>
<td>3.474</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C125[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0/Q</td>
</tr>
<tr>
<td>3.893</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C124[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.710</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C124[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0/CLK</td>
</tr>
<tr>
<td>5.745</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0</td>
</tr>
<tr>
<td>5.721</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C124[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.415</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.292</td>
<td>1.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>3.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/Q</td>
</tr>
<tr>
<td>3.891</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.707</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>5.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0</td>
</tr>
<tr>
<td>5.719</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C124[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.415</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.257, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.273, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.707</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.286</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/Q</td>
</tr>
<tr>
<td>3.885</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.695</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>5.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0</td>
</tr>
<tr>
<td>5.707</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C126[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.409</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.707</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.294</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C123[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.474</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C123[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/Q</td>
</tr>
<tr>
<td>3.994</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.695</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0/CLK</td>
</tr>
<tr>
<td>5.730</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0</td>
</tr>
<tr>
<td>5.707</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.520, 74.286%; tC2Q: 0.180, 25.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.261</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C124[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_9_s0/CLK</td>
</tr>
<tr>
<td>3.441</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R66C124[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_9_s0/Q</td>
</tr>
<tr>
<td>4.080</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.689</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_9_s0/CLK</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_9_s0</td>
</tr>
<tr>
<td>5.700</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C126[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.428</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.639, 78.015%; tC2Q: 0.180, 21.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C43[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.437</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R48C43[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>4.896</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.459, 89.016%; tC2Q: 0.180, 10.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C43[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.437</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R48C43[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>1.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL56[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.678, 90.310%; tC2Q: 0.180, 9.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C43[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.437</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R48C43[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>1.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL58[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.678, 90.310%; tC2Q: 0.180, 9.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.269</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R47C43[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.191</td>
<td>1.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL71[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL71[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL71[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.477</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.743, 90.637%; tC2Q: 0.180, 9.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C43[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.437</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R48C43[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>1.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL58[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.803, 90.921%; tC2Q: 0.180, 9.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C43[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.437</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R48C43[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>1.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL60[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL60[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL60[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.803, 90.921%; tC2Q: 0.180, 9.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C43[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.437</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R48C43[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.362</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL62[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 91.449%; tC2Q: 0.180, 8.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.269</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R47C43[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.407</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL71[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL71[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL71[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.477</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.959, 91.584%; tC2Q: 0.180, 8.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C43[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.437</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R48C43[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.485</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL62[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.048, 91.919%; tC2Q: 0.180, 8.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.142</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.299</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C121[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>3.479</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R58C121[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>3.898</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>238</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.131</td>
<td>3.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>4.166</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>4.142</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C120[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.832</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.264, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.351%; route: 3.456, 83.649%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.140</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.306</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>3.486</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0/Q</td>
</tr>
<tr>
<td>3.917</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C119[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>238</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.128</td>
<td>3.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C119[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>4.163</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>4.140</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C119[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.431, 70.552%; tC2Q: 0.180, 29.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.363%; route: 3.453, 83.637%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.299</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C121[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>3.479</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R58C121[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0/Q</td>
</tr>
<tr>
<td>3.809</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>238</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.131</td>
<td>3.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>4.166</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>3.977</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C120[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.832</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.264, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.330, 64.706%; tC2Q: 0.180, 35.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.351%; route: 3.456, 83.649%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.274</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C121[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>3.454</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C121[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0/Q</td>
</tr>
<tr>
<td>4.084</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C121[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>238</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.136</td>
<td>3.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C121[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>4.171</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>4.147</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C121[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.630, 77.778%; tC2Q: 0.180, 22.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.332%; route: 3.461, 83.668%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.274</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C121[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.454</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C121[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0/Q</td>
</tr>
<tr>
<td>4.084</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C121[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>238</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.136</td>
<td>3.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C121[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>4.171</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>4.147</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C121[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.630, 77.778%; tC2Q: 0.180, 22.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.332%; route: 3.461, 83.668%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.164</td>
<td>3.396</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.604</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.525</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.396, 90.236%; tC2Q: 0.368, 9.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.155</td>
<td>3.387</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.604</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.525</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.387, 90.211%; tC2Q: 0.368, 9.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.155</td>
<td>3.387</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.604</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.525</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.387, 90.211%; tC2Q: 0.368, 9.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.145</td>
<td>3.377</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.604</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.525</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.377, 90.187%; tC2Q: 0.368, 9.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.101</td>
<td>3.334</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.525</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.334, 90.071%; tC2Q: 0.368, 9.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.101</td>
<td>3.334</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.525</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.334, 90.071%; tC2Q: 0.368, 9.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.099</td>
<td>3.331</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.525</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.331, 90.063%; tC2Q: 0.368, 9.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.096</td>
<td>3.328</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.525</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.328, 90.056%; tC2Q: 0.368, 9.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.096</td>
<td>3.328</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL40[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.525</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.328, 90.056%; tC2Q: 0.368, 9.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.164</td>
<td>3.396</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.147</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.396, 90.236%; tC2Q: 0.368, 9.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.155</td>
<td>3.387</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.147</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.387, 90.211%; tC2Q: 0.368, 9.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.155</td>
<td>3.387</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.147</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.387, 90.211%; tC2Q: 0.368, 9.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.145</td>
<td>3.377</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.147</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.377, 90.187%; tC2Q: 0.368, 9.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.101</td>
<td>3.334</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>9.565</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.147</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.334, 90.071%; tC2Q: 0.368, 9.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.101</td>
<td>3.334</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>9.565</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.147</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.334, 90.071%; tC2Q: 0.368, 9.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.099</td>
<td>3.331</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>9.565</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.147</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.331, 90.063%; tC2Q: 0.368, 9.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.096</td>
<td>3.328</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>9.565</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.147</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.328, 90.056%; tC2Q: 0.368, 9.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.164</td>
<td>3.396</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.624</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.589</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.091</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.776</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.396, 90.236%; tC2Q: 0.368, 9.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.589, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.155</td>
<td>3.387</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.614</td>
<td>2.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.081</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.786</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.387, 90.211%; tC2Q: 0.368, 9.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.580, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.155</td>
<td>3.387</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.625</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.092</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.775</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.387, 90.211%; tC2Q: 0.368, 9.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.591, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.145</td>
<td>3.377</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.624</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.589</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.091</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.776</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.377, 90.187%; tC2Q: 0.368, 9.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.589, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.101</td>
<td>3.334</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.658</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.623</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>14.470</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.742</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.334, 90.071%; tC2Q: 0.368, 9.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.623, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.101</td>
<td>3.334</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.658</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.623</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>14.470</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.742</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.334, 90.071%; tC2Q: 0.368, 9.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.623, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.099</td>
<td>3.331</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.655</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.620</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>14.467</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.745</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.331, 90.063%; tC2Q: 0.368, 9.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.621, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.400</td>
<td>2.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.768</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.096</td>
<td>3.328</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>2.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.618</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>14.465</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.747</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.328, 90.056%; tC2Q: 0.368, 9.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.618, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>304.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>302.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>303.261</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C119[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>303.437</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R67C119[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>303.520</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C119[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/I0</td>
</tr>
<tr>
<td>303.845</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R67C119[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/F</td>
</tr>
<tr>
<td>304.404</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>304.434</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>305.923</td>
<td>1.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C125[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>305.958</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>305.824</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C125[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 28.446%; route: 0.641, 56.127%; tC2Q: 0.176, 15.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.489, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>304.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.824</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>302.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>303.261</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C119[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>303.437</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R67C119[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>303.520</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C119[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/I0</td>
</tr>
<tr>
<td>303.845</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R67C119[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/F</td>
</tr>
<tr>
<td>304.404</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>304.434</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>305.923</td>
<td>1.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C125[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>305.958</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>305.824</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C125[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 28.446%; route: 0.641, 56.127%; tC2Q: 0.176, 15.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.489, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.705</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.885</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C140[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.219</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.189</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>6.224</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.377</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.484</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.334, 88.109%; tC2Q: 0.180, 11.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.705</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.885</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C140[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.359</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.189</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>6.224</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.377</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.484</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.474, 89.116%; tC2Q: 0.180, 10.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.705</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.885</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C140[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.484</td>
<td>1.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.189</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>6.224</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.377</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.484</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 89.881%; tC2Q: 0.180, 10.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.705</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.885</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C140[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.219</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.760</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.874</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>5.909</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.843</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.334, 88.109%; tC2Q: 0.180, 11.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.705</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.885</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C140[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.359</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.760</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.874</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>5.909</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.843</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.474, 89.116%; tC2Q: 0.180, 10.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.738</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.918</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.678</td>
<td>1.760</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.114</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.302</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.760, 90.722%; tC2Q: 0.180, 9.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 21.906%; route: 1.312, 78.094%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.705</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.885</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C140[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.219</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.665</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>5.818</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.334, 88.109%; tC2Q: 0.180, 11.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.738</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.918</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>1.794</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.114</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.302</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 90.882%; tC2Q: 0.180, 9.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 21.906%; route: 1.312, 78.094%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.705</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.885</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C140[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.484</td>
<td>1.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.760</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.874</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>5.909</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.843</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 89.881%; tC2Q: 0.180, 10.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.738</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.918</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.731</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.114</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.302</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.814, 90.972%; tC2Q: 0.180, 9.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 21.906%; route: 1.312, 78.094%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.738</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.918</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.736</td>
<td>1.818</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.114</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.302</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.818, 90.992%; tC2Q: 0.180, 9.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 21.906%; route: 1.312, 78.094%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.705</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.885</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C140[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.359</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.683</td>
<td>1.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>5.836</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.474, 89.116%; tC2Q: 0.180, 10.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.249, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.705</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.885</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C140[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.484</td>
<td>1.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.680</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 89.881%; tC2Q: 0.180, 10.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.738</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.918</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.678</td>
<td>1.760</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.934</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.760, 90.722%; tC2Q: 0.180, 9.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.738</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.918</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>1.794</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.934</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 90.882%; tC2Q: 0.180, 9.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.738</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.918</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.731</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.934</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.814, 90.972%; tC2Q: 0.180, 9.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.738</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.918</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.736</td>
<td>1.818</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.934</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.818, 90.992%; tC2Q: 0.180, 9.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.738</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.918</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.678</td>
<td>1.760</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.184</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.751</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.140</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.175</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.326</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.652</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.760, 90.722%; tC2Q: 0.180, 9.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 19.892%; route: 1.567, 80.108%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.738</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.918</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>1.794</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.184</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.751</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.140</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.175</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.326</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.652</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 90.882%; tC2Q: 0.180, 9.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 19.892%; route: 1.567, 80.108%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.738</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.918</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.731</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.184</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.751</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.140</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.175</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.326</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.652</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.814, 90.972%; tC2Q: 0.180, 9.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 19.892%; route: 1.567, 80.108%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.738</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.918</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.678</td>
<td>1.760</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.251</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>3.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>3.439</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.487</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.760, 90.722%; tC2Q: 0.180, 9.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.738</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.918</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.731</td>
<td>1.814</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.278</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>3.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>3.466</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.460</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.814, 90.972%; tC2Q: 0.180, 9.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.738</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C83[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.918</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C83[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.712</td>
<td>1.794</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.255</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>3.290</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>3.443</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.483</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.794, 90.882%; tC2Q: 0.180, 9.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.200</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.105</td>
<td>2.671</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.304</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.200</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.105</td>
<td>2.671</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.304</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.096</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.299</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.096</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.299</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.096</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.299</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.096</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.299</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.208</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.086</td>
<td>2.652</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.294</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.208</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.086</td>
<td>2.652</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.294</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.187</td>
<td>2.382</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.176</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.428</td>
<td>1.252</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.187</td>
<td>2.382</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.176</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.428</td>
<td>1.252</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5958</td>
<td>ui_clk</td>
<td>-8.137</td>
<td>2.740</td>
</tr>
<tr>
<td>5076</td>
<td>ui_clk_sync_rst</td>
<td>-3.560</td>
<td>3.864</td>
</tr>
<tr>
<td>342</td>
<td>ddr_init_internal_rr</td>
<td>2.048</td>
<td>7.002</td>
</tr>
<tr>
<td>342</td>
<td>eye_calib_start_rr</td>
<td>4.586</td>
<td>3.851</td>
</tr>
<tr>
<td>325</td>
<td>eye_calib_start_rr[0]</td>
<td>4.966</td>
<td>3.944</td>
</tr>
<tr>
<td>292</td>
<td>dqsts1</td>
<td>4.118</td>
<td>4.889</td>
</tr>
<tr>
<td>291</td>
<td>dqs_reg</td>
<td>4.239</td>
<td>4.784</td>
</tr>
<tr>
<td>257</td>
<td>phy_rddata_valid_d1</td>
<td>3.997</td>
<td>5.179</td>
</tr>
<tr>
<td>238</td>
<td>outlook_clk_cam_d</td>
<td>-4.740</td>
<td>6.858</td>
</tr>
<tr>
<td>171</td>
<td>rdfifo_clk</td>
<td>-8.347</td>
<td>2.768</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R47C70</td>
<td>73.61%</td>
</tr>
<tr>
<td>R45C119</td>
<td>69.44%</td>
</tr>
<tr>
<td>R63C65</td>
<td>69.44%</td>
</tr>
<tr>
<td>R59C98</td>
<td>69.44%</td>
</tr>
<tr>
<td>R65C124</td>
<td>65.28%</td>
</tr>
<tr>
<td>R47C119</td>
<td>65.28%</td>
</tr>
<tr>
<td>R52C120</td>
<td>65.28%</td>
</tr>
<tr>
<td>R63C123</td>
<td>65.28%</td>
</tr>
<tr>
<td>R63C124</td>
<td>65.28%</td>
</tr>
<tr>
<td>R62C62</td>
<td>65.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
