

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9'
================================================================
* Date:           Mon Jan 26 23:10:53 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.583 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1028|     1028|  10.280 us|  10.280 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_8_VITIS_LOOP_91_9  |     1026|     1026|         4|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:91]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:90]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten111 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten111"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln90 = store i9 0, i9 %i" [top.cpp:90]   --->   Operation 12 'store' 'store_ln90' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln91 = store i7 0, i7 %j" [top.cpp:91]   --->   Operation 13 'store' 'store_ln91' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body73"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten111_load = load i11 %indvar_flatten111" [top.cpp:90]   --->   Operation 15 'load' 'indvar_flatten111_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.94ns)   --->   "%icmp_ln90 = icmp_eq  i11 %indvar_flatten111_load, i11 1024" [top.cpp:90]   --->   Operation 16 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.94ns)   --->   "%add_ln90_9 = add i11 %indvar_flatten111_load, i11 1" [top.cpp:90]   --->   Operation 17 'add' 'add_ln90_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc84, void %for.body73.1.preheader.exitStub" [top.cpp:90]   --->   Operation 18 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:90]   --->   Operation 19 'load' 'j_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:90]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i7 %j_load" [top.cpp:90]   --->   Operation 21 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.92ns)   --->   "%add_ln90 = add i9 %i_load, i9 1" [top.cpp:90]   --->   Operation 22 'add' 'add_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:91]   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.44ns)   --->   "%select_ln91 = select i1 %tmp, i6 0, i6 %trunc_ln90" [top.cpp:91]   --->   Operation 24 'select' 'select_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %select_ln91" [top.cpp:90]   --->   Operation 25 'zext' 'zext_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.45ns)   --->   "%select_ln90 = select i1 %tmp, i9 %add_ln90, i9 %i_load" [top.cpp:90]   --->   Operation 26 'select' 'select_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i9 %select_ln90" [top.cpp:93]   --->   Operation 27 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln91, i32 4, i32 5" [top.cpp:91]   --->   Operation 28 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln93, i2 %lshr_ln2" [top.cpp:93]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i10 %tmp_s" [top.cpp:93]   --->   Operation 30 'zext' 'zext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 0, i64 %zext_ln93" [top.cpp:93]   --->   Operation 31 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:93]   --->   Operation 32 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = (!icmp_ln90)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.88ns)   --->   "%add_ln91 = add i7 %zext_ln90, i7 16" [top.cpp:91]   --->   Operation 33 'add' 'add_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln90 = store i11 %add_ln90_9, i11 %indvar_flatten111" [top.cpp:90]   --->   Operation 34 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln90 = store i9 %select_ln90, i9 %i" [top.cpp:90]   --->   Operation 35 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln91 = store i7 %add_ln91, i7 %j" [top.cpp:91]   --->   Operation 36 'store' 'store_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body73" [top.cpp:91]   --->   Operation 37 'br' 'br_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_8_VITIS_LOOP_91_9_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:92]   --->   Operation 40 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%col_sum_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum" [top.cpp:93]   --->   Operation 41 'read' 'col_sum_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%col_sum_16_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_16" [top.cpp:93]   --->   Operation 42 'read' 'col_sum_16_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%col_sum_32_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_32" [top.cpp:93]   --->   Operation 43 'read' 'col_sum_32_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%col_sum_48_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_48" [top.cpp:93]   --->   Operation 44 'read' 'col_sum_48_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.60ns)   --->   "%tmp_16 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %col_sum_read, i6 16, i24 %col_sum_16_read, i6 32, i24 %col_sum_32_read, i6 48, i24 %col_sum_48_read, i24 0, i6 %select_ln91" [top.cpp:93]   --->   Operation 45 'sparsemux' 'tmp_16' <Predicate = true> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i24 %tmp_16" [top.cpp:93]   --->   Operation 46 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:93]   --->   Operation 47 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln93_1 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load" [top.cpp:93]   --->   Operation 48 'sext' 'sext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.10ns)   --->   "%col_sum_1 = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load, i24 %tmp_16" [top.cpp:93]   --->   Operation 49 'add' 'col_sum_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.10ns)   --->   "%add_ln93_1 = add i25 %sext_ln93_1, i25 %sext_ln93" [top.cpp:93]   --->   Operation 50 'add' 'add_ln93_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.12ns)   --->   "%icmp_ln93 = icmp_eq  i25 %add_ln93_1, i25 0" [top.cpp:93]   --->   Operation 51 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %if.end.i.i210, void %if.then.i.i208" [top.cpp:93]   --->   Operation 52 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.case.485060, i6 0, void %V32.i.i27.i.i180462.case.05057, i6 16, void %V32.i.i27.i.i180462.case.165058, i6 32, void %V32.i.i27.i.i180462.case.325059" [top.cpp:93]   --->   Operation 53 'switch' 'switch_ln93' <Predicate = (icmp_ln93)> <Delay = 0.88>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 0" [top.cpp:93]   --->   Operation 54 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 == 32)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5056" [top.cpp:93]   --->   Operation 55 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 == 32)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 0" [top.cpp:93]   --->   Operation 56 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 == 16)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5056" [top.cpp:93]   --->   Operation 57 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 == 16)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum, i24 0" [top.cpp:93]   --->   Operation 58 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 == 0)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5056" [top.cpp:93]   --->   Operation 59 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 == 0)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 0" [top.cpp:93]   --->   Operation 60 'write' 'write_ln93' <Predicate = (icmp_ln93 & select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5056" [top.cpp:93]   --->   Operation 61 'br' 'br_ln93' <Predicate = (icmp_ln93 & select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end.i.i210" [top.cpp:93]   --->   Operation 62 'br' 'br_ln93' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln93_1, i32 24" [top.cpp:93]   --->   Operation 63 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.case.48, i6 0, void %V32.i.i27.i.i180462.case.0, i6 16, void %V32.i.i27.i.i180462.case.16, i6 32, void %V32.i.i27.i.i180462.case.32" [top.cpp:93]   --->   Operation 64 'switch' 'switch_ln93' <Predicate = true> <Delay = 0.88>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_1, i32 23" [top.cpp:93]   --->   Operation 65 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln93)   --->   "%xor_ln93 = xor i1 %tmp_34, i1 1" [top.cpp:93]   --->   Operation 66 'xor' 'xor_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93 = and i1 %tmp_35, i1 %xor_ln93" [top.cpp:93]   --->   Operation 67 'and' 'and_ln93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_1)   --->   "%xor_ln93_1 = xor i1 %tmp_35, i1 1" [top.cpp:93]   --->   Operation 68 'xor' 'xor_ln93_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93_1 = and i1 %tmp_34, i1 %xor_ln93_1" [top.cpp:93]   --->   Operation 69 'and' 'and_ln93_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.33ns)   --->   "%xor_ln93_2 = xor i1 %tmp_34, i1 %tmp_35" [top.cpp:93]   --->   Operation 70 'xor' 'xor_ln93_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %xor_ln93_2, void %for.inc81, void %if.end.i.i.i232" [top.cpp:93]   --->   Operation 71 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93, void %if.else.i.i.i241, void %if.then2.i.i.i240" [top.cpp:93]   --->   Operation 72 'br' 'br_ln93' <Predicate = (xor_ln93_2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93_1, void %if.end15.i.i.i248, void %if.then9.i.i.i247" [top.cpp:93]   --->   Operation 73 'br' 'br_ln93' <Predicate = (xor_ln93_2 & !and_ln93)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.case.485050, i6 0, void %V32.i.i27.i.i180462.case.05047, i6 16, void %V32.i.i27.i.i180462.case.165048, i6 32, void %V32.i.i27.i.i180462.case.325049" [top.cpp:93]   --->   Operation 74 'switch' 'switch_ln93' <Predicate = (xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.88>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end15.i.i.i248" [top.cpp:93]   --->   Operation 75 'br' 'br_ln93' <Predicate = (xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc81" [top.cpp:93]   --->   Operation 76 'br' 'br_ln93' <Predicate = (xor_ln93_2 & !and_ln93)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.case.485055, i6 0, void %V32.i.i27.i.i180462.case.05052, i6 16, void %V32.i.i27.i.i180462.case.165053, i6 32, void %V32.i.i27.i.i180462.case.325054" [top.cpp:93]   --->   Operation 77 'switch' 'switch_ln93' <Predicate = (xor_ln93_2 & and_ln93)> <Delay = 0.88>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc81" [top.cpp:93]   --->   Operation 78 'br' 'br_ln93' <Predicate = (xor_ln93_2 & and_ln93)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.48>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 %col_sum_1" [top.cpp:93]   --->   Operation 79 'write' 'write_ln93' <Predicate = (select_ln91 == 32)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 80 'br' 'br_ln93' <Predicate = (select_ln91 == 32)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 %col_sum_1" [top.cpp:93]   --->   Operation 81 'write' 'write_ln93' <Predicate = (select_ln91 == 16)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 82 'br' 'br_ln93' <Predicate = (select_ln91 == 16)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum, i24 %col_sum_1" [top.cpp:93]   --->   Operation 83 'write' 'write_ln93' <Predicate = (select_ln91 == 0)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 84 'br' 'br_ln93' <Predicate = (select_ln91 == 0)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 %col_sum_1" [top.cpp:93]   --->   Operation 85 'write' 'write_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit" [top.cpp:93]   --->   Operation 86 'br' 'br_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388608" [top.cpp:93]   --->   Operation 87 'write' 'write_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5046" [top.cpp:93]   --->   Operation 88 'br' 'br_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388608" [top.cpp:93]   --->   Operation 89 'write' 'write_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5046" [top.cpp:93]   --->   Operation 90 'br' 'br_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum, i24 8388608" [top.cpp:93]   --->   Operation 91 'write' 'write_ln93' <Predicate = (select_ln91 == 0 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5046" [top.cpp:93]   --->   Operation 92 'br' 'br_ln93' <Predicate = (select_ln91 == 0 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388608" [top.cpp:93]   --->   Operation 93 'write' 'write_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5046" [top.cpp:93]   --->   Operation 94 'br' 'br_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32 & xor_ln93_2 & !and_ln93 & and_ln93_1)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388607" [top.cpp:93]   --->   Operation 95 'write' 'write_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5051" [top.cpp:93]   --->   Operation 96 'br' 'br_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388607" [top.cpp:93]   --->   Operation 97 'write' 'write_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5051" [top.cpp:93]   --->   Operation 98 'br' 'br_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum, i24 8388607" [top.cpp:93]   --->   Operation 99 'write' 'write_ln93' <Predicate = (select_ln91 == 0 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5051" [top.cpp:93]   --->   Operation 100 'br' 'br_ln93' <Predicate = (select_ln91 == 0 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388607" [top.cpp:93]   --->   Operation 101 'write' 'write_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32 & xor_ln93_2 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.exit5051" [top.cpp:93]   --->   Operation 102 'br' 'br_ln93' <Predicate = (select_ln91 != 0 & select_ln91 != 16 & select_ln91 != 32 & xor_ln93_2 & and_ln93)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.219ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln90', top.cpp:90) of constant 0 on local variable 'i', top.cpp:90 [11]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:90) on local variable 'i', top.cpp:90 [21]  (0.000 ns)
	'add' operation 9 bit ('add_ln90', top.cpp:90) [23]  (0.921 ns)
	'select' operation 9 bit ('select_ln90', top.cpp:90) [29]  (0.458 ns)
	'getelementptr' operation 10 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr', top.cpp:93) [35]  (0.000 ns)
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load', top.cpp:93) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9' [42]  (1.352 ns)

 <State 2>: 3.583ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load', top.cpp:93) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9' [42]  (1.352 ns)
	'add' operation 25 bit ('add_ln93_1', top.cpp:93) [45]  (1.110 ns)
	'icmp' operation 1 bit ('icmp_ln93', top.cpp:93) [46]  (1.121 ns)

 <State 3>: 0.489ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
