digraph "CFG for '_Z4fillP15HIP_vector_typeIfLj4EEfS1_ii' function" {
	label="CFG for '_Z4fillP15HIP_vector_typeIfLj4EEfS1_ii' function";

	Node0x5033180 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = mul i32 %11, %10\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = icmp slt i32 %14, %4\l  br i1 %15, label %16, label %36\l|{<s0>T|<s1>F}}"];
	Node0x5033180:s0 -> Node0x5035da0;
	Node0x5033180:s1 -> Node0x5035e30;
	Node0x5035da0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = sext i32 %14 to i64\l  %18 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %17, i32 0, i32 0, i32 0, i64 0\l  %19 = load float, float addrspace(1)* %18, align 16, !amdgpu.noclobber !5\l  %20 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %17, i32 0, i32 0, i32 0, i64 1\l  %21 = load float, float addrspace(1)* %20, align 4, !amdgpu.noclobber !5\l  %22 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %17, i32 0, i32 0, i32 0, i64 2\l  %23 = load float, float addrspace(1)* %22, align 8, !amdgpu.noclobber !5\l  %24 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %17, i32 0, i32 0, i32 0, i64 3\l  %25 = load float, float addrspace(1)* %24, align 4, !amdgpu.noclobber !5\l  %26 = fadd contract float %19, %1\l  %27 = fadd contract float %21, %1\l  %28 = fadd contract float %23, %1\l  %29 = fadd contract float %25, %1\l  %30 = add nsw i32 %14, %3\l  %31 = sext i32 %30 to i64\l  %32 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %31, i32 0, i32 0, i32 0, i64 0\l  store float %26, float addrspace(1)* %32, align 16\l  %33 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %31, i32 0, i32 0, i32 0, i64 1\l  store float %27, float addrspace(1)* %33, align 4\l  %34 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %31, i32 0, i32 0, i32 0, i64 2\l  store float %28, float addrspace(1)* %34, align 8\l  %35 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %31, i32 0, i32 0, i32 0, i64 3\l  store float %29, float addrspace(1)* %35, align 4\l  br label %36\l}"];
	Node0x5035da0 -> Node0x5035e30;
	Node0x5035e30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  ret void\l}"];
}
