   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_wwdg.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	WWDG_DeInit
  20              		.thumb
  21              		.thumb_func
  23              	WWDG_DeInit:
  24              	.LFB29:
  25              		.file 1 "../SPL/src/stm32f10x_wwdg.c"
   1:../SPL/src/stm32f10x_wwdg.c **** /**
   2:../SPL/src/stm32f10x_wwdg.c ****   ******************************************************************************
   3:../SPL/src/stm32f10x_wwdg.c ****   * @file    stm32f10x_wwdg.c
   4:../SPL/src/stm32f10x_wwdg.c ****   * @author  MCD Application Team
   5:../SPL/src/stm32f10x_wwdg.c ****   * @version V3.5.0
   6:../SPL/src/stm32f10x_wwdg.c ****   * @date    11-March-2011
   7:../SPL/src/stm32f10x_wwdg.c ****   * @brief   This file provides all the WWDG firmware functions.
   8:../SPL/src/stm32f10x_wwdg.c ****   ******************************************************************************
   9:../SPL/src/stm32f10x_wwdg.c ****   * @attention
  10:../SPL/src/stm32f10x_wwdg.c ****   *
  11:../SPL/src/stm32f10x_wwdg.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../SPL/src/stm32f10x_wwdg.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../SPL/src/stm32f10x_wwdg.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../SPL/src/stm32f10x_wwdg.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../SPL/src/stm32f10x_wwdg.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../SPL/src/stm32f10x_wwdg.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../SPL/src/stm32f10x_wwdg.c ****   *
  18:../SPL/src/stm32f10x_wwdg.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../SPL/src/stm32f10x_wwdg.c ****   ******************************************************************************
  20:../SPL/src/stm32f10x_wwdg.c ****   */
  21:../SPL/src/stm32f10x_wwdg.c **** 
  22:../SPL/src/stm32f10x_wwdg.c **** /* Includes ------------------------------------------------------------------*/
  23:../SPL/src/stm32f10x_wwdg.c **** #include "stm32f10x_wwdg.h"
  24:../SPL/src/stm32f10x_wwdg.c **** #include "stm32f10x_rcc.h"
  25:../SPL/src/stm32f10x_wwdg.c **** 
  26:../SPL/src/stm32f10x_wwdg.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:../SPL/src/stm32f10x_wwdg.c ****   * @{
  28:../SPL/src/stm32f10x_wwdg.c ****   */
  29:../SPL/src/stm32f10x_wwdg.c **** 
  30:../SPL/src/stm32f10x_wwdg.c **** /** @defgroup WWDG 
  31:../SPL/src/stm32f10x_wwdg.c ****   * @brief WWDG driver modules
  32:../SPL/src/stm32f10x_wwdg.c ****   * @{
  33:../SPL/src/stm32f10x_wwdg.c ****   */
  34:../SPL/src/stm32f10x_wwdg.c **** 
  35:../SPL/src/stm32f10x_wwdg.c **** /** @defgroup WWDG_Private_TypesDefinitions
  36:../SPL/src/stm32f10x_wwdg.c ****   * @{
  37:../SPL/src/stm32f10x_wwdg.c ****   */
  38:../SPL/src/stm32f10x_wwdg.c **** 
  39:../SPL/src/stm32f10x_wwdg.c **** /**
  40:../SPL/src/stm32f10x_wwdg.c ****   * @}
  41:../SPL/src/stm32f10x_wwdg.c ****   */
  42:../SPL/src/stm32f10x_wwdg.c **** 
  43:../SPL/src/stm32f10x_wwdg.c **** /** @defgroup WWDG_Private_Defines
  44:../SPL/src/stm32f10x_wwdg.c ****   * @{
  45:../SPL/src/stm32f10x_wwdg.c ****   */
  46:../SPL/src/stm32f10x_wwdg.c **** 
  47:../SPL/src/stm32f10x_wwdg.c **** /* ----------- WWDG registers bit address in the alias region ----------- */
  48:../SPL/src/stm32f10x_wwdg.c **** #define WWDG_OFFSET       (WWDG_BASE - PERIPH_BASE)
  49:../SPL/src/stm32f10x_wwdg.c **** 
  50:../SPL/src/stm32f10x_wwdg.c **** /* Alias word address of EWI bit */
  51:../SPL/src/stm32f10x_wwdg.c **** #define CFR_OFFSET        (WWDG_OFFSET + 0x04)
  52:../SPL/src/stm32f10x_wwdg.c **** #define EWI_BitNumber     0x09
  53:../SPL/src/stm32f10x_wwdg.c **** #define CFR_EWI_BB        (PERIPH_BB_BASE + (CFR_OFFSET * 32) + (EWI_BitNumber * 4))
  54:../SPL/src/stm32f10x_wwdg.c **** 
  55:../SPL/src/stm32f10x_wwdg.c **** /* --------------------- WWDG registers bit mask ------------------------ */
  56:../SPL/src/stm32f10x_wwdg.c **** 
  57:../SPL/src/stm32f10x_wwdg.c **** /* CR register bit mask */
  58:../SPL/src/stm32f10x_wwdg.c **** #define CR_WDGA_Set       ((uint32_t)0x00000080)
  59:../SPL/src/stm32f10x_wwdg.c **** 
  60:../SPL/src/stm32f10x_wwdg.c **** /* CFR register bit mask */
  61:../SPL/src/stm32f10x_wwdg.c **** #define CFR_WDGTB_Mask    ((uint32_t)0xFFFFFE7F)
  62:../SPL/src/stm32f10x_wwdg.c **** #define CFR_W_Mask        ((uint32_t)0xFFFFFF80)
  63:../SPL/src/stm32f10x_wwdg.c **** #define BIT_Mask          ((uint8_t)0x7F)
  64:../SPL/src/stm32f10x_wwdg.c **** 
  65:../SPL/src/stm32f10x_wwdg.c **** /**
  66:../SPL/src/stm32f10x_wwdg.c ****   * @}
  67:../SPL/src/stm32f10x_wwdg.c ****   */
  68:../SPL/src/stm32f10x_wwdg.c **** 
  69:../SPL/src/stm32f10x_wwdg.c **** /** @defgroup WWDG_Private_Macros
  70:../SPL/src/stm32f10x_wwdg.c ****   * @{
  71:../SPL/src/stm32f10x_wwdg.c ****   */
  72:../SPL/src/stm32f10x_wwdg.c **** 
  73:../SPL/src/stm32f10x_wwdg.c **** /**
  74:../SPL/src/stm32f10x_wwdg.c ****   * @}
  75:../SPL/src/stm32f10x_wwdg.c ****   */
  76:../SPL/src/stm32f10x_wwdg.c **** 
  77:../SPL/src/stm32f10x_wwdg.c **** /** @defgroup WWDG_Private_Variables
  78:../SPL/src/stm32f10x_wwdg.c ****   * @{
  79:../SPL/src/stm32f10x_wwdg.c ****   */
  80:../SPL/src/stm32f10x_wwdg.c **** 
  81:../SPL/src/stm32f10x_wwdg.c **** /**
  82:../SPL/src/stm32f10x_wwdg.c ****   * @}
  83:../SPL/src/stm32f10x_wwdg.c ****   */
  84:../SPL/src/stm32f10x_wwdg.c **** 
  85:../SPL/src/stm32f10x_wwdg.c **** /** @defgroup WWDG_Private_FunctionPrototypes
  86:../SPL/src/stm32f10x_wwdg.c ****   * @{
  87:../SPL/src/stm32f10x_wwdg.c ****   */
  88:../SPL/src/stm32f10x_wwdg.c **** 
  89:../SPL/src/stm32f10x_wwdg.c **** /**
  90:../SPL/src/stm32f10x_wwdg.c ****   * @}
  91:../SPL/src/stm32f10x_wwdg.c ****   */
  92:../SPL/src/stm32f10x_wwdg.c **** 
  93:../SPL/src/stm32f10x_wwdg.c **** /** @defgroup WWDG_Private_Functions
  94:../SPL/src/stm32f10x_wwdg.c ****   * @{
  95:../SPL/src/stm32f10x_wwdg.c ****   */
  96:../SPL/src/stm32f10x_wwdg.c **** 
  97:../SPL/src/stm32f10x_wwdg.c **** /**
  98:../SPL/src/stm32f10x_wwdg.c ****   * @brief  Deinitializes the WWDG peripheral registers to their default reset values.
  99:../SPL/src/stm32f10x_wwdg.c ****   * @param  None
 100:../SPL/src/stm32f10x_wwdg.c ****   * @retval None
 101:../SPL/src/stm32f10x_wwdg.c ****   */
 102:../SPL/src/stm32f10x_wwdg.c **** void WWDG_DeInit(void)
 103:../SPL/src/stm32f10x_wwdg.c **** {
  26              		.loc 1 103 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30 0000 80B5     		push	{r7, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 00AF     		add	r7, sp, #0
  36              	.LCFI1:
  37              		.cfi_def_cfa_register 7
 104:../SPL/src/stm32f10x_wwdg.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
  38              		.loc 1 104 0
  39 0004 4FF40060 		mov	r0, #2048
  40 0008 4FF00101 		mov	r1, #1
  41 000c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 105:../SPL/src/stm32f10x_wwdg.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
  42              		.loc 1 105 0
  43 0010 4FF40060 		mov	r0, #2048
  44 0014 4FF00001 		mov	r1, #0
  45 0018 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 106:../SPL/src/stm32f10x_wwdg.c **** }
  46              		.loc 1 106 0
  47 001c 80BD     		pop	{r7, pc}
  48              		.cfi_endproc
  49              	.LFE29:
  51 001e 00BF     		.align	2
  52              		.global	WWDG_SetPrescaler
  53              		.thumb
  54              		.thumb_func
  56              	WWDG_SetPrescaler:
  57              	.LFB30:
 107:../SPL/src/stm32f10x_wwdg.c **** 
 108:../SPL/src/stm32f10x_wwdg.c **** /**
 109:../SPL/src/stm32f10x_wwdg.c ****   * @brief  Sets the WWDG Prescaler.
 110:../SPL/src/stm32f10x_wwdg.c ****   * @param  WWDG_Prescaler: specifies the WWDG Prescaler.
 111:../SPL/src/stm32f10x_wwdg.c ****   *   This parameter can be one of the following values:
 112:../SPL/src/stm32f10x_wwdg.c ****   *     @arg WWDG_Prescaler_1: WWDG counter clock = (PCLK1/4096)/1
 113:../SPL/src/stm32f10x_wwdg.c ****   *     @arg WWDG_Prescaler_2: WWDG counter clock = (PCLK1/4096)/2
 114:../SPL/src/stm32f10x_wwdg.c ****   *     @arg WWDG_Prescaler_4: WWDG counter clock = (PCLK1/4096)/4
 115:../SPL/src/stm32f10x_wwdg.c ****   *     @arg WWDG_Prescaler_8: WWDG counter clock = (PCLK1/4096)/8
 116:../SPL/src/stm32f10x_wwdg.c ****   * @retval None
 117:../SPL/src/stm32f10x_wwdg.c ****   */
 118:../SPL/src/stm32f10x_wwdg.c **** void WWDG_SetPrescaler(uint32_t WWDG_Prescaler)
 119:../SPL/src/stm32f10x_wwdg.c **** {
  58              		.loc 1 119 0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 16
  61              		@ frame_needed = 1, uses_anonymous_args = 0
  62              		@ link register save eliminated.
  63 0020 80B4     		push	{r7}
  64              	.LCFI2:
  65              		.cfi_def_cfa_offset 4
  66              		.cfi_offset 7, -4
  67 0022 85B0     		sub	sp, sp, #20
  68              	.LCFI3:
  69              		.cfi_def_cfa_offset 24
  70 0024 00AF     		add	r7, sp, #0
  71              	.LCFI4:
  72              		.cfi_def_cfa_register 7
  73 0026 7860     		str	r0, [r7, #4]
 120:../SPL/src/stm32f10x_wwdg.c ****   uint32_t tmpreg = 0;
  74              		.loc 1 120 0
  75 0028 4FF00003 		mov	r3, #0
  76 002c FB60     		str	r3, [r7, #12]
 121:../SPL/src/stm32f10x_wwdg.c ****   /* Check the parameters */
 122:../SPL/src/stm32f10x_wwdg.c ****   assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
 123:../SPL/src/stm32f10x_wwdg.c ****   /* Clear WDGTB[1:0] bits */
 124:../SPL/src/stm32f10x_wwdg.c ****   tmpreg = WWDG->CFR & CFR_WDGTB_Mask;
  77              		.loc 1 124 0
  78 002e 084B     		ldr	r3, .L3
  79 0030 5B68     		ldr	r3, [r3, #4]
  80 0032 23F4C073 		bic	r3, r3, #384
  81 0036 FB60     		str	r3, [r7, #12]
 125:../SPL/src/stm32f10x_wwdg.c ****   /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
 126:../SPL/src/stm32f10x_wwdg.c ****   tmpreg |= WWDG_Prescaler;
  82              		.loc 1 126 0
  83 0038 FA68     		ldr	r2, [r7, #12]
  84 003a 7B68     		ldr	r3, [r7, #4]
  85 003c 1343     		orrs	r3, r3, r2
  86 003e FB60     		str	r3, [r7, #12]
 127:../SPL/src/stm32f10x_wwdg.c ****   /* Store the new value */
 128:../SPL/src/stm32f10x_wwdg.c ****   WWDG->CFR = tmpreg;
  87              		.loc 1 128 0
  88 0040 034B     		ldr	r3, .L3
  89 0042 FA68     		ldr	r2, [r7, #12]
  90 0044 5A60     		str	r2, [r3, #4]
 129:../SPL/src/stm32f10x_wwdg.c **** }
  91              		.loc 1 129 0
  92 0046 07F11407 		add	r7, r7, #20
  93 004a BD46     		mov	sp, r7
  94 004c 80BC     		pop	{r7}
  95 004e 7047     		bx	lr
  96              	.L4:
  97              		.align	2
  98              	.L3:
  99 0050 002C0040 		.word	1073753088
 100              		.cfi_endproc
 101              	.LFE30:
 103              		.align	2
 104              		.global	WWDG_SetWindowValue
 105              		.thumb
 106              		.thumb_func
 108              	WWDG_SetWindowValue:
 109              	.LFB31:
 130:../SPL/src/stm32f10x_wwdg.c **** 
 131:../SPL/src/stm32f10x_wwdg.c **** /**
 132:../SPL/src/stm32f10x_wwdg.c ****   * @brief  Sets the WWDG window value.
 133:../SPL/src/stm32f10x_wwdg.c ****   * @param  WindowValue: specifies the window value to be compared to the downcounter.
 134:../SPL/src/stm32f10x_wwdg.c ****   *   This parameter value must be lower than 0x80.
 135:../SPL/src/stm32f10x_wwdg.c ****   * @retval None
 136:../SPL/src/stm32f10x_wwdg.c ****   */
 137:../SPL/src/stm32f10x_wwdg.c **** void WWDG_SetWindowValue(uint8_t WindowValue)
 138:../SPL/src/stm32f10x_wwdg.c **** {
 110              		.loc 1 138 0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 16
 113              		@ frame_needed = 1, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 115 0054 80B4     		push	{r7}
 116              	.LCFI5:
 117              		.cfi_def_cfa_offset 4
 118              		.cfi_offset 7, -4
 119 0056 85B0     		sub	sp, sp, #20
 120              	.LCFI6:
 121              		.cfi_def_cfa_offset 24
 122 0058 00AF     		add	r7, sp, #0
 123              	.LCFI7:
 124              		.cfi_def_cfa_register 7
 125 005a 0346     		mov	r3, r0
 126 005c FB71     		strb	r3, [r7, #7]
 139:../SPL/src/stm32f10x_wwdg.c ****   __IO uint32_t tmpreg = 0;
 127              		.loc 1 139 0
 128 005e 4FF00003 		mov	r3, #0
 129 0062 FB60     		str	r3, [r7, #12]
 140:../SPL/src/stm32f10x_wwdg.c **** 
 141:../SPL/src/stm32f10x_wwdg.c ****   /* Check the parameters */
 142:../SPL/src/stm32f10x_wwdg.c ****   assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
 143:../SPL/src/stm32f10x_wwdg.c ****   /* Clear W[6:0] bits */
 144:../SPL/src/stm32f10x_wwdg.c **** 
 145:../SPL/src/stm32f10x_wwdg.c ****   tmpreg = WWDG->CFR & CFR_W_Mask;
 130              		.loc 1 145 0
 131 0064 094B     		ldr	r3, .L6
 132 0066 5B68     		ldr	r3, [r3, #4]
 133 0068 23F07F03 		bic	r3, r3, #127
 134 006c FB60     		str	r3, [r7, #12]
 146:../SPL/src/stm32f10x_wwdg.c **** 
 147:../SPL/src/stm32f10x_wwdg.c ****   /* Set W[6:0] bits according to WindowValue value */
 148:../SPL/src/stm32f10x_wwdg.c ****   tmpreg |= WindowValue & (uint32_t) BIT_Mask;
 135              		.loc 1 148 0
 136 006e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 137 0070 03F07F02 		and	r2, r3, #127
 138 0074 FB68     		ldr	r3, [r7, #12]
 139 0076 1343     		orrs	r3, r3, r2
 140 0078 FB60     		str	r3, [r7, #12]
 149:../SPL/src/stm32f10x_wwdg.c **** 
 150:../SPL/src/stm32f10x_wwdg.c ****   /* Store the new value */
 151:../SPL/src/stm32f10x_wwdg.c ****   WWDG->CFR = tmpreg;
 141              		.loc 1 151 0
 142 007a 044B     		ldr	r3, .L6
 143 007c FA68     		ldr	r2, [r7, #12]
 144 007e 5A60     		str	r2, [r3, #4]
 152:../SPL/src/stm32f10x_wwdg.c **** }
 145              		.loc 1 152 0
 146 0080 07F11407 		add	r7, r7, #20
 147 0084 BD46     		mov	sp, r7
 148 0086 80BC     		pop	{r7}
 149 0088 7047     		bx	lr
 150              	.L7:
 151 008a 00BF     		.align	2
 152              	.L6:
 153 008c 002C0040 		.word	1073753088
 154              		.cfi_endproc
 155              	.LFE31:
 157              		.align	2
 158              		.global	WWDG_EnableIT
 159              		.thumb
 160              		.thumb_func
 162              	WWDG_EnableIT:
 163              	.LFB32:
 153:../SPL/src/stm32f10x_wwdg.c **** 
 154:../SPL/src/stm32f10x_wwdg.c **** /**
 155:../SPL/src/stm32f10x_wwdg.c ****   * @brief  Enables the WWDG Early Wakeup interrupt(EWI).
 156:../SPL/src/stm32f10x_wwdg.c ****   * @param  None
 157:../SPL/src/stm32f10x_wwdg.c ****   * @retval None
 158:../SPL/src/stm32f10x_wwdg.c ****   */
 159:../SPL/src/stm32f10x_wwdg.c **** void WWDG_EnableIT(void)
 160:../SPL/src/stm32f10x_wwdg.c **** {
 164              		.loc 1 160 0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 1, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 169 0090 80B4     		push	{r7}
 170              	.LCFI8:
 171              		.cfi_def_cfa_offset 4
 172              		.cfi_offset 7, -4
 173 0092 00AF     		add	r7, sp, #0
 174              	.LCFI9:
 175              		.cfi_def_cfa_register 7
 161:../SPL/src/stm32f10x_wwdg.c ****   *(__IO uint32_t *) CFR_EWI_BB = (uint32_t)ENABLE;
 176              		.loc 1 161 0
 177 0094 034B     		ldr	r3, .L9
 178 0096 4FF00102 		mov	r2, #1
 179 009a 1A60     		str	r2, [r3, #0]
 162:../SPL/src/stm32f10x_wwdg.c **** }
 180              		.loc 1 162 0
 181 009c BD46     		mov	sp, r7
 182 009e 80BC     		pop	{r7}
 183 00a0 7047     		bx	lr
 184              	.L10:
 185 00a2 00BF     		.align	2
 186              	.L9:
 187 00a4 A4800542 		.word	1107656868
 188              		.cfi_endproc
 189              	.LFE32:
 191              		.align	2
 192              		.global	WWDG_SetCounter
 193              		.thumb
 194              		.thumb_func
 196              	WWDG_SetCounter:
 197              	.LFB33:
 163:../SPL/src/stm32f10x_wwdg.c **** 
 164:../SPL/src/stm32f10x_wwdg.c **** /**
 165:../SPL/src/stm32f10x_wwdg.c ****   * @brief  Sets the WWDG counter value.
 166:../SPL/src/stm32f10x_wwdg.c ****   * @param  Counter: specifies the watchdog counter value.
 167:../SPL/src/stm32f10x_wwdg.c ****   *   This parameter must be a number between 0x40 and 0x7F.
 168:../SPL/src/stm32f10x_wwdg.c ****   * @retval None
 169:../SPL/src/stm32f10x_wwdg.c ****   */
 170:../SPL/src/stm32f10x_wwdg.c **** void WWDG_SetCounter(uint8_t Counter)
 171:../SPL/src/stm32f10x_wwdg.c **** {
 198              		.loc 1 171 0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 8
 201              		@ frame_needed = 1, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 203 00a8 80B4     		push	{r7}
 204              	.LCFI10:
 205              		.cfi_def_cfa_offset 4
 206              		.cfi_offset 7, -4
 207 00aa 83B0     		sub	sp, sp, #12
 208              	.LCFI11:
 209              		.cfi_def_cfa_offset 16
 210 00ac 00AF     		add	r7, sp, #0
 211              	.LCFI12:
 212              		.cfi_def_cfa_register 7
 213 00ae 0346     		mov	r3, r0
 214 00b0 FB71     		strb	r3, [r7, #7]
 172:../SPL/src/stm32f10x_wwdg.c ****   /* Check the parameters */
 173:../SPL/src/stm32f10x_wwdg.c ****   assert_param(IS_WWDG_COUNTER(Counter));
 174:../SPL/src/stm32f10x_wwdg.c ****   /* Write to T[6:0] bits to configure the counter value, no need to do
 175:../SPL/src/stm32f10x_wwdg.c ****      a read-modify-write; writing a 0 to WDGA bit does nothing */
 176:../SPL/src/stm32f10x_wwdg.c ****   WWDG->CR = Counter & BIT_Mask;
 215              		.loc 1 176 0
 216 00b2 054B     		ldr	r3, .L12
 217 00b4 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 218 00b6 02F07F02 		and	r2, r2, #127
 219 00ba 1A60     		str	r2, [r3, #0]
 177:../SPL/src/stm32f10x_wwdg.c **** }
 220              		.loc 1 177 0
 221 00bc 07F10C07 		add	r7, r7, #12
 222 00c0 BD46     		mov	sp, r7
 223 00c2 80BC     		pop	{r7}
 224 00c4 7047     		bx	lr
 225              	.L13:
 226 00c6 00BF     		.align	2
 227              	.L12:
 228 00c8 002C0040 		.word	1073753088
 229              		.cfi_endproc
 230              	.LFE33:
 232              		.align	2
 233              		.global	WWDG_Enable
 234              		.thumb
 235              		.thumb_func
 237              	WWDG_Enable:
 238              	.LFB34:
 178:../SPL/src/stm32f10x_wwdg.c **** 
 179:../SPL/src/stm32f10x_wwdg.c **** /**
 180:../SPL/src/stm32f10x_wwdg.c ****   * @brief  Enables WWDG and load the counter value.                  
 181:../SPL/src/stm32f10x_wwdg.c ****   * @param  Counter: specifies the watchdog counter value.
 182:../SPL/src/stm32f10x_wwdg.c ****   *   This parameter must be a number between 0x40 and 0x7F.
 183:../SPL/src/stm32f10x_wwdg.c ****   * @retval None
 184:../SPL/src/stm32f10x_wwdg.c ****   */
 185:../SPL/src/stm32f10x_wwdg.c **** void WWDG_Enable(uint8_t Counter)
 186:../SPL/src/stm32f10x_wwdg.c **** {
 239              		.loc 1 186 0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 8
 242              		@ frame_needed = 1, uses_anonymous_args = 0
 243              		@ link register save eliminated.
 244 00cc 80B4     		push	{r7}
 245              	.LCFI13:
 246              		.cfi_def_cfa_offset 4
 247              		.cfi_offset 7, -4
 248 00ce 83B0     		sub	sp, sp, #12
 249              	.LCFI14:
 250              		.cfi_def_cfa_offset 16
 251 00d0 00AF     		add	r7, sp, #0
 252              	.LCFI15:
 253              		.cfi_def_cfa_register 7
 254 00d2 0346     		mov	r3, r0
 255 00d4 FB71     		strb	r3, [r7, #7]
 187:../SPL/src/stm32f10x_wwdg.c ****   /* Check the parameters */
 188:../SPL/src/stm32f10x_wwdg.c ****   assert_param(IS_WWDG_COUNTER(Counter));
 189:../SPL/src/stm32f10x_wwdg.c ****   WWDG->CR = CR_WDGA_Set | Counter;
 256              		.loc 1 189 0
 257 00d6 054B     		ldr	r3, .L15
 258 00d8 FA79     		ldrb	r2, [r7, #7]
 259 00da 62F07F02 		orn	r2, r2, #127
 260 00de D2B2     		uxtb	r2, r2
 261 00e0 1A60     		str	r2, [r3, #0]
 190:../SPL/src/stm32f10x_wwdg.c **** }
 262              		.loc 1 190 0
 263 00e2 07F10C07 		add	r7, r7, #12
 264 00e6 BD46     		mov	sp, r7
 265 00e8 80BC     		pop	{r7}
 266 00ea 7047     		bx	lr
 267              	.L16:
 268              		.align	2
 269              	.L15:
 270 00ec 002C0040 		.word	1073753088
 271              		.cfi_endproc
 272              	.LFE34:
 274              		.align	2
 275              		.global	WWDG_GetFlagStatus
 276              		.thumb
 277              		.thumb_func
 279              	WWDG_GetFlagStatus:
 280              	.LFB35:
 191:../SPL/src/stm32f10x_wwdg.c **** 
 192:../SPL/src/stm32f10x_wwdg.c **** /**
 193:../SPL/src/stm32f10x_wwdg.c ****   * @brief  Checks whether the Early Wakeup interrupt flag is set or not.
 194:../SPL/src/stm32f10x_wwdg.c ****   * @param  None
 195:../SPL/src/stm32f10x_wwdg.c ****   * @retval The new state of the Early Wakeup interrupt flag (SET or RESET)
 196:../SPL/src/stm32f10x_wwdg.c ****   */
 197:../SPL/src/stm32f10x_wwdg.c **** FlagStatus WWDG_GetFlagStatus(void)
 198:../SPL/src/stm32f10x_wwdg.c **** {
 281              		.loc 1 198 0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 0
 284              		@ frame_needed = 1, uses_anonymous_args = 0
 285              		@ link register save eliminated.
 286 00f0 80B4     		push	{r7}
 287              	.LCFI16:
 288              		.cfi_def_cfa_offset 4
 289              		.cfi_offset 7, -4
 290 00f2 00AF     		add	r7, sp, #0
 291              	.LCFI17:
 292              		.cfi_def_cfa_register 7
 199:../SPL/src/stm32f10x_wwdg.c ****   return (FlagStatus)(WWDG->SR);
 293              		.loc 1 199 0
 294 00f4 034B     		ldr	r3, .L19
 295 00f6 9B68     		ldr	r3, [r3, #8]
 296 00f8 DBB2     		uxtb	r3, r3
 200:../SPL/src/stm32f10x_wwdg.c **** }
 297              		.loc 1 200 0
 298 00fa 1846     		mov	r0, r3
 299 00fc BD46     		mov	sp, r7
 300 00fe 80BC     		pop	{r7}
 301 0100 7047     		bx	lr
 302              	.L20:
 303 0102 00BF     		.align	2
 304              	.L19:
 305 0104 002C0040 		.word	1073753088
 306              		.cfi_endproc
 307              	.LFE35:
 309              		.align	2
 310              		.global	WWDG_ClearFlag
 311              		.thumb
 312              		.thumb_func
 314              	WWDG_ClearFlag:
 315              	.LFB36:
 201:../SPL/src/stm32f10x_wwdg.c **** 
 202:../SPL/src/stm32f10x_wwdg.c **** /**
 203:../SPL/src/stm32f10x_wwdg.c ****   * @brief  Clears Early Wakeup interrupt flag.
 204:../SPL/src/stm32f10x_wwdg.c ****   * @param  None
 205:../SPL/src/stm32f10x_wwdg.c ****   * @retval None
 206:../SPL/src/stm32f10x_wwdg.c ****   */
 207:../SPL/src/stm32f10x_wwdg.c **** void WWDG_ClearFlag(void)
 208:../SPL/src/stm32f10x_wwdg.c **** {
 316              		.loc 1 208 0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
 319              		@ frame_needed = 1, uses_anonymous_args = 0
 320              		@ link register save eliminated.
 321 0108 80B4     		push	{r7}
 322              	.LCFI18:
 323              		.cfi_def_cfa_offset 4
 324              		.cfi_offset 7, -4
 325 010a 00AF     		add	r7, sp, #0
 326              	.LCFI19:
 327              		.cfi_def_cfa_register 7
 209:../SPL/src/stm32f10x_wwdg.c ****   WWDG->SR = (uint32_t)RESET;
 328              		.loc 1 209 0
 329 010c 034B     		ldr	r3, .L22
 330 010e 4FF00002 		mov	r2, #0
 331 0112 9A60     		str	r2, [r3, #8]
 210:../SPL/src/stm32f10x_wwdg.c **** }
 332              		.loc 1 210 0
 333 0114 BD46     		mov	sp, r7
 334 0116 80BC     		pop	{r7}
 335 0118 7047     		bx	lr
 336              	.L23:
 337 011a 00BF     		.align	2
 338              	.L22:
 339 011c 002C0040 		.word	1073753088
 340              		.cfi_endproc
 341              	.LFE36:
 343              	.Letext0:
 344              		.file 2 "/home/knik/CodeSourcery/Sourcery_CodeBench_Lite_for_ARM_EABI/bin/../lib/gcc/arm-none-eabi
 345              		.file 3 "/home/knik/temp/workspace/stm32_ld_vl/CMSIS/stm32f10x.h"
 346              		.file 4 "/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_wwdg.c
     /tmp/cci3Xrv4.s:18     .text:00000000 $t
     /tmp/cci3Xrv4.s:23     .text:00000000 WWDG_DeInit
     /tmp/cci3Xrv4.s:56     .text:00000020 WWDG_SetPrescaler
     /tmp/cci3Xrv4.s:99     .text:00000050 $d
     /tmp/cci3Xrv4.s:103    .text:00000054 $t
     /tmp/cci3Xrv4.s:108    .text:00000054 WWDG_SetWindowValue
     /tmp/cci3Xrv4.s:153    .text:0000008c $d
     /tmp/cci3Xrv4.s:157    .text:00000090 $t
     /tmp/cci3Xrv4.s:162    .text:00000090 WWDG_EnableIT
     /tmp/cci3Xrv4.s:187    .text:000000a4 $d
     /tmp/cci3Xrv4.s:191    .text:000000a8 $t
     /tmp/cci3Xrv4.s:196    .text:000000a8 WWDG_SetCounter
     /tmp/cci3Xrv4.s:228    .text:000000c8 $d
     /tmp/cci3Xrv4.s:232    .text:000000cc $t
     /tmp/cci3Xrv4.s:237    .text:000000cc WWDG_Enable
     /tmp/cci3Xrv4.s:270    .text:000000ec $d
     /tmp/cci3Xrv4.s:274    .text:000000f0 $t
     /tmp/cci3Xrv4.s:279    .text:000000f0 WWDG_GetFlagStatus
     /tmp/cci3Xrv4.s:305    .text:00000104 $d
     /tmp/cci3Xrv4.s:309    .text:00000108 $t
     /tmp/cci3Xrv4.s:314    .text:00000108 WWDG_ClearFlag
     /tmp/cci3Xrv4.s:339    .text:0000011c $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.15d5e41296b380d25e233262bbc38056
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.522.115ebb8291fa96f8c9e0b9a9b670f703
                           .group:00000000 wm4.stm32f10x_adc.h.83.4d35a50d598070ecea6f33bcef02c922
                           .group:00000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:00000000 wm4.stm32f10x_can.h.25.48aab46fcce6d08400bf960b028e4698
                           .group:00000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:00000000 wm4.stm32f10x_dac.h.25.d946244edf026333094657d55ea894b8
                           .group:00000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:00000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:00000000 wm4.stm32f10x_exti.h.25.b9064155c5c006b5154b39788c79001a
                           .group:00000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:00000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_i2c.h.25.7b6cbaea24c6f25f538f8516d1814cb2
                           .group:00000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:00000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:00000000 wm4.stm32f10x_rcc.h.25.fe8897e7491f2eb0cff54551d08eb765
                           .group:00000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:00000000 wm4.stm32f10x_sdio.h.25.1fb5280a7690ef99070096bf8c866b3a
                           .group:00000000 wm4.stm32f10x_spi.h.25.68b3d5ccfcf895f9fe505ce20c0c300f
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.stm32f10x_usart.h.25.29629c699b65db3f3efd3561f66b0bf6
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe
                           .group:00000000 wm4.stm32f10x_wwdg.h.58.4688eee61a2709866472b4b4c07d9275

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
