<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cdnsdru_datasync_v1</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_cdnsdru_datasync_v1'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cdnsdru_datasync_v1')">cdnsdru_datasync_v1</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.34</td>
<td class="s10 cl rt"><a href="mod210.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210.html#Toggle" > 26.03</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/ddr_main_new/gemini/design/ip/GbE/hdl/cdnsdru_datasync_v1.v')">/nfs_project/gemini/DV/mahmood/ddr_main_new/gemini/design/ip/GbE/hdl/cdnsdru_datasync_v1.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod210_0.html#inst_tag_29037"  onclick="showContent('inst_tag_29037')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_0.html#inst_tag_29037_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_0.html#inst_tag_29037_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_0.html#inst_tag_29037_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_0.html#inst_tag_29038"  onclick="showContent('inst_tag_29038')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_0.html#inst_tag_29038_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_0.html#inst_tag_29038_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_0.html#inst_tag_29038_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_0.html#inst_tag_29039"  onclick="showContent('inst_tag_29039')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_0.html#inst_tag_29039_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_0.html#inst_tag_29039_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_0.html#inst_tag_29039_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_0.html#inst_tag_29040"  onclick="showContent('inst_tag_29040')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_0.html#inst_tag_29040_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_0.html#inst_tag_29040_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_0.html#inst_tag_29040_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_0.html#inst_tag_29041"  onclick="showContent('inst_tag_29041')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_0.html#inst_tag_29041_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_0.html#inst_tag_29041_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_0.html#inst_tag_29041_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_0.html#inst_tag_29042"  onclick="showContent('inst_tag_29042')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_0.html#inst_tag_29042_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_0.html#inst_tag_29042_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_0.html#inst_tag_29042_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_0.html#inst_tag_29043"  onclick="showContent('inst_tag_29043')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_0.html#inst_tag_29043_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_0.html#inst_tag_29043_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_0.html#inst_tag_29043_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_0.html#inst_tag_29044"  onclick="showContent('inst_tag_29044')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_0.html#inst_tag_29044_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_0.html#inst_tag_29044_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_0.html#inst_tag_29044_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_0.html#inst_tag_29045"  onclick="showContent('inst_tag_29045')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_0.html#inst_tag_29045_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_0.html#inst_tag_29045_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_0.html#inst_tag_29045_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_0.html#inst_tag_29046"  onclick="showContent('inst_tag_29046')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_0.html#inst_tag_29046_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_0.html#inst_tag_29046_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_0.html#inst_tag_29046_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_0.html#inst_tag_29047"  onclick="showContent('inst_tag_29047')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_0.html#inst_tag_29047_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_0.html#inst_tag_29047_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_0.html#inst_tag_29047_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_1.html#inst_tag_29048"  onclick="showContent('inst_tag_29048')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_1.html#inst_tag_29048_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_1.html#inst_tag_29048_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_1.html#inst_tag_29048_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_1.html#inst_tag_29049"  onclick="showContent('inst_tag_29049')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_1.html#inst_tag_29049_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_1.html#inst_tag_29049_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_1.html#inst_tag_29049_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_1.html#inst_tag_29050"  onclick="showContent('inst_tag_29050')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_1.html#inst_tag_29050_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_1.html#inst_tag_29050_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_1.html#inst_tag_29050_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_1.html#inst_tag_29051"  onclick="showContent('inst_tag_29051')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_1.html#inst_tag_29051_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_1.html#inst_tag_29051_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_1.html#inst_tag_29051_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_1.html#inst_tag_29052"  onclick="showContent('inst_tag_29052')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_1.html#inst_tag_29052_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_1.html#inst_tag_29052_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_1.html#inst_tag_29052_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_1.html#inst_tag_29053"  onclick="showContent('inst_tag_29053')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_1.html#inst_tag_29053_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_1.html#inst_tag_29053_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_1.html#inst_tag_29053_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_1.html#inst_tag_29055"  onclick="showContent('inst_tag_29055')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_1.html#inst_tag_29055_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_1.html#inst_tag_29055_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_1.html#inst_tag_29055_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_1.html#inst_tag_29057"  onclick="showContent('inst_tag_29057')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_1.html#inst_tag_29057_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_1.html#inst_tag_29057_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_1.html#inst_tag_29057_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_1.html#inst_tag_29058"  onclick="showContent('inst_tag_29058')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_1.html#inst_tag_29058_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_1.html#inst_tag_29058_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_1.html#inst_tag_29058_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_2.html#inst_tag_29059"  onclick="showContent('inst_tag_29059')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_2.html#inst_tag_29059_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_2.html#inst_tag_29059_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_2.html#inst_tag_29059_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_2.html#inst_tag_29060"  onclick="showContent('inst_tag_29060')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_2.html#inst_tag_29060_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_2.html#inst_tag_29060_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_2.html#inst_tag_29060_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_2.html#inst_tag_29063"  onclick="showContent('inst_tag_29063')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_2.html#inst_tag_29063_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_2.html#inst_tag_29063_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_2.html#inst_tag_29063_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_2.html#inst_tag_29064"  onclick="showContent('inst_tag_29064')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_2.html#inst_tag_29064_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_2.html#inst_tag_29064_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_2.html#inst_tag_29064_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_2.html#inst_tag_29065"  onclick="showContent('inst_tag_29065')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_2.html#inst_tag_29065_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_2.html#inst_tag_29065_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_2.html#inst_tag_29065_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_2.html#inst_tag_29066"  onclick="showContent('inst_tag_29066')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_2.html#inst_tag_29066_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_2.html#inst_tag_29066_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_2.html#inst_tag_29066_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_2.html#inst_tag_29067"  onclick="showContent('inst_tag_29067')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_2.html#inst_tag_29067_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_2.html#inst_tag_29067_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_2.html#inst_tag_29067_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_2.html#inst_tag_29068"  onclick="showContent('inst_tag_29068')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_2.html#inst_tag_29068_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_2.html#inst_tag_29068_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_2.html#inst_tag_29068_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_2.html#inst_tag_29069"  onclick="showContent('inst_tag_29069')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_2.html#inst_tag_29069_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_2.html#inst_tag_29069_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_2.html#inst_tag_29069_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_3.html#inst_tag_29070"  onclick="showContent('inst_tag_29070')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_3.html#inst_tag_29070_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_3.html#inst_tag_29070_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_3.html#inst_tag_29070_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_3.html#inst_tag_29071"  onclick="showContent('inst_tag_29071')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_3.html#inst_tag_29071_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_3.html#inst_tag_29071_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_3.html#inst_tag_29071_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_3.html#inst_tag_29072"  onclick="showContent('inst_tag_29072')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_3.html#inst_tag_29072_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_3.html#inst_tag_29072_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_3.html#inst_tag_29072_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_3.html#inst_tag_29074"  onclick="showContent('inst_tag_29074')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_3.html#inst_tag_29074_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_3.html#inst_tag_29074_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_3.html#inst_tag_29074_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_3.html#inst_tag_29078"  onclick="showContent('inst_tag_29078')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_3.html#inst_tag_29078_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_3.html#inst_tag_29078_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_3.html#inst_tag_29078_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_3.html#inst_tag_29079"  onclick="showContent('inst_tag_29079')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_3.html#inst_tag_29079_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_3.html#inst_tag_29079_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_3.html#inst_tag_29079_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_4.html#inst_tag_29081"  onclick="showContent('inst_tag_29081')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_4.html#inst_tag_29081_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_4.html#inst_tag_29081_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_4.html#inst_tag_29081_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_4.html#inst_tag_29082"  onclick="showContent('inst_tag_29082')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_4.html#inst_tag_29082_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_4.html#inst_tag_29082_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_4.html#inst_tag_29082_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_4.html#inst_tag_29083"  onclick="showContent('inst_tag_29083')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_4.html#inst_tag_29083_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_4.html#inst_tag_29083_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_4.html#inst_tag_29083_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_6.html#inst_tag_29109"  onclick="showContent('inst_tag_29109')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_6.html#inst_tag_29109_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_6.html#inst_tag_29109_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_6.html#inst_tag_29109_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_7.html#inst_tag_29114"  onclick="showContent('inst_tag_29114')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_7.html#inst_tag_29114_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_7.html#inst_tag_29114_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_7.html#inst_tag_29114_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_7.html#inst_tag_29119"  onclick="showContent('inst_tag_29119')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_7.html#inst_tag_29119_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_7.html#inst_tag_29119_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_7.html#inst_tag_29119_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_7.html#inst_tag_29120"  onclick="showContent('inst_tag_29120')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_7.html#inst_tag_29120_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_7.html#inst_tag_29120_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_7.html#inst_tag_29120_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_7.html#inst_tag_29121"  onclick="showContent('inst_tag_29121')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_7.html#inst_tag_29121_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_7.html#inst_tag_29121_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_7.html#inst_tag_29121_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_7.html#inst_tag_29122"  onclick="showContent('inst_tag_29122')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_7.html#inst_tag_29122_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_7.html#inst_tag_29122_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_7.html#inst_tag_29122_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_7.html#inst_tag_29123"  onclick="showContent('inst_tag_29123')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_7.html#inst_tag_29123_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_7.html#inst_tag_29123_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_7.html#inst_tag_29123_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_7.html#inst_tag_29124"  onclick="showContent('inst_tag_29124')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_7.html#inst_tag_29124_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_7.html#inst_tag_29124_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_7.html#inst_tag_29124_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29125"  onclick="showContent('inst_tag_29125')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_8.html#inst_tag_29125_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_8.html#inst_tag_29125_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_8.html#inst_tag_29125_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29127"  onclick="showContent('inst_tag_29127')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_8.html#inst_tag_29127_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_8.html#inst_tag_29127_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_8.html#inst_tag_29127_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29128"  onclick="showContent('inst_tag_29128')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_8.html#inst_tag_29128_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_8.html#inst_tag_29128_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_8.html#inst_tag_29128_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29129"  onclick="showContent('inst_tag_29129')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_8.html#inst_tag_29129_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_8.html#inst_tag_29129_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_8.html#inst_tag_29129_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29135"  onclick="showContent('inst_tag_29135')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_8.html#inst_tag_29135_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_8.html#inst_tag_29135_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_8.html#inst_tag_29135_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_10.html#inst_tag_29155"  onclick="showContent('inst_tag_29155')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_10.html#inst_tag_29155_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_10.html#inst_tag_29155_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_10.html#inst_tag_29155_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_11.html#inst_tag_29158"  onclick="showContent('inst_tag_29158')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_11.html#inst_tag_29158_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_11.html#inst_tag_29158_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_11.html#inst_tag_29158_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_11.html#inst_tag_29161"  onclick="showContent('inst_tag_29161')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_11.html#inst_tag_29161_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_11.html#inst_tag_29161_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_11.html#inst_tag_29161_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_11.html#inst_tag_29162"  onclick="showContent('inst_tag_29162')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"><a href="mod210_11.html#inst_tag_29162_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_11.html#inst_tag_29162_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_11.html#inst_tag_29162_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_2.html#inst_tag_29061"  onclick="showContent('inst_tag_29061')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest</a></td>
<td class="s3 cl rt"> 39.44</td>
<td class="s6 cl rt"><a href="mod210_2.html#inst_tag_29061_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_2.html#inst_tag_29061_Toggle" >  8.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_2.html#inst_tag_29061_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_3.html#inst_tag_29076"  onclick="showContent('inst_tag_29076')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest</a></td>
<td class="s3 cl rt"> 39.44</td>
<td class="s6 cl rt"><a href="mod210_3.html#inst_tag_29076_Line" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_3.html#inst_tag_29076_Toggle" >  8.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod210_3.html#inst_tag_29076_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_5.html#inst_tag_29101"  onclick="showContent('inst_tag_29101')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused</a></td>
<td class="s6 cl rt"> 68.14</td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29101_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_5.html#inst_tag_29101_Toggle" >  4.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29101_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_5.html#inst_tag_29098"  onclick="showContent('inst_tag_29098')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1</a></td>
<td class="s6 cl rt"> 69.44</td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29098_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_5.html#inst_tag_29098_Toggle" >  8.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29098_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_5.html#inst_tag_29099"  onclick="showContent('inst_tag_29099')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1</a></td>
<td class="s6 cl rt"> 69.44</td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29099_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod210_5.html#inst_tag_29099_Toggle" >  8.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29099_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_6.html#inst_tag_29107"  onclick="showContent('inst_tag_29107')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 70.24</td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29107_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod210_6.html#inst_tag_29107_Toggle" > 10.71</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29107_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_5.html#inst_tag_29095"  onclick="showContent('inst_tag_29095')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 71.67</td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29095_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod210_5.html#inst_tag_29095_Toggle" > 15.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29095_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29130"  onclick="showContent('inst_tag_29130')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 71.67</td>
<td class="s10 cl rt"><a href="mod210_8.html#inst_tag_29130_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod210_8.html#inst_tag_29130_Toggle" > 15.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_8.html#inst_tag_29130_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_1.html#inst_tag_29054"  onclick="showContent('inst_tag_29054')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_1.html#inst_tag_29054_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_1.html#inst_tag_29054_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_1.html#inst_tag_29054_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_1.html#inst_tag_29056"  onclick="showContent('inst_tag_29056')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_1.html#inst_tag_29056_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_1.html#inst_tag_29056_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_1.html#inst_tag_29056_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_2.html#inst_tag_29062"  onclick="showContent('inst_tag_29062')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_2.html#inst_tag_29062_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_2.html#inst_tag_29062_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_2.html#inst_tag_29062_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_3.html#inst_tag_29073"  onclick="showContent('inst_tag_29073')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_3.html#inst_tag_29073_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_3.html#inst_tag_29073_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_3.html#inst_tag_29073_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_3.html#inst_tag_29075"  onclick="showContent('inst_tag_29075')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_3.html#inst_tag_29075_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_3.html#inst_tag_29075_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_3.html#inst_tag_29075_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_3.html#inst_tag_29077"  onclick="showContent('inst_tag_29077')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_3.html#inst_tag_29077_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_3.html#inst_tag_29077_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_3.html#inst_tag_29077_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_3.html#inst_tag_29080"  onclick="showContent('inst_tag_29080')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_3.html#inst_tag_29080_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_3.html#inst_tag_29080_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_3.html#inst_tag_29080_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_4.html#inst_tag_29084"  onclick="showContent('inst_tag_29084')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29084_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_4.html#inst_tag_29084_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29084_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_4.html#inst_tag_29085"  onclick="showContent('inst_tag_29085')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29085_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_4.html#inst_tag_29085_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29085_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_4.html#inst_tag_29086"  onclick="showContent('inst_tag_29086')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29086_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_4.html#inst_tag_29086_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29086_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_4.html#inst_tag_29087"  onclick="showContent('inst_tag_29087')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29087_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_4.html#inst_tag_29087_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29087_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_4.html#inst_tag_29088"  onclick="showContent('inst_tag_29088')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29088_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_4.html#inst_tag_29088_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29088_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_4.html#inst_tag_29089"  onclick="showContent('inst_tag_29089')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29089_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_4.html#inst_tag_29089_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29089_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_4.html#inst_tag_29090"  onclick="showContent('inst_tag_29090')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29090_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_4.html#inst_tag_29090_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29090_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_4.html#inst_tag_29091"  onclick="showContent('inst_tag_29091')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29091_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_4.html#inst_tag_29091_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_4.html#inst_tag_29091_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_5.html#inst_tag_29092"  onclick="showContent('inst_tag_29092')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29092_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_5.html#inst_tag_29092_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29092_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_5.html#inst_tag_29093"  onclick="showContent('inst_tag_29093')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29093_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_5.html#inst_tag_29093_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29093_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_5.html#inst_tag_29094"  onclick="showContent('inst_tag_29094')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29094_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_5.html#inst_tag_29094_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29094_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_5.html#inst_tag_29096"  onclick="showContent('inst_tag_29096')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29096_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_5.html#inst_tag_29096_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29096_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_5.html#inst_tag_29097"  onclick="showContent('inst_tag_29097')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29097_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_5.html#inst_tag_29097_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29097_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_5.html#inst_tag_29100"  onclick="showContent('inst_tag_29100')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29100_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_5.html#inst_tag_29100_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29100_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_5.html#inst_tag_29102"  onclick="showContent('inst_tag_29102')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29102_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_5.html#inst_tag_29102_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_5.html#inst_tag_29102_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_6.html#inst_tag_29103"  onclick="showContent('inst_tag_29103')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29103_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_6.html#inst_tag_29103_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29103_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_6.html#inst_tag_29104"  onclick="showContent('inst_tag_29104')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29104_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_6.html#inst_tag_29104_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29104_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_6.html#inst_tag_29105"  onclick="showContent('inst_tag_29105')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29105_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_6.html#inst_tag_29105_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29105_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_6.html#inst_tag_29106"  onclick="showContent('inst_tag_29106')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29106_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_6.html#inst_tag_29106_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29106_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_6.html#inst_tag_29108"  onclick="showContent('inst_tag_29108')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29108_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_6.html#inst_tag_29108_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29108_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_6.html#inst_tag_29110"  onclick="showContent('inst_tag_29110')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29110_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_6.html#inst_tag_29110_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29110_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_6.html#inst_tag_29113"  onclick="showContent('inst_tag_29113')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29113_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_6.html#inst_tag_29113_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29113_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_7.html#inst_tag_29115"  onclick="showContent('inst_tag_29115')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_7.html#inst_tag_29115_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_7.html#inst_tag_29115_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_7.html#inst_tag_29115_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_7.html#inst_tag_29116"  onclick="showContent('inst_tag_29116')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_7.html#inst_tag_29116_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_7.html#inst_tag_29116_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_7.html#inst_tag_29116_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_7.html#inst_tag_29117"  onclick="showContent('inst_tag_29117')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_7.html#inst_tag_29117_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_7.html#inst_tag_29117_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_7.html#inst_tag_29117_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_7.html#inst_tag_29118"  onclick="showContent('inst_tag_29118')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_7.html#inst_tag_29118_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_7.html#inst_tag_29118_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_7.html#inst_tag_29118_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29126"  onclick="showContent('inst_tag_29126')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_8.html#inst_tag_29126_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_8.html#inst_tag_29126_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_8.html#inst_tag_29126_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29131"  onclick="showContent('inst_tag_29131')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_8.html#inst_tag_29131_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_8.html#inst_tag_29131_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_8.html#inst_tag_29131_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29132"  onclick="showContent('inst_tag_29132')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_8.html#inst_tag_29132_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_8.html#inst_tag_29132_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_8.html#inst_tag_29132_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29133"  onclick="showContent('inst_tag_29133')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_8.html#inst_tag_29133_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_8.html#inst_tag_29133_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_8.html#inst_tag_29133_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29134"  onclick="showContent('inst_tag_29134')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_8.html#inst_tag_29134_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_8.html#inst_tag_29134_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_8.html#inst_tag_29134_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_9.html#inst_tag_29136"  onclick="showContent('inst_tag_29136')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29136_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_9.html#inst_tag_29136_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29136_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_9.html#inst_tag_29137"  onclick="showContent('inst_tag_29137')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29137_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_9.html#inst_tag_29137_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29137_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_9.html#inst_tag_29138"  onclick="showContent('inst_tag_29138')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29138_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_9.html#inst_tag_29138_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29138_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_9.html#inst_tag_29139"  onclick="showContent('inst_tag_29139')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29139_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_9.html#inst_tag_29139_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29139_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_9.html#inst_tag_29140"  onclick="showContent('inst_tag_29140')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29140_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_9.html#inst_tag_29140_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29140_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_9.html#inst_tag_29141"  onclick="showContent('inst_tag_29141')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29141_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_9.html#inst_tag_29141_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29141_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_9.html#inst_tag_29142"  onclick="showContent('inst_tag_29142')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29142_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_9.html#inst_tag_29142_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29142_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_9.html#inst_tag_29143"  onclick="showContent('inst_tag_29143')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29143_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_9.html#inst_tag_29143_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29143_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_9.html#inst_tag_29144"  onclick="showContent('inst_tag_29144')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29144_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_9.html#inst_tag_29144_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29144_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_9.html#inst_tag_29145"  onclick="showContent('inst_tag_29145')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29145_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_9.html#inst_tag_29145_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29145_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_9.html#inst_tag_29146"  onclick="showContent('inst_tag_29146')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29146_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_9.html#inst_tag_29146_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_9.html#inst_tag_29146_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_10.html#inst_tag_29147"  onclick="showContent('inst_tag_29147')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29147_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_10.html#inst_tag_29147_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29147_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_10.html#inst_tag_29148"  onclick="showContent('inst_tag_29148')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29148_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_10.html#inst_tag_29148_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29148_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_10.html#inst_tag_29149"  onclick="showContent('inst_tag_29149')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29149_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_10.html#inst_tag_29149_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29149_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_10.html#inst_tag_29150"  onclick="showContent('inst_tag_29150')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29150_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_10.html#inst_tag_29150_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29150_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_10.html#inst_tag_29151"  onclick="showContent('inst_tag_29151')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29151_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_10.html#inst_tag_29151_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29151_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_10.html#inst_tag_29152"  onclick="showContent('inst_tag_29152')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29152_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_10.html#inst_tag_29152_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29152_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_10.html#inst_tag_29153"  onclick="showContent('inst_tag_29153')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29153_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_10.html#inst_tag_29153_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29153_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_10.html#inst_tag_29154"  onclick="showContent('inst_tag_29154')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29154_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_10.html#inst_tag_29154_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29154_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_10.html#inst_tag_29156"  onclick="showContent('inst_tag_29156')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29156_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_10.html#inst_tag_29156_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29156_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_10.html#inst_tag_29157"  onclick="showContent('inst_tag_29157')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29157_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_10.html#inst_tag_29157_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_10.html#inst_tag_29157_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_11.html#inst_tag_29159"  onclick="showContent('inst_tag_29159')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_11.html#inst_tag_29159_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_11.html#inst_tag_29159_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_11.html#inst_tag_29159_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_11.html#inst_tag_29160"  onclick="showContent('inst_tag_29160')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod210_11.html#inst_tag_29160_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod210_11.html#inst_tag_29160_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_11.html#inst_tag_29160_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_6.html#inst_tag_29111"  onclick="showContent('inst_tag_29111')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></td>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29111_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod210_6.html#inst_tag_29111_Toggle" > 91.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29111_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_6.html#inst_tag_29112"  onclick="showContent('inst_tag_29112')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></td>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29112_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod210_6.html#inst_tag_29112_Toggle" > 91.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod210_6.html#inst_tag_29112_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cdnsdru_datasync_v1'>
<a name="Line"></a>
Line Coverage for Module : <a name="1514928158"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29037_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29038_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29039_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29040_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29041_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29042_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29045_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29046_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29047_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29048_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29049_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29050_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29051_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29052_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29053_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29054_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29055_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29056_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29057_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29058_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29059_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29060_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 39.44</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29061_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29062_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29063_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29064_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29065_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29066_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29067_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29068_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29070_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29071_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29072_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29073_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29074_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29075_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 39.44</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29076_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29077_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29078_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29079_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29080_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29081_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29082_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29083_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29084_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29085_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29086_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29087_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29088_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29089_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29090_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29091_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29092_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29093_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29094_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29096_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29097_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29100_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29102_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29103_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29104_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29105_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29106_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29108_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29109_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29110_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29111_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29112_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29113_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29114_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29115_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29116_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29117_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29118_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29119_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29120_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29121_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29122_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29123_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29124_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29125_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29126_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29127_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29128_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29129_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29131_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29132_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29133_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29134_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29135_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29136_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29137_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29138_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29139_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29140_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29141_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29142_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29143_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29144_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29145_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29146_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29147_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29148_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29149_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29150_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29151_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29152_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29153_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29154_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29155_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29156_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29157_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29158_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29159_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29160_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29161_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29162_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="605561341"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=3,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29043_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 70.24</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29107_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 2
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="56028132"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=2,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29044_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 71.67</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29095_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 71.67</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29130_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="1267150814"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=4,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29069_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s6 cl rt"> 69.44</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29098_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s6 cl rt"> 69.44</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29099_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>20</td><td>20</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 2
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 3
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="381458590"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=8,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s6 cl rt"> 68.14</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29101_Line" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>40</td><td>40</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>109</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
108                               always @(posedge clk or negedge reset_n) begin
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 1
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 2
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 3
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 4
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 5
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 6
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
***repeat 7
109        1/1                      if (~reset_n) begin
110        1/1                        meta[i]  &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
111        1/1                        chain    &lt;= CDNSDRU_DATASYNC_RESET_STATE[0];
112                                 end
113                                 else begin
114        1/1                        meta[i]  &lt;= din[i];
115        1/1                        chain    &lt;= meta[i];
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="56028132"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=2,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29044_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.67</td>
<td class="s1 cl rt"> 15.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29095_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.67</td>
<td class="s1 cl rt"> 15.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29130_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">20</td>
<td class="rt">3</td>
<td class="rt">15.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">1</td>
<td class="rt">10.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">3</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>meta[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[0].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[1].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1267150814"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=4,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29069_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.44</td>
<td class="s0 cl rt">  8.33</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29098_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.44</td>
<td class="s0 cl rt">  8.33</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29099_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">3</td>
<td class="rt">8.33  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">1</td>
<td class="rt">5.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">20</td>
<td class="rt">3</td>
<td class="rt">15.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">1</td>
<td class="rt">10.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>meta[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[0].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[1].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[2].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[3].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1514928158"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29037_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29038_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29039_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29040_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29041_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29042_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29045_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29046_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29047_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29048_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29049_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29050_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29051_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29052_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29053_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29054_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29055_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29056_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29057_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29058_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29059_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29060_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 39.44</td>
<td class="s0 cl rt">  8.33</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29061_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29062_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29063_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29064_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29065_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29066_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29067_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29068_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29070_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29071_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29072_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29073_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29074_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29075_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 39.44</td>
<td class="s0 cl rt">  8.33</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29076_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29077_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29078_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29079_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29080_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29081_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29082_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29083_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29084_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29085_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29086_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29087_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29088_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29089_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29090_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29091_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29092_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29093_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29094_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29096_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29097_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29100_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29102_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29103_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29104_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29105_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29106_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29108_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29109_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29110_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s9 cl rt"> 91.67</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29111_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s9 cl rt"> 91.67</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29112_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29113_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29114_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29115_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29116_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29117_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29118_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29119_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29120_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29121_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29122_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29123_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29124_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29125_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29126_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29127_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29128_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29129_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29131_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29132_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29133_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29134_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29135_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29136_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29137_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29138_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29139_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29140_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29141_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29142_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29143_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29144_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29145_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29146_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29147_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29148_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29149_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29150_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29151_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29152_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29153_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29154_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29155_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29156_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29157_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29158_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29159_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29160_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29161_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29162_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">11</td>
<td class="rt">91.67 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>meta</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>gen_sync[0].chain_length_equals_2.chain</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="381458590"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=8,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.14</td>
<td class="s0 cl rt">  4.41</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29101_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">1</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">68</td>
<td class="rt">3</td>
<td class="rt">4.41  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">34</td>
<td class="rt">2</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">34</td>
<td class="rt">1</td>
<td class="rt">2.94  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">3</td>
<td class="rt">8.33  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">1</td>
<td class="rt">5.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">9</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">32</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>meta[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[0].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[1].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[2].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[3].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[4].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[5].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[6].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[7].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="605561341"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=3,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s0 cl rt">  0.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29043_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 70.24</td>
<td class="s1 cl rt"> 10.71</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29107_Toggle" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">3</td>
<td class="rt">10.71 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">1</td>
<td class="rt">7.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">16</td>
<td class="rt">3</td>
<td class="rt">18.75 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>meta[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[0].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[1].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>gen_sync[2].chain_length_equals_2.chain</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1514928158"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 + CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=1,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29037_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_mii_bridge.gen_rgmii.i_rgmii.i_cdnsdru_datasync_v1_gmii_gigabit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29038_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29039_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29040_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_col</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29041_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_crs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29045_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29048_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_tx_lpi_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29052_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_rx_dv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29053_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_cdnsdru_datasync_v1_apply_bp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29054_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_sof_tx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29057_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_one_step_sync_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29058_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_cdnsdru_datasync_v1_oss_correction_field</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29059_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_cdnsdru_datasync_v1_tsu_hold[0]</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29063_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29064_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ptp_unicast_ena</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29065_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pause_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29066_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_pfc_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29067_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_ext_rxq_sel_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29068_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_filter.i_cdnsdru_datasync_v1_tx_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29071_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_gem_rx_per_queue_flush.gen_fill_lvl_breached_sync[0].i_fill_lvl_breached_sync_rx</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29073_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_cdnsdru_datasync_v1_sof_rx_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29078_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29079_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_tx_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29080_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29081_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29082_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29084_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29086_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_mdio_in</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29089_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_pause_time_tog</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29094_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_tx_dma_go</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29100_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_pfc_negotiate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29102_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_lpi_indicate</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29108_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_axi_xaction_out</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29118_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.gen_pkt_xfers[0].i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29119_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29121_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29125_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29126_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29127_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29134_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_wptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29135_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words.i_cdnsdru_datasync_v1_rptr_gray</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29137_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_receive</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29138_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_cdnsdru_datasync_v1_enable_transmit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29146_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29147_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_en_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29148_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29149_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_enable</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29152_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_tx_lockup_det[0].i_sync_lockup_timer_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29153_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_tx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29156_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_cdnsdru_datasync_v1_rx_lockup_det</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29159_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit1_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29160_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_ambaclk.queue_loop[0].i_rx_q_flush_bit2_ambaclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29161_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit0_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29162_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_rx_q_flush_sync_rx_clk[0].i_rx_q_flush_bit3_rxclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29042_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29046_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_new_pause_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29047_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29049_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_dma_tx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29050_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29051_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_spec_add1_active.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29055_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_safe_to_sample.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_1.html#inst_tag_29056_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29060_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.i_tog_det_ets_upd.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29070_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_edma_sync_toggle_detect_rx_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29072_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_has_dma.i_edma_sync_toggle_detect_dma_rx_status_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29074_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_tx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29075_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.gen_tsu.i_edma_sync_toggle_detect_sof_rx_sync_d1.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29083_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_rx_lockup_detect.i_edma_sync_toggle_detect_cnt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29085_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_ext_interrupt_in.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29087_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29088_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_end_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29090_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_coll_occured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_4.html#inst_tag_29091_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29092_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_dma_buff_not_rdy.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29093_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_dma_stable_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29096_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29097_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ok_mod_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29103_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_wol.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29104_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_dma_pkt_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29105_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_frame_flushed.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29106_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_pkt_buffer.i_edma_sync_toggle_detect_rx_pbuf_overflow.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29109_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_rx_ok_pbuf_dma.i_edma_sync_toggle_rx_dma_stable_pulse.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29110_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tsu_specific.i_edma_sync_toggle_detect_tsu_timer_cmp_val.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29115_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_full_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29116_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_part_pkt_read.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29117_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_wr.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29120_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_edma_sync_toggle_detect_underflow_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29122_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29123_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29124_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_cdnsdru_datasync_v15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29128_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_done_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29129_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_wr.i_edma_sync_toggle_detect_pkt_captured.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29131_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_dma_addr_or_mask.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29132_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_rx_pkt_status_wr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29133_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_pkt_done_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29136_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_edma_sync_toggle_detect_trigger_dma_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29139_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_receive_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29140_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_rx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29141_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_dma_stat_capt_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29142_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_new_transmit_q_ptr.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29144_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_halt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29145_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.gen_no_resync_rx.i_edma_sync_toggle_detect_flush_rx_pkt_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29150_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_lockup_count_en.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29151_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_edma_sync_toggle_detect_tx_start.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29154_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29155_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.i_psync_rx_pkt_inc.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_10.html#inst_tag_29157_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_11.html#inst_tag_29158_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_lockup_det.i_edma_lockup_detect.gen_dpram_fifo_if.i_psync_tx_pkt_inc[0].i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 39.44</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29061_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29062_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.gen_tx_fifo_interface.i_gem_tx_fifo_if.gen_tsu_sync.i_sync_tsu_cnt_tx_r_clk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 39.44</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29076_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_3.html#inst_tag_29077_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_mac_lockup_detect.i_bus_sync_prescaler.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29111_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29112_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_tx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29113_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_src_dest</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_7.html#inst_tag_29114_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_tx_pkt_buffer.i_sync_rx_dpram_fill_lvl_pclk.i_sync_tog_dest_src</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_9.html#inst_tag_29143_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_hclk_syncs.i_edma_sync_toggle_detect_tx_start_pclk.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="605561341"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=3,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29043_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_tx_pause_pfc.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 70.24</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_6.html#inst_tag_29107_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.gen_axi.i_edma_sync_toggle_detect_disable.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1267150814"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=4,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_2.html#inst_tag_29069_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_rx.i_cdnsdru_datasync_v1_wol_mask</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 69.44</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29098_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_rx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 69.44</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29099_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_tx_ptp.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="56028132"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=2,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s3 cl rt"> 36.67</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod210_0.html#inst_tag_29044_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_mac.i_gem_tx_wrap.i_gem_tx.i_edma_sync_toggle_detect_rx_fill_level.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 71.67</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29095_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_edma_sync_toggle_detect_dma_descr_ptr_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 71.67</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_8.html#inst_tag_29130_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.i_edma_pbuf_rx_rd.i_edma_sync_toggle_detect_packet_tog.i_cdnsdru_datasync_v1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="381458590"></a>
<a href="mod210.html" >cdnsdru_datasync_v1 ( parameter CDNSDRU_DATASYNC_RESET_STATE=0,CDNSDRU_DATASYNC_SYNC_RESET=0,CDNSDRU_DATASYNC_NUM_FLOPS=2,CDNSDRU_DATASYNC_DIN_W=8,CDNSDRU_DATASYNC_ENABLE_RANDOMIZATION=1,CDNSDRU_DATASYNC_META_WINDOW=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s6 cl rt"> 68.14</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod210_5.html#inst_tag_29101_Branch" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_pclk_syncs.i_cdnsdru_datasync_v1_rx_pfc_paused</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109                    if (~reset_n) begin
                       <font color = "green">-1-</font>  
110                      meta[i]  <= CDNSDRU_DATASYNC_RESET_STATE[0];
           <font color = "green">              ==></font>
111                      chain    <= CDNSDRU_DATASYNC_RESET_STATE[0];
112                    end
113                    else begin
114                      meta[i]  <= din[i];
           <font color = "green">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
