#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000017e9bbc35a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000017e9bb7b260 .scope module, "tb" "tb" 3 22;
 .timescale -12 -12;
L_0000017e9bbd1100 .functor NOT 1, L_0000017e9bc2dfe0, C4<0>, C4<0>, C4<0>;
L_0000017e9bbd08b0 .functor XOR 1, L_0000017e9bc2df40, L_0000017e9bc2d360, C4<0>, C4<0>;
L_0000017e9bc765c0 .functor XOR 1, L_0000017e9bbd08b0, L_0000017e9bc2d9a0, C4<0>, C4<0>;
v0000017e9bc2d400_0 .net *"_ivl_10", 0 0, L_0000017e9bc2d9a0;  1 drivers
v0000017e9bc2c140_0 .net *"_ivl_12", 0 0, L_0000017e9bc765c0;  1 drivers
v0000017e9bc2cfa0_0 .net *"_ivl_2", 0 0, L_0000017e9bc2d2c0;  1 drivers
v0000017e9bc2c5a0_0 .net *"_ivl_4", 0 0, L_0000017e9bc2df40;  1 drivers
v0000017e9bc2d220_0 .net *"_ivl_6", 0 0, L_0000017e9bc2d360;  1 drivers
v0000017e9bc2cdc0_0 .net *"_ivl_8", 0 0, L_0000017e9bbd08b0;  1 drivers
v0000017e9bc2cf00_0 .var "clk", 0 0;
v0000017e9bc2d0e0_0 .net "reset", 0 0, v0000017e9bc2da40_0;  1 drivers
v0000017e9bc2dd60_0 .net "shift_ena_dut", 0 0, L_0000017e9bbd1090;  1 drivers
v0000017e9bc2c960_0 .net "shift_ena_ref", 0 0, L_0000017e9bbd0920;  1 drivers
v0000017e9bc2c1e0_0 .var/2u "stats1", 159 0;
v0000017e9bc2dc20_0 .var/2u "strobe", 0 0;
v0000017e9bc2d680_0 .net "tb_match", 0 0, L_0000017e9bc2dfe0;  1 drivers
v0000017e9bc2cb40_0 .net "tb_mismatch", 0 0, L_0000017e9bbd1100;  1 drivers
E_0000017e9bbd73e0/0 .event negedge, v0000017e9bc2c3c0_0;
E_0000017e9bbd73e0/1 .event posedge, v0000017e9bc2c3c0_0;
E_0000017e9bbd73e0 .event/or E_0000017e9bbd73e0/0, E_0000017e9bbd73e0/1;
L_0000017e9bc2d2c0 .concat [ 1 0 0 0], L_0000017e9bbd0920;
L_0000017e9bc2df40 .concat [ 1 0 0 0], L_0000017e9bbd0920;
L_0000017e9bc2d360 .concat [ 1 0 0 0], L_0000017e9bbd1090;
L_0000017e9bc2d9a0 .concat [ 1 0 0 0], L_0000017e9bbd0920;
L_0000017e9bc2dfe0 .cmp/eeq 1, L_0000017e9bc2d2c0, L_0000017e9bc765c0;
S_0000017e9bb7b3f0 .scope module, "good1" "RefModule" 3 61, 4 2 0, S_0000017e9bb7b260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0000017e9bbbaca0 .param/l "B0" 0 4 8, +C4<00000000000000000000000000000000>;
P_0000017e9bbbacd8 .param/l "B1" 0 4 8, +C4<00000000000000000000000000000001>;
P_0000017e9bbbad10 .param/l "B2" 0 4 8, +C4<00000000000000000000000000000010>;
P_0000017e9bbbad48 .param/l "B3" 0 4 8, +C4<00000000000000000000000000000011>;
P_0000017e9bbbad80 .param/l "Done" 0 4 8, +C4<00000000000000000000000000000100>;
L_0000017e9bbd16b0 .functor OR 1, L_0000017e9bc2d860, L_0000017e9bc2c8c0, C4<0>, C4<0>;
L_0000017e9bbd1720 .functor OR 1, L_0000017e9bbd16b0, L_0000017e9bc2d7c0, C4<0>, C4<0>;
L_0000017e9bbd0920 .functor OR 1, L_0000017e9bbd1720, L_0000017e9bc2d180, C4<0>, C4<0>;
v0000017e9bbbddd0_0 .net *"_ivl_0", 31 0, L_0000017e9bc2cbe0;  1 drivers
L_0000017e9bc2e198 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e9bbbdc90_0 .net *"_ivl_11", 28 0, L_0000017e9bc2e198;  1 drivers
L_0000017e9bc2e1e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017e9bbbdd30_0 .net/2u *"_ivl_12", 31 0, L_0000017e9bc2e1e0;  1 drivers
v0000017e9bbbde70_0 .net *"_ivl_14", 0 0, L_0000017e9bc2c8c0;  1 drivers
v0000017e9bbbd010_0 .net *"_ivl_17", 0 0, L_0000017e9bbd16b0;  1 drivers
v0000017e9bbbd0b0_0 .net *"_ivl_18", 31 0, L_0000017e9bc2cc80;  1 drivers
L_0000017e9bc2e228 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e9bbbd150_0 .net *"_ivl_21", 28 0, L_0000017e9bc2e228;  1 drivers
L_0000017e9bc2e270 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000017e9bbbd290_0 .net/2u *"_ivl_22", 31 0, L_0000017e9bc2e270;  1 drivers
v0000017e9bbbd470_0 .net *"_ivl_24", 0 0, L_0000017e9bc2d7c0;  1 drivers
v0000017e9bc2c640_0 .net *"_ivl_27", 0 0, L_0000017e9bbd1720;  1 drivers
v0000017e9bc2ce60_0 .net *"_ivl_28", 31 0, L_0000017e9bc2dea0;  1 drivers
L_0000017e9bc2e108 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e9bc2dae0_0 .net *"_ivl_3", 28 0, L_0000017e9bc2e108;  1 drivers
L_0000017e9bc2e2b8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e9bc2d540_0 .net *"_ivl_31", 28 0, L_0000017e9bc2e2b8;  1 drivers
L_0000017e9bc2e300 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000017e9bc2d720_0 .net/2u *"_ivl_32", 31 0, L_0000017e9bc2e300;  1 drivers
v0000017e9bc2d4a0_0 .net *"_ivl_34", 0 0, L_0000017e9bc2d180;  1 drivers
L_0000017e9bc2e150 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017e9bc2c320_0 .net/2u *"_ivl_4", 31 0, L_0000017e9bc2e150;  1 drivers
v0000017e9bc2c6e0_0 .net *"_ivl_6", 0 0, L_0000017e9bc2d860;  1 drivers
v0000017e9bc2c780_0 .net *"_ivl_8", 31 0, L_0000017e9bc2c280;  1 drivers
v0000017e9bc2c3c0_0 .net "clk", 0 0, v0000017e9bc2cf00_0;  1 drivers
v0000017e9bc2d040_0 .var "next", 2 0;
v0000017e9bc2db80_0 .net "reset", 0 0, v0000017e9bc2da40_0;  alias, 1 drivers
v0000017e9bc2dcc0_0 .net "shift_ena", 0 0, L_0000017e9bbd0920;  alias, 1 drivers
v0000017e9bc2c820_0 .var "state", 2 0;
E_0000017e9bbd7460 .event posedge, v0000017e9bc2c3c0_0;
E_0000017e9bbd7b20 .event edge, v0000017e9bc2c820_0;
L_0000017e9bc2cbe0 .concat [ 3 29 0 0], v0000017e9bc2c820_0, L_0000017e9bc2e108;
L_0000017e9bc2d860 .cmp/eq 32, L_0000017e9bc2cbe0, L_0000017e9bc2e150;
L_0000017e9bc2c280 .concat [ 3 29 0 0], v0000017e9bc2c820_0, L_0000017e9bc2e198;
L_0000017e9bc2c8c0 .cmp/eq 32, L_0000017e9bc2c280, L_0000017e9bc2e1e0;
L_0000017e9bc2cc80 .concat [ 3 29 0 0], v0000017e9bc2c820_0, L_0000017e9bc2e228;
L_0000017e9bc2d7c0 .cmp/eq 32, L_0000017e9bc2cc80, L_0000017e9bc2e270;
L_0000017e9bc2dea0 .concat [ 3 29 0 0], v0000017e9bc2c820_0, L_0000017e9bc2e2b8;
L_0000017e9bc2d180 .cmp/eq 32, L_0000017e9bc2dea0, L_0000017e9bc2e300;
S_0000017e9bb7c5a0 .scope module, "stim1" "stimulus_gen" 3 57, 3 6 0, S_0000017e9bb7b260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0000017e9bc2ca00_0 .net "clk", 0 0, v0000017e9bc2cf00_0;  alias, 1 drivers
v0000017e9bc2da40_0 .var "reset", 0 0;
E_0000017e9bbd7560 .event negedge, v0000017e9bc2c3c0_0;
S_0000017e9bb7c730 .scope module, "top_module1" "TopModule" 3 66, 5 3 0, S_0000017e9bb7b260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
L_0000017e9bbd1090 .functor BUFZ 1, L_0000017e9bc2d900, C4<0>, C4<0>, C4<0>;
L_0000017e9bc2e348 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000017e9bc2c460_0 .net/2u *"_ivl_0", 3 0, L_0000017e9bc2e348;  1 drivers
v0000017e9bc2d5e0_0 .net "clk", 0 0, v0000017e9bc2cf00_0;  alias, 1 drivers
v0000017e9bc2de00_0 .var "counter", 3 0;
v0000017e9bc2cd20_0 .net "enable_shift", 0 0, L_0000017e9bc2d900;  1 drivers
v0000017e9bc2caa0_0 .net "reset", 0 0, v0000017e9bc2da40_0;  alias, 1 drivers
v0000017e9bc2c500_0 .net "shift_ena", 0 0, L_0000017e9bbd1090;  alias, 1 drivers
E_0000017e9bbd7d60 .event posedge, v0000017e9bc2db80_0, v0000017e9bc2c3c0_0;
L_0000017e9bc2d900 .cmp/eq 4, v0000017e9bc2de00_0, L_0000017e9bc2e348;
S_0000017e9bb7c8c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 73, 3 73 0, S_0000017e9bb7b260;
 .timescale -12 -12;
E_0000017e9bbd7020 .event edge, v0000017e9bc2dc20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000017e9bc2dc20_0;
    %nor/r;
    %assign/vec4 v0000017e9bc2dc20_0, 0;
    %wait E_0000017e9bbd7020;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000017e9bb7c5a0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000017e9bbd7560;
    %vpi_func 3 14 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0000017e9bc2da40_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 17 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000017e9bb7b3f0;
T_2 ;
Ewait_0 .event/or E_0000017e9bbd7b20, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000017e9bc2c820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017e9bc2d040_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000017e9bc2d040_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000017e9bc2d040_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000017e9bc2d040_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000017e9bc2d040_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000017e9bb7b3f0;
T_3 ;
    %wait E_0000017e9bbd7460;
    %load/vec4 v0000017e9bc2db80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017e9bc2c820_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000017e9bc2d040_0;
    %assign/vec4 v0000017e9bc2c820_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017e9bb7c730;
T_4 ;
    %wait E_0000017e9bbd7d60;
    %load/vec4 v0000017e9bc2caa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000017e9bc2de00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017e9bc2cd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017e9bc2de00_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000017e9bc2de00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000017e9bc2de00_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017e9bb7b260;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017e9bc2cf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017e9bc2dc20_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0000017e9bb7b260;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0000017e9bc2cf00_0;
    %inv;
    %store/vec4 v0000017e9bc2cf00_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000017e9bb7b260;
T_7 ;
    %vpi_call/w 3 49 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 50 "$dumpvars", 32'sb00000000000000000000000000000001, v0000017e9bc2ca00_0, v0000017e9bc2cb40_0, v0000017e9bc2cf00_0, v0000017e9bc2d0e0_0, v0000017e9bc2c960_0, v0000017e9bc2dd60_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000017e9bb7b260;
T_8 ;
    %load/vec4 v0000017e9bc2c1e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 82 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", &PV<v0000017e9bc2c1e0_0, 64, 32>, &PV<v0000017e9bc2c1e0_0, 32, 32> {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 83 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.1 ;
    %vpi_call/w 3 85 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000017e9bc2c1e0_0, 128, 32>, &PV<v0000017e9bc2c1e0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 86 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 87 "$display", "Mismatches: %1d in %1d samples", &PV<v0000017e9bc2c1e0_0, 128, 32>, &PV<v0000017e9bc2c1e0_0, 0, 32> {0 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0000017e9bb7b260;
T_9 ;
    %wait E_0000017e9bbd73e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e9bc2c1e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017e9bc2c1e0_0, 4, 32;
    %load/vec4 v0000017e9bc2d680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000017e9bc2c1e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 98 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017e9bc2c1e0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017e9bc2c1e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017e9bc2c1e0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0000017e9bc2c960_0;
    %load/vec4 v0000017e9bc2c960_0;
    %load/vec4 v0000017e9bc2dd60_0;
    %xor;
    %load/vec4 v0000017e9bc2c960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0000017e9bc2c1e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 102 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017e9bc2c1e0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0000017e9bc2c1e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017e9bc2c1e0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000017e9bb7b260;
T_10 ;
    %delay 1000000, 0;
    %vpi_call/w 3 110 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 111 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob095_review2015_fsmshift_test.sv";
    "dataset_code-complete-iccad2023/Prob095_review2015_fsmshift_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob095_review2015_fsmshift/Prob095_review2015_fsmshift_sample01.sv";
