
*** Running vivado
    with args -log VendingMachine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VendingMachine.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source VendingMachine.tcl -notrace
Command: synth_design -top VendingMachine -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 434.594 ; gain = 95.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VendingMachine' [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:99]
INFO: [Synth 8-6157] synthesizing module 'sync' [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:42]
INFO: [Synth 8-6155] done synthesizing module 'sync' (1#1) [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:42]
INFO: [Synth 8-6157] synthesizing module 'deb' [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:52]
INFO: [Synth 8-6155] done synthesizing module 'deb' (2#1) [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:52]
INFO: [Synth 8-6157] synthesizing module 'RisingEdge' [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:66]
	Parameter A bound to: 2'b00 
	Parameter B bound to: 2'b01 
	Parameter C bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:73]
WARNING: [Synth 8-567] referenced signal 'button' should be on the sensitivity list [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:71]
INFO: [Synth 8-6155] done synthesizing module 'RisingEdge' (3#1) [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:66]
INFO: [Synth 8-6157] synthesizing module 'CC' [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:22]
	Parameter n bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CC' (4#1) [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:22]
INFO: [Synth 8-6157] synthesizing module 'money' [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:7]
INFO: [Synth 8-6155] done synthesizing module 'money' (5#1) [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VendingMachine' (6#1) [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:99]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 489.875 ; gain = 150.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 489.875 ; gain = 150.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 489.875 ; gain = 150.902
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/constrs_1/new/CONS.xdc]
Finished Parsing XDC File [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/constrs_1/new/CONS.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/constrs_1/new/CONS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VendingMachine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VendingMachine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 809.188 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 809.188 ; gain = 470.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 809.188 ; gain = 470.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 809.188 ; gain = 470.215
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RisingEdge'
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:75]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       A |                              001 |                               00
                       B |                              010 |                               01
                       C |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'RisingEdge'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.srcs/sources_1/new/VenchingMachine.v:8]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 809.188 ; gain = 470.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VendingMachine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 5     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module RisingEdge 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module CC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module money 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "L/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "L/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (M1/seg_reg[6]) is unused and will be removed from module VendingMachine.
WARNING: [Synth 8-3332] Sequential element (M1/seg_reg[5]) is unused and will be removed from module VendingMachine.
WARNING: [Synth 8-3332] Sequential element (M1/seg_reg[4]) is unused and will be removed from module VendingMachine.
WARNING: [Synth 8-3332] Sequential element (M1/seg_reg[3]) is unused and will be removed from module VendingMachine.
WARNING: [Synth 8-3332] Sequential element (M1/seg_reg[2]) is unused and will be removed from module VendingMachine.
WARNING: [Synth 8-3332] Sequential element (M1/seg_reg[1]) is unused and will be removed from module VendingMachine.
WARNING: [Synth 8-3332] Sequential element (M1/seg_reg[0]) is unused and will be removed from module VendingMachine.
WARNING: [Synth 8-3332] Sequential element (M2/seg_reg[6]) is unused and will be removed from module VendingMachine.
WARNING: [Synth 8-3332] Sequential element (M2/seg_reg[5]) is unused and will be removed from module VendingMachine.
WARNING: [Synth 8-3332] Sequential element (M2/seg_reg[4]) is unused and will be removed from module VendingMachine.
WARNING: [Synth 8-3332] Sequential element (M2/seg_reg[3]) is unused and will be removed from module VendingMachine.
WARNING: [Synth 8-3332] Sequential element (M2/seg_reg[2]) is unused and will be removed from module VendingMachine.
WARNING: [Synth 8-3332] Sequential element (M2/seg_reg[1]) is unused and will be removed from module VendingMachine.
WARNING: [Synth 8-3332] Sequential element (M2/seg_reg[0]) is unused and will be removed from module VendingMachine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.188 ; gain = 470.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 816.129 ; gain = 477.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 816.277 ; gain = 477.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 839.078 ; gain = 500.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 839.078 ; gain = 500.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 839.078 ; gain = 500.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 839.078 ; gain = 500.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 839.078 ; gain = 500.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 839.078 ; gain = 500.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 839.078 ; gain = 500.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |     6|
|5     |LUT3   |     8|
|6     |LUT4   |     9|
|7     |LUT5   |    49|
|8     |LUT6   |    34|
|9     |MUXF7  |     1|
|10    |FDCE   |    57|
|11    |FDPE   |     4|
|12    |FDRE   |    16|
|13    |LD     |     9|
|14    |IBUF   |     5|
|15    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   222|
|2     |  D      |deb          |     6|
|3     |  D1     |deb_0        |     6|
|4     |  D2     |deb_1        |     6|
|5     |  E1     |RisingEdge   |    11|
|6     |  E2     |RisingEdge_2 |    12|
|7     |  E3     |RisingEdge_3 |     8|
|8     |  L      |CC           |    82|
|9     |  S1     |sync         |     2|
|10    |  S2     |sync_4       |     2|
|11    |  S3     |sync_5       |     2|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 839.078 ; gain = 500.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 839.078 ; gain = 180.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 839.078 ; gain = 500.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 839.078 ; gain = 512.098
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/relga/Desktop/DIGITAL/VendingMachine/VendingMachine.runs/synth_1/VendingMachine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VendingMachine_utilization_synth.rpt -pb VendingMachine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 839.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 11 10:45:12 2022...
