
AVRASM ver. 2.1.57  \\ad.liu.se\home\linny471\Documents\Atmel Studio\6.2\TSIU51 Grafik\TSIU51\Spelprocessorn\Spelprocessor\Spelprocessor.asm Thu Mar 05 11:11:47 2020

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\m16Adef.inc'
\\ad.liu.se\home\linny471\Documents\Atmel Studio\6.2\TSIU51 Grafik\TSIU51\Spelprocessorn\Spelprocessor\Spelprocessor.asm(10): Including file '\\ad.liu.se\home\linny471\Documents\Atmel Studio\6.2\TSIU51 Grafik\TSIU51\Spelprocessorn\Spelprocessor\Joystick_driver.asm'
\\ad.liu.se\home\linny471\Documents\Atmel Studio\6.2\TSIU51 Grafik\TSIU51\Spelprocessorn\Spelprocessor\Spelprocessor.asm(11): Including file '\\ad.liu.se\home\linny471\Documents\Atmel Studio\6.2\TSIU51 Grafik\TSIU51\Spelprocessorn\Spelprocessor\game_logic.asm'
                 
                 /*
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16A.xml ***********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m16Adef.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega16A
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega16A
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M16ADEF_INC_
                 #define _M16ADEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega16A
                 #pragma AVRPART ADMIN PART_NAME ATmega16A
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x94
                 .equ	SIGNATURE_002	= 0x03
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	OCR0	= 0x3c
                 .equ	GICR	= 0x3b
                 .equ	GIFR	= 0x3a
                 .equ	TIMSK	= 0x39
                 .equ	TIFR	= 0x38
                 .equ	SPMCSR	= 0x37
                 .equ	TWCR	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUCSR	= 0x34
                 .equ	TCCR0	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OSCCAL	= 0x31
                 .equ	OCDR	= 0x31
                 .equ	SFIOR	= 0x30
                 .equ	TCCR1A	= 0x2f
                 .equ	TCCR1B	= 0x2e
                 .equ	TCNT1L	= 0x2c
                 .equ	TCNT1H	= 0x2d
                 .equ	OCR1AL	= 0x2a
                 .equ	OCR1AH	= 0x2b
                 .equ	OCR1BL	= 0x28
                 .equ	OCR1BH	= 0x29
                 .equ	ICR1L	= 0x26
                 .equ	ICR1H	= 0x27
                 .equ	TCCR2	= 0x25
                 .equ	TCNT2	= 0x24
                 .equ	OCR2	= 0x23
                 .equ	ASSR	= 0x22
                 .equ	WDTCR	= 0x21
                 .equ	UBRRH	= 0x20
                 .equ	UCSRC	= 0x20
                 .equ	EEARL	= 0x1e
                 .equ	EEARH	= 0x1f
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTA	= 0x1b
                 .equ	DDRA	= 0x1a
                 .equ	PINA	= 0x19
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PORTC	= 0x15
                 .equ	DDRC	= 0x14
                 .equ	PINC	= 0x13
                 .equ	PORTD	= 0x12
                 .equ	DDRD	= 0x11
                 .equ	PIND	= 0x10
                 .equ	SPDR	= 0x0f
                 .equ	SPSR	= 0x0e
                 .equ	SPCR	= 0x0d
                 .equ	UDR	= 0x0c
                 .equ	UCSRA	= 0x0b
                 .equ	UCSRB	= 0x0a
                 .equ	UBRRL	= 0x09
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCH	= 0x05
                 .equ	ADCL	= 0x04
                 .equ	TWDR	= 0x03
                 .equ	TWAR	= 0x02
                 .equ	TWSR	= 0x01
                 .equ	TWBR	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TCCR0 - Timer/Counter Control Register
                 .equ	CS00	= 0	; Clock Select 1
                 .equ	CS01	= 1	; Clock Select 1
                 .equ	CS02	= 2	; Clock Select 2
                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                 .equ	CTC0	= WGM01	; For compatibility
                 .equ	COM00	= 4	; Compare match Output Mode 0
                 .equ	COM01	= 5	; Compare Match Output Mode 1
                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                 .equ	PWM0	= WGM00	; For compatibility
                 .equ	FOC0	= 7	; Force Output Compare
                 
                 ; TCNT0 - Timer/Counter Register
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0 - Output Compare Register
                 .equ	OCR0_0	= 0	; 
                 .equ	OCR0_1	= 1	; 
                 .equ	OCR0_2	= 2	; 
                 .equ	OCR0_3	= 3	; 
                 .equ	OCR0_4	= 4	; 
                 .equ	OCR0_5	= 5	; 
                 .equ	OCR0_6	= 6	; 
                 .equ	OCR0_7	= 7	; 
                 
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0	= 1	; Output Compare Flag 0
                 
                 ; SFIOR - Special Function IO Register
                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	FOC1B	= 2	; Force Output Compare 1B
                 .equ	FOC1A	= 3	; Force Output Compare 1A
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	CTC10	= WGM12	; For compatibility
                 .equ	CTC1	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	CTC11	= WGM13	; For compatibility
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; GICR - General Interrupt Control Register
                 .equ	GIMSK	= GICR	; For compatibility
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                 
                 ; GIFR - General Interrupt Flag Register
                 .equ	INTF2	= 5	; External Interrupt Flag 2
                 .equ	INTF0	= 6	; External Interrupt Flag 0
                 .equ	INTF1	= 7	; External Interrupt Flag 1
                 
                 ; MCUCR - General Interrupt Control Register
                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EEWEE	= EEMWE	; For compatibility
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 .equ	SM0	= 4	; Sleep Mode Select
                 .equ	SM1	= 5	; Sleep Mode Select
                 .equ	SE	= 6	; Sleep Enable
                 .equ	SM2	= 7	; Sleep Mode Select
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	MCUSR	= MCUCSR	; For compatibility
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	EXTREF	= EXTRF	; For compatibility
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 .equ	JTRF	= 4	; JTAG Reset Flag
                 .equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; SFIOR - Special function I/O register
                 ;.equ	PSR10	= 0	; Prescaler reset
                 .equ	PSR2	= 1	; Prescaler reset
                 .equ	PUD	= 2	; Pull-up Disable
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                 .equ	OCF2	= 7	; Output Compare Flag 2
                 
                 ; TCCR2 - Timer/Counter2 Control Register
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM21	= 3	; Waveform Generation Mode
                 .equ	CTC2	= WGM21	; For compatibility
                 .equ	COM20	= 4	; Compare Output Mode bit 0
                 .equ	COM21	= 5	; Compare Output Mode bit 1
                 .equ	WGM20	= 6	; Waveform Genration Mode
                 .equ	PWM2	= WGM20	; For compatibility
                 .equ	FOC2	= 7	; Force Output Compare
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2 - Timer/Counter2 Output Compare Register
                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** USART ************************
                 ; UDR - USART I/O Data Register
                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSRA - USART Control and Status Register A
                 .equ	USR	= UCSRA	; For compatibility
                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                 .equ	U2X	= 1	; Double the USART transmission speed
                 .equ	UPE	= 2	; Parity Error
                 .equ	PE	= UPE	; For compatibility
                 .equ	DOR	= 3	; Data overRun
                 .equ	FE	= 4	; Framing Error
                 .equ	UDRE	= 5	; USART Data Register Empty
                 .equ	TXC	= 6	; USART Transmitt Complete
                 .equ	RXC	= 7	; USART Receive Complete
                 
                 ; UCSRB - USART Control and Status Register B
                 .equ	UCR	= UCSRB	; For compatibility
                 .equ	TXB8	= 0	; Transmit Data Bit 8
                 .equ	RXB8	= 1	; Receive Data Bit 8
                 .equ	UCSZ2	= 2	; Character Size
                 .equ	CHR9	= UCSZ2	; For compatibility
                 .equ	TXEN	= 3	; Transmitter Enable
                 .equ	RXEN	= 4	; Receiver Enable
                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSRC - USART Control and Status Register C
                 .equ	UCPOL	= 0	; Clock Polarity
                 .equ	UCSZ0	= 1	; Character Size
                 .equ	UCSZ1	= 2	; Character Size
                 .equ	USBS	= 3	; Stop Bit Select
                 .equ	UPM0	= 4	; Parity Mode Bit 0
                 .equ	UPM1	= 5	; Parity Mode Bit 1
                 .equ	UMSEL	= 6	; USART Mode Select
                 .equ	URSEL	= 7	; Register Select
                 
                 .equ	UBRRHI	= UBRRH	; For compatibility
                 
                 ; ***** TWI **************************
                 ; TWBR - TWI Bit Rate register
                 .equ	I2BR	= TWBR	; For compatibility
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	I2CR	= TWCR	; For compatibility
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	I2IE	= TWIE	; For compatibility
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	I2EN	= TWEN	; For compatibility
                 .equ	ENI2C	= TWEN	; For compatibility
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	I2WC	= TWWC	; For compatibility
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	I2STO	= TWSTO	; For compatibility
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	I2STA	= TWSTA	; For compatibility
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	I2EA	= TWEA	; For compatibility
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 .equ	I2INT	= TWINT	; For compatibility
                 
                 ; TWSR - TWI Status Register
                 .equ	I2SR	= TWSR	; For compatibility
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWS0	= TWPS0	; For compatibility
                 .equ	I2GCE	= TWPS0	; For compatibility
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS1	= TWPS1	; For compatibility
                 .equ	TWS3	= 3	; TWI Status
                 .equ	I2S3	= TWS3	; For compatibility
                 .equ	TWS4	= 4	; TWI Status
                 .equ	I2S4	= TWS4	; For compatibility
                 .equ	TWS5	= 5	; TWI Status
                 .equ	I2S5	= TWS5	; For compatibility
                 .equ	TWS6	= 6	; TWI Status
                 .equ	I2S6	= TWS6	; For compatibility
                 .equ	TWS7	= 7	; TWI Status
                 .equ	I2S7	= TWS7	; For compatibility
                 
                 ; TWDR - TWI Data register
                 .equ	I2DR	= TWDR	; For compatibility
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	I2AR	= TWAR	; For compatibility
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; SFIOR - Special Function IO Register
                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADCSR	= ADCSRA	; For compatibility
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                 .equ	ADFR	= ADATE	; For compatibility
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; SFIOR - Special Function IO Register
                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                 
                 
                 ; ***** JTAG *************************
                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                 .equ	IDRD	= OCDR7	; For compatibility
                 
                 ; MCUCSR - MCU Control And Status Register
                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                 ;.equ	JTD	= 7	; JTAG Interface Disable
                 
                 
                 ; ***** BOOT_LOAD ********************
                 ; SPMCSR - Store Program Memory Control Register
                 .equ	SPMCR	= SPMCSR	; For compatibility
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read While Write section read enable
                 .equ	ASRE	= RWWSRE	; For compatibility
                 .equ	RWWSB	= 6	; Read While Write Section Busy
                 .equ	ASB	= RWWSB	; For compatibility
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 
                 ; ***** PORTA ************************
                 ; PORTA - Port A Data Register
                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                 .equ	PA0	= 0	; For compatibility
                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                 .equ	PA1	= 1	; For compatibility
                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                 .equ	PA2	= 2	; For compatibility
                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                 .equ	PA3	= 3	; For compatibility
                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                 .equ	PA4	= 4	; For compatibility
                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                 .equ	PA5	= 5	; For compatibility
                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                 .equ	PA6	= 6	; For compatibility
                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                 .equ	PA7	= 7	; For compatibility
                 
                 ; DDRA - Port A Data Direction Register
                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                 
                 ; PINA - Port A Input Pins
                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                 .equ	PC7	= 7	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDTOE	= 4	; RW
                 .equ	WDDE	= WDTOE	; For compatibility
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	BODEN	= 6	; Brown out detector enable
                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	CKOPT	= 4	; Oscillator Options
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	JTAGEN	= 6	; Enable JTAG
                 .equ	OCDEN	= 7	; Enable OCD
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                 .equ	IOEND	= 0x003f
                 .equ	SRAM_START	= 0x0060
                 .equ	SRAM_SIZE	= 1024
                 .equ	RAMEND	= 0x045f
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x01ff
                 .equ	EEPROMEND	= 0x01ff
                 .equ	EEADRBITS	= 9
                 #pragma AVRPART MEMORY PROG_FLASH 16384
                 #pragma AVRPART MEMORY EEPROM 512
                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0x1c00
                 .equ	NRWW_STOP_ADDR	= 0x1fff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0x1bff
                 .equ	PAGESIZE	= 64
                 .equ	FIRSTBOOTSTART	= 0x1f80
                 .equ	SECONDBOOTSTART	= 0x1f00
                 .equ	THIRDBOOTSTART	= 0x1e00
                 .equ	FOURTHBOOTSTART	= 0x1c00
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	OC2addr	= 0x0006	; Timer/Counter2 Compare Match
                 .equ	OVF2addr	= 0x0008	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x000c	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x000e	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x0010	; Timer/Counter1 Overflow
                 .equ	OVF0addr	= 0x0012	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x0014	; Serial Transfer Complete
                 .equ	URXCaddr	= 0x0016	; USART, Rx Complete
                 .equ	UDREaddr	= 0x0018	; USART Data Register Empty
                 .equ	UTXCaddr	= 0x001a	; USART, Tx Complete
                 .equ	ADCCaddr	= 0x001c	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x001e	; EEPROM Ready
                 .equ	ACIaddr	= 0x0020	; Analog Comparator
                 .equ	TWIaddr	= 0x0022	; 2-wire Serial Interface
                 .equ	INT2addr	= 0x0024	; External Interrupt Request 2
                 .equ	OC0addr	= 0x0026	; Timer/Counter0 Compare Match
                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                 
                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                 
                 #endif  /* _M16ADEF_INC_ */
                 
                 
                  * Spelprocessor.asm
                  *
                  *  Created: 2020-02-04 09:29:40
                  *   Author: lincl896
                  */ 
                 
                  // Main filen
                 
                 .include "Joystick_driver.asm"
                 
                 .equ Channel_P1_Y = $00
                 .equ Channel_P2_X = $03
                 .equ Channel_P2_Y = $02
                 
                 
                 .equ Forward = 3
                 .equ Backward = 0
                 .equ Neutral = 2
                 
                 	.macro INCSRAM	; inc byte in SRAM
                 		lds	r16,@0
                 		inc	r16
                 		sts	@0,r16
                 	.endmacro
                 
                 	.macro DECSRAM	; dec byte in SRAM
                 		lds	r16,@0
                 		dec	r16
                 		sts	@0,r16
                 	.endmacro
                 
                 
                 .org $500
                 
                 Joystick_Init:
000500 ee00      	ldi r16, 0b11100000
000501 bb0a      	out DDRA,r16
                 	
000502 9508      	ret
                 
                 
                 
                 Input:
                 
000503 b907      	out ADMUX,r16
                 
000504 ec00      	ldi r16,(1<<ADSC)|(1<<ADEN)
000505 b906      	out ADCSRA,r16
                 
                 Wait:
000506 9936      	sbic ADCSRA,ADSC
000507 cffe      	rjmp Wait
                 
000508 b105      	in r16,ADCH
                 
000509 9508      	ret
                 
                 Input_P1:
00050a 930f      	push r16
                 
00050b e001      	ldi r16,(0<<REFS1)|(0<<REFS0)|(0<<ADLAR)|(Channel_P1_X)
00050c dff6      	rcall Input
00050d d00e      	rcall Check_X1
                 
00050e e000      	ldi r16,(0<<REFS1)|(0<<REFS0)|(0<<ADLAR)|(Channel_P1_Y)
00050f dff3      	rcall Input
000510 d03f      	rcall Check_Y1
                 
000511 910f      	pop r16
                 
000512 9508      	ret
                 
                 Input_P2:
000513 930f      	push r16
                 
000514 e003      	ldi r16,(0<<REFS1)|(0<<REFS0)|(0<<ADLAR)|(Channel_P2_X)
000515 dfed      	rcall Input
000516 d01f      	rcall Check_X2
                 
000517 e002      	ldi r16,(0<<REFS1)|(0<<REFS0)|(0<<ADLAR)|(Channel_P2_Y)
000518 dfea      	rcall Input
000519 d050      	rcall Check_Y2
                 	
00051a 910f      	pop r16
                 
00051b 9508      	ret
                 
                 Check_X1:
                 	
                 	//Forward X
00051c 3003      	cpi r16,Forward
00051d f019      	breq X1_INC
00051e 3000      	cpi r16,Backward
00051f f059      	breq X1_DEC
                 
000520 c014      	rjmp X1_DONE
                 
                 X1_INC:	
000521 9100 0060
000523 9503
000524 9300 0060 	INCSRAM P1X
                 	// se till att X är mindre än 8 här
000526 9100 0060 	lds r16,P1X
000528 3008      	cpi r16,8
000529 f009      	breq X1_DEC//minska P1X
                 
00052a c00a      	rjmp X1_DONE
                 
                 X1_DEC:
00052b 9100 0060
00052d 950a
00052e 9300 0060 	DECSRAM P1X
                 	// se till att X är större än -1 här
000530 9100 0060 	lds r16,P1X
000532 3f0f      	cpi r16,255
000533 f369      	breq X1_INC//öka P1X
                 
                 
000534 c000      	rjmp X1_DONE
                 
                 X1_DONE:	
                 
000535 9508      	ret
                 
                 Check_X2:
                 	
                 	//Forward X
000536 3003      	cpi r16,Forward
000537 f019      	breq X2_INC
000538 3000      	cpi r16,Backward
000539 f059      	breq X2_DEC
                 
00053a c014      	rjmp X2_DONE
                 
                 X2_INC:	
00053b 9100 0062
00053d 9503
00053e 9300 0062 	INCSRAM P2X
                 	// se till att X är mindre än 8 här
000540 9100 0062 	lds r16,P2X
000542 3008      	cpi r16,8
000543 f009      	breq X2_DEC//minska P1X
                 
000544 c00a      	rjmp X2_DONE
                 
                 X2_DEC:
000545 9100 0062
000547 950a
000548 9300 0062 	DECSRAM P2X
                 	// se till att X är större än -1 här
00054a 9100 0062 	lds r16,P2X
00054c 3f0f      	cpi r16,255
00054d f369      	breq X2_INC//öka P1X
                 
                 
00054e c000      	rjmp X2_DONE
                 
                 X2_DONE:	
                 
00054f 9508      	ret
                 
                 
                 
                 
                 
                 
                 Check_Y1:
                 
000550 3003      	cpi r16,Forward
000551 f019      	breq Y1_INC
000552 3000      	cpi r16,Backward
000553 f059      	breq Y1_DEC
                 
000554 c014      	rjmp Y1_DONE
                 
                 Y1_INC:	
000555 9100 0061
000557 9503
000558 9300 0061 	INCSRAM P1Y
                 	// se till att X är mindre än 8 här
00055a 9100 0061 	lds r16,P1Y
00055c 3008      	cpi r16,8
00055d f009      	breq Y1_DEC//minska P1X
                 
00055e c00a      	rjmp Y1_DONE
                 
                 Y1_DEC:
00055f 9100 0061
000561 950a
000562 9300 0061 	DECSRAM P1Y
                 	// se till att X är större än -1 här
000564 9100 0061 	lds r16,P1Y
000566 3f0f      	cpi r16,255
000567 f369      	breq Y1_INC//öka P1X
                 
                 
000568 c000      	rjmp Y1_DONE
                 
                 Y1_DONE:	
                 
000569 9508      	ret
                 
                 
                 Check_Y2:
                 
00056a 3003      	cpi r16,Forward
00056b f019      	breq Y2_INC
00056c 3000      	cpi r16,Backward
00056d f059      	breq Y2_DEC
                 
00056e c014      	rjmp Y2_DONE
                 
                 Y2_INC:	
00056f 9100 0063
000571 9503
000572 9300 0063 	INCSRAM P2Y
                 	// se till att X är mindre än 8 här
000574 9100 0063 	lds r16,P2Y
000576 3008      	cpi r16,8
000577 f009      	breq Y2_DEC//minska P1X
                 
000578 c00a      	rjmp Y2_DONE
                 
                 Y2_DEC:
000579 9100 0063
00057b 950a
00057c 9300 0063 	DECSRAM P2Y
                 	// se till att X är större än -1 här
00057e 9100 0063 	lds r16,P2Y
000580 3f0f      	cpi r16,255
000581 f369      	breq Y2_INC//öka P1X
                 
                 
000582 c000      	rjmp Y2_DONE
                 
                 Y2_DONE:	
                 	
000583 9508      	ret
                 .include "game_logic.asm"
                 
                 
                 
                 
                 .org $600
                 
                 
                 
                 
                 Check_for_end_of_game:
000600 930f      	push r16
000601 d03c      	rcall Check_for_full_map
000602 910f      	pop r16
000603 3001      	cpi r16,1 ; om banan är full
000604 f0d9      	breq Clear_Board
                 
                 Check_Win:
000605 d04b      	rcall Check_Horizontal
000606 9100 006a 	lds r16,Win
000608 3001      	cpi r16,1
000609 f051      	breq Check_Winner
                 
00060a d08a      	rcall Check_Vertical
00060b 9100 006a 	lds r16,Win
00060d 3001      	cpi r16,1
00060e f029      	breq Check_Winner
                 
00060f 9100 006a 	lds r16,Win
000611 3001      	cpi r16,1
000612 f009      	breq Check_Winner
000613 c029      	rjmp Check_Done
                 
                 Check_Winner:
000614 f036      	brts Player2_Wins
                 
                 Player1_Wins:
000615 9100 0068 	lds r16,Player1_Score
000617 9503      	inc r16
000618 9300 0068 	sts Player1_Score,r16
00061a c005      	rjmp Clear_Board
                 
                 Player2_Wins:
00061b 9100 0069 	lds r16,Player2_Score
00061d 9503      	inc r16
00061e 9300 0069 	sts Player2_Score,r16
                 
                 Clear_Board:
000620 e014      	ldi r17,$04
                 	
000621 9310 0065 	sts Command_Byte,r17
000623 9110 0068 	lds r17,Player1_Score
000625 9310 0066 	sts Argument1_Byte,r17
000627 9110 0069 	lds r17,Player2_Score
000629 9310 0067 	sts Argument2_Byte,r17
                 
00062b 2700      	clr r16
00062c 9300 0060 	sts P1X,r16
00062e 9300 0061 	sts P1Y,r16
000630 9300 0062 	sts P2X,r16
000632 9300 0063 	sts P2Y,r16
                 
000634 9300 006a 	sts Win,r16
                 
000636 2711      	clr r17
000637 da22      	rcall Load_X_Pointer
                 Clear_Loop:
000638 930d      	st X+,r16
000639 9513      	inc r17
00063a 3410      	cpi r17,VMEM_SIZE
00063b f7e1      	brne Clear_Loop
                 	
00063c d9f4      	rcall Send_Data
                 
                 Check_Done:
                 	
                 
00063d 9508      	ret
                 
                 
                 Check_for_full_map:
00063e 930f      	push r16
00063f 932f      	push r18 ;loop count
000640 b7fe      	in ZH,SPH
000641 b7ed      	in ZL,SPL
000642 da17      	rcall Load_X_Pointer
                 	; 1 if the map is full, 0 if there is still space.
                 Loop:
000643 910d      	ld r16,X+
000644 3000      	cpi r16,0
000645 f029      	breq Not_full
000646 3420      	cpi r18,VMEM_SIZE
000647 9523      	inc r18
000648 f7d1      	brne Loop
000649 e001      	ldi r16,1
00064a c001      	rjmp Loop_done
                 Not_full:
00064b 2700      	clr r16
                 Loop_done:
00064c 9635      	adiw Z,5
00064d 8300      	st Z,r16
00064e 912f      	pop r18
00064f 910f      	pop r16
                 	
000650 9508      	ret
                 
                 
                 
                 
                 Check_Horizontal:
000651 930f      	push r16
000652 931f      	push r17
000653 932f      	push r18
000654 da05      	rcall Load_X_Pointer
000655 f046      	brts Horizontal_Player_2
                 Horizontal_Player_1:
000656 9100 0060 	lds r16,P1X
000658 9110 0061 	lds r17,P1Y
00065a e021      	ldi r18,1
00065b da01      	rcall CALCULATE_POS
00065c 2711      	clr r17
00065d c008      	rjmp Right
                 Horizontal_Player_2:
00065e 9100 0062 	lds r16,P2X
000660 9110 0063 	lds r17,P2Y
000662 e022      	ldi r18,2
000663 d9f9      	rcall CALCULATE_POS
000664 2711      	clr r17
000665 c000      	rjmp Right
                 
                 Right:
000666 30a7      	cpi XL,7
000667 f0a9      	breq Left
000668 95a3      	inc XL
000669 910c      	ld r16,X
00066a 1702      	cp r16,r18
00066b f489      	brne Left
00066c 9513      	inc r17
                 
00066d 3013      	cpi r17,$03
00066e f7b9      	brne Right
00066f 3013      	cpi r17,$03
000670 f0c1      	breq Horizontal_Check_Done
000671 f036      	brts Horizontal_Player_2_2
                 Horizontal_Player1_2:
000672 9100 0060 	lds r16,P1X
000674 9110 0061 	lds r17,P1Y
000676 d9e6      	rcall CALCULATE_POS
000677 c005      	rjmp Left
                 
                 Horizontal_Player_2_2:
                 
000678 9100 0062 	lds r16,P2X
00067a 9110 0063 	lds r17,P2Y
00067c d9e0      	rcall CALCULATE_POS
                 Left:
00067d 30a0      	cpi XL,0
00067e f079      	breq Horizontal_No_Win
00067f 95aa      	dec XL
000680 910c      	ld r16,X
000681 1702      	cp r16,r18
000682 f459      	brne Horizontal_No_Win
000683 9513      	inc r17
                 
000684 3013      	cpi r17,$03
000685 f7b9      	brne Left
000686 3013      	cpi r17,$03
000687 f009      	breq Horizontal_Check_Done
000688 c005      	rjmp Horizontal_No_Win
                 
                 Horizontal_Check_Done:
000689 f016      	brts Horizontal_Player_2_Wins
                 
                 Horizontal_Player_1_Wins:
00068a e001      	ldi r16,$01
00068b c003      	rjmp Horizontal_Done
                 
                 Horizontal_Player_2_Wins:
00068c e002      	ldi r16,$02
00068d c001      	rjmp Horizontal_Done
                 
                 Horizontal_No_Win:
00068e 2700      	clr r16
                 
                 Horizontal_Done:
00068f 9300 006a 	sts Win,r16
000691 912f      	pop r18
000692 911f      	pop r17
000693 910f      	pop r16	
000694 9508      	ret
                 
                 
                 
                 
                 
                 Check_Vertical:
000695 930f      	push r16
000696 931f      	push r17
000697 932f      	push r18
000698 d9c1      	rcall Load_X_Pointer
000699 f046      	brts Vertical_Player_2
                 Vertical_Player_1:
00069a 9100 0060 	lds r16,P1X
00069c 9110 0061 	lds r17,P1Y
00069e e021      	ldi r18,1
00069f d9bd      	rcall CALCULATE_POS
0006a0 2711      	clr r17
0006a1 c008      	rjmp Up
                 Vertical_Player_2:
0006a2 9100 0062 	lds r16,P2X
0006a4 9110 0063 	lds r17,P2Y
0006a6 e022      	ldi r18,2
0006a7 d9b5      	rcall CALCULATE_POS
0006a8 2711      	clr r17
0006a9 c000      	rjmp Up
                 
                 Up:
0006aa 30b0      	cpi XH,0
0006ab f0a1      	breq Down
0006ac 95ba      	dec XH
0006ad 910c      	ld r16,X
0006ae 1702      	cp r16,r18
0006af f481      	brne Down
0006b0 9513      	inc r17
                 
0006b1 3013      	cpi r17,$03
0006b2 f7b9      	brne Up
0006b3 3013      	cpi r17,$03
0006b4 f0b9      	breq Vertical_Check_Done
                 	
                 Vertical_Player1_2:
0006b5 9100 0060 	lds r16,P1X
0006b7 9110 0061 	lds r17,P1Y
0006b9 d9a3      	rcall CALCULATE_POS
0006ba c005      	rjmp Down
                 
                 Vertical_Player_2_2:
                 
0006bb 9100 0062 	lds r16,P2X
0006bd 9110 0063 	lds r17,P2Y
0006bf d99d      	rcall CALCULATE_POS
                 
                 Down:
0006c0 30b7      	cpi XH,7
0006c1 f079      	breq Vertical_No_Win
0006c2 95b3      	inc XH
0006c3 910c      	ld r16,X
0006c4 1702      	cp r16,r18
0006c5 f459      	brne Vertical_No_Win
0006c6 9513      	inc r17
                 
0006c7 3013      	cpi r17,$03
0006c8 f7b9      	brne Down
0006c9 3013      	cpi r17,$03
0006ca f009      	breq Vertical_Check_Done
0006cb c005      	rjmp Vertical_No_Win
                 
                 Vertical_Check_Done:
0006cc f016      	brts Vertical_Player_2_Wins
                 
                 Vertical_Player_1_Wins:
0006cd e001      	ldi r16,$01
0006ce c003      	rjmp Vertical_Done
                 
                 Vertical_Player_2_Wins:
0006cf e002      	ldi r16,$02
0006d0 c001      	rjmp Vertical_Done
                 
                 Vertical_No_Win:
0006d1 2700      	clr r16
                 
                 Vertical_Done:
0006d2 9300 006a 	sts Win,r16
0006d4 912f      	pop r18
0006d5 911f      	pop r17
0006d6 910f      	pop r16	
0006d7 9508      	ret
                 
                 
                 
                 Right_Diagonal_Check:
0006d8 930f      	push r16
0006d9 931f      	push r17
0006da 932f      	push r18
0006db d97e      	rcall Load_X_Pointer
0006dc f046      	brts Right_Diagonal_Player_2
                 Right_Diagonal_Player_1:
0006dd 9100 0060 	lds r16,P1X
0006df 9110 0061 	lds r17,P1Y
0006e1 e021      	ldi r18,1
0006e2 d97a      	rcall CALCULATE_POS
0006e3 2711      	clr r17
0006e4 c008      	rjmp Up_Right
                 Right_Diagonal_Player_2:
0006e5 9100 0062 	lds r16,P2X
0006e7 9110 0063 	lds r17,P2Y
0006e9 e022      	ldi r18,2
0006ea d972      	rcall CALCULATE_POS
0006eb 2711      	clr r17
0006ec c000      	rjmp Up_Right
                 
                 Up_Right:
0006ed 30b0      	cpi XH,0
0006ee f0a9      	breq Down_Left
0006ef 95ba      	dec XH
0006f0 95a3      	inc XL
0006f1 910c      	ld r16,X
0006f2 1702      	cp r16,r18
0006f3 f481      	brne Down_Left
0006f4 9513      	inc r17
                 
0006f5 3013      	cpi r17,$03
0006f6 f7b1      	brne Up_Right
0006f7 3013      	cpi r17,$03
0006f8 f0c1      	breq Right_Diagonal_Check_Done
                 	
                 Right_Diagonal_Player1_2:
0006f9 9100 0060 	lds r16,P1X
0006fb 9110 0061 	lds r17,P1Y
0006fd d95f      	rcall CALCULATE_POS
0006fe c005      	rjmp Down_Left
                 
                 Right_Diagonal_Player_2_2:
                 
0006ff 9100 0062 	lds r16,P2X
000701 9110 0063 	lds r17,P2Y
000703 d959      	rcall CALCULATE_POS
                 
                 Down_Left:
000704 30b7      	cpi XH,7
000705 f081      	breq Right_Diagonal_No_Win
000706 95b3      	inc XH
000707 95aa      	dec XL
000708 910c      	ld r16,X
000709 1702      	cp r16,r18
00070a f459      	brne Right_Diagonal_No_Win
00070b 9513      	inc r17
                 
00070c 3013      	cpi r17,$03
00070d f7b1      	brne Down_Left
00070e 3013      	cpi r17,$03
00070f f009      	breq Right_Diagonal_Check_Done
000710 c005      	rjmp Right_Diagonal_No_Win
                 
                 Right_Diagonal_Check_Done:
000711 f016      	brts Right_Diagonal_Player_2_Wins
                 
                 Right_Diagonal_Player_1_Wins:
000712 e001      	ldi r16,$01
000713 c003      	rjmp Right_Diagonal_Done
                 
                 Right_Diagonal_Player_2_Wins:
000714 e002      	ldi r16,$02
000715 c001      	rjmp Right_Diagonal_Done
                 
                 Right_Diagonal_No_Win:
000716 2700      	clr r16
                 
                 Right_Diagonal_Done:
000717 9300 006a 	sts Win,r16
000719 912f      	pop r18
00071a 911f      	pop r17
00071b 910f      	pop r16	
00071c 9508      	ret
                 
                 
                 
                 Left_Diagonal_Check:
00071d 930f      	push r16
00071e 931f      	push r17
00071f 932f      	push r18
000720 d939      	rcall Load_X_Pointer
000721 f046      	brts Left_Diagonal_Player_2
                 Left_Diagonal_Player_1:
000722 9100 0060 	lds r16,P1X
000724 9110 0061 	lds r17,P1Y
000726 e021      	ldi r18,1
000727 d935      	rcall CALCULATE_POS
000728 2711      	clr r17
000729 cfc3      	rjmp Up_Right
                 Left_Diagonal_Player_2:
00072a 9100 0062 	lds r16,P2X
00072c 9110 0063 	lds r17,P2Y
00072e e022      	ldi r18,2
00072f d92d      	rcall CALCULATE_POS
000730 2711      	clr r17
000731 cfbb      	rjmp Up_Right
                 
                 Up_Left:
000732 30b0      	cpi XH,0
000733 f0a9      	breq Down_Right
000734 95ba      	dec XH
000735 95a3      	inc XL
000736 910c      	ld r16,X
000737 1702      	cp r16,r18
000738 f481      	brne Down_Right
000739 9513      	inc r17
                 
00073a 3013      	cpi r17,$03
00073b f7b1      	brne Up_Left
00073c 3013      	cpi r17,$03
00073d f0c1      	breq Left_Diagonal_Check_Done
                 	
                 Left_Diagonal_Player1_2:
00073e 9100 0060 	lds r16,P1X
000740 9110 0061 	lds r17,P1Y
000742 d91a      	rcall CALCULATE_POS
000743 c005      	rjmp Down_Right
                 
                 Left_Diagonal_Player_2_2:
000744 9100 0062 	lds r16,P2X
000746 9110 0063 	lds r17,P2Y
000748 d914      	rcall CALCULATE_POS
                 
                 Down_Right:
000749 30b7      	cpi XH,7
00074a f081      	breq Left_Diagonal_No_Win
00074b 95b3      	inc XH
00074c 95aa      	dec XL
00074d 910c      	ld r16,X
00074e 1702      	cp r16,r18
00074f f459      	brne Left_Diagonal_No_Win
000750 9513      	inc r17
                 
000751 3013      	cpi r17,$03
000752 f7b1      	brne Down_Right
000753 3013      	cpi r17,$03
000754 f009      	breq Left_Diagonal_Check_Done
000755 c005      	rjmp Left_Diagonal_No_Win
                 
                 Left_Diagonal_Check_Done:
000756 f016      	brts Left_Diagonal_Player_2_Wins
                 
                 Left_Diagonal_Player_1_Wins:
000757 e001      	ldi r16,$01
000758 c003      	rjmp Left_Diagonal_Done
                 
                 Left_Diagonal_Player_2_Wins:
000759 e002      	ldi r16,$02
00075a c001      	rjmp Left_Diagonal_Done
                 
                 Left_Diagonal_No_Win:
00075b 2700      	clr r16
                 
                 Left_Diagonal_Done:
00075c 9300 006a 	sts Win,r16
00075e 912f      	pop r18
00075f 911f      	pop r17
000760 910f      	pop r16	
000761 9508      	ret
                 
                 .equ VMEM_SIZE = 64
                 .equ DELAY_HIGH = 130 ;100 blir bra
                 .equ DELAY_LOW = 0
                 .equ BEEP_LENGTH_H = $0f
                 .equ BEEP_LENGTH_L = $00
                 
                 .dseg
                 .org SRAM_START
000060           P1X: .byte	1; Player 1 X position
000061           P1Y: .byte	1; Player 1 Y position
000062           P2X: .byte	1; Player 2 X position
000063           P2Y: .byte	1; Player 2 Y position
                 
000064           Start_Byte: .byte 1
000065           Command_Byte: .byte 1
000066           Argument1_byte: .byte 1
000067           Argument2_byte: .byte 1
                 
000068           Player1_Score: .byte 1
000069           Player2_Score: .byte 1
                 
00006a           Win: .byte 1 ; Player1 =  1, Player2 = 2
                 
00006b           VMEM: .byte VMEM_SIZE
                 
                 .cseg
                 .org $0000
000000 c004      	rjmp Setup
                 .org INT0addr
000002 c060      	rjmp Interrupt0
                 .org INT1addr
000004 c077      	rjmp Interrupt1
                 Setup:
                 
000005 e004      	ldi r16,HIGH(RAMEND)
000006 bf0e      	out SPH,r16
000007 e50f      	ldi r16,LOW(RAMEND)
000008 bf0d      	out SPL,r16
                 
                 	
                 
                 Hardware_Init:
                 
000009 d4f6      	rcall Joystick_Init
00000a e00a      	ldi r16,(1<<ISC11)|(0<<ISC10)|(1<<ISC01)|(0<<ISC00)
00000b bf05      	out MCUCR,r16
00000c ec00      	ldi r16,(1<<INT0)|(1<<INT1)
00000d bf0b      	out GICR,r16
                 
00000e ee00      	ldi r16,0b11100000
00000f bb01      	out DDRD,r16
000010 e10f      	ldi r16,0b00011111
000011 bb02      	out PORTD,r16
                 
000012 e001      	ldi r16,0b00000001
000013 bb07      	out DDRB,r16
                 
                 Usart_Init:
                 	; Se sida 143 i databladet
                 	
                 	; Set baud rate
000014 2711      	clr r17
000015 e00c      	ldi r16,$0c
000016 bd10      	out UBRRH,r17
000017 b909      	out UBRRL,r16
                 	
                 	; Enable receiver and transmitter
000018 e008      	ldi r16,(1<<TXEN)
000019 b90a      	out UCSRB,r16
                 
00001a e002      	ldi r16,(1<<U2X)
00001b b90b      	out UCSRA,r16
                 
                 	
                 	; Set frame format: 8data, 1stop bit
00001c e806      	ldi r16,(1<<URSEL)|(3<<UCSZ0)
00001d bd00      	out UCSRC,r16
                 	
00001e 9478      	sei
                 
                 SRAM_Init:
                 	; start byte config
00001f ef0f      	ldi r16,$ff
000020 9300 0064 	sts Start_Byte,r16
000022 2700      	clr r16
000023 9300 0068 	sts Player1_Score,r16
000025 9300 0069 	sts Player2_Score,r16
000027 9300 006a 	sts Win,r16
                 	; Clear board
000029 d5f6      	rcall Clear_Board
                 
                 Main:	
00002a d015      	rcall Player_Input;
00002b d029      	rcall Delay
00002c cffd      	rjmp Main
                 
                 SendByte:
                 	; Se sida 144 i databladet
                 	
                 	; Wait for empty transmit buffer
00002d 9b5d      	sbis UCSRA,UDRE
00002e cffe      	rjmp SendByte
                 	
                 	; Put data (r16) into buffer, sends the data
00002f b90c      	out UDR,r16
                 	
000030 9508      	ret
                 
                 Send_Data:
000031 930f      	push r16
000032 9100 0064 	lds r16,Start_Byte
000034 dff8      	rcall SendByte		; Start of message
                 
000035 9100 0065 	lds r16,Command_Byte
000037 dff5      	rcall SendByte		; message type: 0 if player selects, 1 if player 1 selects
                 
000038 9100 0066 	lds r16,Argument1_Byte
00003a dff2      	rcall SendByte		; X-value
                 
00003b 9100 0067 	lds r16,Argument2_Byte
00003d dfef      	rcall SendByte		; Y-value
00003e 910f      	pop r16
00003f 9508      	ret
                 
                 //Player 1 = t 0, Player 2 = t 1
                 Player_Input:
000040 94f8      	cli
000041 931f      	push r17
000042 f03e      	brts Player2
                 Player1:
000043 ec00      	ldi r16,0b11000000
000044 bb0b      	out PORTA,r16
000045 ef0f      	ldi r16,0b11111111
000046 bb02      	out PORTD,r16	
                 
000047 d4c2      	rcall Input_P1
000048 e010      	ldi r17,$00
000049 c006      	rjmp Input_done
                 Player2:
00004a e70f      	ldi r16,0b01111111
00004b bb02      	out PORTD,r16
00004c ee00      	ldi r16,0b11100000
00004d bb0b      	out PORTA,r16	
                 
00004e d4c4      	rcall Input_P2
00004f e011      	ldi r17,$01
                 Input_done:
000050 d044      	rcall Send_Player_Choice
000051 dfdf      	rcall Send_Data
000052 911f      	pop r17
000053 9478      	sei
000054 9508      	ret
                 
                 
                 DELAY:
000055 e892      	ldi r25,DELAY_HIGH
000056 e080      	ldi r24,DELAY_LOW
                 
                 DELAY2:
000057 9701      	sbiw r24,1
000058 f7f1      	brne DELAY2
000059 9508      	ret
                 
                 Load_X_Pointer:
00005a e0b0      	ldi XH,HIGH(VMEM)
00005b e6ab      	ldi XL,LOW(VMEM)
00005c 9508      	ret
                 
                 Calculate_Pos:
00005d 0fa0      	add XL,r16
00005e 0f11      	lsl r17
00005f 0f11      	lsl r17
000060 0f11      	lsl r17
000061 1fb1      	adc XH,r17
000062 9508      	ret
                 
                 //Player 1 joystick push button interrupt
                 Interrupt0:
000063 930f      	push r16
000064 931f      	push r17
                 
000065 f09e      	brts P1_DONE
000066 9100 0060 	lds r16,P1X
000068 9110 0061 	lds r17,P1Y
                 
00006a dfef      	rcall Load_X_Pointer
00006b dff1      	rcall Calculate_Pos
                 
00006c 911c      	ld r17,X
00006d 3011      	cpi r17,1
00006e f051      	breq P1_DONE
00006f 3012      	cpi r17,2
000070 f041      	breq P1_DONE
000071 d038      	rcall BEEP
000072 e001      	ldi r16,1
000073 930c      	st X,r16
000074 e012      	ldi r17,2
000075 d01f      	rcall Send_Player_Choice
000076 dfba      	rcall Send_Data
000077 d588      	rcall Check_for_end_of_game
000078 9468      	set
                 P1_DONE:
                 	
000079 911f      	pop r17
00007a 910f      	pop r16
00007b 9518      	reti
                 
                 //Player 2 joystick push button interrupt
                 Interrupt1:
00007c 930f      	push r16
00007d 931f      	push r17
00007e f49e      	brtc P2_DONE
00007f 9100 0062 	lds r16,P2X
000081 9110 0063 	lds r17,P2Y
                 	
000083 dfd6      	rcall Load_X_Pointer
000084 dfd8      	rcall CALCULATE_POS
                 
000085 911c      	ld r17,X
000086 3011      	cpi r17,1
000087 f051      	breq P2_DONE
000088 3012      	cpi r17,2
000089 f041      	breq P2_DONE
00008a d01f      	rcall BEEP
00008b e012      	ldi r17,2
00008c 930c      	st X,r16
00008d e013      	ldi r17,3
00008e d006      	rcall Send_Player_Choice
00008f dfa1      	rcall Send_Data
000090 d56f      	rcall Check_for_end_of_game
000091 94e8      	clt
                 P2_DONE:
                 	
000092 911f      	pop r17
000093 910f      	pop r16
000094 9518      	reti
                 
                 Send_Player_Choice:
000095 9310 0065 	sts Command_Byte,r17
000097 f04e      	brts Send_Player_2
                 
                 Send_Player_1:
000098 9110 0060 	lds r17,P1X
00009a 9310 0066 	sts Argument1_Byte,r17
00009c 9110 0061 	lds r17,P1Y
00009e 9310 0067 	sts Argument2_Byte,r17
0000a0 c008      	rjmp Send_Done
                 
                 Send_Player_2:
                 	
0000a1 9110 0062 	lds r17,P2X
0000a3 9310 0066 	sts Argument1_Byte,r17
0000a5 9110 0063 	lds r17,P2Y
0000a7 9310 0067 	sts Argument2_Byte,r17
                 
                 Send_Done:
                 
0000a9 9508      	ret
                 
                 
                 
                 
                 BEEP:
0000aa 930f      	push r16
0000ab 931f      	push r17
0000ac b71f      	in r17,SREG
                 
0000ad e001      	ldi r16,0b00000001
0000ae bb08      	out PORTB,r16
0000af 938f      	push r24
0000b0 939f      	push r25
0000b1 e080      	ldi r24,BEEP_LENGTH_L
0000b2 e09f      	ldi r25,BEEP_LENGTH_H
0000b3 dfa3      	rcall DELAY2
0000b4 919f      	pop r25
0000b5 918f      	pop r24
                 
                 BEEP_DONE:
0000b6 e000      	ldi r16,0b00000000
0000b7 bb08      	out PORTB,r16
0000b8 bf1f      	out SREG,r17
0000b9 911f      	pop r17
0000ba 910f      	pop r16


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega16A" register use summary:
r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16: 206 r17: 103 r18:  28 r19:   0 r20:   0 r21:   0 r22:   0 r23:   0 
r24:   5 r25:   4 r26:  10 r27:  14 r28:   0 r29:   0 r30:   1 r31:   1 
x  :  14 y  :   0 z  :   2 
Registers used: 11 out of 35 (31.4%)

"ATmega16A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   1 add   :   1 adiw  :   1 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  41 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  19 brpl  :   0 brsh  :   0 brtc  :   1 brts  :  13 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  17 cls   :   0 
clt   :   1 clv   :   0 clz   :   0 com   :   0 cp    :   8 cpc   :   0 
cpi   :  51 cpse  :   0 dec   :  10 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   4 inc   :  22 jmp   :   0 
ld    :  11 ldd   :   0 ldi   :  54 lds   :  67 lpm   :   0 lsl   :   3 
lsr   :   0 mov   :   0 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  23 pop   :  27 
push  :  27 rcall :  59 ret   :  22 reti  :   2 rjmp  :  47 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   1 sbis  :   1 
sbiw  :   1 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   1 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   4 std   :   0 sts   :  31 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 33 out of 113 (29.2%)

"ATmega16A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000ec4   1344      0   1344   16384   8.2%
[.dseg] 0x000060 0x0000ab      0     75     75    1024   7.3%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
