Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec  9 20:15:13 2020
| Host         : ECE-PHO115-10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Combine_control_sets_placed.rpt
| Design       : Combine
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           17 |
| No           | No                    | Yes                    |              89 |           27 |
| No           | Yes                   | No                     |              89 |           26 |
| Yes          | No                    | No                     |              13 |            4 |
| Yes          | No                    | Yes                    |              93 |           24 |
| Yes          | Yes                   | No                     |              29 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------------+-----------------------------------+------------------+----------------+
|          Clock Signal         |             Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------+--------------------------------------+-----------------------------------+------------------+----------------+
|  V2/clk_gen/divided_clk_reg_0 |                                      |                                   |                1 |              1 |
|  V2/clk_gen/divided_clk_reg_0 | V2/vga_h/E[0]                        |                                   |                1 |              1 |
|  T1/clock/clk_div_reg_n_0     |                                      | reset_IBUF                        |                1 |              1 |
|  CLK_IBUF_BUFG                |                                      | V2/K2/isReading10_out             |                1 |              1 |
|  CLK_IBUF_BUFG                | V2/K2/CLK400KHZ                      |                                   |                1 |              1 |
| ~vs_OBUF_BUFG                 |                                      | reset_IBUF                        |                2 |              2 |
|  DV/clk_1hz                   |                                      | reset_IBUF                        |                1 |              3 |
|  DV/clk_1hz                   | S1/led[2]_i_1_n_0                    | reset_IBUF                        |                1 |              3 |
|  CLK_IBUF_BUFG                | T1/led/sel[0]_i_1_n_0                | T1/led/data_dis[3]_i_1_n_0        |                2 |              4 |
|  CLK_IBUF_BUFG                | V2/K2/count                          | V2/K2/count[3]_i_1__1_n_0         |                1 |              4 |
|  V2/clk_gen/divided_clk_reg_0 |                                      | reset_IBUF                        |                2 |              6 |
|  vs_OBUF_BUFG                 | V2/K2/E[0]                           | reset_IBUF                        |                2 |              6 |
|  T1/clock/clk_div_reg_n_0     | T1/clock/sec[7]_i_1_n_0              | reset_IBUF                        |                2 |              8 |
|  CLK_IBUF_BUFG                |                                      | T1/bin_dec1/rst_n                 |                2 |              8 |
|  CLK_IBUF_BUFG                |                                      | V2/K2/DOWNCOUNTER[7]_i_1_n_0      |                2 |              8 |
|  CLK_IBUF_BUFG                |                                      | V2/K2/CODEWORD[7]_i_1_n_0         |                1 |              8 |
|  CLK_IBUF_BUFG                | T1/bin_dec1/ten                      | T1/bin_dec1/rst_n                 |                1 |              8 |
|  CLK_IBUF_BUFG                | T1/bin_dec3/one[3]_i_1_n_0           | T1/bin_dec1/rst_n                 |                2 |              8 |
| ~vs_OBUF_BUFG                 | V2/eatapple0                         | reset_IBUF                        |                2 |              8 |
|  V2/clk_gen/divided_clk_reg_0 | V2/vga_h/E[0]                        | V2/vga_v/V_Count_Value[9]_i_1_n_0 |                4 |              9 |
|  V2/clk_gen/divided_clk_reg_0 |                                      | V2/vga_h/H_Count_Value[9]_i_1_n_0 |                6 |             10 |
|  CLK_IBUF_BUFG                | V2/K2/isReading10_out                |                                   |                2 |             11 |
|  CLK_IBUF_BUFG                | V2/K2/CLK400KHZ                      | V2/K2/count_reading               |                3 |             12 |
|  CLK_IBUF_BUFG                | T1/bin_dec1/shift_reg[15]_i_1_n_0    | T1/bin_dec1/rst_n                 |                4 |             16 |
|  CLK_IBUF_BUFG                | T1/bin_dec3/shift_reg[15]_i_1__0_n_0 | T1/bin_dec1/rst_n                 |                4 |             16 |
|  vs_OBUF_BUFG                 | V2/K2/blockr_reg[9][0]               | reset_IBUF                        |                6 |             20 |
|  CLK_IBUF_BUFG                |                                      | reset_IBUF                        |                7 |             29 |
|  CLK_IBUF_BUFG                |                                      | V2/clk_gen/divided_clk            |                8 |             31 |
|  CLK_IBUF_BUFG                |                                      | DV/counter_value[31]_i_1_n_0      |                8 |             31 |
|  CLK_IBUF_BUFG                |                                      |                                   |               16 |             38 |
|  vs_OBUF_BUFG                 |                                      | reset_IBUF                        |               12 |             40 |
+-------------------------------+--------------------------------------+-----------------------------------+------------------+----------------+


