

================================================================
== Vivado HLS Report for 'BlackScholes'
================================================================
* Date:           Wed Dec 17 05:27:33 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.52|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+-----+-----+-----+-----+----------+
        |                       |             |  Latency  |  Interval | Pipeline |
        |        Instance       |    Module   | min | max | min | max |   Type   |
        +-----------------------+-------------+-----+-----+-----+-----+----------+
        |grp_rand_uint32_fu_25  |rand_uint32  |    2|    2|    1|    1| function |
        +-----------------------+-------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|      -|     122|    410|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      2|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|      0|     124|    412|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+-------+-----+-----+
    |        Instance       |    Module   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+-------------+---------+-------+-----+-----+
    |grp_rand_uint32_fu_25  |rand_uint32  |       12|      0|  122|  410|
    +-----------------------+-------------+---------+-------+-----+-----+
    |Total                  |             |       12|      0|  122|  410|
    +-----------------------+-------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   2|          4|    2|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |   2|          4|    2|          8|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_rst    |  in |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_start  |  in |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_done   | out |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_idle   | out |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_ready  | out |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_ce     |  in |    1| ap_ctrl_hs | BlackScholes | return value |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_4 [3/3] 0.00ns
._crit_edge:1  call fastcc void @rand_uint32()


 <State 2>: 7.52ns
ST_2: stg_5 [2/3] 7.52ns
._crit_edge:1  call fastcc void @rand_uint32()


 <State 3>: 0.00ns
ST_3: stg_6 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: stg_7 [1/3] 0.00ns
._crit_edge:1  call fastcc void @rand_uint32()

ST_3: stg_8 [1/1] 0.00ns
._crit_edge:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kk]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; mode=0x12f9f1e0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ mt_kk]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x127d3400; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ kk_p1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; mode=0x17b27660; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ mt_kkp1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x139da9d0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ kk_pm]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; mode=0xc8e1510; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ mt_kkpm]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x13c5fa10; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6 (specpipeline) [ 0000]
stg_7 (call        ) [ 0000]
stg_8 (ret         ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mt_kk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mt_kk"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kk_p1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kk_p1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mt_kkp1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mt_kkp1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kk_pm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kk_pm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mt_kkpm">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mt_kkpm"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rand_uint32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="25" class="1004" name="grp_rand_uint32_fu_25">
<pin_list>
<pin id="26" dir="0" index="0" bw="0" slack="0"/>
<pin id="27" dir="0" index="1" bw="16" slack="0"/>
<pin id="28" dir="0" index="2" bw="64" slack="0"/>
<pin id="29" dir="0" index="3" bw="16" slack="0"/>
<pin id="30" dir="0" index="4" bw="64" slack="0"/>
<pin id="31" dir="0" index="5" bw="16" slack="0"/>
<pin id="32" dir="0" index="6" bw="64" slack="0"/>
<pin id="33" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="12" pin="0"/><net_sink comp="25" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="25" pin=1"/></net>

<net id="36"><net_src comp="2" pin="0"/><net_sink comp="25" pin=2"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="25" pin=3"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="25" pin=4"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="25" pin=5"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="25" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kk | {}
	Port: mt_kk | {}
	Port: kk_p1 | {}
	Port: mt_kkp1 | {}
	Port: kk_pm | {}
	Port: mt_kkpm | {}
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   call   | grp_rand_uint32_fu_25 |  4.179  |    61   |   472   |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |  4.179  |    61   |   472   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |   61   |   472  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   61   |   472  |
+-----------+--------+--------+--------+
