{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1705916596092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705916596092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 22 16:43:14 2024 " "Processing started: Mon Jan 22 16:43:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1705916596092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1705916596092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FC -c FC " "Command: quartus_map --read_settings_files=on --write_settings_files=off FC -c FC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1705916596092 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1705916596501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrationfc.v 1 1 " "Found 1 design units, including 1 entities, in source file integrationfc.v" { { "Info" "ISGN_ENTITY_NAME" "1 IntegrationFC " "Found entity 1: IntegrationFC" {  } { { "IntegrationFC.v" "" { Text "D:/TKHDL/Fully_Connected/IntegrationFC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weightmemory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file weightmemory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 weightMemroy_TB " "Found entity 1: weightMemroy_TB" {  } { { "weightMemory_TB.v" "" { Text "D:/TKHDL/Fully_Connected/weightMemory_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weightmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file weightmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 weightMemory " "Found entity 1: weightMemory" {  } { { "weightMemory.v" "" { Text "D:/TKHDL/Fully_Connected/weightMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usingthetanh16_tb .v 1 1 " "Found 1 design units, including 1 entities, in source file usingthetanh16_tb .v" { { "Info" "ISGN_ENTITY_NAME" "1 UsingTheTanh16_TB " "Found entity 1: UsingTheTanh16_TB" {  } { { "UsingTheTanh16_TB .v" "" { Text "D:/TKHDL/Fully_Connected/UsingTheTanh16_TB .v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usingthetanh16.v 1 1 " "Found 1 design units, including 1 entities, in source file usingthetanh16.v" { { "Info" "ISGN_ENTITY_NAME" "1 UsingTheTanh16 " "Found entity 1: UsingTheTanh16" {  } { { "UsingTheTanh16.v" "" { Text "D:/TKHDL/Fully_Connected/UsingTheTanh16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usingthetanh_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file usingthetanh_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UsingTheTanh_TB " "Found entity 1: UsingTheTanh_TB" {  } { { "UsingTheTanh_TB.v" "" { Text "D:/TKHDL/Fully_Connected/UsingTheTanh_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usingthetanh.v 1 1 " "Found 1 design units, including 1 entities, in source file usingthetanh.v" { { "Info" "ISGN_ENTITY_NAME" "1 UsingTheTanh " "Found entity 1: UsingTheTanh" {  } { { "UsingTheTanh.v" "" { Text "D:/TKHDL/Fully_Connected/UsingTheTanh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softmax_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file softmax_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 softmax_tb " "Found entity 1: softmax_tb" {  } { { "softmax_tb.v" "" { Text "D:/TKHDL/Fully_Connected/softmax_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softmax_2.v 1 1 " "Found 1 design units, including 1 entities, in source file softmax_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 softmax2 " "Found entity 1: softmax2" {  } { { "softmax_2.v" "" { Text "D:/TKHDL/Fully_Connected/softmax_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softmax_1.v 1 1 " "Found 1 design units, including 1 entities, in source file softmax_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 softmax1 " "Found entity 1: softmax1" {  } { { "softmax_1.v" "" { Text "D:/TKHDL/Fully_Connected/softmax_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softmax.v 1 1 " "Found 1 design units, including 1 entities, in source file softmax.v" { { "Info" "ISGN_ENTITY_NAME" "1 softmax " "Found entity 1: softmax" {  } { { "softmax.v" "" { Text "D:/TKHDL/Fully_Connected/softmax.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfselector.v 1 1 " "Found 1 design units, including 1 entities, in source file rfselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFselector " "Found entity 1: RFselector" {  } { { "RFselector.v" "" { Text "D:/TKHDL/Fully_Connected/RFselector.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processingelement16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processingelement16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processingElement16_TB " "Found entity 1: processingElement16_TB" {  } { { "processingElement16_TB.v" "" { Text "D:/TKHDL/Fully_Connected/processingElement16_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processingelement16.v 1 1 " "Found 1 design units, including 1 entities, in source file processingelement16.v" { { "Info" "ISGN_ENTITY_NAME" "1 processingElement16 " "Found entity 1: processingElement16" {  } { { "processingElement16.v" "" { Text "D:/TKHDL/Fully_Connected/processingElement16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processingelement_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processingelement_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processingElement_TB " "Found entity 1: processingElement_TB" {  } { { "processingElement_TB.v" "" { Text "D:/TKHDL/Fully_Connected/processingElement_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processingelement.v 1 1 " "Found 1 design units, including 1 entities, in source file processingelement.v" { { "Info" "ISGN_ENTITY_NAME" "1 processingElement " "Found entity 1: processingElement" {  } { { "processingElement.v" "" { Text "D:/TKHDL/Fully_Connected/processingElement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file layer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 layer_TB " "Found entity 1: layer_TB" {  } { { "layer_TB.v" "" { Text "D:/TKHDL/Fully_Connected/layer_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer.v 1 1 " "Found 1 design units, including 1 entities, in source file layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 layer " "Found entity 1: layer" {  } { { "layer.v" "" { Text "D:/TKHDL/Fully_Connected/layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrationfc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file integrationfc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IntegrationFC_tb " "Found entity 1: IntegrationFC_tb" {  } { { "IntegrationFC_tb.v" "" { Text "D:/TKHDL/Fully_Connected/IntegrationFC_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrationconvpart.v 1 1 " "Found 1 design units, including 1 entities, in source file integrationconvpart.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrationFC " "Found entity 1: integrationFC" {  } { { "IntegrationConvPart.v" "" { Text "D:/TKHDL/Fully_Connected/IntegrationConvPart.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hyperbolictangent16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file hyperbolictangent16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 HyperBolicTangent16_TB " "Found entity 1: HyperBolicTangent16_TB" {  } { { "HyperbolicTangent16_TB.v" "" { Text "D:/TKHDL/Fully_Connected/HyperbolicTangent16_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hyperbolictangent16.v 1 1 " "Found 1 design units, including 1 entities, in source file hyperbolictangent16.v" { { "Info" "ISGN_ENTITY_NAME" "1 HyperBolicTangent16 " "Found entity 1: HyperBolicTangent16" {  } { { "HyperBolicTangent16.v" "" { Text "D:/TKHDL/Fully_Connected/HyperBolicTangent16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hyperbolictangent_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file hyperbolictangent_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 HyperBolicTangent_TB " "Found entity 1: HyperBolicTangent_TB" {  } { { "HyperbolicTangent_TB.v" "" { Text "D:/TKHDL/Fully_Connected/HyperbolicTangent_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hyperbolictangent.v 1 1 " "Found 1 design units, including 1 entities, in source file hyperbolictangent.v" { { "Info" "ISGN_ENTITY_NAME" "1 HyperBolicTangent " "Found entity 1: HyperBolicTangent" {  } { { "HyperBolicTangent.v" "" { Text "D:/TKHDL/Fully_Connected/HyperBolicTangent.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatreciprocal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file floatreciprocal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatReciprocal_tb " "Found entity 1: floatReciprocal_tb" {  } { { "floatReciprocal_tb.v" "" { Text "D:/TKHDL/Fully_Connected/floatReciprocal_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatreciprocal.v 1 1 " "Found 1 design units, including 1 entities, in source file floatreciprocal.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatReciprocal " "Found entity 1: floatReciprocal" {  } { { "floatReciprocal.v" "" { Text "D:/TKHDL/Fully_Connected/floatReciprocal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatmult16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file floatmult16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatMult16_TB " "Found entity 1: floatMult16_TB" {  } { { "floatMult16_TB.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult16_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatmult16.v 1 1 " "Found 1 design units, including 1 entities, in source file floatmult16.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatMult16 " "Found entity 1: floatMult16" {  } { { "floatMult16.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatmult_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file floatmult_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatMult_TB " "Found entity 1: floatMult_TB" {  } { { "floatMult_TB.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatmult.v 1 1 " "Found 1 design units, including 1 entities, in source file floatmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatMult " "Found entity 1: floatMult" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatadd16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file floatadd16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatAdd16_TB " "Found entity 1: floatAdd16_TB" {  } { { "floatAdd16_TB.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd16_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatadd16.v 1 1 " "Found 1 design units, including 1 entities, in source file floatadd16.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatAdd16 " "Found entity 1: floatAdd16" {  } { { "floatAdd16.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatadd_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file floatadd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatAdd_TB " "Found entity 1: floatAdd_TB" {  } { { "floatAdd_TB.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatadd.v 1 1 " "Found 1 design units, including 1 entities, in source file floatadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatAdd " "Found entity 1: floatAdd" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponent_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file exponent_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponent_tb " "Found entity 1: exponent_tb" {  } { { "exponent_tb.v" "" { Text "D:/TKHDL/Fully_Connected/exponent_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponent.v 1 1 " "Found 1 design units, including 1 entities, in source file exponent.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponent " "Found entity 1: exponent" {  } { { "exponent.v" "" { Text "D:/TKHDL/Fully_Connected/exponent.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convunit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file convunit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 convUnit_TB " "Found entity 1: convUnit_TB" {  } { { "convUnit_TB.v" "" { Text "D:/TKHDL/Fully_Connected/convUnit_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convunit.v 1 1 " "Found 1 design units, including 1 entities, in source file convunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 convUnit " "Found entity 1: convUnit" {  } { { "convUnit.v" "" { Text "D:/TKHDL/Fully_Connected/convUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convlayersingle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file convlayersingle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 convLayerSingle_TB " "Found entity 1: convLayerSingle_TB" {  } { { "convLayerSingle_TB.v" "" { Text "D:/TKHDL/Fully_Connected/convLayerSingle_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convlayersingle.v 1 1 " "Found 1 design units, including 1 entities, in source file convlayersingle.v" { { "Info" "ISGN_ENTITY_NAME" "1 convLayerSingle " "Found entity 1: convLayerSingle" {  } { { "convLayerSingle.v" "" { Text "D:/TKHDL/Fully_Connected/convLayerSingle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convlayermulti_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file convlayermulti_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 convLayerMulti_TB " "Found entity 1: convLayerMulti_TB" {  } { { "convLayerMulti_TB.v" "" { Text "D:/TKHDL/Fully_Connected/convLayerMulti_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convlayermulti.v 1 1 " "Found 1 design units, including 1 entities, in source file convlayermulti.v" { { "Info" "ISGN_ENTITY_NAME" "1 convLayerMulti " "Found entity 1: convLayerMulti" {  } { { "convLayerMulti.v" "" { Text "D:/TKHDL/Fully_Connected/convLayerMulti.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avgunit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file avgunit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AvgUnit_tb " "Found entity 1: AvgUnit_tb" {  } { { "AvgUnit_tb.v" "" { Text "D:/TKHDL/Fully_Connected/AvgUnit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avgunit.v 1 1 " "Found 1 design units, including 1 entities, in source file avgunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AvgUnit " "Found entity 1: AvgUnit" {  } { { "AvgUnit.v" "" { Text "D:/TKHDL/Fully_Connected/AvgUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avgpoolsingle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file avgpoolsingle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AvgPoolSingle_TB " "Found entity 1: AvgPoolSingle_TB" {  } { { "AvgPoolSingle_tb.v" "" { Text "D:/TKHDL/Fully_Connected/AvgPoolSingle_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avgpoolsingle.v 1 1 " "Found 1 design units, including 1 entities, in source file avgpoolsingle.v" { { "Info" "ISGN_ENTITY_NAME" "1 avgPoolSingle " "Found entity 1: avgPoolSingle" {  } { { "AvgPoolSingle.v" "" { Text "D:/TKHDL/Fully_Connected/AvgPoolSingle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avgpoolmulti_tb2.v 1 1 " "Found 1 design units, including 1 entities, in source file avgpoolmulti_tb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 AvgPoolMulti_tb2 " "Found entity 1: AvgPoolMulti_tb2" {  } { { "AvgPoolMulti_tb2.v" "" { Text "D:/TKHDL/Fully_Connected/AvgPoolMulti_tb2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avgpoolmulti_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file avgpoolmulti_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AvgPoolMulti_tb " "Found entity 1: AvgPoolMulti_tb" {  } { { "AvgPoolMulti_tb.v" "" { Text "D:/TKHDL/Fully_Connected/AvgPoolMulti_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avgpoolmulti.v 1 1 " "Found 1 design units, including 1 entities, in source file avgpoolmulti.v" { { "Info" "ISGN_ENTITY_NAME" "1 AvgPoolMulti " "Found entity 1: AvgPoolMulti" {  } { { "AvgPoolMulti.v" "" { Text "D:/TKHDL/Fully_Connected/AvgPoolMulti.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "annfull_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file annfull_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANNfull_TB " "Found entity 1: ANNfull_TB" {  } { { "ANNfull_TB.v" "" { Text "D:/TKHDL/Fully_Connected/ANNfull_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "annfull.v 1 1 " "Found 1 design units, including 1 entities, in source file annfull.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANNfull " "Found entity 1: ANNfull" {  } { { "ANNfull.v" "" { Text "D:/TKHDL/Fully_Connected/ANNfull.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "activationfunction_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file activationfunction_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 activationFunction_TB " "Found entity 1: activationFunction_TB" {  } { { "activationFunction_TB.v" "" { Text "D:/TKHDL/Fully_Connected/activationFunction_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "activationfunction.v 1 1 " "Found 1 design units, including 1 entities, in source file activationfunction.v" { { "Info" "ISGN_ENTITY_NAME" "1 activationFunction " "Found entity 1: activationFunction" {  } { { "activationFunction.v" "" { Text "D:/TKHDL/Fully_Connected/activationFunction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705916596612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705916596612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IntegrationFC " "Elaborating entity \"IntegrationFC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1705916596643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IntegrationFC.v(99) " "Verilog HDL assignment warning at IntegrationFC.v(99): truncated value with size 32 to match size of target (8)" {  } { { "IntegrationFC.v" "" { Text "D:/TKHDL/Fully_Connected/IntegrationFC.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705916596675 "|IntegrationFC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IntegrationFC.v(100) " "Verilog HDL assignment warning at IntegrationFC.v(100): truncated value with size 32 to match size of target (8)" {  } { { "IntegrationFC.v" "" { Text "D:/TKHDL/Fully_Connected/IntegrationFC.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705916596675 "|IntegrationFC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IntegrationFC.v(109) " "Verilog HDL assignment warning at IntegrationFC.v(109): truncated value with size 32 to match size of target (8)" {  } { { "IntegrationFC.v" "" { Text "D:/TKHDL/Fully_Connected/IntegrationFC.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705916596675 "|IntegrationFC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IntegrationFC.v(118) " "Verilog HDL assignment warning at IntegrationFC.v(118): truncated value with size 32 to match size of target (8)" {  } { { "IntegrationFC.v" "" { Text "D:/TKHDL/Fully_Connected/IntegrationFC.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705916596675 "|IntegrationFC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IntegrationFC.v(122) " "Verilog HDL assignment warning at IntegrationFC.v(122): truncated value with size 32 to match size of target (8)" {  } { { "IntegrationFC.v" "" { Text "D:/TKHDL/Fully_Connected/IntegrationFC.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705916596675 "|IntegrationFC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weightMemory weightMemory:W1 " "Elaborating entity \"weightMemory\" for hierarchy \"weightMemory:W1\"" {  } { { "IntegrationFC.v" "W1" { Text "D:/TKHDL/Fully_Connected/IntegrationFC.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705916597555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weightMemory weightMemory:W2 " "Elaborating entity \"weightMemory\" for hierarchy \"weightMemory:W2\"" {  } { { "IntegrationFC.v" "W2" { Text "D:/TKHDL/Fully_Connected/IntegrationFC.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705919615289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer layer:FC1 " "Elaborating entity \"layer\" for hierarchy \"layer:FC1\"" {  } { { "IntegrationFC.v" "FC1" { Text "D:/TKHDL/Fully_Connected/IntegrationFC.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705919618527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processingElement layer:FC1\|processingElement:gen_layer\[0\].PE " "Elaborating entity \"processingElement\" for hierarchy \"layer:FC1\|processingElement:gen_layer\[0\].PE\"" {  } { { "layer.v" "gen_layer\[0\].PE" { Text "D:/TKHDL/Fully_Connected/layer.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705919619665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatMult layer:FC1\|processingElement:gen_layer\[0\].PE\|floatMult:FM " "Elaborating entity \"floatMult\" for hierarchy \"layer:FC1\|processingElement:gen_layer\[0\].PE\|floatMult:FM\"" {  } { { "processingElement.v" "FM" { Text "D:/TKHDL/Fully_Connected/processingElement.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705919619681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(25) " "Verilog HDL assignment warning at floatMult.v(25): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(28) " "Verilog HDL assignment warning at floatMult.v(28): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(31) " "Verilog HDL assignment warning at floatMult.v(31): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(34) " "Verilog HDL assignment warning at floatMult.v(34): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(37) " "Verilog HDL assignment warning at floatMult.v(37): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(40) " "Verilog HDL assignment warning at floatMult.v(40): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(43) " "Verilog HDL assignment warning at floatMult.v(43): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(46) " "Verilog HDL assignment warning at floatMult.v(46): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(49) " "Verilog HDL assignment warning at floatMult.v(49): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(52) " "Verilog HDL assignment warning at floatMult.v(52): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(55) " "Verilog HDL assignment warning at floatMult.v(55): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(58) " "Verilog HDL assignment warning at floatMult.v(58): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(61) " "Verilog HDL assignment warning at floatMult.v(61): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(64) " "Verilog HDL assignment warning at floatMult.v(64): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(67) " "Verilog HDL assignment warning at floatMult.v(67): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(70) " "Verilog HDL assignment warning at floatMult.v(70): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(73) " "Verilog HDL assignment warning at floatMult.v(73): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(76) " "Verilog HDL assignment warning at floatMult.v(76): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(79) " "Verilog HDL assignment warning at floatMult.v(79): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(82) " "Verilog HDL assignment warning at floatMult.v(82): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(85) " "Verilog HDL assignment warning at floatMult.v(85): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(88) " "Verilog HDL assignment warning at floatMult.v(88): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatMult.v(91) " "Verilog HDL assignment warning at floatMult.v(91): truncated value with size 32 to match size of target (8)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619681 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign floatMult.v(12) " "Verilog HDL Always Construct warning at floatMult.v(12): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1705919619697 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent floatMult.v(12) " "Verilog HDL Always Construct warning at floatMult.v(12): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1705919619697 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fractionA floatMult.v(12) " "Verilog HDL Always Construct warning at floatMult.v(12): inferring latch(es) for variable \"fractionA\", which holds its previous value in one or more paths through the always construct" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1705919619697 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fractionB floatMult.v(12) " "Verilog HDL Always Construct warning at floatMult.v(12): inferring latch(es) for variable \"fractionB\", which holds its previous value in one or more paths through the always construct" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1705919619697 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fraction floatMult.v(12) " "Verilog HDL Always Construct warning at floatMult.v(12): inferring latch(es) for variable \"fraction\", which holds its previous value in one or more paths through the always construct" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1705919619697 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa floatMult.v(12) " "Verilog HDL Always Construct warning at floatMult.v(12): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "floatMult.v" "" { Text "D:/TKHDL/Fully_Connected/floatMult.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1705919619697 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatMult:FM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatAdd layer:FC1\|processingElement:gen_layer\[0\].PE\|floatAdd:FADD " "Elaborating entity \"floatAdd\" for hierarchy \"layer:FC1\|processingElement:gen_layer\[0\].PE\|floatAdd:FADD\"" {  } { { "processingElement.v" "FADD" { Text "D:/TKHDL/Fully_Connected/processingElement.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705919619728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(42) " "Verilog HDL assignment warning at floatAdd.v(42): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(59) " "Verilog HDL assignment warning at floatAdd.v(59): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(62) " "Verilog HDL assignment warning at floatAdd.v(62): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(65) " "Verilog HDL assignment warning at floatAdd.v(65): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(68) " "Verilog HDL assignment warning at floatAdd.v(68): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(71) " "Verilog HDL assignment warning at floatAdd.v(71): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(74) " "Verilog HDL assignment warning at floatAdd.v(74): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(77) " "Verilog HDL assignment warning at floatAdd.v(77): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(80) " "Verilog HDL assignment warning at floatAdd.v(80): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(83) " "Verilog HDL assignment warning at floatAdd.v(83): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(86) " "Verilog HDL assignment warning at floatAdd.v(86): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(89) " "Verilog HDL assignment warning at floatAdd.v(89): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(92) " "Verilog HDL assignment warning at floatAdd.v(92): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(95) " "Verilog HDL assignment warning at floatAdd.v(95): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(98) " "Verilog HDL assignment warning at floatAdd.v(98): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(101) " "Verilog HDL assignment warning at floatAdd.v(101): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(104) " "Verilog HDL assignment warning at floatAdd.v(104): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(107) " "Verilog HDL assignment warning at floatAdd.v(107): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(110) " "Verilog HDL assignment warning at floatAdd.v(110): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(113) " "Verilog HDL assignment warning at floatAdd.v(113): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(116) " "Verilog HDL assignment warning at floatAdd.v(116): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(119) " "Verilog HDL assignment warning at floatAdd.v(119): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(122) " "Verilog HDL assignment warning at floatAdd.v(122): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floatAdd.v(125) " "Verilog HDL assignment warning at floatAdd.v(125): truncated value with size 32 to match size of target (8)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705919619728 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftAmount floatAdd.v(14) " "Verilog HDL Always Construct warning at floatAdd.v(14): inferring latch(es) for variable \"shiftAmount\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1705919619747 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout floatAdd.v(14) " "Verilog HDL Always Construct warning at floatAdd.v(14): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1705919619747 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fraction floatAdd.v(14) " "Verilog HDL Always Construct warning at floatAdd.v(14): inferring latch(es) for variable \"fraction\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1705919619747 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign floatAdd.v(14) " "Verilog HDL Always Construct warning at floatAdd.v(14): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1705919619747 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa floatAdd.v(14) " "Verilog HDL Always Construct warning at floatAdd.v(14): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/Fully_Connected/floatAdd.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1705919619747 "|IntegrationFC|layer:FC1|processingElement:gen_layer[0].PE|floatAdd:FADD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer layer:FC2 " "Elaborating entity \"layer\" for hierarchy \"layer:FC2\"" {  } { { "IntegrationFC.v" "FC2" { Text "D:/TKHDL/Fully_Connected/IntegrationFC.v" 72 0 