Timing Violation Report Min Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.19)
Date: Thu Sep 19 19:22:11 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/ex_reg_pc[7]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/mem_reg_pc[7]:D
  Delay (ns):              0.181
  Slack (ns):              0.038
  Arrival (ns):            1.933
  Required (ns):           1.895

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[49]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[49]:D
  Delay (ns):              0.180
  Slack (ns):              0.042
  Arrival (ns):            3.776
  Required (ns):           3.734

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[57]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[57]:D
  Delay (ns):              0.180
  Slack (ns):              0.042
  Arrival (ns):            3.776
  Required (ns):           3.734

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/sizeDiff_pre[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/sizeDiff_reg[1]:D
  Delay (ns):              0.180
  Slack (ns):              0.044
  Arrival (ns):            1.914
  Required (ns):           1.870

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[40]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[104]:D
  Delay (ns):              0.183
  Slack (ns):              0.044
  Arrival (ns):            3.773
  Required (ns):           3.729

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[54]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[54]:D
  Delay (ns):              0.183
  Slack (ns):              0.045
  Arrival (ns):            3.779
  Required (ns):           3.734

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w2_i[26]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w2_r[26]:D
  Delay (ns):              0.182
  Slack (ns):              0.045
  Arrival (ns):            3.762
  Required (ns):           3.717

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[55]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[55]:D
  Delay (ns):              0.184
  Slack (ns):              0.046
  Arrival (ns):            3.780
  Required (ns):           3.734

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/en_bus_sync:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/r_en_bus_sync:D
  Delay (ns):              0.186
  Slack (ns):              0.047
  Arrival (ns):            3.793
  Required (ns):           3.746

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[36]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[100]:D
  Delay (ns):              0.187
  Slack (ns):              0.048
  Arrival (ns):            3.777
  Required (ns):           3.729

Path 11
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_8:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_7:D
  Delay (ns):              0.130
  Slack (ns):              0.062
  Arrival (ns):            3.723
  Required (ns):           3.661

Path 12
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/mask_wrap_addr_pre[7]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/mask_wrap_addr_reg[7]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            1.858
  Required (ns):           1.795

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[112]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[2]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.745
  Required (ns):           3.682

Path 14
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_5:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_4:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.728
  Required (ns):           3.665

Path 15
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[5]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.731
  Required (ns):           3.667

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_93/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_93/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.727
  Required (ns):           3.663

Path 17
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_4:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dtmInfoChain/regs_3:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            3.729
  Required (ns):           3.665

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[27]:D
  Delay (ns):              0.170
  Slack (ns):              0.065
  Arrival (ns):            3.773
  Required (ns):           3.708

Path 19
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            1.872
  Required (ns):           1.807

Path 20
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[26]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[26]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            1.870
  Required (ns):           1.804

Path 21
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state[22]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state[19]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.739
  Required (ns):           3.673

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/din_gray_r[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_92/s0:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.729
  Required (ns):           3.663

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[47]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[47]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.728
  Required (ns):           3.662

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w0_r[2]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.735
  Required (ns):           3.669

Path 25
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/q:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            1.866
  Required (ns):           1.800

Path 26
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[14]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.710
  Required (ns):           3.643

Path 27
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.735
  Required (ns):           3.668

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[29].data_shifter[29][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[28].data_shifter[28][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.759
  Required (ns):           3.692

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i[23]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w0_r[23]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.737
  Required (ns):           3.670

Path 30
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/converter/_T_272[20]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[20]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            1.882
  Required (ns):           1.815

Path 31
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/q:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            1.875
  Required (ns):           1.808

Path 32
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Write_Ctrl_inst/int_masterAWADDR[13]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[13]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            1.867
  Required (ns):           1.799

Path 33
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.720
  Required (ns):           3.652

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_0_[107]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[107]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.741
  Required (ns):           3.673

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[29].data_shifter[29][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[28].data_shifter[28][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.745
  Required (ns):           3.677

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.732
  Required (ns):           3.664

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[100]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[100]:D
  Delay (ns):              0.133
  Slack (ns):              0.068
  Arrival (ns):            3.748
  Required (ns):           3.680

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[112]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[112]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.732
  Required (ns):           3.664

Path 39
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[23]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/converter/MIV_RV32IMA_L1_AHB_QUEUE/ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[23]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.884
  Required (ns):           1.815

Path 40
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[27]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[27]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.867
  Required (ns):           1.798

Path 41
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[8]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps180_3_lt_low180:D
  Delay (ns):              0.211
  Slack (ns):              0.069
  Arrival (ns):            3.817
  Required (ns):           3.748

Path 42
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state[20]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state[21]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.744
  Required (ns):           3.675

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_142/MSC_i_144/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_142/MSC_i_144/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.741
  Required (ns):           3.672

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[112]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[112]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.751
  Required (ns):           3.682

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[27].data_shifter[27][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[26].data_shifter[26][0]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.760
  Required (ns):           3.691

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[35].data_shifter[35][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[34].data_shifter[34][0]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.761
  Required (ns):           3.692

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg1[67]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[67]:D
  Delay (ns):              0.209
  Slack (ns):              0.069
  Arrival (ns):            3.794
  Required (ns):           3.725

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/l_req_tag_int[42]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[97]:D
  Delay (ns):              0.203
  Slack (ns):              0.069
  Arrival (ns):            3.799
  Required (ns):           3.730

Path 49
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.890
  Required (ns):           1.821

Path 50
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.741
  Required (ns):           3.672

Path 51
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/dcache/s2_victim_tag[6]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/dcache/probe_bits_address[19]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            1.885
  Required (ns):           1.816

Path 52
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/ex_reg_pc[27]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/mem_reg_pc[27]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.884
  Required (ns):           1.815

Path 53
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AHBL_Ctrl_inst/MASTER_HRDATA[12]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/converter/MIV_RV32IMA_L1_AHB_QUEUE/ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[12]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            1.882
  Required (ns):           1.812

Path 54
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Read_Ctrl_inst/int_masterARADDR[31]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[31]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.866
  Required (ns):           1.796

Path 55
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[7]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[7]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.736
  Required (ns):           3.666

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_139/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_139/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.742
  Required (ns):           3.672

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_cas_n_r1:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.760
  Required (ns):           3.690

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[21].data_shifter[21][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[20].data_shifter[20][0]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.743
  Required (ns):           3.673

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[25].data_shifter[25][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[24].data_shifter[24][1]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.748
  Required (ns):           3.678

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[32].data_shifter[32][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[31].data_shifter[31][0]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.762
  Required (ns):           3.692

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][19]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][20]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.736
  Required (ns):           3.666

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][23]:D
  Delay (ns):              0.136
  Slack (ns):              0.070
  Arrival (ns):            3.736
  Required (ns):           3.666

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[40]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[40]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.737
  Required (ns):           3.667

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/l_d_req_sr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/l_d_req_sr[1]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.733
  Required (ns):           3.663

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][47]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[60]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.717
  Required (ns):           3.647

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][91]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[27]:D
  Delay (ns):              0.134
  Slack (ns):              0.070
  Arrival (ns):            3.739
  Required (ns):           3.669

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/din_gray_r[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_67/s0:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.739
  Required (ns):           3.669

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/din_gray_r[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_95/s0:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.733
  Required (ns):           3.663

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[60]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[60]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.735
  Required (ns):           3.665

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[119]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[119]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.734
  Required (ns):           3.664

Path 71
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/converter/_T_272[13]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[13]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.884
  Required (ns):           1.814

Path 72
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.878
  Required (ns):           1.808

Path 73
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.878
  Required (ns):           1.808

Path 74
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.736
  Required (ns):           3.666

Path 75
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_10:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_9:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.731
  Required (ns):           3.661

Path 76
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_11:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_10:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.731
  Required (ns):           3.661

Path 77
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_3_1:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_2_1:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            3.731
  Required (ns):           3.661

Path 78
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/plic/MIV_RV32IMA_L1_AHB_QUEUE/ram_data[0][28]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/plic/enables_0_28:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.879
  Required (ns):           1.809

Path 79
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/frontend/s1_pc[20]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/frontend/s2_pc_Z[20]:D
  Delay (ns):              0.138
  Slack (ns):              0.070
  Arrival (ns):            1.887
  Required (ns):           1.817

Path 80
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/genblk2.mstAHBtoAXI4Conv/AHB_SM_i/AXI4_Write_Ctrl_inst/int_masterAWADDR[19]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[19]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            1.884
  Required (ns):           1.813

Path 81
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[10]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[10]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.874
  Required (ns):           1.803

Path 82
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[29]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[29]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            1.869
  Required (ns):           1.798

Path 83
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[1]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.716
  Required (ns):           3.645

Path 84
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[9]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[10]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.735
  Required (ns):           3.664

Path 85
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[11]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.713
  Required (ns):           3.642

Path 86
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            3.739
  Required (ns):           3.668

Path 87
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[8]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            3.730
  Required (ns):           3.659

Path 88
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[1]:SLn
  Delay (ns):              0.191
  Slack (ns):              0.071
  Arrival (ns):            3.796
  Required (ns):           3.725

Path 89
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[5]:SLn
  Delay (ns):              0.192
  Slack (ns):              0.071
  Arrival (ns):            3.797
  Required (ns):           3.726

Path 90
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[4]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.730
  Required (ns):           3.659

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_184/lat_n0.nonresettable.data_shifter[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_184/lat_n0.nonresettable.data_shifter[1]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.729
  Required (ns):           3.658

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_1_[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[2]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.761
  Required (ns):           3.690

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[110]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[0]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.752
  Required (ns):           3.681

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[116]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[6]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.754
  Required (ns):           3.683

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[123]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[13]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.753
  Required (ns):           3.682

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[125]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[15]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.749
  Required (ns):           3.678

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[25].data_shifter[25][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[24].data_shifter[24][0]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.743
  Required (ns):           3.672

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[28].data_shifter[28][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[27].data_shifter[27][1]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.748
  Required (ns):           3.677

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[31].data_shifter[31][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[30].data_shifter[30][0]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.762
  Required (ns):           3.691

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[34].data_shifter[34][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[33].data_shifter[33][1]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.748
  Required (ns):           3.677

