v 20111231 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15300 1600 15 8 1 0 0 0 1
FILE:
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1900 15 8 1 0 0 0 1
TITLE
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1100 10000 15 8 1 0 0 4 1
E
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 2000 15 8 1 0 0 4 1
A
T 2000 1100 15 8 1 0 0 4 1
1
T 4000 1100 15 8 1 0 0 4 1
2
T 6000 1100 15 8 1 0 0 4 1
3
T 8000 1100 15 8 1 0 0 4 1
4
T 10000 1100 15 8 1 0 0 4 1
5
T 12000 1100 15 8 1 0 0 4 1
6
T 14000 1100 15 8 1 0 0 4 1
7
T 16000 1100 15 8 1 0 0 4 1
8
L 1200 13000 1000 13000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 17000 1000 17000 15 0 0 0 -1 -1
T 1100 12000 15 8 1 0 0 4 1
F
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 17500 15 8 1 0 0 4 1
I
L 23000 17000 22800 17000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 3000 22800 3000 15 0 0 0 -1 -1
T 22900 17500 15 8 1 0 0 4 1
I
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 2000 15 8 1 0 0 4 1
A
L 21000 1200 21000 1000 15 0 0 0 -1 -1
L 19000 1200 19000 1000 15 0 0 0 -1 -1
T 22000 1100 15 8 1 0 0 4 1
11
T 20000 1100 15 8 1 0 0 4 1
10
T 18000 1100 15 8 1 0 0 4 1
9
L 3000 18000 3000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
T 2000 17900 15 8 1 0 0 4 1
1
T 4000 17900 15 8 1 0 0 4 1
2
T 6000 17900 15 8 1 0 0 4 1
3
T 8000 17900 15 8 1 0 0 4 1
4
T 10000 17900 15 8 1 0 0 4 1
5
T 12000 17900 15 8 1 0 0 4 1
6
T 14000 17900 15 8 1 0 0 4 1
7
T 16000 17900 15 8 1 0 0 4 1
8
T 18000 17900 15 8 1 0 0 4 1
9
T 20000 17900 15 8 1 0 0 4 1
10
T 22000 17900 15 8 1 0 0 4 1
11
]
{
T 19800 1300 5 10 1 1 0 0 1
author=Eric Brombaugh
T 15900 1600 5 10 1 1 0 0 1
file=bcc_s6_pg1.sch
}
T 15900 1300 9 10 1 0 0 0 1
1
T 17400 1300 9 10 1 0 0 0 1
3
T 19800 1600 9 10 1 0 0 0 1
-
T 16000 2000 9 10 1 0 0 0 1
Blank Canvas Cape S6 V0.1: Beaglebone Interface
C 2400 6100 1 0 0 EMBEDDED5V-plus-1.sym
[
T 2700 6100 8 8 0 0 0 0 1
net=+5V:1
T 2475 6350 9 8 1 0 0 0 1
+5V
L 2450 6300 2750 6300 3 0 0 0 -1 -1
P 2600 6100 2600 6300 1 0 0
{
T 2650 6150 5 6 0 1 0 0 1
pinnumber=1
T 2650 6150 5 6 0 0 0 0 1
pinseq=1
T 2650 6150 5 6 0 1 0 0 1
pinlabel=1
T 2650 6150 5 6 0 1 0 0 1
pintype=pwr
}
]
C 2500 4700 1 0 0 EMBEDDEDgnd-1.sym
[
T 2800 4750 8 10 0 0 0 0 1
net=GND:1
L 2580 4710 2620 4710 3 0 0 0 -1 -1
L 2555 4750 2645 4750 3 0 0 0 -1 -1
L 2500 4800 2700 4800 3 0 0 0 -1 -1
P 2600 4800 2600 5000 1 0 1
{
T 2658 4861 5 4 0 1 0 0 1
pinnumber=1
T 2658 4861 5 4 0 0 0 0 1
pinseq=1
T 2658 4861 5 4 0 1 0 0 1
pinlabel=1
T 2658 4861 5 4 0 1 0 0 1
pintype=pwr
}
]
N 2600 5900 2600 6100 4
N 3400 3400 3400 3600 4
C 9500 2200 1 0 0 EMBEDDEDgnd-1.sym
[
T 9800 2250 8 10 0 0 0 0 1
net=GND:1
L 9580 2210 9620 2210 3 0 0 0 -1 -1
L 9555 2250 9645 2250 3 0 0 0 -1 -1
L 9500 2300 9700 2300 3 0 0 0 -1 -1
P 9600 2300 9600 2500 1 0 1
{
T 9658 2361 5 4 0 1 0 0 1
pinnumber=1
T 9658 2361 5 4 0 0 0 0 1
pinseq=1
T 9658 2361 5 4 0 1 0 0 1
pinlabel=1
T 9658 2361 5 4 0 1 0 0 1
pintype=pwr
}
]
N 9600 2700 9600 2500 4
C 11400 3500 1 0 1 EMBEDDEDinput-1.sym
[
T 11400 3800 5 10 0 0 0 6 1
device=INPUT
L 10900 3500 11400 3500 3 0 0 0 -1 -1
L 10800 3600 10900 3500 3 0 0 0 -1 -1
L 10900 3700 10800 3600 3 0 0 0 -1 -1
L 11400 3700 10900 3700 3 0 0 0 -1 -1
L 11400 3700 11400 3500 3 0 0 0 -1 -1
P 10800 3600 10600 3600 1 0 1
{
T 10950 3550 5 6 0 1 0 6 1
pinnumber=1
T 10950 3550 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 11400 3800 5 10 0 0 0 6 1
device=INPUT
T 10900 3900 5 10 1 1 180 6 1
value=VCCINT
T 11400 3500 5 10 0 0 90 2 1
net=VCCINT:1
}
N 9100 3600 10600 3600 4
T 9700 3700 9 10 1 0 0 0 1
+1.2V
T 4600 17000 9 10 1 0 0 0 2
BeagleBone Expansion
Connector P8
C 14700 15800 1 0 0 EMBEDDED5V-plus-1.sym
[
P 14900 15800 14900 16000 1 0 0
{
T 14950 15850 5 6 0 1 0 0 1
pinnumber=1
T 14950 15850 5 6 0 0 0 0 1
pinseq=1
T 14950 15850 5 6 0 1 0 0 1
pinlabel=1
T 14950 15850 5 6 0 1 0 0 1
pintype=pwr
}
L 14750 16000 15050 16000 3 0 0 0 -1 -1
T 14775 16050 9 8 1 0 0 0 1
+5V
T 15000 15800 8 8 0 0 0 0 1
net=+5V:1
]
N 18000 4100 20500 4100 4
{
T 19200 4100 5 10 1 1 0 0 1
netname=I2C2_SCL
}
N 18500 4100 18500 4800 4
N 18000 3900 20500 3900 4
{
T 19200 3900 5 10 1 1 0 0 1
netname=I2C2_SDA
}
N 19000 3900 19000 4800 4
N 13900 5700 19000 5700 4
C 15600 2700 1 0 0 EMBEDDEDgnd-1.sym
[
T 15900 2750 8 10 0 0 0 0 1
net=GND:1
P 15700 2800 15700 3000 1 0 1
{
T 15758 2861 5 4 0 1 0 0 1
pinnumber=1
T 15758 2861 5 4 0 0 0 0 1
pinseq=1
T 15758 2861 5 4 0 1 0 0 1
pinlabel=1
T 15758 2861 5 4 0 1 0 0 1
pintype=pwr
}
L 15600 2800 15800 2800 3 0 0 0 -1 -1
L 15655 2750 15745 2750 3 0 0 0 -1 -1
L 15680 2710 15720 2710 3 0 0 0 -1 -1
]
N 15700 3000 15700 4800 4
C 15900 4800 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 15200 5000 5 10 0 0 90 0 1
device=CAPACITOR
T 15400 5000 8 10 0 1 90 0 1
refdes=C?
T 14600 5000 5 10 0 0 90 0 1
description=capacitor
T 14800 5000 5 10 0 0 90 0 1
numslots=0
T 15000 5000 5 10 0 0 90 0 1
symversion=0.1
P 15700 4800 15700 5000 1 0 0
{
T 15700 5000 5 8 0 1 90 2 1
pintype=pas
T 15700 5000 9 8 0 1 90 0 1
pinlabel=1
T 15750 4950 5 8 0 1 90 8 1
pinseq=1
T 15650 4950 5 8 0 1 90 6 1
pinnumber=1
}
P 15700 5700 15700 5500 1 0 0
{
T 15700 5500 5 8 0 1 90 8 1
pintype=pas
T 15700 5500 9 8 0 1 90 6 1
pinlabel=2
T 15750 5550 5 8 0 1 90 2 1
pinseq=2
T 15650 5550 5 8 0 1 90 0 1
pinnumber=2
}
L 15500 5200 15900 5200 3 0 0 0 -1 -1
L 15500 5300 15900 5300 3 0 0 0 -1 -1
L 15700 5500 15700 5300 3 0 0 0 -1 -1
L 15700 5200 15700 5000 3 0 0 0 -1 -1
]
{
T 15200 5000 5 10 0 0 90 0 1
device=CAPACITOR
T 15500 5400 5 10 1 1 180 0 1
refdes=C104
T 15000 5000 5 10 1 1 0 0 1
value=0.1uf
T 15900 4800 5 10 0 0 0 0 1
footprint=my_0603
}
N 18000 4500 18000 5700 4
C 16000 3800 1 0 0 EMBEDDED24AA256.sym
[
P 17700 4500 18000 4500 1 0 1
{
T 17850 4550 5 10 1 1 0 0 1
pinnumber=8
T 17850 4550 5 10 0 0 0 0 1
pinseq=8
T 17650 4450 5 10 1 1 0 6 1
pinlabel=VDD
T 17850 4550 5 10 0 1 0 0 1
pintype=pas
}
B 16300 3800 1400 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 17700 4300 18000 4300 1 0 1
{
T 17850 4350 5 10 1 1 0 0 1
pinnumber=7
T 17850 4350 5 10 0 0 0 0 1
pinseq=7
T 17650 4250 5 10 1 1 0 6 1
pinlabel=WP
T 17850 4350 5 10 0 1 0 0 1
pintype=pas
}
P 17700 4100 18000 4100 1 0 1
{
T 17850 4150 5 10 1 1 0 0 1
pinnumber=6
T 17850 4150 5 10 0 0 0 0 1
pinseq=6
T 17650 4050 5 10 1 1 0 6 1
pinlabel=SCL
T 17850 4150 5 10 0 1 0 0 1
pintype=pas
}
P 16000 4500 16300 4500 1 0 0
{
T 15900 4500 5 10 0 0 0 0 1
pintype=pas
T 16355 4495 5 10 1 1 0 0 1
pinlabel=A0
T 16205 4545 5 10 1 1 0 6 1
pinnumber=1
T 15900 4500 5 10 0 0 0 0 1
pinseq=1
}
P 16000 4300 16300 4300 1 0 0
{
T 15900 4300 5 10 0 0 0 0 1
pintype=pas
T 16355 4295 5 10 1 1 0 0 1
pinlabel=A1
T 16205 4345 5 10 1 1 0 6 1
pinnumber=2
T 15900 4300 5 10 0 0 0 0 1
pinseq=2
}
P 16000 4100 16300 4100 1 0 0
{
T 15900 4100 5 10 0 0 0 0 1
pintype=pas
T 16355 4095 5 10 1 1 0 0 1
pinlabel=A2
T 16205 4145 5 10 1 1 0 6 1
pinnumber=3
T 15900 4100 5 10 0 0 0 0 1
pinseq=3
}
P 16000 3900 16300 3900 1 0 0
{
T 15900 3900 5 10 0 0 0 0 1
pintype=pas
T 16355 3895 5 10 1 1 0 0 1
pinlabel=VSS
T 16205 3945 5 10 1 1 0 6 1
pinnumber=4
T 15900 3900 5 10 0 0 0 0 1
pinseq=4
}
P 18000 3900 17700 3900 1 0 0
{
T 18100 3900 5 10 0 0 0 6 1
pintype=pas
T 17645 3895 5 10 1 1 0 6 1
pinlabel=SDA
T 17795 3945 5 10 1 1 0 0 1
pinnumber=5
T 18100 3900 5 10 0 0 0 6 1
pinseq=5
}
T 15995 3800 8 10 0 1 0 0 1
footprint=TSSOP-65P-640L1-8N
T 16295 4800 8 10 0 1 0 0 1
refdes=U?
T 16995 4800 8 10 0 1 0 0 1
device=24AA256
]
{
T 15995 3800 5 10 0 1 0 0 1
footprint=SO8
T 16295 4800 5 10 1 1 0 0 1
refdes=U104
T 16995 4800 5 10 1 1 0 0 1
device=24C256W
}
T 16300 3600 9 10 1 0 0 0 1
I2C Address 0x50
C 20500 4000 1 0 0 EMBEDDEDoutput-1.sym
[
T 20600 4300 5 10 0 0 0 0 1
device=OUTPUT
L 21200 4000 20700 4000 3 0 0 0 -1 -1
L 21300 4100 21200 4000 3 0 0 0 -1 -1
L 21200 4200 21300 4100 3 0 0 0 -1 -1
L 20700 4200 21200 4200 3 0 0 0 -1 -1
L 20700 4200 20700 4000 3 0 0 0 -1 -1
P 20500 4100 20700 4100 1 0 0
{
T 20750 4050 5 6 0 1 0 0 1
pinnumber=1
T 20750 4050 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20600 4300 5 10 0 0 0 0 1
device=OUTPUT
T 21400 4000 5 10 1 1 0 0 1
value=I2C2_SCL
T 20500 4000 5 10 0 1 180 0 1
net=I2C2_SCL:1
}
C 20500 3800 1 0 0 EMBEDDEDoutput-1.sym
[
T 20600 4100 5 10 0 0 0 0 1
device=OUTPUT
L 21200 3800 20700 3800 3 0 0 0 -1 -1
L 21300 3900 21200 3800 3 0 0 0 -1 -1
L 21200 4000 21300 3900 3 0 0 0 -1 -1
L 20700 4000 21200 4000 3 0 0 0 -1 -1
L 20700 4000 20700 3800 3 0 0 0 -1 -1
P 20500 3900 20700 3900 1 0 0
{
T 20750 3850 5 6 0 1 0 0 1
pinnumber=1
T 20750 3850 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20600 4100 5 10 0 0 0 0 1
device=OUTPUT
T 21400 3800 5 10 1 1 0 0 1
value=I2C2_SDA
T 20500 3800 5 10 0 1 180 0 1
net=I2C2_SDA:1
}
C 6200 16800 1 180 0 EMBEDDEDheader46-1.sym
[
T 5600 7500 8 10 0 1 180 0 1
refdes=J?
L 5900 8000 5100 8000 3 0 0 0 -1 -1
L 5900 8000 5100 8000 3 0 0 0 -1 -1
P 6200 7800 5900 7800 1 0 0
{
T 6000 7750 5 8 1 1 180 6 1
pinnumber=46
T 6000 7750 5 8 0 0 180 6 1
pinseq=46
T 6000 7750 5 8 0 1 180 6 1
pinlabel=46
T 6000 7750 5 8 0 1 180 6 1
pintype=pas
}
L 5900 7600 5100 7600 3 0 0 0 -1 -1
P 5100 7800 4800 7800 1 0 1
{
T 4950 7750 5 8 1 1 180 0 1
pinnumber=45
T 4950 7750 5 8 0 0 180 0 1
pinseq=45
T 4950 7750 5 8 0 1 180 0 1
pinlabel=45
T 4950 7750 5 8 0 1 180 0 1
pintype=pas
}
L 5900 10400 5100 10400 3 0 0 0 -1 -1
L 5900 8800 5100 8800 3 0 0 0 -1 -1
L 5900 8400 5100 8400 3 0 0 0 -1 -1
L 5900 9200 5100 9200 3 0 0 0 -1 -1
L 5900 10000 5100 10000 3 0 0 0 -1 -1
L 5900 9600 5100 9600 3 0 0 0 -1 -1
L 5900 10800 5100 10800 3 0 0 0 -1 -1
P 6200 8200 5900 8200 1 0 0
{
T 6000 8150 5 8 1 1 180 6 1
pinnumber=44
T 6000 8150 5 8 0 0 180 6 1
pinseq=44
T 6000 8150 5 8 0 1 180 6 1
pinlabel=44
T 6000 8150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 8200 4800 8200 1 0 1
{
T 4950 8150 5 8 1 1 180 0 1
pinnumber=43
T 4950 8150 5 8 0 0 180 0 1
pinseq=43
T 4950 8150 5 8 0 1 180 0 1
pinlabel=43
T 4950 8150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 8600 5900 8600 1 0 0
{
T 6000 8550 5 8 1 1 180 6 1
pinnumber=42
T 6000 8550 5 8 0 0 180 6 1
pinseq=42
T 6000 8550 5 8 0 1 180 6 1
pinlabel=42
T 6000 8550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 8600 4800 8600 1 0 1
{
T 4950 8550 5 8 1 1 180 0 1
pinnumber=41
T 4950 8550 5 8 0 0 180 0 1
pinseq=23
T 4950 8550 5 8 0 1 180 0 1
pinlabel=23
T 4950 8550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 9000 5900 9000 1 0 0
{
T 6000 8950 5 8 1 1 180 6 1
pinnumber=40
T 6000 8950 5 8 0 0 180 6 1
pinseq=40
T 6000 8950 5 8 0 1 180 6 1
pinlabel=40
T 6000 8950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 9000 4800 9000 1 0 1
{
T 4950 8950 5 8 1 1 180 0 1
pinnumber=39
T 4950 8950 5 8 0 0 180 0 1
pinseq=39
T 4950 8950 5 8 0 1 180 0 1
pinlabel=39
T 4950 8950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 9400 5900 9400 1 0 0
{
T 6000 9350 5 8 1 1 180 6 1
pinnumber=38
T 6000 9350 5 8 0 0 180 6 1
pinseq=38
T 6000 9350 5 8 0 1 180 6 1
pinlabel=38
T 6000 9350 5 8 0 1 180 6 1
pintype=pas
}
P 5100 9400 4800 9400 1 0 1
{
T 4950 9350 5 8 1 1 180 0 1
pinnumber=37
T 4950 9350 5 8 0 0 180 0 1
pinseq=37
T 4950 9350 5 8 0 1 180 0 1
pinlabel=37
T 4950 9350 5 8 0 1 180 0 1
pintype=pas
}
P 6200 9800 5900 9800 1 0 0
{
T 6000 9750 5 8 1 1 180 6 1
pinnumber=36
T 6000 9750 5 8 0 0 180 6 1
pinseq=36
T 6000 9750 5 8 0 1 180 6 1
pinlabel=36
T 6000 9750 5 8 0 1 180 6 1
pintype=pas
}
P 5100 9800 4800 9800 1 0 1
{
T 4950 9750 5 8 1 1 180 0 1
pinnumber=35
T 4950 9750 5 8 0 0 180 0 1
pinseq=35
T 4950 9750 5 8 0 1 180 0 1
pinlabel=35
T 4950 9750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 10200 5900 10200 1 0 0
{
T 6000 10150 5 8 1 1 180 6 1
pinnumber=34
T 6000 10150 5 8 0 0 180 6 1
pinseq=16
T 6000 10150 5 8 0 1 180 6 1
pinlabel=16
T 6000 10150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 10200 4800 10200 1 0 1
{
T 4950 10150 5 8 1 1 180 0 1
pinnumber=33
T 4950 10150 5 8 0 0 180 0 1
pinseq=33
T 4950 10150 5 8 0 1 180 0 1
pinlabel=33
T 4950 10150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 10600 5900 10600 1 0 0
{
T 6000 10550 5 8 1 1 180 6 1
pinnumber=32
T 6000 10550 5 8 0 0 180 6 1
pinseq=32
T 6000 10550 5 8 0 1 180 6 1
pinlabel=32
T 6000 10550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 10600 4800 10600 1 0 1
{
T 4950 10550 5 8 1 1 180 0 1
pinnumber=31
T 4950 10550 5 8 0 0 180 0 1
pinseq=31
T 4950 10550 5 8 0 1 180 0 1
pinlabel=31
T 4950 10550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 11000 5900 11000 1 0 0
{
T 6000 10950 5 8 1 1 180 6 1
pinnumber=30
T 6000 10950 5 8 0 0 180 6 1
pinseq=30
T 6000 10950 5 8 0 1 180 6 1
pinlabel=30
T 6000 10950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 11000 4800 11000 1 0 1
{
T 4950 10950 5 8 1 1 180 0 1
pinnumber=29
T 4950 10950 5 8 0 0 180 0 1
pinseq=29
T 4950 10950 5 8 0 1 180 0 1
pinlabel=29
T 4950 10950 5 8 0 1 180 0 1
pintype=pas
}
L 5900 11600 5100 11600 3 0 0 0 -1 -1
L 5900 11600 5100 11600 3 0 0 0 -1 -1
P 6200 11400 5900 11400 1 0 0
{
T 6000 11350 5 8 1 1 180 6 1
pinnumber=28
T 6000 11350 5 8 0 0 180 6 1
pinseq=28
T 6000 11350 5 8 0 1 180 6 1
pinlabel=28
T 6000 11350 5 8 0 1 180 6 1
pintype=pas
}
L 5900 11200 5100 11200 3 0 0 0 -1 -1
P 5100 11400 4800 11400 1 0 1
{
T 4950 11350 5 8 1 1 180 0 1
pinnumber=27
T 4950 11350 5 8 0 0 180 0 1
pinseq=27
T 4950 11350 5 8 0 1 180 0 1
pinlabel=27
T 4950 11350 5 8 0 1 180 0 1
pintype=pas
}
L 5900 14000 5100 14000 3 0 0 0 -1 -1
L 5900 12400 5100 12400 3 0 0 0 -1 -1
L 5900 12000 5100 12000 3 0 0 0 -1 -1
L 5900 12800 5100 12800 3 0 0 0 -1 -1
L 5900 13600 5100 13600 3 0 0 0 -1 -1
L 5900 13200 5100 13200 3 0 0 0 -1 -1
L 5900 16000 5100 16000 3 0 0 0 -1 -1
L 5900 14800 5100 14800 3 0 0 0 -1 -1
L 5900 15600 5100 15600 3 0 0 0 -1 -1
L 5900 15200 5100 15200 3 0 0 0 -1 -1
L 5900 16400 5100 16400 3 0 0 0 -1 -1
L 5500 7600 5500 16800 3 0 0 0 -1 -1
L 5900 14400 5100 14400 3 0 0 0 -1 -1
B 5100 7600 800 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 6200 11800 5900 11800 1 0 0
{
T 6000 11750 5 8 1 1 180 6 1
pinnumber=26
T 6000 11750 5 8 0 0 180 6 1
pinseq=26
T 6000 11750 5 8 0 1 180 6 1
pinlabel=26
T 6000 11750 5 8 0 1 180 6 1
pintype=pas
}
P 5100 11800 4800 11800 1 0 1
{
T 4950 11750 5 8 1 1 180 0 1
pinnumber=25
T 4950 11750 5 8 0 0 180 0 1
pinseq=25
T 4950 11750 5 8 0 1 180 0 1
pinlabel=25
T 4950 11750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 12200 5900 12200 1 0 0
{
T 6000 12150 5 8 1 1 180 6 1
pinnumber=24
T 6000 12150 5 8 0 0 180 6 1
pinseq=24
T 6000 12150 5 8 0 1 180 6 1
pinlabel=24
T 6000 12150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 12200 4800 12200 1 0 1
{
T 4950 12150 5 8 1 1 180 0 1
pinnumber=23
T 4950 12150 5 8 0 0 180 0 1
pinseq=23
T 4950 12150 5 8 0 1 180 0 1
pinlabel=23
T 4950 12150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 12600 5900 12600 1 0 0
{
T 6000 12550 5 8 1 1 180 6 1
pinnumber=22
T 6000 12550 5 8 0 0 180 6 1
pinseq=22
T 6000 12550 5 8 0 1 180 6 1
pinlabel=22
T 6000 12550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 12600 4800 12600 1 0 1
{
T 4950 12550 5 8 1 1 180 0 1
pinnumber=21
T 4950 12550 5 8 0 0 180 0 1
pinseq=21
T 4950 12550 5 8 0 1 180 0 1
pinlabel=21
T 4950 12550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 13000 5900 13000 1 0 0
{
T 6000 12950 5 8 1 1 180 6 1
pinnumber=20
T 6000 12950 5 8 0 0 180 6 1
pinseq=20
T 6000 12950 5 8 0 1 180 6 1
pinlabel=20
T 6000 12950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 13000 4800 13000 1 0 1
{
T 4950 12950 5 8 1 1 180 0 1
pinnumber=19
T 4950 12950 5 8 0 0 180 0 1
pinseq=19
T 4950 12950 5 8 0 1 180 0 1
pinlabel=19
T 4950 12950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 13400 5900 13400 1 0 0
{
T 6000 13350 5 8 1 1 180 6 1
pinnumber=18
T 6000 13350 5 8 0 0 180 6 1
pinseq=18
T 6000 13350 5 8 0 1 180 6 1
pinlabel=18
T 6000 13350 5 8 0 1 180 6 1
pintype=pas
}
P 5100 13400 4800 13400 1 0 1
{
T 4950 13350 5 8 1 1 180 0 1
pinnumber=17
T 4950 13350 5 8 0 0 180 0 1
pinseq=17
T 4950 13350 5 8 0 1 180 0 1
pinlabel=17
T 4950 13350 5 8 0 1 180 0 1
pintype=pas
}
P 6200 13800 5900 13800 1 0 0
{
T 6000 13750 5 8 1 1 180 6 1
pinnumber=16
T 6000 13750 5 8 0 0 180 6 1
pinseq=16
T 6000 13750 5 8 0 1 180 6 1
pinlabel=16
T 6000 13750 5 8 0 1 180 6 1
pintype=pas
}
P 5100 13800 4800 13800 1 0 1
{
T 4950 13750 5 8 1 1 180 0 1
pinnumber=15
T 4950 13750 5 8 0 0 180 0 1
pinseq=15
T 4950 13750 5 8 0 1 180 0 1
pinlabel=15
T 4950 13750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 14200 5900 14200 1 0 0
{
T 6000 14150 5 8 1 1 180 6 1
pinnumber=14
T 6000 14150 5 8 0 0 180 6 1
pinseq=14
T 6000 14150 5 8 0 1 180 6 1
pinlabel=14
T 6000 14150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 14200 4800 14200 1 0 1
{
T 4950 14150 5 8 1 1 180 0 1
pinnumber=13
T 4950 14150 5 8 0 0 180 0 1
pinseq=13
T 4950 14150 5 8 0 1 180 0 1
pinlabel=13
T 4950 14150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 14600 5900 14600 1 0 0
{
T 6000 14550 5 8 1 1 180 6 1
pinnumber=12
T 6000 14550 5 8 0 0 180 6 1
pinseq=12
T 6000 14550 5 8 0 1 180 6 1
pinlabel=12
T 6000 14550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 14600 4800 14600 1 0 1
{
T 4950 14550 5 8 1 1 180 0 1
pinnumber=11
T 4950 14550 5 8 0 0 180 0 1
pinseq=11
T 4950 14550 5 8 0 1 180 0 1
pinlabel=11
T 4950 14550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 15000 5900 15000 1 0 0
{
T 6000 14950 5 8 1 1 180 6 1
pinnumber=10
T 6000 14950 5 8 0 0 180 6 1
pinseq=10
T 6000 14950 5 8 0 1 180 6 1
pinlabel=10
T 6000 14950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 15000 4800 15000 1 0 1
{
T 4950 14950 5 8 1 1 180 0 1
pinnumber=9
T 4950 14950 5 8 0 0 180 0 1
pinseq=9
T 4950 14950 5 8 0 1 180 0 1
pinlabel=9
T 4950 14950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 15400 5900 15400 1 0 0
{
T 6000 15350 5 8 1 1 180 6 1
pinnumber=8
T 6000 15350 5 8 0 0 180 6 1
pinseq=8
T 6000 15350 5 8 0 1 180 6 1
pinlabel=8
T 6000 15350 5 8 0 1 180 6 1
pintype=pas
}
P 5100 15400 4800 15400 1 0 1
{
T 4950 15350 5 8 1 1 180 0 1
pinnumber=7
T 4950 15350 5 8 0 0 180 0 1
pinseq=7
T 4950 15350 5 8 0 1 180 0 1
pinlabel=7
T 4950 15350 5 8 0 1 180 0 1
pintype=pas
}
P 6200 15800 5900 15800 1 0 0
{
T 6000 15750 5 8 1 1 180 6 1
pinnumber=6
T 6000 15750 5 8 0 0 180 6 1
pinseq=6
T 6000 15750 5 8 0 1 180 6 1
pinlabel=6
T 6000 15750 5 8 0 1 180 6 1
pintype=pas
}
P 5100 15800 4800 15800 1 0 1
{
T 4950 15750 5 8 1 1 180 0 1
pinnumber=5
T 4950 15750 5 8 0 0 180 0 1
pinseq=5
T 4950 15750 5 8 0 1 180 0 1
pinlabel=5
T 4950 15750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 16200 5900 16200 1 0 0
{
T 6000 16150 5 8 1 1 180 6 1
pinnumber=4
T 6000 16150 5 8 0 0 180 6 1
pinseq=4
T 6000 16150 5 8 0 1 180 6 1
pinlabel=4
T 6000 16150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 16200 4800 16200 1 0 1
{
T 4950 16150 5 8 1 1 180 0 1
pinnumber=3
T 4950 16150 5 8 0 0 180 0 1
pinseq=3
T 4950 16150 5 8 0 1 180 0 1
pinlabel=3
T 4950 16150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 16600 5900 16600 1 0 0
{
T 6000 16550 5 8 1 1 180 6 1
pinnumber=2
T 6000 16550 5 8 0 0 180 6 1
pinseq=2
T 6000 16550 5 8 0 1 180 6 1
pinlabel=2
T 6000 16550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 16600 4800 16600 1 0 1
{
T 4950 16550 5 8 1 1 180 0 1
pinnumber=1
T 4950 16550 5 8 0 0 180 0 1
pinseq=1
T 4950 16550 5 8 0 1 180 0 1
pinlabel=1
T 4950 16550 5 8 0 1 180 0 1
pintype=pas
}
T 4600 11800 8 10 0 0 180 0 1
pins=34
T 4600 12000 8 10 0 0 180 0 1
class=IO
T 4600 12200 8 10 0 0 180 0 1
device=HEADER46
]
{
T 4600 12200 5 10 0 0 180 0 1
device=HEADER46
T 5600 7500 5 10 1 1 180 0 1
refdes=J102
T 6200 16800 5 10 0 0 0 0 1
footprint=HEADER46_2
}
C 16600 16800 1 180 0 EMBEDDEDheader46-1.sym
[
T 16000 7500 8 10 0 1 180 0 1
refdes=J?
L 16300 8000 15500 8000 3 0 0 0 -1 -1
L 16300 8000 15500 8000 3 0 0 0 -1 -1
P 16600 7800 16300 7800 1 0 0
{
T 16400 7750 5 8 1 1 180 6 1
pinnumber=46
T 16400 7750 5 8 0 0 180 6 1
pinseq=46
T 16400 7750 5 8 0 1 180 6 1
pinlabel=46
T 16400 7750 5 8 0 1 180 6 1
pintype=pas
}
L 16300 7600 15500 7600 3 0 0 0 -1 -1
P 15500 7800 15200 7800 1 0 1
{
T 15350 7750 5 8 1 1 180 0 1
pinnumber=45
T 15350 7750 5 8 0 0 180 0 1
pinseq=45
T 15350 7750 5 8 0 1 180 0 1
pinlabel=45
T 15350 7750 5 8 0 1 180 0 1
pintype=pas
}
L 16300 10400 15500 10400 3 0 0 0 -1 -1
L 16300 8800 15500 8800 3 0 0 0 -1 -1
L 16300 8400 15500 8400 3 0 0 0 -1 -1
L 16300 9200 15500 9200 3 0 0 0 -1 -1
L 16300 10000 15500 10000 3 0 0 0 -1 -1
L 16300 9600 15500 9600 3 0 0 0 -1 -1
L 16300 10800 15500 10800 3 0 0 0 -1 -1
P 16600 8200 16300 8200 1 0 0
{
T 16400 8150 5 8 1 1 180 6 1
pinnumber=44
T 16400 8150 5 8 0 0 180 6 1
pinseq=44
T 16400 8150 5 8 0 1 180 6 1
pinlabel=44
T 16400 8150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 8200 15200 8200 1 0 1
{
T 15350 8150 5 8 1 1 180 0 1
pinnumber=43
T 15350 8150 5 8 0 0 180 0 1
pinseq=43
T 15350 8150 5 8 0 1 180 0 1
pinlabel=43
T 15350 8150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 8600 16300 8600 1 0 0
{
T 16400 8550 5 8 1 1 180 6 1
pinnumber=42
T 16400 8550 5 8 0 0 180 6 1
pinseq=42
T 16400 8550 5 8 0 1 180 6 1
pinlabel=42
T 16400 8550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 8600 15200 8600 1 0 1
{
T 15350 8550 5 8 1 1 180 0 1
pinnumber=41
T 15350 8550 5 8 0 0 180 0 1
pinseq=23
T 15350 8550 5 8 0 1 180 0 1
pinlabel=23
T 15350 8550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 9000 16300 9000 1 0 0
{
T 16400 8950 5 8 1 1 180 6 1
pinnumber=40
T 16400 8950 5 8 0 0 180 6 1
pinseq=40
T 16400 8950 5 8 0 1 180 6 1
pinlabel=40
T 16400 8950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 9000 15200 9000 1 0 1
{
T 15350 8950 5 8 1 1 180 0 1
pinnumber=39
T 15350 8950 5 8 0 0 180 0 1
pinseq=39
T 15350 8950 5 8 0 1 180 0 1
pinlabel=39
T 15350 8950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 9400 16300 9400 1 0 0
{
T 16400 9350 5 8 1 1 180 6 1
pinnumber=38
T 16400 9350 5 8 0 0 180 6 1
pinseq=38
T 16400 9350 5 8 0 1 180 6 1
pinlabel=38
T 16400 9350 5 8 0 1 180 6 1
pintype=pas
}
P 15500 9400 15200 9400 1 0 1
{
T 15350 9350 5 8 1 1 180 0 1
pinnumber=37
T 15350 9350 5 8 0 0 180 0 1
pinseq=37
T 15350 9350 5 8 0 1 180 0 1
pinlabel=37
T 15350 9350 5 8 0 1 180 0 1
pintype=pas
}
P 16600 9800 16300 9800 1 0 0
{
T 16400 9750 5 8 1 1 180 6 1
pinnumber=36
T 16400 9750 5 8 0 0 180 6 1
pinseq=36
T 16400 9750 5 8 0 1 180 6 1
pinlabel=36
T 16400 9750 5 8 0 1 180 6 1
pintype=pas
}
P 15500 9800 15200 9800 1 0 1
{
T 15350 9750 5 8 1 1 180 0 1
pinnumber=35
T 15350 9750 5 8 0 0 180 0 1
pinseq=35
T 15350 9750 5 8 0 1 180 0 1
pinlabel=35
T 15350 9750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 10200 16300 10200 1 0 0
{
T 16400 10150 5 8 1 1 180 6 1
pinnumber=34
T 16400 10150 5 8 0 0 180 6 1
pinseq=16
T 16400 10150 5 8 0 1 180 6 1
pinlabel=16
T 16400 10150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 10200 15200 10200 1 0 1
{
T 15350 10150 5 8 1 1 180 0 1
pinnumber=33
T 15350 10150 5 8 0 0 180 0 1
pinseq=33
T 15350 10150 5 8 0 1 180 0 1
pinlabel=33
T 15350 10150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 10600 16300 10600 1 0 0
{
T 16400 10550 5 8 1 1 180 6 1
pinnumber=32
T 16400 10550 5 8 0 0 180 6 1
pinseq=32
T 16400 10550 5 8 0 1 180 6 1
pinlabel=32
T 16400 10550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 10600 15200 10600 1 0 1
{
T 15350 10550 5 8 1 1 180 0 1
pinnumber=31
T 15350 10550 5 8 0 0 180 0 1
pinseq=31
T 15350 10550 5 8 0 1 180 0 1
pinlabel=31
T 15350 10550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 11000 16300 11000 1 0 0
{
T 16400 10950 5 8 1 1 180 6 1
pinnumber=30
T 16400 10950 5 8 0 0 180 6 1
pinseq=30
T 16400 10950 5 8 0 1 180 6 1
pinlabel=30
T 16400 10950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 11000 15200 11000 1 0 1
{
T 15350 10950 5 8 1 1 180 0 1
pinnumber=29
T 15350 10950 5 8 0 0 180 0 1
pinseq=29
T 15350 10950 5 8 0 1 180 0 1
pinlabel=29
T 15350 10950 5 8 0 1 180 0 1
pintype=pas
}
L 16300 11600 15500 11600 3 0 0 0 -1 -1
L 16300 11600 15500 11600 3 0 0 0 -1 -1
P 16600 11400 16300 11400 1 0 0
{
T 16400 11350 5 8 1 1 180 6 1
pinnumber=28
T 16400 11350 5 8 0 0 180 6 1
pinseq=28
T 16400 11350 5 8 0 1 180 6 1
pinlabel=28
T 16400 11350 5 8 0 1 180 6 1
pintype=pas
}
L 16300 11200 15500 11200 3 0 0 0 -1 -1
P 15500 11400 15200 11400 1 0 1
{
T 15350 11350 5 8 1 1 180 0 1
pinnumber=27
T 15350 11350 5 8 0 0 180 0 1
pinseq=27
T 15350 11350 5 8 0 1 180 0 1
pinlabel=27
T 15350 11350 5 8 0 1 180 0 1
pintype=pas
}
L 16300 14000 15500 14000 3 0 0 0 -1 -1
L 16300 12400 15500 12400 3 0 0 0 -1 -1
L 16300 12000 15500 12000 3 0 0 0 -1 -1
L 16300 12800 15500 12800 3 0 0 0 -1 -1
L 16300 13600 15500 13600 3 0 0 0 -1 -1
L 16300 13200 15500 13200 3 0 0 0 -1 -1
L 16300 16000 15500 16000 3 0 0 0 -1 -1
L 16300 14800 15500 14800 3 0 0 0 -1 -1
L 16300 15600 15500 15600 3 0 0 0 -1 -1
L 16300 15200 15500 15200 3 0 0 0 -1 -1
L 16300 16400 15500 16400 3 0 0 0 -1 -1
L 15900 7600 15900 16800 3 0 0 0 -1 -1
L 16300 14400 15500 14400 3 0 0 0 -1 -1
B 15500 7600 800 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 16600 11800 16300 11800 1 0 0
{
T 16400 11750 5 8 1 1 180 6 1
pinnumber=26
T 16400 11750 5 8 0 0 180 6 1
pinseq=26
T 16400 11750 5 8 0 1 180 6 1
pinlabel=26
T 16400 11750 5 8 0 1 180 6 1
pintype=pas
}
P 15500 11800 15200 11800 1 0 1
{
T 15350 11750 5 8 1 1 180 0 1
pinnumber=25
T 15350 11750 5 8 0 0 180 0 1
pinseq=25
T 15350 11750 5 8 0 1 180 0 1
pinlabel=25
T 15350 11750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 12200 16300 12200 1 0 0
{
T 16400 12150 5 8 1 1 180 6 1
pinnumber=24
T 16400 12150 5 8 0 0 180 6 1
pinseq=24
T 16400 12150 5 8 0 1 180 6 1
pinlabel=24
T 16400 12150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 12200 15200 12200 1 0 1
{
T 15350 12150 5 8 1 1 180 0 1
pinnumber=23
T 15350 12150 5 8 0 0 180 0 1
pinseq=23
T 15350 12150 5 8 0 1 180 0 1
pinlabel=23
T 15350 12150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 12600 16300 12600 1 0 0
{
T 16400 12550 5 8 1 1 180 6 1
pinnumber=22
T 16400 12550 5 8 0 0 180 6 1
pinseq=22
T 16400 12550 5 8 0 1 180 6 1
pinlabel=22
T 16400 12550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 12600 15200 12600 1 0 1
{
T 15350 12550 5 8 1 1 180 0 1
pinnumber=21
T 15350 12550 5 8 0 0 180 0 1
pinseq=21
T 15350 12550 5 8 0 1 180 0 1
pinlabel=21
T 15350 12550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 13000 16300 13000 1 0 0
{
T 16400 12950 5 8 1 1 180 6 1
pinnumber=20
T 16400 12950 5 8 0 0 180 6 1
pinseq=20
T 16400 12950 5 8 0 1 180 6 1
pinlabel=20
T 16400 12950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 13000 15200 13000 1 0 1
{
T 15350 12950 5 8 1 1 180 0 1
pinnumber=19
T 15350 12950 5 8 0 0 180 0 1
pinseq=19
T 15350 12950 5 8 0 1 180 0 1
pinlabel=19
T 15350 12950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 13400 16300 13400 1 0 0
{
T 16400 13350 5 8 1 1 180 6 1
pinnumber=18
T 16400 13350 5 8 0 0 180 6 1
pinseq=18
T 16400 13350 5 8 0 1 180 6 1
pinlabel=18
T 16400 13350 5 8 0 1 180 6 1
pintype=pas
}
P 15500 13400 15200 13400 1 0 1
{
T 15350 13350 5 8 1 1 180 0 1
pinnumber=17
T 15350 13350 5 8 0 0 180 0 1
pinseq=17
T 15350 13350 5 8 0 1 180 0 1
pinlabel=17
T 15350 13350 5 8 0 1 180 0 1
pintype=pas
}
P 16600 13800 16300 13800 1 0 0
{
T 16400 13750 5 8 1 1 180 6 1
pinnumber=16
T 16400 13750 5 8 0 0 180 6 1
pinseq=16
T 16400 13750 5 8 0 1 180 6 1
pinlabel=16
T 16400 13750 5 8 0 1 180 6 1
pintype=pas
}
P 15500 13800 15200 13800 1 0 1
{
T 15350 13750 5 8 1 1 180 0 1
pinnumber=15
T 15350 13750 5 8 0 0 180 0 1
pinseq=15
T 15350 13750 5 8 0 1 180 0 1
pinlabel=15
T 15350 13750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 14200 16300 14200 1 0 0
{
T 16400 14150 5 8 1 1 180 6 1
pinnumber=14
T 16400 14150 5 8 0 0 180 6 1
pinseq=14
T 16400 14150 5 8 0 1 180 6 1
pinlabel=14
T 16400 14150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 14200 15200 14200 1 0 1
{
T 15350 14150 5 8 1 1 180 0 1
pinnumber=13
T 15350 14150 5 8 0 0 180 0 1
pinseq=13
T 15350 14150 5 8 0 1 180 0 1
pinlabel=13
T 15350 14150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 14600 16300 14600 1 0 0
{
T 16400 14550 5 8 1 1 180 6 1
pinnumber=12
T 16400 14550 5 8 0 0 180 6 1
pinseq=12
T 16400 14550 5 8 0 1 180 6 1
pinlabel=12
T 16400 14550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 14600 15200 14600 1 0 1
{
T 15350 14550 5 8 1 1 180 0 1
pinnumber=11
T 15350 14550 5 8 0 0 180 0 1
pinseq=11
T 15350 14550 5 8 0 1 180 0 1
pinlabel=11
T 15350 14550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 15000 16300 15000 1 0 0
{
T 16400 14950 5 8 1 1 180 6 1
pinnumber=10
T 16400 14950 5 8 0 0 180 6 1
pinseq=10
T 16400 14950 5 8 0 1 180 6 1
pinlabel=10
T 16400 14950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 15000 15200 15000 1 0 1
{
T 15350 14950 5 8 1 1 180 0 1
pinnumber=9
T 15350 14950 5 8 0 0 180 0 1
pinseq=9
T 15350 14950 5 8 0 1 180 0 1
pinlabel=9
T 15350 14950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 15400 16300 15400 1 0 0
{
T 16400 15350 5 8 1 1 180 6 1
pinnumber=8
T 16400 15350 5 8 0 0 180 6 1
pinseq=8
T 16400 15350 5 8 0 1 180 6 1
pinlabel=8
T 16400 15350 5 8 0 1 180 6 1
pintype=pas
}
P 15500 15400 15200 15400 1 0 1
{
T 15350 15350 5 8 1 1 180 0 1
pinnumber=7
T 15350 15350 5 8 0 0 180 0 1
pinseq=7
T 15350 15350 5 8 0 1 180 0 1
pinlabel=7
T 15350 15350 5 8 0 1 180 0 1
pintype=pas
}
P 16600 15800 16300 15800 1 0 0
{
T 16400 15750 5 8 1 1 180 6 1
pinnumber=6
T 16400 15750 5 8 0 0 180 6 1
pinseq=6
T 16400 15750 5 8 0 1 180 6 1
pinlabel=6
T 16400 15750 5 8 0 1 180 6 1
pintype=pas
}
P 15500 15800 15200 15800 1 0 1
{
T 15350 15750 5 8 1 1 180 0 1
pinnumber=5
T 15350 15750 5 8 0 0 180 0 1
pinseq=5
T 15350 15750 5 8 0 1 180 0 1
pinlabel=5
T 15350 15750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 16200 16300 16200 1 0 0
{
T 16400 16150 5 8 1 1 180 6 1
pinnumber=4
T 16400 16150 5 8 0 0 180 6 1
pinseq=4
T 16400 16150 5 8 0 1 180 6 1
pinlabel=4
T 16400 16150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 16200 15200 16200 1 0 1
{
T 15350 16150 5 8 1 1 180 0 1
pinnumber=3
T 15350 16150 5 8 0 0 180 0 1
pinseq=3
T 15350 16150 5 8 0 1 180 0 1
pinlabel=3
T 15350 16150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 16600 16300 16600 1 0 0
{
T 16400 16550 5 8 1 1 180 6 1
pinnumber=2
T 16400 16550 5 8 0 0 180 6 1
pinseq=2
T 16400 16550 5 8 0 1 180 6 1
pinlabel=2
T 16400 16550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 16600 15200 16600 1 0 1
{
T 15350 16550 5 8 1 1 180 0 1
pinnumber=1
T 15350 16550 5 8 0 0 180 0 1
pinseq=1
T 15350 16550 5 8 0 1 180 0 1
pinlabel=1
T 15350 16550 5 8 0 1 180 0 1
pintype=pas
}
T 15000 11800 8 10 0 0 180 0 1
pins=34
T 15000 12000 8 10 0 0 180 0 1
class=IO
T 15000 12200 8 10 0 0 180 0 1
device=HEADER46
]
{
T 15000 12200 5 10 0 0 180 0 1
device=HEADER46
T 16000 7500 5 10 1 1 180 0 1
refdes=J103
T 16600 16800 5 10 0 0 0 0 1
footprint=HEADER46_2
}
T 15000 17000 9 10 1 0 0 0 2
BeagleBone Expansion
Connector P9
C 4400 16300 1 0 0 EMBEDDEDgnd-1.sym
[
T 4700 16350 8 10 0 0 0 0 1
net=GND:1
P 4500 16400 4500 16600 1 0 1
{
T 4558 16461 5 4 0 1 0 0 1
pinnumber=1
T 4558 16461 5 4 0 0 0 0 1
pinseq=1
T 4558 16461 5 4 0 1 0 0 1
pinlabel=1
T 4558 16461 5 4 0 1 0 0 1
pintype=pwr
}
L 4400 16400 4600 16400 3 0 0 0 -1 -1
L 4455 16350 4545 16350 3 0 0 0 -1 -1
L 4480 16310 4520 16310 3 0 0 0 -1 -1
]
N 4500 16600 4800 16600 4
C 6400 16300 1 0 0 EMBEDDEDgnd-1.sym
[
T 6700 16350 8 10 0 0 0 0 1
net=GND:1
L 6480 16310 6520 16310 3 0 0 0 -1 -1
L 6455 16350 6545 16350 3 0 0 0 -1 -1
L 6400 16400 6600 16400 3 0 0 0 -1 -1
P 6500 16400 6500 16600 1 0 1
{
T 6558 16461 5 4 0 1 0 0 1
pintype=pwr
T 6558 16461 5 4 0 1 0 0 1
pinlabel=1
T 6558 16461 5 4 0 0 0 0 1
pinseq=1
T 6558 16461 5 4 0 1 0 0 1
pinnumber=1
}
]
N 6200 16600 6500 16600 4
C 4500 16100 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 16400 5 10 0 0 0 6 1
device=OUTPUT
P 4500 16200 4300 16200 1 0 0
{
T 4250 16150 5 6 0 1 0 6 1
pinnumber=1
T 4250 16150 5 6 0 0 0 6 1
pinseq=1
}
L 4300 16300 4300 16100 3 0 0 0 -1 -1
L 4300 16300 3800 16300 3 0 0 0 -1 -1
L 3800 16300 3700 16200 3 0 0 0 -1 -1
L 3700 16200 3800 16100 3 0 0 0 -1 -1
L 3800 16100 4300 16100 3 0 0 0 -1 -1
]
{
T 4400 16400 5 10 0 0 0 6 1
device=OUTPUT
T 3600 16100 5 10 1 1 0 6 1
value=BBB_P8_3
T 4500 16100 5 10 0 1 180 6 1
net=BBB_P8_3:1
}
C 4500 15700 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 16000 5 10 0 0 0 6 1
device=OUTPUT
L 3800 15700 4300 15700 3 0 0 0 -1 -1
L 3700 15800 3800 15700 3 0 0 0 -1 -1
L 3800 15900 3700 15800 3 0 0 0 -1 -1
L 4300 15900 3800 15900 3 0 0 0 -1 -1
L 4300 15900 4300 15700 3 0 0 0 -1 -1
P 4500 15800 4300 15800 1 0 0
{
T 4250 15750 5 6 0 0 0 6 1
pinseq=1
T 4250 15750 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 4400 16000 5 10 0 0 0 6 1
device=OUTPUT
T 3600 15700 5 10 1 1 0 6 1
value=BBB_P8_5
T 4500 15700 5 10 0 1 180 6 1
net=BBB_P8_5:1
}
C 4500 15300 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 15600 5 10 0 0 0 6 1
device=OUTPUT
P 4500 15400 4300 15400 1 0 0
{
T 4250 15350 5 6 0 1 0 6 1
pinnumber=1
T 4250 15350 5 6 0 0 0 6 1
pinseq=1
}
L 4300 15500 4300 15300 3 0 0 0 -1 -1
L 4300 15500 3800 15500 3 0 0 0 -1 -1
L 3800 15500 3700 15400 3 0 0 0 -1 -1
L 3700 15400 3800 15300 3 0 0 0 -1 -1
L 3800 15300 4300 15300 3 0 0 0 -1 -1
]
{
T 4400 15600 5 10 0 0 0 6 1
device=OUTPUT
T 3600 15300 5 10 1 1 0 6 1
value=BBB_P8_7
T 4500 15300 5 10 0 1 180 6 1
net=BBB_P8_7:1
}
C 6500 16100 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 16400 5 10 0 0 0 0 1
device=OUTPUT
L 7200 16100 6700 16100 3 0 0 0 -1 -1
L 7300 16200 7200 16100 3 0 0 0 -1 -1
L 7200 16300 7300 16200 3 0 0 0 -1 -1
L 6700 16300 7200 16300 3 0 0 0 -1 -1
L 6700 16300 6700 16100 3 0 0 0 -1 -1
P 6500 16200 6700 16200 1 0 0
{
T 6750 16150 5 6 0 0 0 0 1
pinseq=1
T 6750 16150 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 16400 5 10 0 0 0 0 1
device=OUTPUT
T 7400 16100 5 10 1 1 0 0 1
value=BBB_P8_4
T 6500 16100 5 10 0 1 180 0 1
net=BBB_P8_4:1
}
C 6500 15700 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 16000 5 10 0 0 0 0 1
device=OUTPUT
L 7200 15700 6700 15700 3 0 0 0 -1 -1
L 7300 15800 7200 15700 3 0 0 0 -1 -1
L 7200 15900 7300 15800 3 0 0 0 -1 -1
L 6700 15900 7200 15900 3 0 0 0 -1 -1
L 6700 15900 6700 15700 3 0 0 0 -1 -1
P 6500 15800 6700 15800 1 0 0
{
T 6750 15750 5 6 0 0 0 0 1
pinseq=1
T 6750 15750 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 16000 5 10 0 0 0 0 1
device=OUTPUT
T 7400 15700 5 10 1 1 0 0 1
value=BBB_P8_6
T 6500 15700 5 10 0 1 180 0 1
net=BBB_P8_6:1
}
C 6500 15300 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 15600 5 10 0 0 0 0 1
device=OUTPUT
P 6500 15400 6700 15400 1 0 0
{
T 6750 15350 5 6 0 1 0 0 1
pinnumber=1
T 6750 15350 5 6 0 0 0 0 1
pinseq=1
}
L 6700 15500 6700 15300 3 0 0 0 -1 -1
L 6700 15500 7200 15500 3 0 0 0 -1 -1
L 7200 15500 7300 15400 3 0 0 0 -1 -1
L 7300 15400 7200 15300 3 0 0 0 -1 -1
L 7200 15300 6700 15300 3 0 0 0 -1 -1
]
{
T 6600 15600 5 10 0 0 0 0 1
device=OUTPUT
T 7400 15300 5 10 1 1 0 0 1
value=BBB_P8_8
T 6500 15300 5 10 0 1 180 0 1
net=BBB_P8_8:1
}
N 4500 16200 4800 16200 4
N 4500 15800 4800 15800 4
N 4500 15400 4800 15400 4
N 4500 15000 4800 15000 4
N 4500 14600 4800 14600 4
N 4500 14200 4800 14200 4
N 4500 13800 4800 13800 4
N 4500 13400 4800 13400 4
N 4500 13000 4800 13000 4
N 4500 12600 4800 12600 4
N 4500 12200 4800 12200 4
N 4500 11800 4800 11800 4
N 6200 16200 6500 16200 4
N 6200 15800 6500 15800 4
N 6200 15400 6500 15400 4
N 6200 15000 6500 15000 4
N 6200 14600 6500 14600 4
N 6200 14200 6500 14200 4
N 6200 13800 6500 13800 4
N 6200 13400 6500 13400 4
N 6200 13000 6500 13000 4
N 6200 12600 6500 12600 4
N 6200 12200 6500 12200 4
N 6200 11800 6500 11800 4
N 14900 15800 15200 15800 4
N 16600 15800 16900 15800 4
C 16700 15800 1 0 0 EMBEDDED5V-plus-1.sym
[
L 16750 16000 17050 16000 3 0 0 0 -1 -1
P 16900 15800 16900 16000 1 0 0
{
T 16950 15850 5 6 0 1 0 0 1
pinnumber=1
T 16950 15850 5 6 0 0 0 0 1
pinseq=1
T 16950 15850 5 6 0 1 0 0 1
pinlabel=1
T 16950 15850 5 6 0 1 0 0 1
pintype=pwr
}
T 17000 15800 8 8 0 0 0 0 1
net=+5V:1
T 16775 16050 9 8 1 0 0 0 1
+5V
]
C 14800 16300 1 0 0 EMBEDDEDgnd-1.sym
[
P 14900 16400 14900 16600 1 0 1
{
T 14958 16461 5 4 0 1 0 0 1
pintype=pwr
T 14958 16461 5 4 0 1 0 0 1
pinlabel=1
T 14958 16461 5 4 0 0 0 0 1
pinseq=1
T 14958 16461 5 4 0 1 0 0 1
pinnumber=1
}
L 14800 16400 15000 16400 3 0 0 0 -1 -1
L 14855 16350 14945 16350 3 0 0 0 -1 -1
L 14880 16310 14920 16310 3 0 0 0 -1 -1
T 15100 16350 8 10 0 0 0 0 1
net=GND:1
]
C 16800 16300 1 0 0 EMBEDDEDgnd-1.sym
[
P 16900 16400 16900 16600 1 0 1
{
T 16958 16461 5 4 0 1 0 0 1
pintype=pwr
T 16958 16461 5 4 0 1 0 0 1
pinlabel=1
T 16958 16461 5 4 0 0 0 0 1
pinseq=1
T 16958 16461 5 4 0 1 0 0 1
pinnumber=1
}
L 16800 16400 17000 16400 3 0 0 0 -1 -1
L 16855 16350 16945 16350 3 0 0 0 -1 -1
L 16880 16310 16920 16310 3 0 0 0 -1 -1
T 17100 16350 8 10 0 0 0 0 1
net=GND:1
]
N 14900 16600 15200 16600 4
N 16600 16600 16900 16600 4
C 14800 7500 1 0 0 EMBEDDEDgnd-1.sym
[
L 14880 7510 14920 7510 3 0 0 0 -1 -1
L 14855 7550 14945 7550 3 0 0 0 -1 -1
L 14800 7600 15000 7600 3 0 0 0 -1 -1
P 14900 7600 14900 7800 1 0 1
{
T 14958 7661 5 4 0 1 0 0 1
pinnumber=1
T 14958 7661 5 4 0 0 0 0 1
pinseq=1
T 14958 7661 5 4 0 1 0 0 1
pinlabel=1
T 14958 7661 5 4 0 1 0 0 1
pintype=pwr
}
T 15100 7550 8 10 0 0 0 0 1
net=GND:1
]
C 16800 7500 1 0 0 EMBEDDEDgnd-1.sym
[
P 16900 7600 16900 7800 1 0 1
{
T 16958 7661 5 4 0 1 0 0 1
pintype=pwr
T 16958 7661 5 4 0 1 0 0 1
pinlabel=1
T 16958 7661 5 4 0 0 0 0 1
pinseq=1
T 16958 7661 5 4 0 1 0 0 1
pinnumber=1
}
L 16800 7600 17000 7600 3 0 0 0 -1 -1
L 16855 7550 16945 7550 3 0 0 0 -1 -1
L 16880 7510 16920 7510 3 0 0 0 -1 -1
T 17100 7550 8 10 0 0 0 0 1
net=GND:1
]
N 15200 8200 14900 8200 4
N 14900 8200 14900 7800 4
N 16600 8200 16900 8200 4
N 16900 7800 16900 10200 4
N 15200 7800 14900 7800 4
N 16900 7800 16600 7800 4
C 17800 5700 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 17875 5950 9 8 1 0 0 0 1
+3.3V
T 18100 5700 8 8 0 0 0 0 1
net=+3.3V:1
P 18000 5700 18000 5900 1 0 0
{
T 18050 5750 5 6 0 1 0 0 1
pinnumber=1
T 18050 5750 5 6 0 0 0 0 1
pinseq=1
T 18050 5750 5 6 0 1 0 0 1
pinlabel=1
T 18050 5750 5 6 0 1 0 0 1
pintype=pwr
}
L 17850 5900 18150 5900 3 0 0 0 -1 -1
]
N 16000 3900 15700 3900 4
C 18600 5700 1 90 1 EMBEDDEDresistor-1.sym
[
T 18600 5700 8 10 0 1 90 6 1
class=DISCRETE
T 18600 5700 8 10 0 1 90 6 1
pins=2
T 18300 5500 8 10 0 1 90 6 1
refdes=R?
T 18200 5400 5 10 0 0 90 6 1
device=RESISTOR
L 18400 5499 18500 5550 3 0 0 0 -1 -1
P 18500 5700 18500 5548 1 0 0
{
T 18450 5600 5 8 0 1 90 6 1
pinnumber=1
T 18450 5600 5 8 0 0 90 6 1
pinseq=1
T 18450 5600 5 8 0 1 90 6 1
pinlabel=1
T 18450 5600 5 8 0 1 90 6 1
pintype=pas
}
P 18500 4800 18500 4950 1 0 0
{
T 18450 4900 5 8 0 1 90 6 1
pinnumber=2
T 18450 4900 5 8 0 0 90 6 1
pinseq=2
T 18450 4900 5 8 0 1 90 6 1
pinlabel=2
T 18450 4900 5 8 0 1 90 6 1
pintype=pas
}
L 18600 5000 18500 4950 3 0 0 0 -1 -1
L 18400 5100 18600 5000 3 0 0 0 -1 -1
L 18600 5400 18400 5500 3 0 0 0 -1 -1
L 18400 5300 18600 5400 3 0 0 0 -1 -1
L 18600 5200 18400 5300 3 0 0 0 -1 -1
L 18400 5100 18600 5200 3 0 0 0 -1 -1
]
{
T 18200 5400 5 10 0 0 90 6 1
device=RESISTOR
T 18200 5200 5 10 1 1 270 6 1
refdes=R102
T 18200 4800 5 10 1 1 270 6 1
value=5.6k
T 18600 5700 5 10 0 0 180 2 1
footprint=my_0603
}
C 19100 5700 1 90 1 EMBEDDEDresistor-1.sym
[
T 18700 5400 5 10 0 0 90 6 1
device=RESISTOR
T 18800 5500 8 10 0 1 90 6 1
refdes=R?
T 19100 5700 8 10 0 1 90 6 1
pins=2
T 19100 5700 8 10 0 1 90 6 1
class=DISCRETE
L 18900 5100 19100 5200 3 0 0 0 -1 -1
L 19100 5200 18900 5300 3 0 0 0 -1 -1
L 18900 5300 19100 5400 3 0 0 0 -1 -1
L 19100 5400 18900 5500 3 0 0 0 -1 -1
L 18900 5100 19100 5000 3 0 0 0 -1 -1
L 19100 5000 19000 4950 3 0 0 0 -1 -1
P 19000 4800 19000 4950 1 0 0
{
T 18950 4900 5 8 0 1 90 6 1
pintype=pas
T 18950 4900 5 8 0 1 90 6 1
pinlabel=2
T 18950 4900 5 8 0 0 90 6 1
pinseq=2
T 18950 4900 5 8 0 1 90 6 1
pinnumber=2
}
P 19000 5700 19000 5548 1 0 0
{
T 18950 5600 5 8 0 1 90 6 1
pintype=pas
T 18950 5600 5 8 0 1 90 6 1
pinlabel=1
T 18950 5600 5 8 0 0 90 6 1
pinseq=1
T 18950 5600 5 8 0 1 90 6 1
pinnumber=1
}
L 18900 5499 19000 5550 3 0 0 0 -1 -1
]
{
T 18700 5400 5 10 0 0 90 6 1
device=RESISTOR
T 18700 5200 5 10 1 1 270 6 1
refdes=R101
T 18700 4800 5 10 1 1 270 6 1
value=5.6k
T 19100 5700 5 10 0 0 180 2 1
footprint=my_0603
}
C 15000 5700 1 90 1 EMBEDDEDresistor-1.sym
[
T 15000 5700 8 10 0 1 90 6 1
class=DISCRETE
T 15000 5700 8 10 0 1 90 6 1
pins=2
T 14700 5500 8 10 0 1 90 6 1
refdes=R?
T 14600 5400 5 10 0 0 90 6 1
device=RESISTOR
L 14800 5499 14900 5550 3 0 0 0 -1 -1
P 14900 5700 14900 5548 1 0 0
{
T 14850 5600 5 8 0 1 90 6 1
pinnumber=1
T 14850 5600 5 8 0 0 90 6 1
pinseq=1
T 14850 5600 5 8 0 1 90 6 1
pinlabel=1
T 14850 5600 5 8 0 1 90 6 1
pintype=pas
}
P 14900 4800 14900 4950 1 0 0
{
T 14850 4900 5 8 0 1 90 6 1
pinnumber=2
T 14850 4900 5 8 0 0 90 6 1
pinseq=2
T 14850 4900 5 8 0 1 90 6 1
pinlabel=2
T 14850 4900 5 8 0 1 90 6 1
pintype=pas
}
L 15000 5000 14900 4950 3 0 0 0 -1 -1
L 14800 5100 15000 5000 3 0 0 0 -1 -1
L 15000 5400 14800 5500 3 0 0 0 -1 -1
L 14800 5300 15000 5400 3 0 0 0 -1 -1
L 15000 5200 14800 5300 3 0 0 0 -1 -1
L 14800 5100 15000 5200 3 0 0 0 -1 -1
]
{
T 14600 5400 5 10 0 0 90 6 1
device=RESISTOR
T 14600 5200 5 10 1 1 270 6 1
refdes=R103
T 14600 4800 5 10 1 1 270 6 1
value=4.7k
T 15000 5700 5 10 0 0 180 2 1
footprint=my_0603
}
C 14500 5700 1 90 1 EMBEDDEDresistor-1.sym
[
T 14500 5700 8 10 0 1 90 6 1
class=DISCRETE
T 14500 5700 8 10 0 1 90 6 1
pins=2
T 14200 5500 8 10 0 1 90 6 1
refdes=R?
T 14100 5400 5 10 0 0 90 6 1
device=RESISTOR
L 14300 5499 14400 5550 3 0 0 0 -1 -1
P 14400 5700 14400 5548 1 0 0
{
T 14350 5600 5 8 0 1 90 6 1
pinnumber=1
T 14350 5600 5 8 0 0 90 6 1
pinseq=1
T 14350 5600 5 8 0 1 90 6 1
pinlabel=1
T 14350 5600 5 8 0 1 90 6 1
pintype=pas
}
P 14400 4800 14400 4950 1 0 0
{
T 14350 4900 5 8 0 1 90 6 1
pinnumber=2
T 14350 4900 5 8 0 0 90 6 1
pinseq=2
T 14350 4900 5 8 0 1 90 6 1
pinlabel=2
T 14350 4900 5 8 0 1 90 6 1
pintype=pas
}
L 14500 5000 14400 4950 3 0 0 0 -1 -1
L 14300 5100 14500 5000 3 0 0 0 -1 -1
L 14500 5400 14300 5500 3 0 0 0 -1 -1
L 14300 5300 14500 5400 3 0 0 0 -1 -1
L 14500 5200 14300 5300 3 0 0 0 -1 -1
L 14300 5100 14500 5200 3 0 0 0 -1 -1
]
{
T 14100 5400 5 10 0 0 90 6 1
device=RESISTOR
T 14100 5200 5 10 1 1 270 6 1
refdes=R104
T 14100 4800 5 10 1 1 270 6 1
value=4.7k
T 14500 5700 5 10 0 0 180 2 1
footprint=my_0603
}
C 14000 5700 1 90 1 EMBEDDEDresistor-1.sym
[
T 14000 5700 8 10 0 1 90 6 1
class=DISCRETE
T 14000 5700 8 10 0 1 90 6 1
pins=2
T 13700 5500 8 10 0 1 90 6 1
refdes=R?
T 13600 5400 5 10 0 0 90 6 1
device=RESISTOR
L 13800 5499 13900 5550 3 0 0 0 -1 -1
P 13900 5700 13900 5548 1 0 0
{
T 13850 5600 5 8 0 1 90 6 1
pinnumber=1
T 13850 5600 5 8 0 0 90 6 1
pinseq=1
T 13850 5600 5 8 0 1 90 6 1
pinlabel=1
T 13850 5600 5 8 0 1 90 6 1
pintype=pas
}
P 13900 4800 13900 4950 1 0 0
{
T 13850 4900 5 8 0 1 90 6 1
pinnumber=2
T 13850 4900 5 8 0 0 90 6 1
pinseq=2
T 13850 4900 5 8 0 1 90 6 1
pinlabel=2
T 13850 4900 5 8 0 1 90 6 1
pintype=pas
}
L 14000 5000 13900 4950 3 0 0 0 -1 -1
L 13800 5100 14000 5000 3 0 0 0 -1 -1
L 14000 5400 13800 5500 3 0 0 0 -1 -1
L 13800 5300 14000 5400 3 0 0 0 -1 -1
L 14000 5200 13800 5300 3 0 0 0 -1 -1
L 13800 5100 14000 5200 3 0 0 0 -1 -1
]
{
T 13600 5400 5 10 0 0 90 6 1
device=RESISTOR
T 13600 5200 5 10 1 1 270 6 1
refdes=R105
T 13600 4800 5 10 1 1 270 6 1
value=4.7k
T 14000 5700 5 10 0 0 180 2 1
footprint=my_0603
}
N 16000 4500 14900 4500 4
N 14900 4500 14900 4800 4
N 13600 4300 16000 4300 4
N 14400 4300 14400 4800 4
N 16000 4100 13900 4100 4
N 13900 4100 13900 4800 4
C 12200 3000 1 0 0 EMBEDDEDgnd-1.sym
[
T 12500 3050 8 10 0 0 0 0 1
net=GND:1
L 12280 3010 12320 3010 3 0 0 0 -1 -1
L 12255 3050 12345 3050 3 0 0 0 -1 -1
L 12200 3100 12400 3100 3 0 0 0 -1 -1
P 12300 3100 12300 3300 1 0 1
{
T 12358 3161 5 4 0 1 0 0 1
pinnumber=1
T 12358 3161 5 4 0 0 0 0 1
pinseq=1
T 12358 3161 5 4 0 1 0 0 1
pinlabel=1
T 12358 3161 5 4 0 1 0 0 1
pintype=pwr
}
]
N 12300 4600 12300 3300 4
N 13600 4600 14900 4600 4
N 16600 13000 17500 13000 4
{
T 16600 13000 5 10 1 1 0 0 1
netname=I2C2_SDA
}
N 14300 13000 15200 13000 4
{
T 14300 13000 5 10 1 1 0 0 1
netname=I2C2_SCL
}
N 14300 13400 15200 13400 4
N 16600 13400 17500 13400 4
N 14300 12600 15200 12600 4
N 16600 12600 17500 12600 4
C 17500 13300 1 0 0 EMBEDDEDoutput-1.sym
[
L 18200 13300 17700 13300 3 0 0 0 -1 -1
L 18300 13400 18200 13300 3 0 0 0 -1 -1
L 18200 13500 18300 13400 3 0 0 0 -1 -1
L 17700 13500 18200 13500 3 0 0 0 -1 -1
L 17700 13500 17700 13300 3 0 0 0 -1 -1
P 17500 13400 17700 13400 1 0 0
{
T 17750 13350 5 6 0 1 0 0 1
pinnumber=1
T 17750 13350 5 6 0 0 0 0 1
pinseq=1
}
T 17600 13600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 17600 13600 5 10 0 0 0 0 1
device=OUTPUT
T 18400 13300 5 10 1 1 0 0 1
value=SPI0_D1
T 17500 13300 5 10 0 1 180 0 1
net=SPI0_D1:1
}
C 14300 13300 1 0 1 EMBEDDEDoutput-1.sym
[
P 14300 13400 14100 13400 1 0 0
{
T 14050 13350 5 6 0 0 0 6 1
pinseq=1
T 14050 13350 5 6 0 1 0 6 1
pinnumber=1
}
L 14100 13500 14100 13300 3 0 0 0 -1 -1
L 14100 13500 13600 13500 3 0 0 0 -1 -1
L 13600 13500 13500 13400 3 0 0 0 -1 -1
L 13500 13400 13600 13300 3 0 0 0 -1 -1
L 13600 13300 14100 13300 3 0 0 0 -1 -1
T 14200 13600 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14200 13600 5 10 0 0 0 6 1
device=OUTPUT
T 13400 13300 5 10 1 1 0 6 1
value=SPI0_CS0
T 14300 13300 5 10 0 1 180 6 1
net=SPI0_CS0:1
}
N 14300 8600 15200 8600 4
C 14300 8500 1 0 1 EMBEDDEDoutput-1.sym
[
P 14300 8600 14100 8600 1 0 0
{
T 14050 8550 5 6 0 0 0 6 1
pinseq=1
T 14050 8550 5 6 0 1 0 6 1
pinnumber=1
}
L 14100 8700 14100 8500 3 0 0 0 -1 -1
L 14100 8700 13600 8700 3 0 0 0 -1 -1
L 13600 8700 13500 8600 3 0 0 0 -1 -1
L 13500 8600 13600 8500 3 0 0 0 -1 -1
L 13600 8500 14100 8500 3 0 0 0 -1 -1
T 14200 8800 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14200 8800 5 10 0 0 0 6 1
device=OUTPUT
T 13400 8500 5 10 1 1 0 6 1
value=BBB_P9_41
T 14300 8500 5 10 0 1 180 6 1
net=BBB_P9_41:1
}
C 12300 3900 1 0 0 EMBEDDEDswitch-dip2-1.sym
[
P 12300 4600 12600 4600 1 0 0
{
T 12400 4650 5 8 1 1 0 0 1
pinnumber=1
T 12400 4650 5 8 0 0 0 0 1
pinseq=1
T 12400 4650 5 8 0 1 0 0 1
pinlabel=1
T 12400 4650 5 8 0 1 0 0 1
pintype=pas
}
P 12300 4300 12600 4300 1 0 0
{
T 12400 4350 5 8 1 1 0 0 1
pinnumber=2
T 12400 4350 5 8 0 0 0 0 1
pinseq=2
T 12400 4350 5 8 0 1 0 0 1
pinlabel=2
T 12400 4350 5 8 0 1 0 0 1
pintype=pas
}
P 13300 4300 13600 4300 1 0 1
{
T 13400 4350 5 8 1 1 0 0 1
pinnumber=3
T 13400 4350 5 8 0 0 0 0 1
pinseq=3
T 13400 4350 5 8 0 1 0 0 1
pinlabel=3
T 13400 4350 5 8 0 1 0 0 1
pintype=pas
}
P 13300 4600 13600 4600 1 0 1
{
T 13400 4650 5 8 1 1 0 0 1
pinnumber=4
T 13400 4650 5 8 0 0 0 0 1
pinseq=4
T 13400 4650 5 8 0 1 0 0 1
pinlabel=4
T 13400 4650 5 8 0 1 0 0 1
pintype=pas
}
B 12750 4550 400 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 12750 4550 150 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 12750 4650 12900 4550 3 0 0 0 -1 -1
L 12900 4650 12750 4550 3 0 0 0 -1 -1
L 12750 4600 12900 4600 3 0 0 0 -1 -1
L 12825 4650 12825 4550 3 0 0 0 -1 -1
L 12850 4650 12800 4550 3 0 0 0 -1 -1
L 12800 4650 12850 4550 3 0 0 0 -1 -1
L 12900 4625 12750 4575 3 0 0 0 -1 -1
L 12750 4625 12900 4575 3 0 0 0 -1 -1
L 12775 4650 12875 4550 3 0 0 0 -1 -1
L 12875 4650 12775 4550 3 0 0 0 -1 -1
B 12750 4250 400 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 12750 4250 150 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 12750 4350 12900 4250 3 0 0 0 -1 -1
L 12900 4350 12750 4250 3 0 0 0 -1 -1
L 12750 4300 12900 4300 3 0 0 0 -1 -1
L 12825 4350 12825 4250 3 0 0 0 -1 -1
L 12850 4350 12800 4250 3 0 0 0 -1 -1
L 12800 4350 12850 4250 3 0 0 0 -1 -1
L 12900 4325 12750 4275 3 0 0 0 -1 -1
L 12750 4325 12900 4275 3 0 0 0 -1 -1
L 12775 4350 12875 4250 3 0 0 0 -1 -1
L 12875 4350 12775 4250 3 0 0 0 -1 -1
T 12500 3900 9 10 1 0 0 0 1
SW DIP-2
B 12600 4100 700 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 13700 4675 5 8 0 0 0 0 1
device=SWITCH_DIP2
T 12600 4850 8 10 0 1 0 0 1
refdes=U?
]
{
T 13700 4675 5 8 0 0 0 0 1
device=SWITCH_DIP2
T 12600 4850 5 10 1 1 0 0 1
refdes=SW101
T 12300 3900 5 10 0 0 0 0 1
footprint=cts_218_2
}
C 4500 7700 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 8000 5 10 0 0 0 6 1
device=OUTPUT
P 4500 7800 4300 7800 1 0 0
{
T 4250 7750 5 6 0 0 0 6 1
pinseq=1
T 4250 7750 5 6 0 1 0 6 1
pinnumber=1
}
L 4300 7900 4300 7700 3 0 0 0 -1 -1
L 4300 7900 3800 7900 3 0 0 0 -1 -1
L 3800 7900 3700 7800 3 0 0 0 -1 -1
L 3700 7800 3800 7700 3 0 0 0 -1 -1
L 3800 7700 4300 7700 3 0 0 0 -1 -1
]
{
T 4400 8000 5 10 0 0 0 6 1
device=OUTPUT
T 3600 7700 5 10 1 1 0 6 1
value=BBB_P8_45
T 4500 7700 5 10 0 1 180 6 1
net=BBB_P8_45:1
}
N 4500 9000 4800 9000 4
N 4500 8600 4800 8600 4
N 4500 8200 4800 8200 4
N 4500 7800 4800 7800 4
C 6500 7700 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 8000 5 10 0 0 0 0 1
device=OUTPUT
P 6500 7800 6700 7800 1 0 0
{
T 6750 7750 5 6 0 0 0 0 1
pinseq=1
T 6750 7750 5 6 0 1 0 0 1
pinnumber=1
}
L 6700 7900 6700 7700 3 0 0 0 -1 -1
L 6700 7900 7200 7900 3 0 0 0 -1 -1
L 7200 7900 7300 7800 3 0 0 0 -1 -1
L 7300 7800 7200 7700 3 0 0 0 -1 -1
L 7200 7700 6700 7700 3 0 0 0 -1 -1
]
{
T 6600 8000 5 10 0 0 0 0 1
device=OUTPUT
T 7400 7700 5 10 1 1 0 0 1
value=BBB_P8_46
T 6500 7700 5 10 0 1 180 0 1
net=BBB_P8_46:1
}
N 6200 9000 6500 9000 4
N 6200 8600 6500 8600 4
N 6200 8200 6500 8200 4
N 6200 7800 6500 7800 4
C 17500 14900 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 15200 5 10 0 0 0 0 1
device=OUTPUT
L 18200 14900 17700 14900 3 0 0 0 -1 -1
L 18300 15000 18200 14900 3 0 0 0 -1 -1
L 18200 15100 18300 15000 3 0 0 0 -1 -1
L 17700 15100 18200 15100 3 0 0 0 -1 -1
L 17700 15100 17700 14900 3 0 0 0 -1 -1
P 17500 15000 17700 15000 1 0 0
{
T 17750 14950 5 6 0 0 0 0 1
pinseq=1
T 17750 14950 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 17600 15200 5 10 0 0 0 0 1
device=OUTPUT
T 18400 14900 5 10 1 1 0 0 1
value=SYS_RESETn
T 17500 14900 5 10 0 1 180 0 1
net=SYS_RESETn:1
}
N 16600 15000 17500 15000 4
N 16600 11000 17500 11000 4
N 16600 11400 17500 11400 4
N 16600 11800 17500 11800 4
N 16600 12200 17500 12200 4
N 14300 10600 15200 10600 4
C 14300 10500 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 10800 5 10 0 0 0 6 1
device=OUTPUT
L 13600 10500 14100 10500 3 0 0 0 -1 -1
L 13500 10600 13600 10500 3 0 0 0 -1 -1
L 13600 10700 13500 10600 3 0 0 0 -1 -1
L 14100 10700 13600 10700 3 0 0 0 -1 -1
L 14100 10700 14100 10500 3 0 0 0 -1 -1
P 14300 10600 14100 10600 1 0 0
{
T 14050 10550 5 6 0 0 0 6 1
pinseq=1
T 14050 10550 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 14200 10800 5 10 0 0 0 6 1
device=OUTPUT
T 13400 10500 5 10 1 1 0 6 1
value=BBB_P9_31
T 14300 10500 5 10 0 1 180 6 1
net=BBB_P9_31:1
}
N 14300 11000 15200 11000 4
N 14300 11800 15200 11800 4
N 14300 11400 15200 11400 4
N 16600 10200 16900 10200 4
C 17500 8500 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 8800 5 10 0 0 0 0 1
device=OUTPUT
L 18200 8500 17700 8500 3 0 0 0 -1 -1
L 18300 8600 18200 8500 3 0 0 0 -1 -1
L 18200 8700 18300 8600 3 0 0 0 -1 -1
L 17700 8700 18200 8700 3 0 0 0 -1 -1
L 17700 8700 17700 8500 3 0 0 0 -1 -1
P 17500 8600 17700 8600 1 0 0
{
T 17750 8550 5 6 0 0 0 0 1
pinseq=1
T 17750 8550 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 17600 8800 5 10 0 0 0 0 1
device=OUTPUT
T 17500 8500 5 10 0 1 180 0 1
net=BBB_P9_42:1
T 18400 8500 5 10 1 1 0 0 1
value=BBB_P9_42
}
N 16600 8600 17500 8600 4
C 4500 14900 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 15200 5 10 0 0 0 6 1
device=OUTPUT
P 4500 15000 4300 15000 1 0 0
{
T 4250 14950 5 6 0 1 0 6 1
pinnumber=1
T 4250 14950 5 6 0 0 0 6 1
pinseq=1
}
L 4300 15100 4300 14900 3 0 0 0 -1 -1
L 4300 15100 3800 15100 3 0 0 0 -1 -1
L 3800 15100 3700 15000 3 0 0 0 -1 -1
L 3700 15000 3800 14900 3 0 0 0 -1 -1
L 3800 14900 4300 14900 3 0 0 0 -1 -1
]
{
T 4400 15200 5 10 0 0 0 6 1
device=OUTPUT
T 4500 14900 5 10 0 1 180 6 1
net=BBB_P8_9:1
T 3600 14900 5 10 1 1 0 6 1
value=BBB_P8_9
}
C 4500 14500 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 14800 5 10 0 0 0 6 1
device=OUTPUT
L 3800 14500 4300 14500 3 0 0 0 -1 -1
L 3700 14600 3800 14500 3 0 0 0 -1 -1
L 3800 14700 3700 14600 3 0 0 0 -1 -1
L 4300 14700 3800 14700 3 0 0 0 -1 -1
L 4300 14700 4300 14500 3 0 0 0 -1 -1
P 4500 14600 4300 14600 1 0 0
{
T 4250 14550 5 6 0 0 0 6 1
pinseq=1
T 4250 14550 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 4400 14800 5 10 0 0 0 6 1
device=OUTPUT
T 4500 14500 5 10 0 1 180 6 1
net=BBB_P8_11:1
T 3600 14500 5 10 1 1 0 6 1
value=BBB_P8_11
}
C 4500 14100 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 14400 5 10 0 0 0 6 1
device=OUTPUT
P 4500 14200 4300 14200 1 0 0
{
T 4250 14150 5 6 0 1 0 6 1
pinnumber=1
T 4250 14150 5 6 0 0 0 6 1
pinseq=1
}
L 4300 14300 4300 14100 3 0 0 0 -1 -1
L 4300 14300 3800 14300 3 0 0 0 -1 -1
L 3800 14300 3700 14200 3 0 0 0 -1 -1
L 3700 14200 3800 14100 3 0 0 0 -1 -1
L 3800 14100 4300 14100 3 0 0 0 -1 -1
]
{
T 4400 14400 5 10 0 0 0 6 1
device=OUTPUT
T 4500 14100 5 10 0 1 180 6 1
net=BBB_P8_13:1
T 3600 14100 5 10 1 1 0 6 1
value=BBB_P8_13
}
C 4500 13700 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 14000 5 10 0 0 0 6 1
device=OUTPUT
P 4500 13800 4300 13800 1 0 0
{
T 4250 13750 5 6 0 1 0 6 1
pinnumber=1
T 4250 13750 5 6 0 0 0 6 1
pinseq=1
}
L 4300 13900 4300 13700 3 0 0 0 -1 -1
L 4300 13900 3800 13900 3 0 0 0 -1 -1
L 3800 13900 3700 13800 3 0 0 0 -1 -1
L 3700 13800 3800 13700 3 0 0 0 -1 -1
L 3800 13700 4300 13700 3 0 0 0 -1 -1
]
{
T 4400 14000 5 10 0 0 0 6 1
device=OUTPUT
T 4500 13700 5 10 0 1 180 6 1
net=BBB_P8_15:1
T 3600 13700 5 10 1 1 0 6 1
value=BBB_P8_15
}
C 4500 13300 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 13600 5 10 0 0 0 6 1
device=OUTPUT
L 3800 13300 4300 13300 3 0 0 0 -1 -1
L 3700 13400 3800 13300 3 0 0 0 -1 -1
L 3800 13500 3700 13400 3 0 0 0 -1 -1
L 4300 13500 3800 13500 3 0 0 0 -1 -1
L 4300 13500 4300 13300 3 0 0 0 -1 -1
P 4500 13400 4300 13400 1 0 0
{
T 4250 13350 5 6 0 0 0 6 1
pinseq=1
T 4250 13350 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 4400 13600 5 10 0 0 0 6 1
device=OUTPUT
T 4500 13300 5 10 0 1 180 6 1
net=BBB_P8_17:1
T 3600 13300 5 10 1 1 0 6 1
value=BBB_P8_17
}
C 4500 12900 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 13200 5 10 0 0 0 6 1
device=OUTPUT
P 4500 13000 4300 13000 1 0 0
{
T 4250 12950 5 6 0 1 0 6 1
pinnumber=1
T 4250 12950 5 6 0 0 0 6 1
pinseq=1
}
L 4300 13100 4300 12900 3 0 0 0 -1 -1
L 4300 13100 3800 13100 3 0 0 0 -1 -1
L 3800 13100 3700 13000 3 0 0 0 -1 -1
L 3700 13000 3800 12900 3 0 0 0 -1 -1
L 3800 12900 4300 12900 3 0 0 0 -1 -1
]
{
T 4400 13200 5 10 0 0 0 6 1
device=OUTPUT
T 4500 12900 5 10 0 1 180 6 1
net=BBB_P8_19:1
T 3600 12900 5 10 1 1 0 6 1
value=BBB_P8_19
}
C 4500 12500 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 12800 5 10 0 0 0 6 1
device=OUTPUT
P 4500 12600 4300 12600 1 0 0
{
T 4250 12550 5 6 0 1 0 6 1
pinnumber=1
T 4250 12550 5 6 0 0 0 6 1
pinseq=1
}
L 4300 12700 4300 12500 3 0 0 0 -1 -1
L 4300 12700 3800 12700 3 0 0 0 -1 -1
L 3800 12700 3700 12600 3 0 0 0 -1 -1
L 3700 12600 3800 12500 3 0 0 0 -1 -1
L 3800 12500 4300 12500 3 0 0 0 -1 -1
]
{
T 4400 12800 5 10 0 0 0 6 1
device=OUTPUT
T 4500 12500 5 10 0 1 180 6 1
net=BBB_P8_21:1
T 3600 12500 5 10 1 1 0 6 1
value=BBB_P8_21
}
C 4500 12100 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 12400 5 10 0 0 0 6 1
device=OUTPUT
L 3800 12100 4300 12100 3 0 0 0 -1 -1
L 3700 12200 3800 12100 3 0 0 0 -1 -1
L 3800 12300 3700 12200 3 0 0 0 -1 -1
L 4300 12300 3800 12300 3 0 0 0 -1 -1
L 4300 12300 4300 12100 3 0 0 0 -1 -1
P 4500 12200 4300 12200 1 0 0
{
T 4250 12150 5 6 0 0 0 6 1
pinseq=1
T 4250 12150 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 4400 12400 5 10 0 0 0 6 1
device=OUTPUT
T 4500 12100 5 10 0 1 180 6 1
net=BBB_P8_23:1
T 3600 12100 5 10 1 1 0 6 1
value=BBB_P8_23
}
C 4500 11700 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 12000 5 10 0 0 0 6 1
device=OUTPUT
P 4500 11800 4300 11800 1 0 0
{
T 4250 11750 5 6 0 1 0 6 1
pinnumber=1
T 4250 11750 5 6 0 0 0 6 1
pinseq=1
}
L 4300 11900 4300 11700 3 0 0 0 -1 -1
L 4300 11900 3800 11900 3 0 0 0 -1 -1
L 3800 11900 3700 11800 3 0 0 0 -1 -1
L 3700 11800 3800 11700 3 0 0 0 -1 -1
L 3800 11700 4300 11700 3 0 0 0 -1 -1
]
{
T 4400 12000 5 10 0 0 0 6 1
device=OUTPUT
T 4500 11700 5 10 0 1 180 6 1
net=BBB_P8_25:1
T 3600 11700 5 10 1 1 0 6 1
value=BBB_P8_25
}
C 4500 8900 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 9200 5 10 0 0 0 6 1
device=OUTPUT
P 4500 9000 4300 9000 1 0 0
{
T 4250 8950 5 6 0 1 0 6 1
pinnumber=1
T 4250 8950 5 6 0 0 0 6 1
pinseq=1
}
L 4300 9100 4300 8900 3 0 0 0 -1 -1
L 4300 9100 3800 9100 3 0 0 0 -1 -1
L 3800 9100 3700 9000 3 0 0 0 -1 -1
L 3700 9000 3800 8900 3 0 0 0 -1 -1
L 3800 8900 4300 8900 3 0 0 0 -1 -1
]
{
T 4400 9200 5 10 0 0 0 6 1
device=OUTPUT
T 4500 8900 5 10 0 1 180 6 1
net=BBB_P8_39:1
T 3600 8900 5 10 1 1 0 6 1
value=BBB_P8_39
}
C 4500 8500 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 8800 5 10 0 0 0 6 1
device=OUTPUT
L 3800 8500 4300 8500 3 0 0 0 -1 -1
L 3700 8600 3800 8500 3 0 0 0 -1 -1
L 3800 8700 3700 8600 3 0 0 0 -1 -1
L 4300 8700 3800 8700 3 0 0 0 -1 -1
L 4300 8700 4300 8500 3 0 0 0 -1 -1
P 4500 8600 4300 8600 1 0 0
{
T 4250 8550 5 6 0 0 0 6 1
pinseq=1
T 4250 8550 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 4400 8800 5 10 0 0 0 6 1
device=OUTPUT
T 4500 8500 5 10 0 1 180 6 1
net=BBB_P8_41:1
T 3600 8500 5 10 1 1 0 6 1
value=BBB_P8_41
}
C 4500 8100 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 8400 5 10 0 0 0 6 1
device=OUTPUT
P 4500 8200 4300 8200 1 0 0
{
T 4250 8150 5 6 0 1 0 6 1
pinnumber=1
T 4250 8150 5 6 0 0 0 6 1
pinseq=1
}
L 4300 8300 4300 8100 3 0 0 0 -1 -1
L 4300 8300 3800 8300 3 0 0 0 -1 -1
L 3800 8300 3700 8200 3 0 0 0 -1 -1
L 3700 8200 3800 8100 3 0 0 0 -1 -1
L 3800 8100 4300 8100 3 0 0 0 -1 -1
]
{
T 4400 8400 5 10 0 0 0 6 1
device=OUTPUT
T 4500 8100 5 10 0 1 180 6 1
net=BBB_P8_43:1
T 3600 8100 5 10 1 1 0 6 1
value=BBB_P8_43
}
C 6500 14900 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 15200 5 10 0 0 0 0 1
device=OUTPUT
L 7200 14900 6700 14900 3 0 0 0 -1 -1
L 7300 15000 7200 14900 3 0 0 0 -1 -1
L 7200 15100 7300 15000 3 0 0 0 -1 -1
L 6700 15100 7200 15100 3 0 0 0 -1 -1
L 6700 15100 6700 14900 3 0 0 0 -1 -1
P 6500 15000 6700 15000 1 0 0
{
T 6750 14950 5 6 0 0 0 0 1
pinseq=1
T 6750 14950 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 15200 5 10 0 0 0 0 1
device=OUTPUT
T 6500 14900 5 10 0 1 180 0 1
net=BBB_P8_10:1
T 7400 14900 5 10 1 1 0 0 1
value=BBB_P8_10
}
C 6500 14500 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 14800 5 10 0 0 0 0 1
device=OUTPUT
L 7200 14500 6700 14500 3 0 0 0 -1 -1
L 7300 14600 7200 14500 3 0 0 0 -1 -1
L 7200 14700 7300 14600 3 0 0 0 -1 -1
L 6700 14700 7200 14700 3 0 0 0 -1 -1
L 6700 14700 6700 14500 3 0 0 0 -1 -1
P 6500 14600 6700 14600 1 0 0
{
T 6750 14550 5 6 0 0 0 0 1
pinseq=1
T 6750 14550 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 14800 5 10 0 0 0 0 1
device=OUTPUT
T 6500 14500 5 10 0 1 180 0 1
net=BBB_P8_12:1
T 7400 14500 5 10 1 1 0 0 1
value=BBB_P8_12
}
C 6500 14100 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 14400 5 10 0 0 0 0 1
device=OUTPUT
P 6500 14200 6700 14200 1 0 0
{
T 6750 14150 5 6 0 1 0 0 1
pinnumber=1
T 6750 14150 5 6 0 0 0 0 1
pinseq=1
}
L 6700 14300 6700 14100 3 0 0 0 -1 -1
L 6700 14300 7200 14300 3 0 0 0 -1 -1
L 7200 14300 7300 14200 3 0 0 0 -1 -1
L 7300 14200 7200 14100 3 0 0 0 -1 -1
L 7200 14100 6700 14100 3 0 0 0 -1 -1
]
{
T 6600 14400 5 10 0 0 0 0 1
device=OUTPUT
T 6500 14100 5 10 0 1 180 0 1
net=BBB_P8_14:1
T 7400 14100 5 10 1 1 0 0 1
value=BBB_P8_14
}
C 6500 13700 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 14000 5 10 0 0 0 0 1
device=OUTPUT
L 7200 13700 6700 13700 3 0 0 0 -1 -1
L 7300 13800 7200 13700 3 0 0 0 -1 -1
L 7200 13900 7300 13800 3 0 0 0 -1 -1
L 6700 13900 7200 13900 3 0 0 0 -1 -1
L 6700 13900 6700 13700 3 0 0 0 -1 -1
P 6500 13800 6700 13800 1 0 0
{
T 6750 13750 5 6 0 0 0 0 1
pinseq=1
T 6750 13750 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 14000 5 10 0 0 0 0 1
device=OUTPUT
T 6500 13700 5 10 0 1 180 0 1
net=BBB_P8_16:1
T 7400 13700 5 10 1 1 0 0 1
value=BBB_P8_16
}
C 6500 13300 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 13600 5 10 0 0 0 0 1
device=OUTPUT
L 7200 13300 6700 13300 3 0 0 0 -1 -1
L 7300 13400 7200 13300 3 0 0 0 -1 -1
L 7200 13500 7300 13400 3 0 0 0 -1 -1
L 6700 13500 7200 13500 3 0 0 0 -1 -1
L 6700 13500 6700 13300 3 0 0 0 -1 -1
P 6500 13400 6700 13400 1 0 0
{
T 6750 13350 5 6 0 0 0 0 1
pinseq=1
T 6750 13350 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 13600 5 10 0 0 0 0 1
device=OUTPUT
T 6500 13300 5 10 0 1 180 0 1
net=BBB_P8_18:1
T 7400 13300 5 10 1 1 0 0 1
value=BBB_P8_18
}
C 6500 12900 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 13200 5 10 0 0 0 0 1
device=OUTPUT
P 6500 13000 6700 13000 1 0 0
{
T 6750 12950 5 6 0 1 0 0 1
pinnumber=1
T 6750 12950 5 6 0 0 0 0 1
pinseq=1
}
L 6700 13100 6700 12900 3 0 0 0 -1 -1
L 6700 13100 7200 13100 3 0 0 0 -1 -1
L 7200 13100 7300 13000 3 0 0 0 -1 -1
L 7300 13000 7200 12900 3 0 0 0 -1 -1
L 7200 12900 6700 12900 3 0 0 0 -1 -1
]
{
T 6600 13200 5 10 0 0 0 0 1
device=OUTPUT
T 6500 12900 5 10 0 1 180 0 1
net=BBB_P8_20:1
T 7400 12900 5 10 1 1 0 0 1
value=BBB_P8_20
}
C 6500 12500 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 12800 5 10 0 0 0 0 1
device=OUTPUT
L 7200 12500 6700 12500 3 0 0 0 -1 -1
L 7300 12600 7200 12500 3 0 0 0 -1 -1
L 7200 12700 7300 12600 3 0 0 0 -1 -1
L 6700 12700 7200 12700 3 0 0 0 -1 -1
L 6700 12700 6700 12500 3 0 0 0 -1 -1
P 6500 12600 6700 12600 1 0 0
{
T 6750 12550 5 6 0 0 0 0 1
pinseq=1
T 6750 12550 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 12800 5 10 0 0 0 0 1
device=OUTPUT
T 6500 12500 5 10 0 1 180 0 1
net=BBB_P8_22:1
T 7400 12500 5 10 1 1 0 0 1
value=BBB_P8_22
}
C 6500 12100 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 12400 5 10 0 0 0 0 1
device=OUTPUT
L 7200 12100 6700 12100 3 0 0 0 -1 -1
L 7300 12200 7200 12100 3 0 0 0 -1 -1
L 7200 12300 7300 12200 3 0 0 0 -1 -1
L 6700 12300 7200 12300 3 0 0 0 -1 -1
L 6700 12300 6700 12100 3 0 0 0 -1 -1
P 6500 12200 6700 12200 1 0 0
{
T 6750 12150 5 6 0 0 0 0 1
pinseq=1
T 6750 12150 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 12400 5 10 0 0 0 0 1
device=OUTPUT
T 6500 12100 5 10 0 1 180 0 1
net=BBB_P8_24:1
T 7400 12100 5 10 1 1 0 0 1
value=BBB_P8_24
}
C 6500 11700 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 12000 5 10 0 0 0 0 1
device=OUTPUT
P 6500 11800 6700 11800 1 0 0
{
T 6750 11750 5 6 0 1 0 0 1
pinnumber=1
T 6750 11750 5 6 0 0 0 0 1
pinseq=1
}
L 6700 11900 6700 11700 3 0 0 0 -1 -1
L 6700 11900 7200 11900 3 0 0 0 -1 -1
L 7200 11900 7300 11800 3 0 0 0 -1 -1
L 7300 11800 7200 11700 3 0 0 0 -1 -1
L 7200 11700 6700 11700 3 0 0 0 -1 -1
]
{
T 6600 12000 5 10 0 0 0 0 1
device=OUTPUT
T 6500 11700 5 10 0 1 180 0 1
net=BBB_P8_26:1
T 7400 11700 5 10 1 1 0 0 1
value=BBB_P8_26
}
C 6500 8900 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 9200 5 10 0 0 0 0 1
device=OUTPUT
L 7200 8900 6700 8900 3 0 0 0 -1 -1
L 7300 9000 7200 8900 3 0 0 0 -1 -1
L 7200 9100 7300 9000 3 0 0 0 -1 -1
L 6700 9100 7200 9100 3 0 0 0 -1 -1
L 6700 9100 6700 8900 3 0 0 0 -1 -1
P 6500 9000 6700 9000 1 0 0
{
T 6750 8950 5 6 0 0 0 0 1
pinseq=1
T 6750 8950 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 9200 5 10 0 0 0 0 1
device=OUTPUT
T 6500 8900 5 10 0 1 180 0 1
net=BBB_P8_40:1
T 7400 8900 5 10 1 1 0 0 1
value=BBB_P8_40
}
C 6500 8500 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 8800 5 10 0 0 0 0 1
device=OUTPUT
L 7200 8500 6700 8500 3 0 0 0 -1 -1
L 7300 8600 7200 8500 3 0 0 0 -1 -1
L 7200 8700 7300 8600 3 0 0 0 -1 -1
L 6700 8700 7200 8700 3 0 0 0 -1 -1
L 6700 8700 6700 8500 3 0 0 0 -1 -1
P 6500 8600 6700 8600 1 0 0
{
T 6750 8550 5 6 0 0 0 0 1
pinseq=1
T 6750 8550 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 8800 5 10 0 0 0 0 1
device=OUTPUT
T 6500 8500 5 10 0 1 180 0 1
net=BBB_P8_42:1
T 7400 8500 5 10 1 1 0 0 1
value=BBB_P8_42
}
C 6500 8100 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 8400 5 10 0 0 0 0 1
device=OUTPUT
P 6500 8200 6700 8200 1 0 0
{
T 6750 8150 5 6 0 1 0 0 1
pinnumber=1
T 6750 8150 5 6 0 0 0 0 1
pinseq=1
}
L 6700 8300 6700 8100 3 0 0 0 -1 -1
L 6700 8300 7200 8300 3 0 0 0 -1 -1
L 7200 8300 7300 8200 3 0 0 0 -1 -1
L 7300 8200 7200 8100 3 0 0 0 -1 -1
L 7200 8100 6700 8100 3 0 0 0 -1 -1
]
{
T 6600 8400 5 10 0 0 0 0 1
device=OUTPUT
T 6500 8100 5 10 0 1 180 0 1
net=BBB_P8_44:1
T 7400 8100 5 10 1 1 0 0 1
value=BBB_P8_44
}
C 14300 12500 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 12800 5 10 0 0 0 6 1
device=OUTPUT
P 14300 12600 14100 12600 1 0 0
{
T 14050 12550 5 6 0 1 0 6 1
pinnumber=1
T 14050 12550 5 6 0 0 0 6 1
pinseq=1
}
L 14100 12700 14100 12500 3 0 0 0 -1 -1
L 14100 12700 13600 12700 3 0 0 0 -1 -1
L 13600 12700 13500 12600 3 0 0 0 -1 -1
L 13500 12600 13600 12500 3 0 0 0 -1 -1
L 13600 12500 14100 12500 3 0 0 0 -1 -1
]
{
T 14200 12800 5 10 0 0 0 6 1
device=OUTPUT
T 14300 12500 5 10 0 1 180 6 1
net=BBB_P9_21:1
T 13400 12500 5 10 1 1 0 6 1
value=BBB_P9_21
}
C 14300 11700 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 12000 5 10 0 0 0 6 1
device=OUTPUT
P 14300 11800 14100 11800 1 0 0
{
T 14050 11750 5 6 0 1 0 6 1
pinnumber=1
T 14050 11750 5 6 0 0 0 6 1
pinseq=1
}
L 14100 11900 14100 11700 3 0 0 0 -1 -1
L 14100 11900 13600 11900 3 0 0 0 -1 -1
L 13600 11900 13500 11800 3 0 0 0 -1 -1
L 13500 11800 13600 11700 3 0 0 0 -1 -1
L 13600 11700 14100 11700 3 0 0 0 -1 -1
]
{
T 14200 12000 5 10 0 0 0 6 1
device=OUTPUT
T 14300 11700 5 10 0 1 180 6 1
net=BBB_P9_25:1
T 13400 11700 5 10 1 1 0 6 1
value=BBB_P9_25
}
C 17500 12500 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 12800 5 10 0 0 0 0 1
device=OUTPUT
L 18200 12500 17700 12500 3 0 0 0 -1 -1
L 18300 12600 18200 12500 3 0 0 0 -1 -1
L 18200 12700 18300 12600 3 0 0 0 -1 -1
L 17700 12700 18200 12700 3 0 0 0 -1 -1
L 17700 12700 17700 12500 3 0 0 0 -1 -1
P 17500 12600 17700 12600 1 0 0
{
T 17750 12550 5 6 0 1 0 0 1
pinnumber=1
T 17750 12550 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 17600 12800 5 10 0 0 0 0 1
device=OUTPUT
T 17500 12500 5 10 0 1 180 0 1
net=BBB_P9_22:1
T 18400 12500 5 10 1 1 0 0 1
value=BBB_P9_22
}
C 17500 12100 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 12400 5 10 0 0 0 0 1
device=OUTPUT
L 18200 12100 17700 12100 3 0 0 0 -1 -1
L 18300 12200 18200 12100 3 0 0 0 -1 -1
L 18200 12300 18300 12200 3 0 0 0 -1 -1
L 17700 12300 18200 12300 3 0 0 0 -1 -1
L 17700 12300 17700 12100 3 0 0 0 -1 -1
P 17500 12200 17700 12200 1 0 0
{
T 17750 12150 5 6 0 1 0 0 1
pinnumber=1
T 17750 12150 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 17600 12400 5 10 0 0 0 0 1
device=OUTPUT
T 17500 12100 5 10 0 1 180 0 1
net=BBB_P9_24:1
T 18400 12100 5 10 1 1 0 0 1
value=BBB_P9_24
}
C 17500 11700 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 12000 5 10 0 0 0 0 1
device=OUTPUT
L 18200 11700 17700 11700 3 0 0 0 -1 -1
L 18300 11800 18200 11700 3 0 0 0 -1 -1
L 18200 11900 18300 11800 3 0 0 0 -1 -1
L 17700 11900 18200 11900 3 0 0 0 -1 -1
L 17700 11900 17700 11700 3 0 0 0 -1 -1
P 17500 11800 17700 11800 1 0 0
{
T 17750 11750 5 6 0 1 0 0 1
pinnumber=1
T 17750 11750 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 17600 12000 5 10 0 0 0 0 1
device=OUTPUT
T 17500 11700 5 10 0 1 180 0 1
net=BBB_P9_26:1
T 18400 11700 5 10 1 1 0 0 1
value=BBB_P9_26
}
C 14300 11300 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 11600 5 10 0 0 0 6 1
device=OUTPUT
P 14300 11400 14100 11400 1 0 0
{
T 14050 11350 5 6 0 1 0 6 1
pinnumber=1
T 14050 11350 5 6 0 0 0 6 1
pinseq=1
}
L 14100 11500 14100 11300 3 0 0 0 -1 -1
L 14100 11500 13600 11500 3 0 0 0 -1 -1
L 13600 11500 13500 11400 3 0 0 0 -1 -1
L 13500 11400 13600 11300 3 0 0 0 -1 -1
L 13600 11300 14100 11300 3 0 0 0 -1 -1
]
{
T 14200 11600 5 10 0 0 0 6 1
device=OUTPUT
T 14300 11300 5 10 0 1 180 6 1
net=BBB_P9_27:1
T 13400 11300 5 10 1 1 0 6 1
value=BBB_P9_27
}
C 14300 10900 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 11200 5 10 0 0 0 6 1
device=OUTPUT
P 14300 11000 14100 11000 1 0 0
{
T 14050 10950 5 6 0 1 0 6 1
pinnumber=1
T 14050 10950 5 6 0 0 0 6 1
pinseq=1
}
L 14100 11100 14100 10900 3 0 0 0 -1 -1
L 14100 11100 13600 11100 3 0 0 0 -1 -1
L 13600 11100 13500 11000 3 0 0 0 -1 -1
L 13500 11000 13600 10900 3 0 0 0 -1 -1
L 13600 10900 14100 10900 3 0 0 0 -1 -1
]
{
T 14200 11200 5 10 0 0 0 6 1
device=OUTPUT
T 14300 10900 5 10 0 1 180 6 1
net=BBB_P9_29:1
T 13400 10900 5 10 1 1 0 6 1
value=BBB_P9_29
}
C 17500 11300 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 11600 5 10 0 0 0 0 1
device=OUTPUT
L 18200 11300 17700 11300 3 0 0 0 -1 -1
L 18300 11400 18200 11300 3 0 0 0 -1 -1
L 18200 11500 18300 11400 3 0 0 0 -1 -1
L 17700 11500 18200 11500 3 0 0 0 -1 -1
L 17700 11500 17700 11300 3 0 0 0 -1 -1
P 17500 11400 17700 11400 1 0 0
{
T 17750 11350 5 6 0 1 0 0 1
pinnumber=1
T 17750 11350 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 17600 11600 5 10 0 0 0 0 1
device=OUTPUT
T 17500 11300 5 10 0 1 180 0 1
net=BBB_P9_28:1
T 18400 11300 5 10 1 1 0 0 1
value=BBB_P9_28
}
C 17500 10900 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 11200 5 10 0 0 0 0 1
device=OUTPUT
L 18200 10900 17700 10900 3 0 0 0 -1 -1
L 18300 11000 18200 10900 3 0 0 0 -1 -1
L 18200 11100 18300 11000 3 0 0 0 -1 -1
L 17700 11100 18200 11100 3 0 0 0 -1 -1
L 17700 11100 17700 10900 3 0 0 0 -1 -1
P 17500 11000 17700 11000 1 0 0
{
T 17750 10950 5 6 0 1 0 0 1
pinnumber=1
T 17750 10950 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 17600 11200 5 10 0 0 0 0 1
device=OUTPUT
T 17500 10900 5 10 0 1 180 0 1
net=BBB_P9_30:1
T 18400 10900 5 10 1 1 0 0 1
value=BBB_P9_30
}
C 14300 14500 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 14800 5 10 0 0 0 6 1
device=OUTPUT
P 14300 14600 14100 14600 1 0 0
{
T 14050 14550 5 6 0 1 0 6 1
pinnumber=1
T 14050 14550 5 6 0 0 0 6 1
pinseq=1
}
L 14100 14700 14100 14500 3 0 0 0 -1 -1
L 14100 14700 13600 14700 3 0 0 0 -1 -1
L 13600 14700 13500 14600 3 0 0 0 -1 -1
L 13500 14600 13600 14500 3 0 0 0 -1 -1
L 13600 14500 14100 14500 3 0 0 0 -1 -1
]
{
T 14200 14800 5 10 0 0 0 6 1
device=OUTPUT
T 14300 14500 5 10 0 1 180 6 1
net=BBB_P9_11:1
T 13400 14500 5 10 1 1 0 6 1
value=BBB_P9_11
}
N 14300 14600 15200 14600 4
N 16600 14600 17500 14600 4
C 17500 14500 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 14800 5 10 0 0 0 0 1
device=OUTPUT
L 18200 14500 17700 14500 3 0 0 0 -1 -1
L 18300 14600 18200 14500 3 0 0 0 -1 -1
L 18200 14700 18300 14600 3 0 0 0 -1 -1
L 17700 14700 18200 14700 3 0 0 0 -1 -1
L 17700 14700 17700 14500 3 0 0 0 -1 -1
P 17500 14600 17700 14600 1 0 0
{
T 17750 14550 5 6 0 1 0 0 1
pinnumber=1
T 17750 14550 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 17600 14800 5 10 0 0 0 0 1
device=OUTPUT
T 17500 14500 5 10 0 1 180 0 1
net=BBB_P9_12:1
T 18400 14500 5 10 1 1 0 0 1
value=BBB_P9_12
}
N 4500 11400 4800 11400 4
N 4500 11000 4800 11000 4
N 6200 11400 6500 11400 4
N 6200 11000 6500 11000 4
C 4500 11300 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 11600 5 10 0 0 0 6 1
device=OUTPUT
L 3800 11300 4300 11300 3 0 0 0 -1 -1
L 3700 11400 3800 11300 3 0 0 0 -1 -1
L 3800 11500 3700 11400 3 0 0 0 -1 -1
L 4300 11500 3800 11500 3 0 0 0 -1 -1
L 4300 11500 4300 11300 3 0 0 0 -1 -1
P 4500 11400 4300 11400 1 0 0
{
T 4250 11350 5 6 0 0 0 6 1
pinseq=1
T 4250 11350 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 4400 11600 5 10 0 0 0 6 1
device=OUTPUT
T 4500 11300 5 10 0 1 180 6 1
net=BBB_P8_27:1
T 3600 11300 5 10 1 1 0 6 1
value=BBB_P8_27
}
C 4500 10900 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 11200 5 10 0 0 0 6 1
device=OUTPUT
P 4500 11000 4300 11000 1 0 0
{
T 4250 10950 5 6 0 1 0 6 1
pinnumber=1
T 4250 10950 5 6 0 0 0 6 1
pinseq=1
}
L 4300 11100 4300 10900 3 0 0 0 -1 -1
L 4300 11100 3800 11100 3 0 0 0 -1 -1
L 3800 11100 3700 11000 3 0 0 0 -1 -1
L 3700 11000 3800 10900 3 0 0 0 -1 -1
L 3800 10900 4300 10900 3 0 0 0 -1 -1
]
{
T 4400 11200 5 10 0 0 0 6 1
device=OUTPUT
T 4500 10900 5 10 0 1 180 6 1
net=BBB_P8_29:1
T 3600 10900 5 10 1 1 0 6 1
value=BBB_P8_29
}
C 6500 11300 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 11600 5 10 0 0 0 0 1
device=OUTPUT
L 7200 11300 6700 11300 3 0 0 0 -1 -1
L 7300 11400 7200 11300 3 0 0 0 -1 -1
L 7200 11500 7300 11400 3 0 0 0 -1 -1
L 6700 11500 7200 11500 3 0 0 0 -1 -1
L 6700 11500 6700 11300 3 0 0 0 -1 -1
P 6500 11400 6700 11400 1 0 0
{
T 6750 11350 5 6 0 0 0 0 1
pinseq=1
T 6750 11350 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 11600 5 10 0 0 0 0 1
device=OUTPUT
T 6500 11300 5 10 0 1 180 0 1
net=BBB_P8_28:1
T 7400 11300 5 10 1 1 0 0 1
value=BBB_P8_28
}
C 6500 10900 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 11200 5 10 0 0 0 0 1
device=OUTPUT
P 6500 11000 6700 11000 1 0 0
{
T 6750 10950 5 6 0 1 0 0 1
pinnumber=1
T 6750 10950 5 6 0 0 0 0 1
pinseq=1
}
L 6700 11100 6700 10900 3 0 0 0 -1 -1
L 6700 11100 7200 11100 3 0 0 0 -1 -1
L 7200 11100 7300 11000 3 0 0 0 -1 -1
L 7300 11000 7200 10900 3 0 0 0 -1 -1
L 7200 10900 6700 10900 3 0 0 0 -1 -1
]
{
T 6600 11200 5 10 0 0 0 0 1
device=OUTPUT
T 6500 10900 5 10 0 1 180 0 1
net=BBB_P8_30:1
T 7400 10900 5 10 1 1 0 0 1
value=BBB_P8_30
}
C 16500 3100 1 0 0 EMBEDDEDoutput-1.sym
[
P 16500 3200 16700 3200 1 0 0
{
T 16750 3150 5 6 0 1 0 0 1
pinnumber=1
T 16750 3150 5 6 0 0 0 0 1
pinseq=1
}
L 16700 3300 16700 3100 3 0 0 0 -1 -1
L 16700 3300 17200 3300 3 0 0 0 -1 -1
L 17200 3300 17300 3200 3 0 0 0 -1 -1
L 17300 3200 17200 3100 3 0 0 0 -1 -1
L 17200 3100 16700 3100 3 0 0 0 -1 -1
T 16600 3400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 16600 3400 5 10 0 0 0 0 1
device=OUTPUT
T 17400 3100 5 10 1 1 0 0 1
value=I2C_A1
T 16500 3100 5 10 0 1 180 0 1
net=I2C_A1:1
}
N 15200 3400 16500 3400 4
N 14500 3200 16500 3200 4
C 16500 3300 1 0 0 EMBEDDEDoutput-1.sym
[
P 16500 3400 16700 3400 1 0 0
{
T 16750 3350 5 6 0 0 0 0 1
pinseq=1
T 16750 3350 5 6 0 1 0 0 1
pinnumber=1
}
L 16700 3500 16700 3300 3 0 0 0 -1 -1
L 16700 3500 17200 3500 3 0 0 0 -1 -1
L 17200 3500 17300 3400 3 0 0 0 -1 -1
L 17300 3400 17200 3300 3 0 0 0 -1 -1
L 17200 3300 16700 3300 3 0 0 0 -1 -1
T 16600 3600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 16600 3600 5 10 0 0 0 0 1
device=OUTPUT
T 16500 3300 5 10 0 1 180 0 1
net=I2C_A0:1
T 17400 3300 5 10 1 1 0 0 1
value=I2C_A0
}
N 14500 3200 14500 4300 4
N 15200 3400 15200 4500 4
T 17300 15700 9 10 1 0 0 0 2
VDD_5V - direct connect to
raw BBB power input
C 5100 3000 1 0 0 EMBEDDEDncp1532_d.sym
[
P 7500 4200 7800 4200 1 0 1
{
T 7595 4245 5 10 1 1 0 0 1
pinnumber=10
T 7650 4150 5 10 0 0 180 0 1
pinseq=10
T 7445 4195 5 10 1 1 0 6 1
pinlabel=FB2
T 7650 4150 5 10 0 1 180 0 1
pintype=pas
}
P 7500 4000 7800 4000 1 0 1
{
T 7595 4045 5 10 1 1 0 0 1
pinnumber=9
T 7650 3950 5 10 0 0 180 6 1
pinseq=9
T 7445 3995 5 10 1 1 0 6 1
pinlabel=EN2
T 7650 3950 5 10 0 1 180 6 1
pintype=pas
}
P 7500 3800 7800 3800 1 0 1
{
T 7595 3845 5 10 1 1 0 0 1
pinnumber=8
T 7650 3750 5 10 0 0 180 6 1
pinseq=8
T 7445 3795 5 10 1 1 0 6 1
pinlabel=/POR
T 7650 3750 5 10 0 1 180 6 1
pintype=pas
}
B 5400 3300 2100 1100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 7500 3600 7800 3600 1 0 1
{
T 7595 3645 5 10 1 1 0 0 1
pinnumber=7
T 7650 3550 5 10 0 0 180 6 1
pinseq=7
T 7445 3595 5 10 1 1 0 6 1
pinlabel=SW2
T 7650 3550 5 10 0 1 180 6 1
pintype=pas
}
P 7500 3400 7800 3400 1 0 1
{
T 7595 3445 5 10 1 1 0 0 1
pinnumber=6
T 7650 3350 5 10 0 0 180 6 1
pinseq=6
T 7445 3395 5 10 1 1 0 6 1
pinlabel=M/S
T 7650 3350 5 10 0 1 180 6 1
pintype=pas
}
P 5100 4200 5400 4200 1 0 0
{
T 5000 4200 5 10 0 0 0 0 1
pintype=pas
T 5455 4195 5 10 1 1 0 0 1
pinlabel=FB1
T 5305 4245 5 10 1 1 0 6 1
pinnumber=1
T 5000 4200 5 10 0 0 0 0 1
pinseq=1
}
P 5100 4000 5400 4000 1 0 0
{
T 5000 4000 5 10 0 0 0 0 1
pintype=pas
T 5455 3995 5 10 1 1 0 0 1
pinlabel=EN1
T 5305 4045 5 10 1 1 0 6 1
pinnumber=2
T 5000 4000 5 10 0 0 0 0 1
pinseq=2
}
P 5100 3800 5400 3800 1 0 0
{
T 5000 3800 5 10 0 0 0 0 1
pintype=pas
T 5455 3795 5 10 1 1 0 0 1
pinlabel=VIN
T 5305 3845 5 10 1 1 0 6 1
pinnumber=3
T 5000 3800 5 10 0 0 0 0 1
pinseq=3
}
P 5100 3600 5400 3600 1 0 0
{
T 5000 3600 5 10 0 0 0 0 1
pintype=pas
T 5455 3595 5 10 1 1 0 0 1
pinlabel=SW1
T 5305 3645 5 10 1 1 0 6 1
pinnumber=4
T 5000 3600 5 10 0 0 0 0 1
pinseq=4
}
P 5100 3400 5400 3400 1 0 0
{
T 5000 3400 5 10 0 0 0 0 1
pintype=pas
T 5455 3395 5 10 1 1 0 0 1
pinlabel=GND
T 5305 3445 5 10 1 1 0 6 1
pinnumber=5
T 5000 3400 5 10 0 0 0 0 1
pinseq=5
}
T 1395 -1200 8 10 0 1 0 0 1
device=TPS70345
T 6100 3900 9 10 1 0 0 0 1
NCP1532
T 6095 3700 8 10 0 1 0 0 1
footprint=UDFN10
T 5495 4500 8 10 0 1 0 0 1
refdes=U?
P 6500 3000 6500 3300 1 0 0
{
T 6500 2900 5 10 0 0 90 0 1
pintype=pas
T 6945 3500 5 10 1 1 180 0 1
pinlabel=GND_PAD
T 6450 3205 5 10 1 1 90 6 1
pinnumber=25
T 6500 2900 5 10 0 0 90 0 1
pinseq=25
}
]
{
T 1395 -1200 5 10 0 1 0 0 1
device=TPS70345
T 6095 3700 5 10 0 1 0 0 1
footprint=UDFN10
T 5495 4500 5 10 1 1 0 0 1
refdes=U101
}
C 3300 2000 1 0 0 EMBEDDEDgnd-1.sym
[
L 3380 2010 3420 2010 3 0 0 0 -1 -1
L 3355 2050 3445 2050 3 0 0 0 -1 -1
L 3300 2100 3500 2100 3 0 0 0 -1 -1
P 3400 2100 3400 2300 1 0 1
{
T 3458 2161 5 4 0 1 0 0 1
pinnumber=1
T 3458 2161 5 4 0 0 0 0 1
pinseq=1
T 3458 2161 5 4 0 1 0 0 1
pinlabel=1
T 3458 2161 5 4 0 1 0 0 1
pintype=pwr
}
T 3600 2050 8 10 0 0 0 0 1
net=GND:1
]
N 3400 2500 3400 2300 4
C 3800 3500 1 0 0 EMBEDDEDinductor-1.sym
[
P 4700 3600 4550 3600 1 0 0
{
T 4600 3650 5 8 0 1 0 0 1
pinnumber=2
T 4600 3550 5 8 0 1 0 2 1
pinseq=2
T 4500 3600 9 8 0 1 0 6 1
pinlabel=2
T 4500 3600 5 8 0 1 0 8 1
pintype=pas
}
P 3800 3600 3950 3600 1 0 0
{
T 3900 3650 5 8 0 1 0 6 1
pinnumber=1
T 3900 3550 5 8 0 1 0 8 1
pinseq=1
T 4000 3600 9 8 0 1 0 0 1
pinlabel=1
T 4000 3600 5 8 0 1 0 2 1
pintype=pas
}
A 4037 3600 75 0 180 3 0 0 0 -1 -1
A 4179 3600 75 0 180 3 0 0 0 -1 -1
A 4321 3600 75 0 180 3 0 0 0 -1 -1
A 4463 3600 75 0 180 3 0 0 0 -1 -1
T 4000 4000 5 10 0 0 0 0 1
device=INDUCTOR
L 4538 3600 4550 3600 3 0 0 0 -1 -1
L 3950 3600 3962 3600 3 0 0 0 -1 -1
A 4108 3600 4 180 180 3 0 0 0 -1 -1
A 4250 3600 4 180 180 3 0 0 0 -1 -1
A 4392 3600 4 180 180 3 0 0 0 -1 -1
T 4000 3800 8 10 0 1 0 0 1
refdes=L?
T 4000 4600 5 10 0 0 0 0 1
description=inductor
T 4000 4400 5 10 0 0 0 0 1
numslots=0
T 4000 4200 5 10 0 0 0 0 1
symversion=0.1
]
{
T 4000 4000 5 10 0 0 0 0 1
device=INDUCTOR
T 3800 3400 5 10 1 1 0 0 1
refdes=L101
T 4000 4200 5 10 0 0 0 0 1
symversion=0.1
T 4300 3400 5 10 1 1 0 0 1
value=2.2uH
}
N 3800 3600 2100 3600 4
N 4700 3600 5100 3600 4
C 6400 2400 1 0 0 EMBEDDEDgnd-1.sym
[
L 6480 2410 6520 2410 3 0 0 0 -1 -1
L 6455 2450 6545 2450 3 0 0 0 -1 -1
L 6400 2500 6600 2500 3 0 0 0 -1 -1
P 6500 2500 6500 2700 1 0 1
{
T 6558 2561 5 4 0 1 0 0 1
pinnumber=1
T 6558 2561 5 4 0 0 0 0 1
pinseq=1
T 6558 2561 5 4 0 1 0 0 1
pinlabel=1
T 6558 2561 5 4 0 1 0 0 1
pintype=pwr
}
T 6700 2450 8 10 0 0 0 0 1
net=GND:1
]
N 5100 3400 5100 2700 4
N 5100 2700 7800 2700 4
N 6500 2700 6500 3000 4
C 8200 3500 1 0 0 EMBEDDEDinductor-1.sym
[
P 9100 3600 8950 3600 1 0 0
{
T 9000 3650 5 8 0 1 0 0 1
pinnumber=2
T 9000 3550 5 8 0 1 0 2 1
pinseq=2
T 8900 3600 9 8 0 1 0 6 1
pinlabel=2
T 8900 3600 5 8 0 1 0 8 1
pintype=pas
}
P 8200 3600 8350 3600 1 0 0
{
T 8300 3650 5 8 0 1 0 6 1
pinnumber=1
T 8300 3550 5 8 0 1 0 8 1
pinseq=1
T 8400 3600 9 8 0 1 0 0 1
pinlabel=1
T 8400 3600 5 8 0 1 0 2 1
pintype=pas
}
A 8437 3600 75 0 180 3 0 0 0 -1 -1
A 8579 3600 75 0 180 3 0 0 0 -1 -1
A 8721 3600 75 0 180 3 0 0 0 -1 -1
A 8863 3600 75 0 180 3 0 0 0 -1 -1
T 8400 4000 5 10 0 0 0 0 1
device=INDUCTOR
L 8938 3600 8950 3600 3 0 0 0 -1 -1
L 8350 3600 8362 3600 3 0 0 0 -1 -1
A 8508 3600 4 180 180 3 0 0 0 -1 -1
A 8650 3600 4 180 180 3 0 0 0 -1 -1
A 8792 3600 4 180 180 3 0 0 0 -1 -1
T 8400 3800 8 10 0 1 0 0 1
refdes=L?
T 8400 4600 5 10 0 0 0 0 1
description=inductor
T 8400 4400 5 10 0 0 0 0 1
numslots=0
T 8400 4200 5 10 0 0 0 0 1
symversion=0.1
]
{
T 8400 4000 5 10 0 0 0 0 1
device=INDUCTOR
T 8200 3400 5 10 1 1 0 0 1
refdes=L102
T 8400 4200 5 10 0 0 0 0 1
symversion=0.1
T 8700 3400 5 10 1 1 0 0 1
value=2.2uH
}
N 7800 3600 8200 3600 4
N 7800 2700 7800 3400 4
N 2600 6000 8100 6000 4
N 4800 6000 4800 3800 4
N 4800 3800 5100 3800 4
N 5100 4000 4800 4000 4
N 8100 6000 8100 4000 4
N 8100 4000 7800 4000 4
C 3600 2500 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 3400 2500 3400 2700 1 0 0
{
T 3400 2700 5 8 0 1 90 2 1
pintype=pas
T 3400 2700 9 8 0 1 90 0 1
pinlabel=1
T 3450 2650 5 8 0 1 90 8 1
pinseq=1
T 3350 2650 5 8 0 1 90 6 1
pinnumber=1
}
P 3400 3400 3400 3200 1 0 0
{
T 3400 3200 5 8 0 1 90 8 1
pintype=pas
T 3400 3200 9 8 0 1 90 6 1
pinlabel=2
T 3450 3250 5 8 0 1 90 2 1
pinseq=2
T 3350 3250 5 8 0 1 90 0 1
pinnumber=2
}
L 3200 2900 3600 2900 3 0 0 0 -1 -1
L 3200 3000 3600 3000 3 0 0 0 -1 -1
L 3400 3200 3400 3000 3 0 0 0 -1 -1
L 3400 2900 3400 2700 3 0 0 0 -1 -1
T 2900 2700 5 10 0 0 90 0 1
device=CAPACITOR
T 3100 2700 8 10 0 1 90 0 1
refdes=C?
T 2300 2700 5 10 0 0 90 0 1
description=capacitor
T 2500 2700 5 10 0 0 90 0 1
numslots=0
T 2700 2700 5 10 0 0 90 0 1
symversion=0.1
]
{
T 2900 2700 5 10 0 0 90 0 1
device=CAPACITOR
T 3200 3100 5 10 1 1 180 0 1
refdes=C102
T 2500 2700 5 10 1 1 0 0 1
value=10uF 10V
T 3600 2500 5 10 0 0 0 0 1
footprint=my_0805
}
C 2800 5000 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 2600 5000 2600 5200 1 0 0
{
T 2600 5200 5 8 0 1 90 2 1
pintype=pas
T 2600 5200 9 8 0 1 90 0 1
pinlabel=1
T 2650 5150 5 8 0 1 90 8 1
pinseq=1
T 2550 5150 5 8 0 1 90 6 1
pinnumber=1
}
P 2600 5900 2600 5700 1 0 0
{
T 2600 5700 5 8 0 1 90 8 1
pintype=pas
T 2600 5700 9 8 0 1 90 6 1
pinlabel=2
T 2650 5750 5 8 0 1 90 2 1
pinseq=2
T 2550 5750 5 8 0 1 90 0 1
pinnumber=2
}
L 2400 5400 2800 5400 3 0 0 0 -1 -1
L 2400 5500 2800 5500 3 0 0 0 -1 -1
L 2600 5700 2600 5500 3 0 0 0 -1 -1
L 2600 5400 2600 5200 3 0 0 0 -1 -1
T 2100 5200 5 10 0 0 90 0 1
device=CAPACITOR
T 2300 5200 8 10 0 1 90 0 1
refdes=C?
T 1500 5200 5 10 0 0 90 0 1
description=capacitor
T 1700 5200 5 10 0 0 90 0 1
numslots=0
T 1900 5200 5 10 0 0 90 0 1
symversion=0.1
]
{
T 2100 5200 5 10 0 0 90 0 1
device=CAPACITOR
T 2400 5600 5 10 1 1 180 0 1
refdes=C101
T 1700 5200 5 10 1 1 0 0 1
value=10uF 10V
T 2800 5000 5 10 0 0 0 0 1
footprint=my_0805
}
C 9800 2700 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 9600 2700 9600 2900 1 0 0
{
T 9600 2900 5 8 0 1 90 2 1
pintype=pas
T 9600 2900 9 8 0 1 90 0 1
pinlabel=1
T 9650 2850 5 8 0 1 90 8 1
pinseq=1
T 9550 2850 5 8 0 1 90 6 1
pinnumber=1
}
P 9600 3600 9600 3400 1 0 0
{
T 9600 3400 5 8 0 1 90 8 1
pintype=pas
T 9600 3400 9 8 0 1 90 6 1
pinlabel=2
T 9650 3450 5 8 0 1 90 2 1
pinseq=2
T 9550 3450 5 8 0 1 90 0 1
pinnumber=2
}
L 9400 3100 9800 3100 3 0 0 0 -1 -1
L 9400 3200 9800 3200 3 0 0 0 -1 -1
L 9600 3400 9600 3200 3 0 0 0 -1 -1
L 9600 3100 9600 2900 3 0 0 0 -1 -1
T 9100 2900 5 10 0 0 90 0 1
device=CAPACITOR
T 9300 2900 8 10 0 1 90 0 1
refdes=C?
T 8500 2900 5 10 0 0 90 0 1
description=capacitor
T 8700 2900 5 10 0 0 90 0 1
numslots=0
T 8900 2900 5 10 0 0 90 0 1
symversion=0.1
]
{
T 9100 2900 5 10 0 0 90 0 1
device=CAPACITOR
T 9300 3200 5 10 1 1 180 0 1
refdes=C103
T 8700 2900 5 10 1 1 0 0 1
value=10uF 10V
T 9800 2700 5 10 0 0 0 0 1
footprint=my_0805
}
C 9400 5500 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 9400 5300 9200 5300 1 0 0
{
T 9200 5300 5 8 0 1 180 2 1
pintype=pas
T 9200 5300 9 8 0 1 180 0 1
pinlabel=1
T 9250 5350 5 8 0 1 180 8 1
pinseq=1
T 9250 5250 5 8 0 1 180 6 1
pinnumber=1
}
P 8500 5300 8700 5300 1 0 0
{
T 8700 5300 5 8 0 1 180 8 1
pintype=pas
T 8700 5300 9 8 0 1 180 6 1
pinlabel=2
T 8650 5350 5 8 0 1 180 2 1
pinseq=2
T 8650 5250 5 8 0 1 180 0 1
pinnumber=2
}
L 9000 5100 9000 5500 3 0 0 0 -1 -1
L 8900 5100 8900 5500 3 0 0 0 -1 -1
L 8700 5300 8900 5300 3 0 0 0 -1 -1
L 9000 5300 9200 5300 3 0 0 0 -1 -1
T 9200 4800 5 10 0 0 180 0 1
device=CAPACITOR
T 9200 5000 8 10 0 1 180 0 1
refdes=C?
T 9200 4200 5 10 0 0 180 0 1
description=capacitor
T 9200 4400 5 10 0 0 180 0 1
numslots=0
T 9200 4600 5 10 0 0 180 0 1
symversion=0.1
]
{
T 9200 4800 5 10 0 0 180 0 1
device=CAPACITOR
T 8500 4900 5 10 1 1 0 0 1
refdes=C106
T 9000 4900 5 10 1 1 0 0 1
value=18pf
T 9400 5500 5 10 0 0 90 0 1
footprint=my_0603
}
C 8500 4800 1 180 1 EMBEDDEDresistor-1.sym
[
L 8701 4600 8650 4700 3 0 0 0 -1 -1
P 8500 4700 8652 4700 1 0 0
{
T 8600 4650 5 8 0 1 180 6 1
pinnumber=1
T 8600 4650 5 8 0 0 180 6 1
pinseq=1
T 8600 4650 5 8 0 1 180 6 1
pinlabel=1
T 8600 4650 5 8 0 1 180 6 1
pintype=pas
}
P 9400 4700 9250 4700 1 0 0
{
T 9300 4650 5 8 0 1 180 6 1
pinnumber=2
T 9300 4650 5 8 0 0 180 6 1
pinseq=2
T 9300 4650 5 8 0 1 180 6 1
pinlabel=2
T 9300 4650 5 8 0 1 180 6 1
pintype=pas
}
L 9200 4800 9250 4700 3 0 0 0 -1 -1
L 9100 4600 9200 4800 3 0 0 0 -1 -1
L 8800 4800 8700 4600 3 0 0 0 -1 -1
L 8900 4600 8800 4800 3 0 0 0 -1 -1
L 9000 4800 8900 4600 3 0 0 0 -1 -1
L 9100 4600 9000 4800 3 0 0 0 -1 -1
T 8500 4800 8 10 0 1 180 6 1
class=DISCRETE
T 8500 4800 8 10 0 1 180 6 1
pins=2
T 8700 4500 8 10 0 1 180 6 1
refdes=R?
T 8800 4400 5 10 0 0 180 6 1
device=RESISTOR
]
{
T 8800 4400 5 10 0 0 180 6 1
device=RESISTOR
T 9000 4400 5 10 1 1 0 6 1
refdes=R109
T 9500 4400 5 10 1 1 0 6 1
value=255k
T 8500 4800 5 10 0 0 270 2 1
footprint=my_0603
}
C 8500 4300 1 180 1 EMBEDDEDresistor-1.sym
[
L 8701 4100 8650 4200 3 0 0 0 -1 -1
P 8500 4200 8652 4200 1 0 0
{
T 8600 4150 5 8 0 1 180 6 1
pinnumber=1
T 8600 4150 5 8 0 0 180 6 1
pinseq=1
T 8600 4150 5 8 0 1 180 6 1
pinlabel=1
T 8600 4150 5 8 0 1 180 6 1
pintype=pas
}
P 9400 4200 9250 4200 1 0 0
{
T 9300 4150 5 8 0 1 180 6 1
pinnumber=2
T 9300 4150 5 8 0 0 180 6 1
pinseq=2
T 9300 4150 5 8 0 1 180 6 1
pinlabel=2
T 9300 4150 5 8 0 1 180 6 1
pintype=pas
}
L 9200 4300 9250 4200 3 0 0 0 -1 -1
L 9100 4100 9200 4300 3 0 0 0 -1 -1
L 8800 4300 8700 4100 3 0 0 0 -1 -1
L 8900 4100 8800 4300 3 0 0 0 -1 -1
L 9000 4300 8900 4100 3 0 0 0 -1 -1
L 9100 4100 9000 4300 3 0 0 0 -1 -1
T 8500 4300 8 10 0 1 180 6 1
class=DISCRETE
T 8500 4300 8 10 0 1 180 6 1
pins=2
T 8700 4000 8 10 0 1 180 6 1
refdes=R?
T 8800 3900 5 10 0 0 180 6 1
device=RESISTOR
]
{
T 8800 3900 5 10 0 0 180 6 1
device=RESISTOR
T 8900 3900 5 10 1 1 0 6 1
refdes=R108
T 9400 3900 5 10 1 1 0 6 1
value=255k
T 8500 4300 5 10 0 0 270 2 1
footprint=my_0603
}
N 7800 4200 8500 4200 4
N 8500 4200 8500 5300 4
N 9400 5300 9400 4700 4
N 9400 4700 10300 4700 4
N 10300 4700 10300 3600 4
C 9500 3900 1 0 0 EMBEDDEDgnd-1.sym
[
L 9580 3910 9620 3910 3 0 0 0 -1 -1
L 9555 3950 9645 3950 3 0 0 0 -1 -1
L 9500 4000 9700 4000 3 0 0 0 -1 -1
P 9600 4000 9600 4200 1 0 1
{
T 9658 4061 5 4 0 1 0 0 1
pinnumber=1
T 9658 4061 5 4 0 0 0 0 1
pinseq=1
T 9658 4061 5 4 0 1 0 0 1
pinlabel=1
T 9658 4061 5 4 0 1 0 0 1
pintype=pwr
}
T 9800 3950 8 10 0 0 0 0 1
net=GND:1
]
N 9400 4200 9600 4200 4
C 4400 5500 1 180 0 EMBEDDEDcapacitor-1.sym
[
P 4400 5300 4200 5300 1 0 0
{
T 4200 5300 5 8 0 1 180 2 1
pintype=pas
T 4200 5300 9 8 0 1 180 0 1
pinlabel=1
T 4250 5350 5 8 0 1 180 8 1
pinseq=1
T 4250 5250 5 8 0 1 180 6 1
pinnumber=1
}
P 3500 5300 3700 5300 1 0 0
{
T 3700 5300 5 8 0 1 180 8 1
pintype=pas
T 3700 5300 9 8 0 1 180 6 1
pinlabel=2
T 3650 5350 5 8 0 1 180 2 1
pinseq=2
T 3650 5250 5 8 0 1 180 0 1
pinnumber=2
}
L 4000 5100 4000 5500 3 0 0 0 -1 -1
L 3900 5100 3900 5500 3 0 0 0 -1 -1
L 3700 5300 3900 5300 3 0 0 0 -1 -1
L 4000 5300 4200 5300 3 0 0 0 -1 -1
T 4200 4800 5 10 0 0 180 0 1
device=CAPACITOR
T 4200 5000 8 10 0 1 180 0 1
refdes=C?
T 4200 4200 5 10 0 0 180 0 1
description=capacitor
T 4200 4400 5 10 0 0 180 0 1
numslots=0
T 4200 4600 5 10 0 0 180 0 1
symversion=0.1
]
{
T 4200 4800 5 10 0 0 180 0 1
device=CAPACITOR
T 4400 5500 5 10 0 0 90 0 1
footprint=my_0603
T 3500 4900 5 10 1 1 0 0 1
refdes=C105
T 4000 4900 5 10 1 1 0 0 1
value=18pf
}
C 3500 4800 1 180 1 EMBEDDEDresistor-1.sym
[
L 3701 4600 3650 4700 3 0 0 0 -1 -1
P 3500 4700 3652 4700 1 0 0
{
T 3600 4650 5 8 0 1 180 6 1
pinnumber=1
T 3600 4650 5 8 0 0 180 6 1
pinseq=1
T 3600 4650 5 8 0 1 180 6 1
pinlabel=1
T 3600 4650 5 8 0 1 180 6 1
pintype=pas
}
P 4400 4700 4250 4700 1 0 0
{
T 4300 4650 5 8 0 1 180 6 1
pinnumber=2
T 4300 4650 5 8 0 0 180 6 1
pinseq=2
T 4300 4650 5 8 0 1 180 6 1
pinlabel=2
T 4300 4650 5 8 0 1 180 6 1
pintype=pas
}
L 4200 4800 4250 4700 3 0 0 0 -1 -1
L 4100 4600 4200 4800 3 0 0 0 -1 -1
L 3800 4800 3700 4600 3 0 0 0 -1 -1
L 3900 4600 3800 4800 3 0 0 0 -1 -1
L 4000 4800 3900 4600 3 0 0 0 -1 -1
L 4100 4600 4000 4800 3 0 0 0 -1 -1
T 3500 4800 8 10 0 1 180 6 1
class=DISCRETE
T 3500 4800 8 10 0 1 180 6 1
pins=2
T 3700 4500 8 10 0 1 180 6 1
refdes=R?
T 3800 4400 5 10 0 0 180 6 1
device=RESISTOR
]
{
T 3800 4400 5 10 0 0 180 6 1
device=RESISTOR
T 3500 4800 5 10 0 0 270 2 1
footprint=my_0603
T 3800 4400 5 10 1 1 0 6 1
refdes=R107
T 4400 4400 5 10 1 1 0 6 1
value=1.15M
}
C 3500 4300 1 180 1 EMBEDDEDresistor-1.sym
[
L 3701 4100 3650 4200 3 0 0 0 -1 -1
P 3500 4200 3652 4200 1 0 0
{
T 3600 4150 5 8 0 1 180 6 1
pinnumber=1
T 3600 4150 5 8 0 0 180 6 1
pinseq=1
T 3600 4150 5 8 0 1 180 6 1
pinlabel=1
T 3600 4150 5 8 0 1 180 6 1
pintype=pas
}
P 4400 4200 4250 4200 1 0 0
{
T 4300 4150 5 8 0 1 180 6 1
pinnumber=2
T 4300 4150 5 8 0 0 180 6 1
pinseq=2
T 4300 4150 5 8 0 1 180 6 1
pinlabel=2
T 4300 4150 5 8 0 1 180 6 1
pintype=pas
}
L 4200 4300 4250 4200 3 0 0 0 -1 -1
L 4100 4100 4200 4300 3 0 0 0 -1 -1
L 3800 4300 3700 4100 3 0 0 0 -1 -1
L 3900 4100 3800 4300 3 0 0 0 -1 -1
L 4000 4300 3900 4100 3 0 0 0 -1 -1
L 4100 4100 4000 4300 3 0 0 0 -1 -1
T 3500 4300 8 10 0 1 180 6 1
class=DISCRETE
T 3500 4300 8 10 0 1 180 6 1
pins=2
T 3700 4000 8 10 0 1 180 6 1
refdes=R?
T 3800 3900 5 10 0 0 180 6 1
device=RESISTOR
]
{
T 3800 3900 5 10 0 0 180 6 1
device=RESISTOR
T 3500 4300 5 10 0 0 270 2 1
footprint=my_0603
T 3900 3900 5 10 1 1 0 6 1
refdes=R106
T 4400 3900 5 10 1 1 0 6 1
value=255k
}
N 3500 4700 3500 5300 4
N 4400 5300 4400 4200 4
C 3200 3900 1 0 0 EMBEDDEDgnd-1.sym
[
L 3280 3910 3320 3910 3 0 0 0 -1 -1
L 3255 3950 3345 3950 3 0 0 0 -1 -1
L 3200 4000 3400 4000 3 0 0 0 -1 -1
P 3300 4000 3300 4200 1 0 1
{
T 3358 4061 5 4 0 1 0 0 1
pinnumber=1
T 3358 4061 5 4 0 0 0 0 1
pinseq=1
T 3358 4061 5 4 0 1 0 0 1
pinlabel=1
T 3358 4061 5 4 0 1 0 0 1
pintype=pwr
}
T 3500 3950 8 10 0 0 0 0 1
net=GND:1
]
N 3300 4200 3500 4200 4
C 1900 3600 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 1950 3800 2250 3800 3 0 0 0 -1 -1
P 2100 3600 2100 3800 1 0 0
{
T 2150 3650 5 6 0 1 0 0 1
pinnumber=1
T 2150 3650 5 6 0 0 0 0 1
pinseq=1
T 2150 3650 5 6 0 1 0 0 1
pinlabel=1
T 2150 3650 5 6 0 1 0 0 1
pintype=pwr
}
T 2200 3600 8 8 0 0 0 0 1
net=+3.3V:1
T 1975 3850 9 8 1 0 0 0 1
+3.3V
]
N 5100 4200 4400 4200 4
N 3500 4700 3000 4700 4
N 3000 4700 3000 3600 4
