

================================================================
== Vitis HLS Report for 'Array2xfMat_32_16_1920_1080_1_2_1'
================================================================
* Date:           Sun Jul 21 20:36:41 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4147216|  4147216|  41.472 ms|  41.472 ms|  4147216|  4147216|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%srcPtr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %srcPtr" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1235->D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:836]   --->   Operation 3 'read' 'srcPtr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (7.30ns)   --->   "%call_ln1235 = call void @Axi2Mat, i32 %gmem1, i64 %srcPtr_read, i24 %imgInput2_data" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1235->D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:836]   --->   Operation 4 'call' 'call_ln1235' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput2_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 1555200, void @empty_13, void @empty_12, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln1235 = call void @Axi2Mat, i32 %gmem1, i64 %srcPtr_read, i24 %imgInput2_data" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1235->D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:836]   --->   Operation 7 'call' 'call_ln1235' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%ret_ln841 = ret" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:841]   --->   Operation 8 'ret' 'ret_ln841' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.300ns
The critical path consists of the following:
	wire read operation ('srcPtr_read', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1235->D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:836) on port 'srcPtr' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1235->D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:836) [6]  (0.000 ns)
	'call' operation 0 bit ('call_ln1235', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1235->D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:836) to 'Axi2Mat' [7]  (7.300 ns)

 <State 2>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
