

================================================================
== Vitis HLS Report for 'store_result'
================================================================
* Date:           Thu Apr 24 21:21:20 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_softmax
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_store_result_Pipeline_mem_wr_fu_73  |store_result_Pipeline_mem_wr  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      72|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      68|     137|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     568|    -|
|Register         |        -|     -|     199|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     267|     777|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |grp_store_result_Pipeline_mem_wr_fu_73  |store_result_Pipeline_mem_wr  |        0|   0|  68|  137|    0|
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |Total                                   |                              |        0|   0|  68|  137|    0|
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |icmp_ln59_fu_83_p2  |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    |empty_fu_103_p3     |    select|   0|  0|  31|           1|          31|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  72|          34|          33|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  377|         73|    1|         73|
    |ap_done                 |    9|          2|    1|          2|
    |gmem0_blk_n_AW          |    9|          2|    1|          2|
    |gmem0_blk_n_B           |    9|          2|    1|          2|
    |m_axi_gmem0_0_AWADDR    |   14|          3|   64|        192|
    |m_axi_gmem0_0_AWBURST   |    9|          2|    2|          4|
    |m_axi_gmem0_0_AWCACHE   |    9|          2|    4|          8|
    |m_axi_gmem0_0_AWID      |    9|          2|    1|          2|
    |m_axi_gmem0_0_AWLEN     |   14|          3|   32|         96|
    |m_axi_gmem0_0_AWLOCK    |    9|          2|    2|          4|
    |m_axi_gmem0_0_AWPROT    |    9|          2|    3|          6|
    |m_axi_gmem0_0_AWQOS     |    9|          2|    4|          8|
    |m_axi_gmem0_0_AWREGION  |    9|          2|    4|          8|
    |m_axi_gmem0_0_AWSIZE    |    9|          2|    3|          6|
    |m_axi_gmem0_0_AWUSER    |    9|          2|    1|          2|
    |m_axi_gmem0_0_AWVALID   |   14|          3|    1|          3|
    |m_axi_gmem0_0_BREADY    |   14|          3|    1|          3|
    |m_axi_gmem0_0_WVALID    |    9|          2|    1|          2|
    |out_r_blk_n             |    9|          2|    1|          2|
    |vec_size_blk_n          |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  568|        115|  129|        427|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |  72|   0|   72|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |empty_reg_148                                        |  31|   0|   31|          0|
    |grp_store_result_Pipeline_mem_wr_fu_73_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln59_1_reg_142                                 |  62|   0|   62|          0|
    |vec_size_1_reg_137                                   |  32|   0|   32|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 199|   0|  199|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  store_result|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  store_result|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  store_result|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  store_result|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  store_result|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  store_result|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  store_result|  return value|
|m_axi_gmem0_0_AWVALID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWREADY      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWADDR       |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWLEN        |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWBURST      |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK       |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWPROT       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWQOS        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWREGION     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_AWUSER       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WVALID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WREADY       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WDATA        |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WSTRB        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WLAST        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WID          |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_WUSER        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARVALID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARREADY      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARADDR       |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARLEN        |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARBURST      |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK       |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARPROT       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARQOS        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARREGION     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_ARUSER       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RVALID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RREADY       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RDATA        |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RLAST        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RID          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM     |   in|    9|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RUSER        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_RRESP        |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BVALID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BREADY       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BRESP        |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BID          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_0_BUSER        |   in|    1|       m_axi|         gmem0|       pointer|
|out_r_dout                 |   in|   64|     ap_fifo|         out_r|       pointer|
|out_r_empty_n              |   in|    1|     ap_fifo|         out_r|       pointer|
|out_r_read                 |  out|    1|     ap_fifo|         out_r|       pointer|
|out_r_num_data_valid       |   in|    3|     ap_fifo|         out_r|       pointer|
|out_r_fifo_cap             |   in|    3|     ap_fifo|         out_r|       pointer|
|vec_size_dout              |   in|   32|     ap_fifo|      vec_size|       pointer|
|vec_size_empty_n           |   in|    1|     ap_fifo|      vec_size|       pointer|
|vec_size_read              |  out|    1|     ap_fifo|      vec_size|       pointer|
|vec_size_num_data_valid    |   in|    3|     ap_fifo|      vec_size|       pointer|
|vec_size_fifo_cap          |   in|    3|     ap_fifo|      vec_size|       pointer|
|out_stream_dout            |   in|   32|     ap_fifo|    out_stream|       pointer|
|out_stream_empty_n         |   in|    1|     ap_fifo|    out_stream|       pointer|
|out_stream_read            |  out|    1|     ap_fifo|    out_stream|       pointer|
|out_stream_num_data_valid  |   in|    3|     ap_fifo|    out_stream|       pointer|
|out_stream_fifo_cap        |   in|    3|     ap_fifo|    out_stream|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

