--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91231 paths analyzed, 264 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.984ns.
--------------------------------------------------------------------------------
Slack:                  6.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.932ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y43.C4      net (fanout=1)        1.591   test/alu/n0153[1]
    SLICE_X16Y43.C       Tilo                  0.255   test/alu/N124
                                                       test/alu/Mmux_out217
    SLICE_X12Y40.D2      net (fanout=3)        1.253   M_test_out[1]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     13.932ns (5.662ns logic, 8.270ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  6.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.767ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y43.C4      net (fanout=1)        1.591   test/alu/n0153[1]
    SLICE_X16Y43.C       Tilo                  0.255   test/alu/N124
                                                       test/alu/Mmux_out217
    SLICE_X12Y40.D2      net (fanout=3)        1.253   M_test_out[1]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.BX      net (fanout=2)        0.467   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     13.767ns (5.662ns logic, 8.105ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  6.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.698ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M7       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X17Y41.A3      net (fanout=1)        1.476   test/alu/n0153[7]
    SLICE_X17Y41.A       Tilo                  0.259   test/N6
                                                       test/alu/Mmux_out89
    SLICE_X17Y41.D3      net (fanout=3)        0.406   M_test_out[7]
    SLICE_X17Y41.D       Tilo                  0.259   test/N6
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X12Y40.CX      net (fanout=1)        0.739   test/N6
    SLICE_X12Y40.CMUX    Tcxc                  0.182   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     13.698ns (5.651ns logic, 8.047ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  6.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.629ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y44.A4      net (fanout=1)        1.175   test/alu/n0153[2]
    SLICE_X16Y44.A       Tilo                  0.254   test/alu/Mmux_out33
                                                       test/alu/Mmux_out36
    SLICE_X17Y41.D6      net (fanout=3)        0.643   test/Mmux_out35
    SLICE_X17Y41.D       Tilo                  0.259   test/N6
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X12Y40.CX      net (fanout=1)        0.739   test/N6
    SLICE_X12Y40.CMUX    Tcxc                  0.182   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     13.629ns (5.646ns logic, 7.983ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  6.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.533ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M7       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X17Y41.A3      net (fanout=1)        1.476   test/alu/n0153[7]
    SLICE_X17Y41.A       Tilo                  0.259   test/N6
                                                       test/alu/Mmux_out89
    SLICE_X17Y41.D3      net (fanout=3)        0.406   M_test_out[7]
    SLICE_X17Y41.D       Tilo                  0.259   test/N6
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X12Y40.CX      net (fanout=1)        0.739   test/N6
    SLICE_X12Y40.CMUX    Tcxc                  0.182   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.BX      net (fanout=2)        0.467   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     13.533ns (5.651ns logic, 7.882ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  6.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.464ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y44.A4      net (fanout=1)        1.175   test/alu/n0153[2]
    SLICE_X16Y44.A       Tilo                  0.254   test/alu/Mmux_out33
                                                       test/alu/Mmux_out36
    SLICE_X17Y41.D6      net (fanout=3)        0.643   test/Mmux_out35
    SLICE_X17Y41.D       Tilo                  0.259   test/N6
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X12Y40.CX      net (fanout=1)        0.739   test/N6
    SLICE_X12Y40.CMUX    Tcxc                  0.182   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.BX      net (fanout=2)        0.467   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     13.464ns (5.646ns logic, 7.818ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  6.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.389ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y51.B3      net (fanout=19)       1.638   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y51.B       Tilo                  0.254   test/M_alu_op1[7]
                                                       test/_n0184<15>1
    DSP48_X0Y11.B7       net (fanout=23)       1.613   test/M_alu_op1[7]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y43.C4      net (fanout=1)        1.591   test/alu/n0153[1]
    SLICE_X16Y43.C       Tilo                  0.255   test/alu/N124
                                                       test/alu/Mmux_out217
    SLICE_X12Y40.D2      net (fanout=3)        1.253   M_test_out[1]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     13.389ns (5.657ns logic, 7.732ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  6.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.271ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y43.C4      net (fanout=1)        1.591   test/alu/n0153[1]
    SLICE_X16Y43.C       Tilo                  0.255   test/alu/N124
                                                       test/alu/Mmux_out217
    SLICE_X12Y40.D2      net (fanout=3)        1.253   M_test_out[1]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.CLK     Tas                   0.339   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.271ns (5.633ns logic, 7.638ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  6.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.224ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y51.B3      net (fanout=19)       1.638   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y51.B       Tilo                  0.254   test/M_alu_op1[7]
                                                       test/_n0184<15>1
    DSP48_X0Y11.B7       net (fanout=23)       1.613   test/M_alu_op1[7]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y43.C4      net (fanout=1)        1.591   test/alu/n0153[1]
    SLICE_X16Y43.C       Tilo                  0.255   test/alu/N124
                                                       test/alu/Mmux_out217
    SLICE_X12Y40.D2      net (fanout=3)        1.253   M_test_out[1]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.BX      net (fanout=2)        0.467   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     13.224ns (5.657ns logic, 7.567ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  6.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.155ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y51.B3      net (fanout=19)       1.638   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y51.B       Tilo                  0.254   test/M_alu_op1[7]
                                                       test/_n0184<15>1
    DSP48_X0Y11.B7       net (fanout=23)       1.613   test/M_alu_op1[7]
    DSP48_X0Y11.M7       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X17Y41.A3      net (fanout=1)        1.476   test/alu/n0153[7]
    SLICE_X17Y41.A       Tilo                  0.259   test/N6
                                                       test/alu/Mmux_out89
    SLICE_X17Y41.D3      net (fanout=3)        0.406   M_test_out[7]
    SLICE_X17Y41.D       Tilo                  0.259   test/N6
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X12Y40.CX      net (fanout=1)        0.739   test/N6
    SLICE_X12Y40.CMUX    Tcxc                  0.182   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     13.155ns (5.646ns logic, 7.509ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  6.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.128ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X14Y43.D2      net (fanout=1)        1.396   test/alu/n0153[5]
    SLICE_X14Y43.D       Tilo                  0.235   test/alu/Mmux_out68
                                                       test/alu/Mmux_out68
    SLICE_X16Y40.C2      net (fanout=1)        0.961   test/alu/Mmux_out68
    SLICE_X16Y40.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       test/alu/Mmux_out613
    SLICE_X16Y40.B1      net (fanout=3)        0.846   M_test_out[5]
    SLICE_X16Y40.B       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X17Y39.CX      net (fanout=3)        0.695   test/M_state_q_FSM_FFd1-In
    SLICE_X17Y39.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     13.128ns (5.441ns logic, 7.687ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  6.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.125ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X14Y43.D2      net (fanout=1)        1.396   test/alu/n0153[5]
    SLICE_X14Y43.D       Tilo                  0.235   test/alu/Mmux_out68
                                                       test/alu/Mmux_out68
    SLICE_X16Y40.C2      net (fanout=1)        0.961   test/alu/Mmux_out68
    SLICE_X16Y40.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       test/alu/Mmux_out613
    SLICE_X16Y40.B1      net (fanout=3)        0.846   M_test_out[5]
    SLICE_X16Y40.B       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X17Y39.DX      net (fanout=3)        0.692   test/M_state_q_FSM_FFd1-In
    SLICE_X17Y39.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     13.125ns (5.441ns logic, 7.684ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  6.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.086ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y51.B3      net (fanout=19)       1.638   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y51.B       Tilo                  0.254   test/M_alu_op1[7]
                                                       test/_n0184<15>1
    DSP48_X0Y11.B7       net (fanout=23)       1.613   test/M_alu_op1[7]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y44.A4      net (fanout=1)        1.175   test/alu/n0153[2]
    SLICE_X16Y44.A       Tilo                  0.254   test/alu/Mmux_out33
                                                       test/alu/Mmux_out36
    SLICE_X17Y41.D6      net (fanout=3)        0.643   test/Mmux_out35
    SLICE_X17Y41.D       Tilo                  0.259   test/N6
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X12Y40.CX      net (fanout=1)        0.739   test/N6
    SLICE_X12Y40.CMUX    Tcxc                  0.182   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     13.086ns (5.641ns logic, 7.445ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  6.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.074ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X21Y40.B6      net (fanout=17)       1.041   test/M_state_q_FSM_FFd1_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op2[1]
                                                       test/_n0184<10>1
    DSP48_X0Y11.B2       net (fanout=22)       1.890   test/M_alu_op1[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y43.C4      net (fanout=1)        1.591   test/alu/n0153[1]
    SLICE_X16Y43.C       Tilo                  0.255   test/alu/N124
                                                       test/alu/Mmux_out217
    SLICE_X12Y40.D2      net (fanout=3)        1.253   M_test_out[1]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     13.074ns (5.662ns logic, 7.412ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  6.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.051ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X17Y42.A1      net (fanout=1)        1.602   test/alu/n0153[0]
    SLICE_X17Y42.A       Tilo                  0.259   test/alu/Mmux_out128
                                                       test/alu/Mmux_out111
    SLICE_X17Y42.C2      net (fanout=1)        0.530   test/alu/Mmux_out115
    SLICE_X17Y42.C       Tilo                  0.259   test/alu/Mmux_out128
                                                       test/alu/Mmux_out124
    SLICE_X16Y40.D1      net (fanout=3)        1.029   M_test_out[0]
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     13.051ns (5.469ns logic, 7.582ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  6.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.044ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X12Y40.B4      net (fanout=1)        1.354   test/alu/n0153[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_test_out[4]
                                                       test/alu/Mmux_out517
    SLICE_X12Y40.D1      net (fanout=3)        0.603   M_test_out[4]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     13.044ns (5.661ns logic, 7.383ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  6.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.037ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M7       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X17Y41.A3      net (fanout=1)        1.476   test/alu/n0153[7]
    SLICE_X17Y41.A       Tilo                  0.259   test/N6
                                                       test/alu/Mmux_out89
    SLICE_X17Y41.D3      net (fanout=3)        0.406   M_test_out[7]
    SLICE_X17Y41.D       Tilo                  0.259   test/N6
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X12Y40.CX      net (fanout=1)        0.739   test/N6
    SLICE_X12Y40.CMUX    Tcxc                  0.182   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.CLK     Tas                   0.339   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.037ns (5.622ns logic, 7.415ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  6.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.031ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y40.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=17)       0.998   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op2[1]
                                                       test/_n0184<10>1
    DSP48_X0Y11.B2       net (fanout=22)       1.890   test/M_alu_op1[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y43.C4      net (fanout=1)        1.591   test/alu/n0153[1]
    SLICE_X16Y43.C       Tilo                  0.255   test/alu/N124
                                                       test/alu/Mmux_out217
    SLICE_X12Y40.D2      net (fanout=3)        1.253   M_test_out[1]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     13.031ns (5.662ns logic, 7.369ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  6.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.990ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y51.B3      net (fanout=19)       1.638   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y51.B       Tilo                  0.254   test/M_alu_op1[7]
                                                       test/_n0184<15>1
    DSP48_X0Y11.B7       net (fanout=23)       1.613   test/M_alu_op1[7]
    DSP48_X0Y11.M7       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X17Y41.A3      net (fanout=1)        1.476   test/alu/n0153[7]
    SLICE_X17Y41.A       Tilo                  0.259   test/N6
                                                       test/alu/Mmux_out89
    SLICE_X17Y41.D3      net (fanout=3)        0.406   M_test_out[7]
    SLICE_X17Y41.D       Tilo                  0.259   test/N6
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X12Y40.CX      net (fanout=1)        0.739   test/N6
    SLICE_X12Y40.CMUX    Tcxc                  0.182   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.BX      net (fanout=2)        0.467   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.990ns (5.646ns logic, 7.344ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  6.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.996ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y40.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X19Y50.A5      net (fanout=17)       0.971   test/M_state_q_FSM_FFd2_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y43.C4      net (fanout=1)        1.591   test/alu/n0153[1]
    SLICE_X16Y43.C       Tilo                  0.255   test/alu/N124
                                                       test/alu/Mmux_out217
    SLICE_X12Y40.D2      net (fanout=3)        1.253   M_test_out[1]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     12.996ns (5.662ns logic, 7.334ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  6.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.968ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y44.A4      net (fanout=1)        1.175   test/alu/n0153[2]
    SLICE_X16Y44.A       Tilo                  0.254   test/alu/Mmux_out33
                                                       test/alu/Mmux_out36
    SLICE_X17Y41.D6      net (fanout=3)        0.643   test/Mmux_out35
    SLICE_X17Y41.D       Tilo                  0.259   test/N6
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X12Y40.CX      net (fanout=1)        0.739   test/N6
    SLICE_X12Y40.CMUX    Tcxc                  0.182   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.CLK     Tas                   0.339   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.968ns (5.617ns logic, 7.351ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  6.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.984ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y40.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X12Y51.B5      net (fanout=17)       1.233   test/M_state_q_FSM_FFd2_2
    SLICE_X12Y51.B       Tilo                  0.254   test/M_alu_op1[7]
                                                       test/_n0184<15>1
    DSP48_X0Y11.B7       net (fanout=23)       1.613   test/M_alu_op1[7]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y43.C4      net (fanout=1)        1.591   test/alu/n0153[1]
    SLICE_X16Y43.C       Tilo                  0.255   test/alu/N124
                                                       test/alu/Mmux_out217
    SLICE_X12Y40.D2      net (fanout=3)        1.253   M_test_out[1]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     12.984ns (5.657ns logic, 7.327ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  7.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.921ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X12Y51.B3      net (fanout=19)       1.638   test/M_state_q_FSM_FFd1_2
    SLICE_X12Y51.B       Tilo                  0.254   test/M_alu_op1[7]
                                                       test/_n0184<15>1
    DSP48_X0Y11.B7       net (fanout=23)       1.613   test/M_alu_op1[7]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y44.A4      net (fanout=1)        1.175   test/alu/n0153[2]
    SLICE_X16Y44.A       Tilo                  0.254   test/alu/Mmux_out33
                                                       test/alu/Mmux_out36
    SLICE_X17Y41.D6      net (fanout=3)        0.643   test/Mmux_out35
    SLICE_X17Y41.D       Tilo                  0.259   test/N6
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X12Y40.CX      net (fanout=1)        0.739   test/N6
    SLICE_X12Y40.CMUX    Tcxc                  0.182   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.BX      net (fanout=2)        0.467   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.921ns (5.641ns logic, 7.280ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  7.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.915ns (Levels of Logic = 11)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X21Y40.B6      net (fanout=17)       1.041   test/M_state_q_FSM_FFd1_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op2[1]
                                                       test/_n0184<10>1
    SLICE_X19Y39.C2      net (fanout=22)       1.203   test/M_alu_op1[2]
    SLICE_X19Y39.C       Tilo                  0.259   test/M_alu_op2[2]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd_311
    SLICE_X20Y40.CX      net (fanout=1)        0.966   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd_31
    SLICE_X20Y40.COUT    Tcxcy                 0.117   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd2_cy<4>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd2_cy[4]
    SLICE_X20Y41.AMUX    Tcina                 0.220   test/alu/Madd__n0248_lut[3]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd2_xor<7>
    SLICE_X16Y37.A1      net (fanout=10)       2.007   test/alu/PWR_5_o_PWR_5_o_MuLt_27_OUT[5]
    SLICE_X16Y37.A       Tilo                  0.254   test/alu/Mmux__n026971
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_35_o
    SLICE_X16Y37.C1      net (fanout=5)        0.555   test/alu/Madd__n0248_cy[1]
    SLICE_X16Y37.C       Tilo                  0.255   test/alu/Mmux__n026971
                                                       test/alu/adder/Mmux__n0269711
    SLICE_X17Y38.D5      net (fanout=3)        0.424   test/alu/Mmux__n026971
    SLICE_X17Y38.D       Tilo                  0.259   test/alu/N69
                                                       test/alu/Mmux_out517_SW0
    SLICE_X17Y38.C6      net (fanout=2)        0.148   test/alu/N69
    SLICE_X17Y38.C       Tilo                  0.259   test/alu/N69
                                                       test/alu/Mmux_out511_SW0
    SLICE_X12Y40.B3      net (fanout=1)        0.938   test/alu/N156
    SLICE_X12Y40.B       Tilo                  0.254   M_test_out[4]
                                                       test/alu/Mmux_out517
    SLICE_X12Y40.D1      net (fanout=3)        0.603   M_test_out[4]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     12.915ns (3.390ns logic, 9.525ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  7.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.909ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X21Y40.B6      net (fanout=17)       1.041   test/M_state_q_FSM_FFd1_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op2[1]
                                                       test/_n0184<10>1
    DSP48_X0Y11.B2       net (fanout=22)       1.890   test/M_alu_op1[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X16Y43.C4      net (fanout=1)        1.591   test/alu/n0153[1]
    SLICE_X16Y43.C       Tilo                  0.255   test/alu/N124
                                                       test/alu/Mmux_out217
    SLICE_X12Y40.D2      net (fanout=3)        1.253   M_test_out[1]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.BX      net (fanout=2)        0.467   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.909ns (5.662ns logic, 7.247ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  7.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.920ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X14Y43.D2      net (fanout=1)        1.396   test/alu/n0153[5]
    SLICE_X14Y43.D       Tilo                  0.235   test/alu/Mmux_out68
                                                       test/alu/Mmux_out68
    SLICE_X16Y40.C2      net (fanout=1)        0.961   test/alu/Mmux_out68
    SLICE_X16Y40.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       test/alu/Mmux_out613
    SLICE_X16Y40.B1      net (fanout=3)        0.846   M_test_out[5]
    SLICE_X16Y40.B       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X17Y39.BX      net (fanout=3)        0.487   test/M_state_q_FSM_FFd1-In
    SLICE_X17Y39.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     12.920ns (5.441ns logic, 7.479ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  7.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.886ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M0       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X17Y42.A1      net (fanout=1)        1.602   test/alu/n0153[0]
    SLICE_X17Y42.A       Tilo                  0.259   test/alu/Mmux_out128
                                                       test/alu/Mmux_out111
    SLICE_X17Y42.C2      net (fanout=1)        0.530   test/alu/Mmux_out115
    SLICE_X17Y42.C       Tilo                  0.259   test/alu/Mmux_out128
                                                       test/alu/Mmux_out124
    SLICE_X16Y40.D1      net (fanout=3)        1.029   M_test_out[0]
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.BX      net (fanout=2)        0.467   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.886ns (5.469ns logic, 7.417ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  7.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.879ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A3      net (fanout=19)       1.907   test/M_state_q_FSM_FFd1_2
    SLICE_X19Y50.A       Tilo                  0.259   test/M_alu_op1[5]
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=12)       1.882   test/M_alu_op1[5]
    DSP48_X0Y11.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0153
                                                       test/alu/adder/Mmult_n0153
    SLICE_X12Y40.B4      net (fanout=1)        1.354   test/alu/n0153[4]
    SLICE_X12Y40.B       Tilo                  0.254   M_test_out[4]
                                                       test/alu/Mmux_out517
    SLICE_X12Y40.D1      net (fanout=3)        0.603   M_test_out[4]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.BX      net (fanout=2)        0.467   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.879ns (5.661ns logic, 7.218ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  7.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.872ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y40.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=17)       0.998   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op2[1]
                                                       test/_n0184<10>1
    SLICE_X19Y39.C2      net (fanout=22)       1.203   test/M_alu_op1[2]
    SLICE_X19Y39.C       Tilo                  0.259   test/M_alu_op2[2]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd_311
    SLICE_X20Y40.CX      net (fanout=1)        0.966   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd_31
    SLICE_X20Y40.COUT    Tcxcy                 0.117   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd2_cy<4>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd2_cy[4]
    SLICE_X20Y41.AMUX    Tcina                 0.220   test/alu/Madd__n0248_lut[3]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd2_xor<7>
    SLICE_X16Y37.A1      net (fanout=10)       2.007   test/alu/PWR_5_o_PWR_5_o_MuLt_27_OUT[5]
    SLICE_X16Y37.A       Tilo                  0.254   test/alu/Mmux__n026971
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_35_o
    SLICE_X16Y37.C1      net (fanout=5)        0.555   test/alu/Madd__n0248_cy[1]
    SLICE_X16Y37.C       Tilo                  0.255   test/alu/Mmux__n026971
                                                       test/alu/adder/Mmux__n0269711
    SLICE_X17Y38.D5      net (fanout=3)        0.424   test/alu/Mmux__n026971
    SLICE_X17Y38.D       Tilo                  0.259   test/alu/N69
                                                       test/alu/Mmux_out517_SW0
    SLICE_X17Y38.C6      net (fanout=2)        0.148   test/alu/N69
    SLICE_X17Y38.C       Tilo                  0.259   test/alu/N69
                                                       test/alu/Mmux_out511_SW0
    SLICE_X12Y40.B3      net (fanout=1)        0.938   test/alu/N156
    SLICE_X12Y40.B       Tilo                  0.254   M_test_out[4]
                                                       test/alu/Mmux_out517
    SLICE_X12Y40.D1      net (fanout=3)        0.603   M_test_out[4]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     12.872ns (3.390ns logic, 9.482ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  7.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.851ns (Levels of Logic = 11)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X21Y40.B6      net (fanout=17)       1.041   test/M_state_q_FSM_FFd1_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op2[1]
                                                       test/_n0184<10>1
    SLICE_X19Y39.C2      net (fanout=22)       1.203   test/M_alu_op1[2]
    SLICE_X19Y39.C       Tilo                  0.259   test/M_alu_op2[2]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd_311
    SLICE_X20Y40.CX      net (fanout=1)        0.966   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd_31
    SLICE_X20Y40.COUT    Tcxcy                 0.117   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd2_cy[4]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd2_cy<4>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd2_cy[4]
    SLICE_X20Y41.AMUX    Tcina                 0.220   test/alu/Madd__n0248_lut[3]
                                                       test/alu/adder/Mmult_PWR_5_o_PWR_5_o_MuLt_27_OUT_Madd2_xor<7>
    SLICE_X16Y37.A1      net (fanout=10)       2.007   test/alu/PWR_5_o_PWR_5_o_MuLt_27_OUT[5]
    SLICE_X16Y37.A       Tilo                  0.254   test/alu/Mmux__n026971
                                                       test/alu/adder/PWR_5_o_PWR_5_o_OR_35_o
    SLICE_X16Y37.C1      net (fanout=5)        0.555   test/alu/Madd__n0248_cy[1]
    SLICE_X16Y37.C       Tilo                  0.255   test/alu/Mmux__n026971
                                                       test/alu/adder/Mmux__n0269711
    SLICE_X17Y38.D5      net (fanout=3)        0.424   test/alu/Mmux__n026971
    SLICE_X17Y38.D       Tilo                  0.259   test/alu/N69
                                                       test/alu/Mmux_out517_SW0
    SLICE_X12Y40.A3      net (fanout=2)        0.884   test/alu/N69
    SLICE_X12Y40.A       Tilo                  0.254   M_test_out[4]
                                                       test/alu/Mmux_out511_SW1
    SLICE_X12Y40.B6      net (fanout=1)        0.143   test/alu/N157
    SLICE_X12Y40.B       Tilo                  0.254   M_test_out[4]
                                                       test/alu/Mmux_out517
    SLICE_X12Y40.D1      net (fanout=3)        0.603   M_test_out[4]
    SLICE_X12Y40.CMUX    Topdc                 0.456   M_test_out[4]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X16Y40.D2      net (fanout=1)        1.005   test/N25
    SLICE_X16Y40.D       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X19Y40.AX      net (fanout=2)        0.632   test/M_state_q_FSM_FFd2-In
    SLICE_X19Y40.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_2
                                                       test/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     12.851ns (3.385ns logic, 9.466ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: test/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: test/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X3Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X3Y35.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X3Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X3Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X3Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: test/M_counter_q[7]/CLK
  Logical resource: test/M_counter_q_0/CK
  Location pin: SLICE_X5Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: test/M_counter_q[7]/SR
  Logical resource: test/M_counter_q_0/SR
  Location pin: SLICE_X5Y34.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: test/M_counter_q[7]/CLK
  Logical resource: test/M_counter_q_1/CK
  Location pin: SLICE_X5Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: test/M_counter_q[7]/CLK
  Logical resource: test/M_counter_q_2/CK
  Location pin: SLICE_X5Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.984|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 91231 paths, 0 nets, and 1424 connections

Design statistics:
   Minimum period:  13.984ns{1}   (Maximum frequency:  71.510MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 18 19:11:13 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



