Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 8b46e1cf34804ab9bbb734c6f3783359 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hamming_encoder_behav xil_defaultlib.tb_hamming_encoder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Lenovo/Desktop/hamming code verilog/project_3/project_3.srcs/sources_1/new/HC.v" Line 1. Module hamming_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Lenovo/Desktop/hamming code verilog/project_3/project_3.srcs/sources_1/new/HC.v" Line 1. Module hamming_encoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hamming_encoder
Compiling module xil_defaultlib.tb_hamming_encoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hamming_encoder_behav
