// Seed: 2073241029
module module_0 (
    input tri id_0,
    input wand id_1,
    output supply1 id_2,
    output logic id_3,
    output supply0 id_4,
    input supply1 id_5,
    input uwire id_6,
    input supply0 id_7,
    output tri0 id_8
);
  assign id_8 = 1;
  assign id_2 = 'h0 | id_1 | -1 | id_1 === id_5 | 1 == id_7 | {id_5{id_0}};
  logic [-1 'd0 : ""] id_10;
  always while (id_5) id_3 = id_1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri id_2,
    output supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input supply0 id_6,
    output tri id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wand id_10,
    input tri id_11,
    input wand id_12,
    output uwire id_13,
    output logic id_14,
    input wor id_15,
    input supply0 id_16,
    input tri0 id_17,
    input wire id_18,
    output uwire id_19
);
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_14,
      id_3,
      id_18,
      id_6,
      id_18,
      id_3
  );
  always
  fork
    logic [1 'h0 : -1] id_22, id_23;
    #1 $signed(33);
    ;
    #1 id_14 = 1;
  join : SymbolIdentifier
  assign id_14 = -1;
endmodule
