

================================================================
== Vitis HLS Report for 'load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim'
================================================================
* Date:           Fri May  3 00:25:01 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-4
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      577|      577|  1.923 us|  1.923 us|  577|  577|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_mlp_2_bias_load_mlp_2_bias_dim  |      575|      575|        77|          1|          1|   500|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     2|        -|       -|    -|
|Expression           |        -|     -|        0|    2331|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      90|    -|
|Register             |        -|     -|     1502|      96|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     2|     1502|    2517|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_3ns_6ns_6ns_8_4_1_U206  |mac_muladd_3ns_6ns_6ns_8_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_7ns_7ns_9_4_1_U207  |mac_muladd_3ns_7ns_7ns_9_4_1  |  i0 * i1 + i2|
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+------+------------+------------+
    |       Variable Name       | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+------+------------+------------+
    |add_ln27_1_fu_178_p2       |         +|   0|  0|    16|           9|           1|
    |add_ln27_fu_190_p2         |         +|   0|  0|    10|           3|           1|
    |add_ln29_fu_240_p2         |         +|   0|  0|    14|           7|           1|
    |add_ln31_1_fu_281_p2       |         +|   0|  0|    71|          64|          64|
    |add_ln31_2_fu_313_p2       |         +|   0|  0|    14|           7|           7|
    |icmp_ln27_fu_172_p2        |      icmp|   0|  0|    11|           9|           5|
    |icmp_ln29_fu_196_p2        |      icmp|   0|  0|    10|           7|           6|
    |lshr_ln31_fu_330_p2        |      lshr|   0|  0|  2171|        1024|        1024|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|     2|           1|           1|
    |select_ln27_1_fu_210_p3    |    select|   0|  0|     3|           1|           3|
    |select_ln27_fu_202_p3      |    select|   0|  0|     7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|     2|           1|           2|
    +---------------------------+----------+----+---+------+------------+------------+
    |Total                      |          |   0|  0|  2331|        1134|        1116|
    +---------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_dim_load                |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten207_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_l_load                  |   9|          2|    3|          6|
    |dim_fu_92                                |   9|          2|    7|         14|
    |indvar_flatten207_fu_100                 |   9|          2|    9|         18|
    |l_fu_96                                  |   9|          2|    3|          6|
    |mem_blk_n_AR                             |   9|          2|    1|          2|
    |mem_blk_n_R                              |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  90|         20|   42|         84|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+------+----+------+-----------+
    |                Name               |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------+------+----+------+-----------+
    |add_ln31_3_reg_431                 |     8|   0|     8|          0|
    |ap_CS_fsm                          |     1|   0|     1|          0|
    |ap_done_reg                        |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter10           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter11           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter12           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter13           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter14           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter15           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter16           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter17           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter18           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter19           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter20           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter21           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter22           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter23           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter24           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter25           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter26           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter27           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter28           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter29           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter30           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter31           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter32           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter33           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter34           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter35           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter36           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter37           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter38           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter39           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter40           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter41           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter42           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter43           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter44           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter45           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter46           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter47           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter48           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter49           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter50           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter51           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter52           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter53           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter54           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter55           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter56           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter57           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter58           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter59           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter60           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter61           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter62           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter63           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter64           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter65           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter66           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter67           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter68           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter69           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter7            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter70           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter71           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter72           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter73           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter74           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter75           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter76           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter8            |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter9            |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter75_reg  |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |     1|   0|     1|          0|
    |dim_fu_92                          |     7|   0|     7|          0|
    |indvar_flatten207_fu_100           |     9|   0|     9|          0|
    |l_fu_96                            |     3|   0|     3|          0|
    |lshr_ln31_1_reg_416                |     6|   0|     6|          0|
    |lshr_ln31_1_reg_416_pp0_iter1_reg  |     6|   0|     6|          0|
    |mem_addr_read_reg_452              |  1024|   0|  1024|          0|
    |select_ln27_reg_397                |     7|   0|     7|          0|
    |select_ln27_reg_397_pp0_iter1_reg  |     7|   0|     7|          0|
    |trunc_ln31_1_reg_436               |     6|   0|     6|          0|
    |trunc_ln31_2_reg_457               |    16|   0|    16|          0|
    |trunc_ln31_4_reg_441               |    57|   0|    57|          0|
    |trunc_ln31_reg_412                 |     1|   0|     1|          0|
    |add_ln31_3_reg_431                 |    64|  32|     8|          0|
    |trunc_ln31_1_reg_436               |    64|  32|     6|          0|
    |trunc_ln31_reg_412                 |    64|  32|     1|          0|
    +-----------------------------------+------+----+------+-----------+
    |Total                              |  1502|  96|  1325|          0|
    +-----------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+------+------------+-----------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits |  Protocol  |                       Source Object                       |    C Type    |
+------------------------------+-----+------+------------+-----------------------------------------------------------+--------------+
|ap_clk                        |   in|     1|  ap_ctrl_hs|  load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim|  return value|
|ap_rst                        |   in|     1|  ap_ctrl_hs|  load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim|  return value|
|ap_start                      |   in|     1|  ap_ctrl_hs|  load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim|  return value|
|ap_done                       |  out|     1|  ap_ctrl_hs|  load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim|  return value|
|ap_idle                       |  out|     1|  ap_ctrl_hs|  load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim|  return value|
|ap_ready                      |  out|     1|  ap_ctrl_hs|  load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim|  return value|
|m_axi_mem_AWVALID             |  out|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_AWREADY             |   in|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_AWADDR              |  out|    64|       m_axi|                                                        mem|       pointer|
|m_axi_mem_AWID                |  out|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_AWLEN               |  out|    32|       m_axi|                                                        mem|       pointer|
|m_axi_mem_AWSIZE              |  out|     3|       m_axi|                                                        mem|       pointer|
|m_axi_mem_AWBURST             |  out|     2|       m_axi|                                                        mem|       pointer|
|m_axi_mem_AWLOCK              |  out|     2|       m_axi|                                                        mem|       pointer|
|m_axi_mem_AWCACHE             |  out|     4|       m_axi|                                                        mem|       pointer|
|m_axi_mem_AWPROT              |  out|     3|       m_axi|                                                        mem|       pointer|
|m_axi_mem_AWQOS               |  out|     4|       m_axi|                                                        mem|       pointer|
|m_axi_mem_AWREGION            |  out|     4|       m_axi|                                                        mem|       pointer|
|m_axi_mem_AWUSER              |  out|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_WVALID              |  out|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_WREADY              |   in|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_WDATA               |  out|  1024|       m_axi|                                                        mem|       pointer|
|m_axi_mem_WSTRB               |  out|   128|       m_axi|                                                        mem|       pointer|
|m_axi_mem_WLAST               |  out|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_WID                 |  out|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_WUSER               |  out|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_ARVALID             |  out|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_ARREADY             |   in|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_ARADDR              |  out|    64|       m_axi|                                                        mem|       pointer|
|m_axi_mem_ARID                |  out|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_ARLEN               |  out|    32|       m_axi|                                                        mem|       pointer|
|m_axi_mem_ARSIZE              |  out|     3|       m_axi|                                                        mem|       pointer|
|m_axi_mem_ARBURST             |  out|     2|       m_axi|                                                        mem|       pointer|
|m_axi_mem_ARLOCK              |  out|     2|       m_axi|                                                        mem|       pointer|
|m_axi_mem_ARCACHE             |  out|     4|       m_axi|                                                        mem|       pointer|
|m_axi_mem_ARPROT              |  out|     3|       m_axi|                                                        mem|       pointer|
|m_axi_mem_ARQOS               |  out|     4|       m_axi|                                                        mem|       pointer|
|m_axi_mem_ARREGION            |  out|     4|       m_axi|                                                        mem|       pointer|
|m_axi_mem_ARUSER              |  out|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_RVALID              |   in|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_RREADY              |  out|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_RDATA               |   in|  1024|       m_axi|                                                        mem|       pointer|
|m_axi_mem_RLAST               |   in|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_RID                 |   in|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_RUSER               |   in|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_RRESP               |   in|     2|       m_axi|                                                        mem|       pointer|
|m_axi_mem_BVALID              |   in|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_BREADY              |  out|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_BRESP               |   in|     2|       m_axi|                                                        mem|       pointer|
|m_axi_mem_BID                 |   in|     1|       m_axi|                                                        mem|       pointer|
|m_axi_mem_BUSER               |   in|     1|       m_axi|                                                        mem|       pointer|
|node_mlp_2_bias_in            |   in|    64|     ap_none|                                         node_mlp_2_bias_in|        scalar|
|trunc_ln11                    |   in|     7|     ap_none|                                                 trunc_ln11|        scalar|
|node_mlp_2_bias_V_0_address0  |  out|     8|   ap_memory|                                        node_mlp_2_bias_V_0|         array|
|node_mlp_2_bias_V_0_ce0       |  out|     1|   ap_memory|                                        node_mlp_2_bias_V_0|         array|
|node_mlp_2_bias_V_0_we0       |  out|     1|   ap_memory|                                        node_mlp_2_bias_V_0|         array|
|node_mlp_2_bias_V_0_d0        |  out|    16|   ap_memory|                                        node_mlp_2_bias_V_0|         array|
|node_mlp_2_bias_V_1_address0  |  out|     8|   ap_memory|                                        node_mlp_2_bias_V_1|         array|
|node_mlp_2_bias_V_1_ce0       |  out|     1|   ap_memory|                                        node_mlp_2_bias_V_1|         array|
|node_mlp_2_bias_V_1_we0       |  out|     1|   ap_memory|                                        node_mlp_2_bias_V_1|         array|
|node_mlp_2_bias_V_1_d0        |  out|    16|   ap_memory|                                        node_mlp_2_bias_V_1|         array|
+------------------------------+-----+------+------------+-----------------------------------------------------------+--------------+

