=========================================================
Scheduler report file
Generated by stratus_hls 19.10-p100  (91500.011111)
On:          Fri Jan 15 16:39:43 2021
Project Dir: /home/hanji/stratus/mv1/train_npu/sfu
Module:      float2fix
HLS Config:  DPA
=========================================================
Scheduler report for : _dst_valid                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
dst_valid             2 (1:FALSE)      --              FALSE  float2fix.h,l:12,c:16 -> l:127,c:7                  
                                                                                                                  
src_valid_3d          4 (3:TRUE)       --              FALSE  float2fix.h,l:21,c:19 -> l:130,c:19                 
                                                                                                                  
dst_valid             4 (3:TRUE)       --              FALSE  float2fix.h,l:12,c:16 -> l:130,c:7                  
                                                                                                                  
                                                                                                                  
Scheduler report for : _dst                                                                                       
---------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
dst                   2 (1:FALSE)      --              FALSE  float2fix.h,l:13,c:25 -> l:106,c:7                  
                                                                                                                  
r_max_sig             4 (3:TRUE)       --              FALSE  float2fix.h,l:24,c:31 -> l:112,c:14                 
                                                                                                                  
r_a_m                 4 (3:TRUE)       --              FALSE  float2fix.h,l:25,c:33 -> l:114,c:14                 
                                                                                                                  
r_zero_sig            4 (3:TRUE)       --              FALSE  float2fix.h,l:24,c:19 -> l:110,c:14                 
                                                                                                                  
src_valid_3d          4 (3:TRUE)       --              FALSE  float2fix.h,l:21,c:19 -> l:108,c:15                 
                                                                                                                  
r_a_s                 4 (3:TRUE)       --              FALSE  float2fix.h,l:27,c:24 -> l:117,c:10                 
                                                                                                                  
r_a_m                 4 (3:TRUE)       --              FALSE  float2fix.h,l:25,c:33 -> [l:120,c:13, l:118,c:15]   
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:float2fix.h,l:112,c:14                            
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:float2fix.h,l:110,c:14                            
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:float2fix.h,l:110,c:14                            
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:float2fix.h,l:108,c:15                            
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:float2fix.h,l:118,c:14                            
                                                                                                                  
f:float2fix.h,l:118,  4 (3:TRUE)       --              FALSE  & c:29                                              
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  float2fix.h,l:120,c:11 & operator= @l:118,c:11 & l  
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  float2fix.h,l:120,c:11 & operator= @l:118,c:11 & l  
                                                                                                                  
dst                   4 (3:TRUE)       --              FALSE  float2fix.h,l:13,c:25 -> l:120,c:7 &                
                                                                                                                  
                                                                                                                  
Scheduler report for : _a_m_e_s                                                                                   
-------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
a_m                   2 (1:FALSE)      --              FALSE  float2fix.h,l:25,c:28 -> l:62,c:7                   
                                                                                                                  
a_e                   2 (1:FALSE)      --              FALSE  float2fix.h,l:26,c:27 -> l:63,c:7                   
                                                                                                                  
a_s                   2 (1:FALSE)      --              FALSE  float2fix.h,l:27,c:19 -> l:64,c:7                   
                                                                                                                  
r_in_data             4 (3:TRUE)       --              FALSE  float2fix.h,l:17,c:28                               
                                                                                                                  
src_valid_1d          4 (3:TRUE)       --              FALSE  float2fix.h,l:19,c:19 -> l:66,c:15                  
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  float2fix.h,l:74,c:11 & write @l:69,c:11 & l:66,c:  
                                                                                                                  
a_s                   4 (3:TRUE)       --              FALSE  float2fix.h,l:27,c:19 -> l:74,c:7 &                 
                                                                                                                  
f:float2fix.h,l:73,c  4 (3:TRUE)       --              FALSE  & c:38 & operator= @c:11 & l:68,c:17 & write @c:11  
                                                                                                                  
a_e                   4 (3:TRUE)       --              FALSE  float2fix.h,l:26,c:27 -> l:73,c:7 &                 
                                                                                                                  
f:float2fix.h,l:72,c  4 (3:TRUE)       --              FALSE  & c:25 & operator= @c:11 & l:67,c:17 & write @c:11  
                                                                                                                  
a_m                   4 (3:TRUE)       --              FALSE  float2fix.h,l:25,c:28 -> l:72,c:7 &                 
                                                                                                                  
                                                                                                                  
Scheduler report for : _r_in_data                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
r_in_data             2 (1:FALSE)      --              FALSE  float2fix.h,l:17,c:28 -> l:52,c:7                   
                                                                                                                  
r_in_data             3 (2:FALSE)      --              FALSE  @(f:float2fix.h,l:17,c:28->[l:73,c:13, l:72,c:29,   
                                                                                                                  
src_valid             4 (3:TRUE)       --              FALSE  float2fix.h,l:10,c:15 -> l:54,c:14                  
                                                                                                                  
r_in_data             4 (3:TRUE)       --              FALSE  float2fix.h,l:17,c:28 -> l:55,c:7                   
                                                                                                                  
src                   4 (3:TRUE)       --              FALSE  float2fix.h,l:11,c:24 -> l:55,c:19                  
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  float2fix.h,l:55,c:17 & l:54,c:10                   
                                                                                                                  
r_in_data             4 (3:TRUE)       --              FALSE  float2fix.h,l:17,c:28 -> l:55,c:7 &                 
                                                                                                                  
                                                                                                                  
Scheduler report for : _comb_sig                                                                                  
--------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
a_e                   3 (2:TRUE)       --              FALSE  float2fix.h,l:26,c:27 -> [l:81,c:27, l:83,c:24]     
                                                                                                                  
max_sig               3 (2:TRUE)       --              FALSE  float2fix.h,l:22,c:29 -> l:82,c:27                  
                                                                                                                  
zm_sig                3 (2:TRUE)       --              FALSE  float2fix.h,l:23,c:19 -> l:82,c:7                   
                                                                                                                  
f:float2fix.h,l:81,c  3 (2:TRUE)       --              FALSE  & c:39                                              
                                                                                                                  
max_sig               3 (2:TRUE)       --              FALSE  float2fix.h,l:22,c:29 -> l:81,c:7 &                 
                                                                                                                  
f:float2fix.h,l:83,c  3 (2:TRUE)       --              FALSE  & c:19                                              
                                                                                                                  
shift_num             3 (2:TRUE)       --              FALSE  float2fix.h,l:18,c:27 -> l:83,c:7 &                 
                                                                                                                  
                                                                                                                  
Scheduler report for : _r_a_m                                                                                     
-----------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
r_a_m                 2 (1:FALSE)      --              FALSE  float2fix.h,l:25,c:33 -> l:89,c:7                   
                                                                                                                  
zm_sig                4 (3:TRUE)       --              FALSE  float2fix.h,l:23,c:19 -> l:95,c:14                  
                                                                                                                  
src_valid_2d          4 (3:TRUE)       --              FALSE  float2fix.h,l:20,c:19 -> l:92,c:15                  
                                                                                                                  
a_m                   4 (3:TRUE)       --              FALSE  float2fix.h,l:25,c:28 -> l:99,c:15                  
                                                                                                                  
shift_num             4 (3:TRUE)       --              FALSE  float2fix.h,l:18,c:27 -> l:99,c:29                  
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:float2fix.h,l:95,c:14                             
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:float2fix.h,l:92,c:15                             
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:float2fix.h,l:99,c:26                             
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  float2fix.h,l:99,c:13 & write @l:96,c:13 & l:95,c:  
                                                                                                                  
r_a_m                 4 (3:TRUE)       --              FALSE  float2fix.h,l:25,c:33 -> l:99,c:7 &                 
                                                                                                                  
                                                                                                                  
Scheduler report for : _delay                                                                                     
-----------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
src_valid_1d          2 (1:FALSE)      --              FALSE  float2fix.h,l:19,c:19 -> l:32,c:7                   
                                                                                                                  
src_valid_2d          2 (1:FALSE)      --              FALSE  float2fix.h,l:20,c:19 -> l:33,c:7                   
                                                                                                                  
src_valid_3d          2 (1:FALSE)      --              FALSE  float2fix.h,l:21,c:19 -> l:34,c:7                   
                                                                                                                  
r_a_s                 2 (1:FALSE)      --              FALSE  float2fix.h,l:27,c:24 -> l:35,c:7                   
                                                                                                                  
r_zero_sig            2 (1:FALSE)      --              FALSE  float2fix.h,l:24,c:19 -> l:36,c:7                   
                                                                                                                  
r_max_sig             2 (1:FALSE)      --              FALSE  float2fix.h,l:24,c:31 -> l:37,c:7                   
                                                                                                                  
src_valid_1d          3 (2:FALSE)      --              FALSE  @(f:float2fix.h,l:19,c:19->l:66,c:15) -> l:40,c:7   
                                                                                                                  
src_valid_2d          3 (2:FALSE)      --              FALSE  @(f:float2fix.h,l:20,c:19->l:92,c:15) -> l:41,c:7   
                                                                                                                  
src_valid_1d          4 (3:TRUE)       --              FALSE  float2fix.h,l:19,c:19 -> l:41,c:22                  
                                                                                                                  
src_valid_2d          4 (3:TRUE)       --              FALSE  float2fix.h,l:20,c:19 -> l:42,c:22                  
                                                                                                                  
src_valid             4 (3:TRUE)       --              FALSE  float2fix.h,l:10,c:15 -> l:40,c:22                  
                                                                                                                  
a_s                   4 (3:TRUE)       --              FALSE  float2fix.h,l:27,c:19 -> l:43,c:15                  
                                                                                                                  
max_sig               4 (3:TRUE)       --              FALSE  float2fix.h,l:22,c:29 -> l:45,c:19                  
                                                                                                                  
src_valid_1d          4 (3:TRUE)       --              FALSE  float2fix.h,l:19,c:19 -> l:40,c:7                   
                                                                                                                  
src_valid_2d          4 (3:TRUE)       --              FALSE  float2fix.h,l:20,c:19 -> l:41,c:7                   
                                                                                                                  
src_valid_3d          4 (3:TRUE)       --              FALSE  float2fix.h,l:21,c:19 -> l:42,c:7                   
                                                                                                                  
r_a_s                 4 (3:TRUE)       --              FALSE  float2fix.h,l:27,c:24 -> l:43,c:7                   
                                                                                                                  
r_zero_sig            4 (3:TRUE)       --              FALSE  float2fix.h,l:24,c:19 -> l:44,c:7                   
                                                                                                                  
r_max_sig             4 (3:TRUE)       --              FALSE  float2fix.h,l:24,c:31 -> l:45,c:7                   
                                                                                                                  
                                                                                                                  
