Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: uart_tx.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_tx.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_tx"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : uart_tx
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P3\UART_tx\UART_tx.v" into library work
Parsing module <uart_tx>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart_tx>.
WARNING:HDLCompiler:413 - "C:\Users\saulc\Documents\DispLogicosISE\P3\UART_tx\UART_tx.v" Line 148: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\Users\saulc\Documents\DispLogicosISE\P3\UART_tx\UART_tx.v" Line 153: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_tx>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P3\UART_tx\UART_tx.v".
        TICKS_PER_BIT = 5208
        TICKS_PER_BIT_SIZE = 14
    Found 14-bit register for signal <ticks_counter>.
    Found 4-bit register for signal <tx_bit_counter>.
    Found 8-bit register for signal <tx_reg>.
    Found 5-bit register for signal <currentState>.
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | i_clk (rising_edge)                            |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <ticks_counter[13]_GND_1_o_add_20_OUT> created at line 148.
    Found 4-bit adder for signal <tx_bit_counter[3]_GND_1_o_add_24_OUT> created at line 153.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 14-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 3
 14-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <ticks_counter>: 1 register on signal <ticks_counter>.
The following registers are absorbed into counter <tx_bit_counter>: 1 register on signal <tx_bit_counter>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 14-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 16
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <currentState[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------

Optimizing unit <uart_tx> ...
WARNING:Xst:1293 - FF/Latch <ticks_counter_13> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_tx, actual ratio is 0.
FlipFlop currentState_FSM_FFd2 has been replicated 1 time(s)
FlipFlop currentState_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_tx.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 97
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 12
#      LUT2                        : 4
#      LUT3                        : 4
#      LUT4                        : 2
#      LUT5                        : 12
#      LUT6                        : 35
#      MUXCY                       : 12
#      VCC                         : 1
#      XORCY                       : 13
# FlipFlops/Latches                : 30
#      FD                          : 26
#      FDR                         : 2
#      FDRE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 9
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  11440     0%  
 Number of Slice LUTs:                   70  out of   5720     1%  
    Number used as Logic:                70  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     71
   Number with an unused Flip Flop:      41  out of     71    57%  
   Number with an unused LUT:             1  out of     71     1%  
   Number of fully used LUT-FF pairs:    29  out of     71    40%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    160     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clk                              | BUFGP                  | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.909ns (Maximum Frequency: 203.707MHz)
   Minimum input arrival time before clock: 4.379ns
   Maximum output required time after clock: 6.222ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 4.909ns (frequency: 203.707MHz)
  Total number of paths / destination ports: 634 / 36
-------------------------------------------------------------------------
Delay:               4.909ns (Levels of Logic = 3)
  Source:            ticks_counter_4 (FF)
  Destination:       ticks_counter_2 (FF)
  Source Clock:      i_clk rising
  Destination Clock: i_clk rising

  Data Path: ticks_counter_4 to ticks_counter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  ticks_counter_4 (ticks_counter_4)
     LUT5:I0->O           17   0.254   1.317  ticks_counter_ovf<13>2 (ticks_counter_ovf<13>1)
     LUT5:I3->O           11   0.250   1.039  _n00741 (_n0074)
     LUT6:I5->O            1   0.254   0.000  ticks_counter_2_rstpot (ticks_counter_2_rstpot)
     FD:D                      0.074          ticks_counter_2
    ----------------------------------------
    Total                      4.909ns (1.357ns logic, 3.552ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 38 / 14
-------------------------------------------------------------------------
Offset:              4.379ns (Levels of Logic = 3)
  Source:            i_start (PAD)
  Destination:       tx_reg_0 (FF)
  Destination Clock: i_clk rising

  Data Path: i_start to tx_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.328   1.511  i_start_IBUF (i_start_IBUF)
     LUT5:I1->O            1   0.254   0.958  _n0093_inv1_SW0 (N14)
     LUT6:I2->O            1   0.254   0.000  tx_reg_7_rstpot (tx_reg_7_rstpot)
     FD:D                      0.074          tx_reg_7
    ----------------------------------------
    Total                      4.379ns (1.910ns logic, 2.469ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 8 / 3
-------------------------------------------------------------------------
Offset:              6.222ns (Levels of Logic = 2)
  Source:            currentState_FSM_FFd2 (FF)
  Destination:       o_dout (PAD)
  Source Clock:      i_clk rising

  Data Path: currentState_FSM_FFd2 to o_dout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              26   0.525   1.850  currentState_FSM_FFd2 (currentState_FSM_FFd2)
     LUT5:I0->O            1   0.254   0.681  o_dout1 (o_dout_OBUF)
     OBUF:I->O                 2.912          o_dout_OBUF (o_dout)
    ----------------------------------------
    Total                      6.222ns (3.691ns logic, 2.531ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    4.909|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.41 secs
 
--> 

Total memory usage is 4486256 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

