<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: continuous assignment with delay test
rc: 10 (means success: 0)
should_fail_because: Illegal to procedurally assign to wire, IEEE Table 10-1
tags: 10.3 uvm-req
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-10
top_module: 
type: simulation
mode: simulation
files: <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv</a>
defines: 
time_elapsed: 0.392s
ram usage: 33016 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpna6rfrr_/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-10 <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html#l-8" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv:8</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html#l-8" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv:8</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html#l-8" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv:8</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:11
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:12, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:13
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:14
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:15
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:16
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top, id:17, file:<a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv</a>, line:8, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_assignment: , id:3, line:14
      |vpiBlocking:1
      |vpiLhs:
      \_ref_obj: (w), id:1, line:14
        |vpiName:w
        |vpiFullName:work@top.w
      |vpiRhs:
      \_unsupported_expr: , id:2, line:8
  |vpiPort:
  \_port: (a), id:18, line:8
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:21
      |vpiActual:
      \_logic_net: (a), id:20, line:8
        |vpiName:a
        |vpiFullName:work@top.a
  |vpiPort:
  \_port: (b), id:19, line:8
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:23
      |vpiActual:
      \_logic_net: (b), id:22, line:8
        |vpiName:b
        |vpiFullName:work@top.b
  |vpiNet:
  \_logic_net: (a), id:20, line:8
  |vpiNet:
  \_logic_net: (b), id:22, line:8
  |vpiNet:
  \_logic_net: (w), id:24, line:10
    |vpiName:w
    |vpiFullName:work@top.w
    |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top), id:25, file:<a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv</a>, line:8
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiPort:
  \_port: (a), id:4, line:8, parent:work@top
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:9
      |vpiActual:
      \_logic_net: (a), id:6, line:8, parent:work@top
        |vpiName:a
        |vpiFullName:work@top.a
  |vpiPort:
  \_port: (b), id:5, line:8, parent:work@top
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:10
      |vpiActual:
      \_logic_net: (b), id:7, line:8, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
  |vpiNet:
  \_logic_net: (a), id:6, line:8, parent:work@top
  |vpiNet:
  \_logic_net: (b), id:7, line:8, parent:work@top
  |vpiNet:
  \_logic_net: (w), id:8, line:10, parent:work@top
    |vpiName:w
    |vpiFullName:work@top.w
    |vpiNetType:1

Object: work_top of type 32 @ 8
Object:  of type 24 @ 0
Object:  of type 3 @ 14
Object:  of type 4001 @ 8
%Error: 	! Unhandled type: 4001
Object: w of type 608 @ 14
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 8
Object: a of type 44 @ 8
Object: b of type 44 @ 8
Object: a of type 36 @ 8
Object: b of type 36 @ 8
Object: w of type 36 @ 10
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>