Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: SerialReceiver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SerialReceiver.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SerialReceiver"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : SerialReceiver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\Register_T.vhd" into library work
Parsing entity <Register_T>.
INFO:HDLCompiler:1676 - "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\Register_T.vhd" Line 40. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <register_t>.
Parsing VHDL file "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\Register_D.vhd" into library work
Parsing entity <Register_D>.
Parsing architecture <Behavioral> of entity <register_d>.
Parsing VHDL file "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\ShiftRegister.vhd" into library work
Parsing entity <ShiftRegister>.
Parsing architecture <Behavioral> of entity <shiftregister>.
Parsing VHDL file "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\SerialControl.vhd" into library work
Parsing entity <SerialControl>.
Parsing architecture <Structural> of entity <serialcontrol>.
Parsing VHDL file "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\ParityCheck.vhd" into library work
Parsing entity <ParityCheck>.
Parsing architecture <Behavioral> of entity <paritycheck>.
WARNING:HDLCompiler:946 - "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\ParityCheck.vhd" Line 63: Actual for formal port d is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\Counter3bit.vhd" into library work
Parsing entity <Counter3bit>.
Parsing architecture <Structural> of entity <counter3bit>.
INFO:HDLCompiler:1676 - "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\Counter3bit.vhd" Line 48. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
WARNING:HDLCompiler:946 - "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\Counter3bit.vhd" Line 70: Actual for formal port t is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\Counter3bit.vhd" Line 80: Actual for formal port t is neither a static name nor a globally static expression
Parsing VHDL file "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\SerialReceiver.vhd" into library work
Parsing entity <SerialReceiver>.
Parsing architecture <Structural> of entity <serialreceiver>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SerialReceiver> (architecture <Structural>) from library <work>.

Elaborating entity <SerialControl> (architecture <Structural>) from library <work>.

Elaborating entity <ParityCheck> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Register_D> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Counter3bit> (architecture <Structural>) from library <work>.

Elaborating entity <Register_T> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ShiftRegister> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SerialReceiver>.
    Related source file is "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\SerialReceiver.vhd".
    Summary:
	no macro.
Unit <SerialReceiver> synthesized.

Synthesizing Unit <SerialControl>.
    Related source file is "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\SerialControl.vhd".
    Found 3-bit register for signal <CS>.
    Found finite state machine <FSM_0> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_idle                                     |
    | Power Up State     | state_idle                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <SerialControl> synthesized.

Synthesizing Unit <ParityCheck>.
    Related source file is "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\ParityCheck.vhd".
        WIDTH = 1
    Summary:
Unit <ParityCheck> synthesized.

Synthesizing Unit <Register_D>.
    Related source file is "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\Register_D.vhd".
        WIDTH = 1
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Register_D> synthesized.

Synthesizing Unit <Counter3bit>.
    Related source file is "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\Counter3bit.vhd".
    Summary:
	no macro.
Unit <Counter3bit> synthesized.

Synthesizing Unit <Register_T>.
    Related source file is "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\Register_T.vhd".
        WIDTH = 1
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Register_T> synthesized.

Synthesizing Unit <ShiftRegister>.
    Related source file is "C:\Users\tiago\OneDrive\Documentos\Universidade\LIC\SpaceInvader\VHDL\ShiftRegister.vhd".
        WIDTH = 5
    Found 5-bit register for signal <IQ>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <ShiftRegister> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 1-bit register                                        : 4
 5-bit register                                        : 1
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <CS[1:3]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 state_idle      | 000
 state_key_enrx  | 001
 state_dflag_on  | 011
 state_no_error  | 010
 state_accept_on | 110
-----------------------------

Optimizing unit <SerialReceiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SerialReceiver, actual ratio is 0.
FlipFlop ShiftReg/IQ_4 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <SerialReceiver> :
	Found 2-bit shift register for signal <ShiftReg/IQ_3>.
Unit <SerialReceiver> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11
 Flip-Flops                                            : 11
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SerialReceiver.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 13
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 5
#      LUT3                        : 1
#      LUT4                        : 2
#      LUT5                        : 1
#      LUT6                        : 2
# FlipFlops/Latches                : 12
#      FDC                         : 7
#      FDE                         : 5
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 10
#      IBUF                        : 4
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              11  out of  126800     0%  
 Number of Slice LUTs:                   13  out of  63400     0%  
    Number used as Logic:                12  out of  63400     0%  
    Number used as Memory:                1  out of  19000     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     16
   Number with an unused Flip Flop:       5  out of     16    31%  
   Number with an unused LUT:             3  out of     16    18%  
   Number of fully used LUT-FF pairs:     8  out of     16    50%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    210     5%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SCLK                               | BUFGP                  | 10    |
CLK                                | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.314ns (Maximum Frequency: 761.035MHz)
   Minimum input arrival time before clock: 1.452ns
   Maximum output required time after clock: 1.272ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCLK'
  Clock period: 1.314ns (frequency: 761.035MHz)
  Total number of paths / destination ports: 10 / 8
-------------------------------------------------------------------------
Delay:               1.314ns (Levels of Logic = 0)
  Source:            ShiftReg/Mshreg_IQ_3 (FF)
  Destination:       ShiftReg/IQ_3 (FF)
  Source Clock:      SCLK rising
  Destination Clock: SCLK rising

  Data Path: ShiftReg/Mshreg_IQ_3 to ShiftReg/IQ_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.306   0.000  ShiftReg/Mshreg_IQ_3 (ShiftReg/Mshreg_IQ_3)
     FDE:D                     0.008          ShiftReg/IQ_3
    ----------------------------------------
    Total                      1.314ns (1.314ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.000ns (frequency: 999.600MHz)
  Total number of paths / destination ports: 8 / 3
-------------------------------------------------------------------------
Delay:               1.000ns (Levels of Logic = 1)
  Source:            SerialCtrl/CS_FSM_FFd2 (FF)
  Destination:       SerialCtrl/CS_FSM_FFd1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: SerialCtrl/CS_FSM_FFd2 to SerialCtrl/CS_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.534  SerialCtrl/CS_FSM_FFd2 (SerialCtrl/CS_FSM_FFd2)
     LUT4:I1->O            1   0.097   0.000  SerialCtrl/CS_FSM_FFd1-In1 (SerialCtrl/CS_FSM_FFd1-In)
     FDC:D                     0.008          SerialCtrl/CS_FSM_FFd1
    ----------------------------------------
    Total                      1.000ns (0.466ns logic, 0.534ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.495ns (Levels of Logic = 2)
  Source:            SDX (PAD)
  Destination:       ParityChk/RegisterD/Q_0 (FF)
  Destination Clock: SCLK rising

  Data Path: SDX to ParityChk/RegisterD/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.389  SDX_IBUF (SDX_IBUF)
     LUT2:I0->O            1   0.097   0.000  ParityChk/Mxor_Q[0]_Data[0]_XOR_4_o_xo<0>1 (ParityChk/Q[0]_Data[0]_XOR_4_o)
     FDC:D                     0.008          ParityChk/RegisterD/Q_0
    ----------------------------------------
    Total                      0.495ns (0.106ns logic, 0.389ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 8 / 6
-------------------------------------------------------------------------
Offset:              1.452ns (Levels of Logic = 3)
  Source:            SS (PAD)
  Destination:       SerialCtrl/CS_FSM_FFd2 (FF)
  Destination Clock: CLK rising

  Data Path: SS to SerialCtrl/CS_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.693  SS_IBUF (SS_IBUF)
     LUT5:I0->O            1   0.097   0.556  SerialCtrl/CS_FSM_FFd2-In_SW0_SW1 (N3)
     LUT6:I2->O            1   0.097   0.000  SerialCtrl/CS_FSM_FFd2-In (SerialCtrl/CS_FSM_FFd2-In)
     FDC:D                     0.008          SerialCtrl/CS_FSM_FFd2
    ----------------------------------------
    Total                      1.452ns (0.203ns logic, 1.249ns route)
                                       (14.0% logic, 86.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SCLK'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            ShiftReg/IQ_3 (FF)
  Destination:       D<3> (PAD)
  Source Clock:      SCLK rising

  Data Path: ShiftReg/IQ_3 to D<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.361   0.283  ShiftReg/IQ_3 (ShiftReg/IQ_3)
     OBUF:I->O                 0.000          D_3_OBUF (D<3>)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.272ns (Levels of Logic = 2)
  Source:            SerialCtrl/CS_FSM_FFd2 (FF)
  Destination:       DXval (PAD)
  Source Clock:      CLK rising

  Data Path: SerialCtrl/CS_FSM_FFd2 to DXval
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.534  SerialCtrl/CS_FSM_FFd2 (SerialCtrl/CS_FSM_FFd2)
     LUT3:I0->O            1   0.097   0.279  SerialCtrl/CS_FSM_FFd2-In31 (DXval_OBUF)
     OBUF:I->O                 0.000          DXval_OBUF (DXval)
    ----------------------------------------
    Total                      1.272ns (0.458ns logic, 0.814ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.000|         |         |         |
SCLK           |    1.817|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.507|         |         |         |
SCLK           |    1.314|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.70 secs
 
--> 

Total memory usage is 4625844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

