--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml x7seg_top.twx x7seg_top.ncd -o x7seg_top.twr x7seg_top.pcf
-ucf x7seg_pin.ucf

Design file:              x7seg_top.ncd
Physical constraint file: x7seg_top.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a_to_g<0>   |   11.488(R)|mclk_BUFGP        |   0.000|
a_to_g<2>   |    9.658(R)|mclk_BUFGP        |   0.000|
a_to_g<5>   |   11.095(R)|mclk_BUFGP        |   0.000|
a_to_g<6>   |   11.500(R)|mclk_BUFGP        |   0.000|
an<0>       |   12.182(R)|mclk_BUFGP        |   0.000|
an<1>       |   11.086(R)|mclk_BUFGP        |   0.000|
an<2>       |   11.095(R)|mclk_BUFGP        |   0.000|
an<3>       |   12.194(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    4.351|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 20 09:46:54 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4474 MB



