Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Mar 26 13:21:08 2023
| Host         : HPLaptopKawser running 64-bit major release  (build 9200)
| Command      : report_drc -file uBlaze_pong_im_gen_wrapper_drc_routed.rpt -pb uBlaze_pong_im_gen_wrapper_drc_routed.pb -rpx uBlaze_pong_im_gen_wrapper_drc_routed.rpx
| Design       : uBlaze_pong_im_gen_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 30
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 1          |
| PDRC-153  | Warning  | Gated clock check          | 9          |
| REQP-1840 | Warning  | RAMB18 async control check | 20         |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]_i_1_n_0 is a gated clock net sourced by a combinational pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]_i_1/O, cell uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/data_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[7]_i_1__0_n_0 is a gated clock net sourced by a combinational pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[7]_i_1__0/O, cell uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard2/data_reg[7]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_2_n_0 is a gated clock net sourced by a combinational pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_2/O, cell uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[3]/G0 is a gated clock net sourced by a combinational pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[3]/L3_2/O, cell uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[3]/L3_2 (in uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[3] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[4]/G0 is a gated clock net sourced by a combinational pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[4]/L3_2/O, cell uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[4]/L3_2 (in uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[4] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[5]/G0 is a gated clock net sourced by a combinational pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[5]/L3_2/O, cell uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[5]/L3_2 (in uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[5] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[6]/G0 is a gated clock net sourced by a combinational pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[6]/L3_2/O, cell uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[6]/L3_2 (in uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[6] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[7]/G0 is a gated clock net sourced by a combinational pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[7]/L3_2/O, cell uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[7]/L3_2 (in uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[7] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[9]/G0 is a gated clock net sourced by a combinational pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[9]/L3_2/O, cell uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[9]/L3_2 (in uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/y_pad_next_l_reg[9] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRARDADDR[4] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[0]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRARDADDR[5] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[1]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRARDADDR[5] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[1]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRARDADDR[6] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[2]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRARDADDR[6] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[2]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRARDADDR[6] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[2]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRARDADDR[7] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[3]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRARDADDR[7] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[3]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRARDADDR[7] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[3]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRARDADDR[7] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[3]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRBWRADDR[4] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[0]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRBWRADDR[5] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[1]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRBWRADDR[5] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[1]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRBWRADDR[6] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[2]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRBWRADDR[6] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[2]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRBWRADDR[6] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[2]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRBWRADDR[7] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[3]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRBWRADDR[7] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[3]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRBWRADDR[7] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[3]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep has an input control pin uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep/ADDRBWRADDR[7] (net: uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/ADDRARDADDR[3]) which is driven by a register (uBlaze_pong_im_gen_i/pong_image_gen_0/inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/vga_cont0/row_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


