---
layout: default
title: çŠ¶æ…‹é·ç§»å›³ã¨çŠ¶æ…‹è¡¨
---

# ğŸ”„ çŠ¶æ…‹é·ç§»å›³ã¨çŠ¶æ…‹è¡¨ï½œ*State Diagrams and Transition Tables*

---

## ğŸ“˜ çŠ¶æ…‹ã®å¯è¦–åŒ–ã¨ã¯ï¼Ÿï½œ*What is State Visualization?*

FSMè¨­è¨ˆã§ã¯ã€ã¾ãš**çŠ¶æ…‹ã¨ãã®é·ç§»é–¢ä¿‚ã‚’æ˜ç¤ºçš„ã«å¯è¦–åŒ–**ã™ã‚‹ã“ã¨ãŒé‡è¦ã§ã™ã€‚  
*In FSM design, it is crucial to explicitly visualize states and their transitions.*  

è¦–è¦šçš„ã«ç¢ºèªã™ã‚‹ã“ã¨ã§ã€**è¨­è¨ˆãƒŸã‚¹ã®æ—©æœŸç™ºè¦‹ã¨è«–ç†ã®æ•´ç†**ãŒå®¹æ˜“ã«ãªã‚Šã¾ã™ã€‚  
*Visualization helps catch design errors early and organize logic clearly.*

---

## ğŸŒ€ çŠ¶æ…‹é·ç§»å›³ï½œ*State Diagram*

çŠ¶æ…‹é·ç§»å›³ã¯ã€**çŠ¶æ…‹ãƒãƒ¼ãƒ‰ã¨é·ç§»çŸ¢å°**ã§æ§‹æˆã•ã‚Œã‚‹æ§‹é€ å›³ã§ã™ã€‚  
*A state diagram consists of **nodes (states)** and **directed edges (transitions).***

> âš ï¸ ã“ã®ãƒšãƒ¼ã‚¸ã§ã¯Mermaidãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆã¯è¡¨ç¤ºã•ã‚Œã¾ã›ã‚“  
> ğŸ‘‰ **ä»¥ä¸‹ã®ãƒªãƒ³ã‚¯ã‹ã‚‰GitHubã§è¦–è¦šåŒ–è¡¨ç¤ºã‚’ã”ç¢ºèªãã ã•ã„ï¼š**  
> [ğŸ“ GitHubã§Mermaidãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆã‚’è¦‹ã‚‹](https://github.com/Samizo-AITL/Edusemi-v4x/blob/main/d_chapter8_fsm_design_basics/fsm_state_transition.md)

```mermaid
stateDiagram-v2
    [*] --> IDLE
    IDLE --> WAIT_ACK : start
    WAIT_ACK --> DONE : ack_received
    DONE --> [*]
```

- **ãƒãƒ¼ãƒ‰ï½œ*Node***ï¼šIDLEã€WAIT_ACKã€DONE  
- **çŸ¢å°ï½œ*Arrow***ï¼šé·ç§»ã‚’è¡¨ã™ï¼ˆãƒˆãƒªã‚¬æ¡ä»¶ä»˜ãï¼‰  
  *Arrows represent transitions with trigger conditions.*

ğŸ›  **ä½œå›³ãƒ„ãƒ¼ãƒ«ä¾‹ï½œ*Diagram Tools***  
| ç¨®é¡ï½œ*Type* | ãƒ„ãƒ¼ãƒ«ä¾‹ï½œ*Examples* |
|-------------|----------------|
| ãƒ†ã‚­ã‚¹ãƒˆç³»ï½œ*Text-based* | PlantUMLã€Mermaid |
| GUIç³»ï½œ*Graphical* | Logisimã€Graphviz |

---

## ğŸ—‚ çŠ¶æ…‹é·ç§»è¡¨ï½œ*State Transition Table*

çŠ¶æ…‹é·ç§»è¡¨ã¯ã€**çŠ¶æ…‹ãƒ»å…¥åŠ›ãƒ»æ¬¡çŠ¶æ…‹ãƒ»å‡ºåŠ›**ã‚’æ˜ç¤ºçš„ã«ã¾ã¨ã‚ãŸè¡¨å½¢å¼ã®ä»•æ§˜æ›¸ã§ã™ã€‚  
*It is a table showing the relationship between current state, input, next state, and output.*

| **ç¾åœ¨ã®çŠ¶æ…‹ï½œ*Current State*** | **å…¥åŠ›ï½œ*Input*** | **æ¬¡ã®çŠ¶æ…‹ï½œ*Next State*** | **å‡ºåŠ›ï½œ*Output*** |
|-------------------|---------------|------------------|----------------|
| IDLE              | 0             | IDLE             | 0              |
| IDLE              | 1             | WAIT_ACK         | 0              |
| WAIT_ACK          | 0             | WAIT_ACK         | 0              |
| WAIT_ACK          | 1             | DONE             | 1              |
| DONE              | X             | IDLE             | 0              |

ğŸ“Œ `X` ã¯**ãƒ‰ãƒ³ãƒˆã‚±ã‚¢ï¼ˆDon't Careï¼‰**ã‚’æ„å‘³ã—ã¾ã™ã€‚  
*`X` indicates a â€œdonâ€™t careâ€ condition.*

---

## ğŸ”§ è¨­è¨ˆæ¼”ç¿’ã®ã™ã™ã‚æ–¹ï½œ*Recommended Design Steps*

1. çŠ¶æ…‹ã‚’æ´—ã„å‡ºã™ï¼ˆä¾‹ï¼šIDLEã€WAITã€DONEï¼‰  
   *List functional states (e.g., IDLE, WAIT, DONE)*  
2. çŠ¶æ…‹é·ç§»å›³ã‚’æãï¼ˆæ¡ä»¶ä»˜ãçŸ¢å°ï¼‰  
   *Draw a state diagram with conditional transitions*  
3. çŠ¶æ…‹é·ç§»è¡¨ã«æ•´ç†  
   *Organize behavior into a state table*  
4. HDLï¼ˆVerilogï¼‰ã§ã‚³ãƒ¼ãƒ‡ã‚£ãƒ³ã‚°ï¼ˆæ¬¡ç¯€ã§è§£èª¬ï¼‰  
   *Implement with Verilog (explained in the next section)*  

---

## ğŸ“ æ•™æçš„æ„ç¾©ï½œ*Educational Significance*

| å­¦ç¿’ãƒã‚¤ãƒ³ãƒˆï½œ*Learning Point* | å†…å®¹ï½œ*Details* |
|------------------|-----------------------------|
| **è¦–è¦šåŒ–åŠ›** | è¨­è¨ˆæ„å›³ã‚’å›³ã‚„è¡¨ã§å…±æœ‰ã—ã‚„ã™ããªã‚‹ <br>*Improves communication of design intent with diagrams and tables* |
| **è«–ç†æ•´ç†** | å®Ÿè£…å‰ã«å‹•ä½œä»•æ§˜ã‚’æ˜ç¢ºåŒ– <br>*Defines functional behavior clearly before implementation* |
| **å®Ÿè£…æ”¯æ´** | Verilogè¨˜è¿°ã®ä¸‹åœ°ã‚’å½¢æˆ <br>*Provides a solid foundation for FSM coding in Verilog* |

---

## â­ï¸ æ¬¡ã®ç¯€ã¸ï½œ*Next Section*  
[`fsm_hdl_description.md`](./fsm_hdl_description.md)ï¼šçŠ¶æ…‹é·ç§»ã®Verilogè¨˜è¿°ï½œ*FSM Implementation in Verilog*

---

### ğŸ” å¿œç”¨ç·¨ ç¬¬8ç« ï¼šFSMè¨­è¨ˆï¼ˆæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ï¼‰ï½œ*Applied Chapter 8: FSM Design*  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œ*Go to Chapter*](./README.md)
