<stg><name>findMax_Block_codeRe</name>


<trans_list>

<trans id="394" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="11" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="14" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="16" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="17" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="20" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="22" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="24" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="25" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="18432" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:0  call void (...)* @_ssdm_op_SpecInterface(i18432* %digi_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="18432" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:1  call void (...)* @_ssdm_op_SpecInterface(i18432* %digi_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="18432" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:2  call void (...)* @_ssdm_op_SpecInterface(i18432* %scalar_digi, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="18432" op_0_bw="18432" op_1_bw="18432">
<![CDATA[
hls_label_0_begin:3  %scalar_digi_read = call i18432 @_ssdm_op_Read.ap_fifo.i18432P(i18432* %scalar_digi)

]]></Node>
<StgValue><ssdm name="scalar_digi_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="18432" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:4  call void (...)* @_ssdm_op_SpecInterface(i18432* %digi_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="18432" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:5  call void (...)* @_ssdm_op_SpecInterface(i18432* %digi_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="18432" op_2_bw="18432">
<![CDATA[
hls_label_0_begin:6  call void @_ssdm_op_Write.ap_fifo.i18432P(i18432* %digi_out, i18432 %scalar_digi_read)

]]></Node>
<StgValue><ssdm name="write_ln25"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:7  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:8  br label %0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %nstrip_0_i_i_0_i_i = phi i9 [ 2, %hls_label_0_begin ], [ %add_ln30, %._crit_edge.i.i.0.i.i ]

]]></Node>
<StgValue><ssdm name="nstrip_0_i_i_0_i_i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln30 = icmp eq i9 %nstrip_0_i_i_0_i_i, -128

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 382, i64 382, i64 382)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30, label %hls_label_0, label %.preheader4.i.i.0.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.i.i.0.i.i.preheader:0  br label %.preheader4.i.i.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_i_i)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:1  %tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4.i.i.0.i.i:0  %current_nhits_0_i_i_s = phi i32 [ %current_nhits_1_i_i_s, %3 ], [ 0, %.preheader4.i.i.0.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="current_nhits_0_i_i_s"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4.i.i.0.i.i:1  %win_nstrip_0_i_i_0_i = phi i3 [ %add_ln32, %3 ], [ -1, %.preheader4.i.i.0.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="win_nstrip_0_i_i_0_i"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="3">
<![CDATA[
.preheader4.i.i.0.i.i:2  %sext_ln32 = sext i3 %win_nstrip_0_i_i_0_i to i9

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4.i.i.0.i.i:3  %icmp_ln32 = icmp eq i3 %win_nstrip_0_i_i_0_i, 2

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.i.i.0.i.i:4  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.i.i.0.i.i:5  br i1 %icmp_ln32, label %2, label %.preheader.preheader.i.i.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.i.i.0.i.i:0  %add_ln34 = add i9 %nstrip_0_i_i_0_i_i, %sext_ln32

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i.0.i.i:1  %zext_ln15 = zext i9 %add_ln34 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i.0.i.i:2  br label %.preheader.i.i.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln38 = icmp sgt i32 %current_nhits_0_i_i_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln38, label %1, label %._crit_edge.i.i.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
<literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %max_0, i32 %current_nhits_0_i_i_s)

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
<literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i9P(i9* %max_1, i9 %nstrip_0_i_i_0_i_i)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
<literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i6P(i6* %max_2, i6 1)

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
<literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.i.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.i.i.0.i.i:0  %add_ln30 = add i9 %nstrip_0_i_i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.0.i.i:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i.0.i.i:0  %current_nhits_1_i_i_s = phi i32 [ %select_ln35, %4 ], [ %current_nhits_0_i_i_s, %.preheader.preheader.i.i.0.i.i ]

]]></Node>
<StgValue><ssdm name="current_nhits_1_i_i_s"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i.i.0.i.i:1  %layer_assign = phi i3 [ %add_ln33, %4 ], [ 1, %.preheader.preheader.i.i.0.i.i ]

]]></Node>
<StgValue><ssdm name="layer_assign"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i.i.0.i.i:2  %icmp_ln33 = icmp eq i3 %layer_assign, -1

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i.0.i.i:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.0.i.i:4  br i1 %icmp_ln33, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="15" op_1_bw="3" op_2_bw="12">
<![CDATA[
:0  %shl_ln = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %layer_assign, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="15">
<![CDATA[
:1  %zext_ln15_1 = zext i15 %shl_ln to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
:2  %shl_ln15_1 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %layer_assign, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="13">
<![CDATA[
:3  %zext_ln15_2 = zext i13 %shl_ln15_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %sub_ln15 = sub i16 %zext_ln15_1, %zext_ln15_2

]]></Node>
<StgValue><ssdm name="sub_ln15"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln15 = add i16 %sub_ln15, -3457

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %or_ln15 = or i16 %add_ln15, 384

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %add_ln35_8 = add i16 %zext_ln15, %or_ln15

]]></Node>
<StgValue><ssdm name="add_ln35_8"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:8  %tmp = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %scalar_digi_read, i16 %add_ln35_8)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %add_ln35 = add nsw i32 %current_nhits_1_i_i_s, 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %select_ln35 = select i1 %tmp, i32 %add_ln35, i32 %current_nhits_1_i_i_s

]]></Node>
<StgValue><ssdm name="select_ln35"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  %add_ln33 = add i3 %layer_assign, 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader.i.i.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %add_ln32 = add i3 %win_nstrip_0_i_i_0_i, 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader4.i.i.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %nstrip_0_i_i_1_i_i = phi i9 [ 2, %hls_label_0 ], [ %add_ln30_1, %._crit_edge.i.i.1.i.i ]

]]></Node>
<StgValue><ssdm name="nstrip_0_i_i_1_i_i"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln30_1 = icmp eq i9 %nstrip_0_i_i_1_i_i, -128

]]></Node>
<StgValue><ssdm name="icmp_ln30_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 382, i64 382, i64 382)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_1, label %hls_label_01, label %.preheader4.i.i.1.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.i.i.1.i.i.preheader:0  br label %.preheader4.i.i.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_01:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_1_i_i)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_01:1  %tmp_2_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
hls_label_01:2  br label %10

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4.i.i.1.i.i:0  %current_nhits_0_i_i_1 = phi i32 [ %current_nhits_1_i_i_1, %8 ], [ 0, %.preheader4.i.i.1.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="current_nhits_0_i_i_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4.i.i.1.i.i:1  %win_nstrip_0_i_i_1_i = phi i3 [ %add_ln32_1, %8 ], [ -1, %.preheader4.i.i.1.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="win_nstrip_0_i_i_1_i"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="3">
<![CDATA[
.preheader4.i.i.1.i.i:2  %sext_ln32_1 = sext i3 %win_nstrip_0_i_i_1_i to i9

]]></Node>
<StgValue><ssdm name="sext_ln32_1"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4.i.i.1.i.i:3  %icmp_ln32_1 = icmp eq i3 %win_nstrip_0_i_i_1_i, 2

]]></Node>
<StgValue><ssdm name="icmp_ln32_1"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.i.i.1.i.i:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.i.i.1.i.i:5  br i1 %icmp_ln32_1, label %7, label %.preheader.preheader.i.i.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.i.i.1.i.i:0  %add_ln34_1 = add i9 %nstrip_0_i_i_1_i_i, %sext_ln32_1

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i.1.i.i:1  %zext_ln35 = zext i9 %add_ln34_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader.i.i.1.i.i:2  %add_ln35_9 = add i13 %zext_ln35, -2689

]]></Node>
<StgValue><ssdm name="add_ln35_9"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="13">
<![CDATA[
.preheader.preheader.i.i.1.i.i:3  %sext_ln35 = sext i13 %add_ln35_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i.1.i.i:4  br label %.preheader.i.i.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln38_1 = icmp sgt i32 %current_nhits_0_i_i_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln38_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln38_1, label %6, label %._crit_edge.i.i.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
<literal name="icmp_ln38_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %max_0, i32 %current_nhits_0_i_i_1)

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
<literal name="icmp_ln38_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i9P(i9* %max_1, i9 %nstrip_0_i_i_1_i_i)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
<literal name="icmp_ln38_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i6P(i6* %max_2, i6 2)

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
<literal name="icmp_ln38_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.i.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.i.i.1.i.i:0  %add_ln30_1 = add i9 %nstrip_0_i_i_1_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.1.i.i:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i.1.i.i:0  %current_nhits_1_i_i_1 = phi i32 [ %select_ln35_1, %9 ], [ %current_nhits_0_i_i_1, %.preheader.preheader.i.i.1.i.i ]

]]></Node>
<StgValue><ssdm name="current_nhits_1_i_i_1"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i.i.1.i.i:1  %layer_assign_1 = phi i3 [ %add_ln33_1, %9 ], [ 1, %.preheader.preheader.i.i.1.i.i ]

]]></Node>
<StgValue><ssdm name="layer_assign_1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i.i.1.i.i:2  %icmp_ln33_1 = icmp eq i3 %layer_assign_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln33_1"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i.1.i.i:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.1.i.i:4  br i1 %icmp_ln33_1, label %8, label %9

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="15" op_1_bw="3" op_2_bw="12">
<![CDATA[
:0  %shl_ln15_2 = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %layer_assign_1, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_2"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="15">
<![CDATA[
:1  %zext_ln15_3 = zext i15 %shl_ln15_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
:2  %shl_ln15_3 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %layer_assign_1, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_3"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="13">
<![CDATA[
:3  %zext_ln15_4 = zext i13 %shl_ln15_3 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_4"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %sub_ln15_1 = sub i16 %zext_ln15_3, %zext_ln15_4

]]></Node>
<StgValue><ssdm name="sub_ln15_1"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln35_10 = add i16 %sub_ln15_1, %sext_ln35

]]></Node>
<StgValue><ssdm name="add_ln35_10"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:6  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %scalar_digi_read, i16 %add_ln35_10)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln35_1 = add nsw i32 %current_nhits_1_i_i_1, 1

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %select_ln35_1 = select i1 %tmp_1, i32 %add_ln35_1, i32 %current_nhits_1_i_i_1

]]></Node>
<StgValue><ssdm name="select_ln35_1"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %add_ln33_1 = add i3 %layer_assign_1, 1

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i.i.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %add_ln32_1 = add i3 %win_nstrip_0_i_i_1_i, 1

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader4.i.i.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %nstrip_0_i_i_2_i_i = phi i9 [ 2, %hls_label_01 ], [ %add_ln30_2, %._crit_edge.i.i.2.i.i ]

]]></Node>
<StgValue><ssdm name="nstrip_0_i_i_2_i_i"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln30_2 = icmp eq i9 %nstrip_0_i_i_2_i_i, -128

]]></Node>
<StgValue><ssdm name="icmp_ln30_2"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 382, i64 382, i64 382)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_2, label %hls_label_02, label %.preheader4.i.i.2.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.i.i.2.i.i.preheader:0  br label %.preheader4.i.i.2.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_02:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_2_i_i)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_02:1  %tmp_4_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
hls_label_02:2  br label %15

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4.i.i.2.i.i:0  %current_nhits_0_i_i_2 = phi i32 [ %current_nhits_1_i_i_2, %13 ], [ 0, %.preheader4.i.i.2.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="current_nhits_0_i_i_2"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4.i.i.2.i.i:1  %win_nstrip_0_i_i_2_i = phi i3 [ %add_ln32_2, %13 ], [ -1, %.preheader4.i.i.2.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="win_nstrip_0_i_i_2_i"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="3">
<![CDATA[
.preheader4.i.i.2.i.i:2  %sext_ln32_2 = sext i3 %win_nstrip_0_i_i_2_i to i9

]]></Node>
<StgValue><ssdm name="sext_ln32_2"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4.i.i.2.i.i:3  %icmp_ln32_2 = icmp eq i3 %win_nstrip_0_i_i_2_i, 2

]]></Node>
<StgValue><ssdm name="icmp_ln32_2"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.i.i.2.i.i:4  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.i.i.2.i.i:5  br i1 %icmp_ln32_2, label %12, label %.preheader.preheader.i.i.2.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.i.i.2.i.i:0  %add_ln34_2 = add i9 %nstrip_0_i_i_2_i_i, %sext_ln32_2

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i.2.i.i:1  %zext_ln35_1 = zext i9 %add_ln34_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader.i.i.2.i.i:2  %add_ln35_11 = add i13 %zext_ln35_1, -2305

]]></Node>
<StgValue><ssdm name="add_ln35_11"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="13">
<![CDATA[
.preheader.preheader.i.i.2.i.i:3  %sext_ln35_1 = sext i13 %add_ln35_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln35_1"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i.2.i.i:4  br label %.preheader.i.i.2.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln38_2 = icmp sgt i32 %current_nhits_0_i_i_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln38_2"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln38_2, label %11, label %._crit_edge.i.i.2.i.i

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
<literal name="icmp_ln38_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %max_0, i32 %current_nhits_0_i_i_2)

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
<literal name="icmp_ln38_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i9P(i9* %max_1, i9 %nstrip_0_i_i_2_i_i)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
<literal name="icmp_ln38_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i6P(i6* %max_2, i6 3)

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
<literal name="icmp_ln38_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.i.2.i.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.i.i.2.i.i:0  %add_ln30_2 = add i9 %nstrip_0_i_i_2_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.2.i.i:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i.2.i.i:0  %current_nhits_1_i_i_2 = phi i32 [ %select_ln35_2, %14 ], [ %current_nhits_0_i_i_2, %.preheader.preheader.i.i.2.i.i ]

]]></Node>
<StgValue><ssdm name="current_nhits_1_i_i_2"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i.i.2.i.i:1  %layer_assign_2 = phi i3 [ %add_ln33_2, %14 ], [ 1, %.preheader.preheader.i.i.2.i.i ]

]]></Node>
<StgValue><ssdm name="layer_assign_2"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i.i.2.i.i:2  %icmp_ln33_2 = icmp eq i3 %layer_assign_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln33_2"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i.2.i.i:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.2.i.i:4  br i1 %icmp_ln33_2, label %13, label %14

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="15" op_0_bw="15" op_1_bw="3" op_2_bw="12">
<![CDATA[
:0  %shl_ln15_4 = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %layer_assign_2, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_4"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="15">
<![CDATA[
:1  %zext_ln15_5 = zext i15 %shl_ln15_4 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_5"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
:2  %shl_ln15_5 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %layer_assign_2, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_5"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="13">
<![CDATA[
:3  %zext_ln15_6 = zext i13 %shl_ln15_5 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_6"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %sub_ln15_2 = sub i16 %zext_ln15_5, %zext_ln15_6

]]></Node>
<StgValue><ssdm name="sub_ln15_2"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln35_12 = add i16 %sub_ln15_2, %sext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_12"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:6  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %scalar_digi_read, i16 %add_ln35_12)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln35_2 = add nsw i32 %current_nhits_1_i_i_2, 1

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %select_ln35_2 = select i1 %tmp_2, i32 %add_ln35_2, i32 %current_nhits_1_i_i_2

]]></Node>
<StgValue><ssdm name="select_ln35_2"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %add_ln33_2 = add i3 %layer_assign_2, 1

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i.i.2.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %add_ln32_2 = add i3 %win_nstrip_0_i_i_2_i, 1

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader4.i.i.2.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %nstrip_0_i_i_3_i_i = phi i9 [ 2, %hls_label_02 ], [ %add_ln30_3, %._crit_edge.i.i.3.i.i ]

]]></Node>
<StgValue><ssdm name="nstrip_0_i_i_3_i_i"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln30_3 = icmp eq i9 %nstrip_0_i_i_3_i_i, -128

]]></Node>
<StgValue><ssdm name="icmp_ln30_3"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 382, i64 382, i64 382)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_3, label %hls_label_03, label %.preheader4.i.i.3.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.i.i.3.i.i.preheader:0  br label %.preheader4.i.i.3.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_03:0  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_4_i_i)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_03:1  %tmp_6_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
hls_label_03:2  br label %20

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4.i.i.3.i.i:0  %current_nhits_0_i_i_3 = phi i32 [ %current_nhits_1_i_i_3, %18 ], [ 0, %.preheader4.i.i.3.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="current_nhits_0_i_i_3"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4.i.i.3.i.i:1  %win_nstrip_0_i_i_3_i = phi i3 [ %add_ln32_3, %18 ], [ -1, %.preheader4.i.i.3.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="win_nstrip_0_i_i_3_i"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="3">
<![CDATA[
.preheader4.i.i.3.i.i:2  %sext_ln32_3 = sext i3 %win_nstrip_0_i_i_3_i to i9

]]></Node>
<StgValue><ssdm name="sext_ln32_3"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4.i.i.3.i.i:3  %icmp_ln32_3 = icmp eq i3 %win_nstrip_0_i_i_3_i, 2

]]></Node>
<StgValue><ssdm name="icmp_ln32_3"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.i.i.3.i.i:4  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.i.i.3.i.i:5  br i1 %icmp_ln32_3, label %17, label %.preheader.preheader.i.i.3.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.i.i.3.i.i:0  %add_ln34_3 = add i9 %nstrip_0_i_i_3_i_i, %sext_ln32_3

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i.3.i.i:1  %zext_ln35_2 = zext i9 %add_ln34_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader.i.i.3.i.i:2  %add_ln35_13 = add i12 %zext_ln35_2, -1921

]]></Node>
<StgValue><ssdm name="add_ln35_13"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="12">
<![CDATA[
.preheader.preheader.i.i.3.i.i:3  %sext_ln35_2 = sext i12 %add_ln35_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln35_2"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i.3.i.i:4  br label %.preheader.i.i.3.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln38_3 = icmp sgt i32 %current_nhits_0_i_i_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln38_3"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln38_3, label %16, label %._crit_edge.i.i.3.i.i

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
<literal name="icmp_ln38_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %max_0, i32 %current_nhits_0_i_i_3)

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
<literal name="icmp_ln38_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i9P(i9* %max_1, i9 %nstrip_0_i_i_3_i_i)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
<literal name="icmp_ln38_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i6P(i6* %max_2, i6 4)

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
<literal name="icmp_ln38_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.i.3.i.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.i.i.3.i.i:0  %add_ln30_3 = add i9 %nstrip_0_i_i_3_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.3.i.i:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i.3.i.i:0  %current_nhits_1_i_i_3 = phi i32 [ %select_ln35_3, %19 ], [ %current_nhits_0_i_i_3, %.preheader.preheader.i.i.3.i.i ]

]]></Node>
<StgValue><ssdm name="current_nhits_1_i_i_3"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i.i.3.i.i:1  %layer_assign_3 = phi i3 [ %add_ln33_3, %19 ], [ 1, %.preheader.preheader.i.i.3.i.i ]

]]></Node>
<StgValue><ssdm name="layer_assign_3"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i.i.3.i.i:2  %icmp_ln33_3 = icmp eq i3 %layer_assign_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln33_3"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i.3.i.i:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.3.i.i:4  br i1 %icmp_ln33_3, label %18, label %19

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="15" op_1_bw="3" op_2_bw="12">
<![CDATA[
:0  %shl_ln15_6 = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %layer_assign_3, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_6"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="15">
<![CDATA[
:1  %zext_ln15_7 = zext i15 %shl_ln15_6 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_7"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
:2  %shl_ln15_7 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %layer_assign_3, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_7"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="13">
<![CDATA[
:3  %zext_ln15_8 = zext i13 %shl_ln15_7 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_8"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %sub_ln15_3 = sub i16 %zext_ln15_7, %zext_ln15_8

]]></Node>
<StgValue><ssdm name="sub_ln15_3"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln35_14 = add i16 %sub_ln15_3, %sext_ln35_2

]]></Node>
<StgValue><ssdm name="add_ln35_14"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:6  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %scalar_digi_read, i16 %add_ln35_14)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln35_3 = add nsw i32 %current_nhits_1_i_i_3, 1

]]></Node>
<StgValue><ssdm name="add_ln35_3"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %select_ln35_3 = select i1 %tmp_3, i32 %add_ln35_3, i32 %current_nhits_1_i_i_3

]]></Node>
<StgValue><ssdm name="select_ln35_3"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %add_ln33_3 = add i3 %layer_assign_3, 1

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i.i.3.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %add_ln32_3 = add i3 %win_nstrip_0_i_i_3_i, 1

]]></Node>
<StgValue><ssdm name="add_ln32_3"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader4.i.i.3.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %nstrip_0_i_i_4_i_i = phi i9 [ 2, %hls_label_03 ], [ %add_ln30_4, %._crit_edge.i.i.4.i.i ]

]]></Node>
<StgValue><ssdm name="nstrip_0_i_i_4_i_i"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln30_4 = icmp eq i9 %nstrip_0_i_i_4_i_i, -128

]]></Node>
<StgValue><ssdm name="icmp_ln30_4"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 382, i64 382, i64 382)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_4, label %hls_label_04, label %.preheader4.i.i.4.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.i.i.4.i.i.preheader:0  br label %.preheader4.i.i.4.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_04:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_6_i_i)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_04:1  %tmp_8_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
hls_label_04:2  br label %25

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4.i.i.4.i.i:0  %current_nhits_0_i_i_4 = phi i32 [ %current_nhits_1_i_i_4, %23 ], [ 0, %.preheader4.i.i.4.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="current_nhits_0_i_i_4"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4.i.i.4.i.i:1  %win_nstrip_0_i_i_4_i = phi i3 [ %add_ln32_4, %23 ], [ -1, %.preheader4.i.i.4.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="win_nstrip_0_i_i_4_i"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="3">
<![CDATA[
.preheader4.i.i.4.i.i:2  %sext_ln32_4 = sext i3 %win_nstrip_0_i_i_4_i to i9

]]></Node>
<StgValue><ssdm name="sext_ln32_4"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4.i.i.4.i.i:3  %icmp_ln32_4 = icmp eq i3 %win_nstrip_0_i_i_4_i, 2

]]></Node>
<StgValue><ssdm name="icmp_ln32_4"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.i.i.4.i.i:4  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.i.i.4.i.i:5  br i1 %icmp_ln32_4, label %22, label %.preheader.preheader.i.i.4.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.i.i.4.i.i:0  %add_ln34_4 = add i9 %nstrip_0_i_i_4_i_i, %sext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i.4.i.i:1  %zext_ln35_3 = zext i9 %add_ln34_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader.i.i.4.i.i:2  %add_ln35_15 = add i12 %zext_ln35_3, -1537

]]></Node>
<StgValue><ssdm name="add_ln35_15"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="12">
<![CDATA[
.preheader.preheader.i.i.4.i.i:3  %sext_ln35_3 = sext i12 %add_ln35_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln35_3"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i.4.i.i:4  br label %.preheader.i.i.4.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln38_4 = icmp sgt i32 %current_nhits_0_i_i_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln38_4"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln38_4, label %21, label %._crit_edge.i.i.4.i.i

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
<literal name="icmp_ln38_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %max_0, i32 %current_nhits_0_i_i_4)

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
<literal name="icmp_ln38_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i9P(i9* %max_1, i9 %nstrip_0_i_i_4_i_i)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
<literal name="icmp_ln38_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i6P(i6* %max_2, i6 5)

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
<literal name="icmp_ln38_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.i.4.i.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.i.i.4.i.i:0  %add_ln30_4 = add i9 %nstrip_0_i_i_4_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln30_4"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.4.i.i:1  br label %20

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i.4.i.i:0  %current_nhits_1_i_i_4 = phi i32 [ %select_ln35_4, %24 ], [ %current_nhits_0_i_i_4, %.preheader.preheader.i.i.4.i.i ]

]]></Node>
<StgValue><ssdm name="current_nhits_1_i_i_4"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i.i.4.i.i:1  %layer_assign_4 = phi i3 [ %add_ln33_4, %24 ], [ 1, %.preheader.preheader.i.i.4.i.i ]

]]></Node>
<StgValue><ssdm name="layer_assign_4"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i.i.4.i.i:2  %icmp_ln33_4 = icmp eq i3 %layer_assign_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln33_4"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i.4.i.i:3  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.4.i.i:4  br i1 %icmp_ln33_4, label %23, label %24

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="15" op_0_bw="15" op_1_bw="3" op_2_bw="12">
<![CDATA[
:0  %shl_ln15_8 = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %layer_assign_4, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_8"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="15">
<![CDATA[
:1  %zext_ln15_9 = zext i15 %shl_ln15_8 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_9"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
:2  %shl_ln15_9 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %layer_assign_4, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_9"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="13">
<![CDATA[
:3  %zext_ln15_10 = zext i13 %shl_ln15_9 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_10"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %sub_ln15_4 = sub i16 %zext_ln15_9, %zext_ln15_10

]]></Node>
<StgValue><ssdm name="sub_ln15_4"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln35_16 = add i16 %sub_ln15_4, %sext_ln35_3

]]></Node>
<StgValue><ssdm name="add_ln35_16"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:6  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %scalar_digi_read, i16 %add_ln35_16)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln35_4 = add nsw i32 %current_nhits_1_i_i_4, 1

]]></Node>
<StgValue><ssdm name="add_ln35_4"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %select_ln35_4 = select i1 %tmp_4, i32 %add_ln35_4, i32 %current_nhits_1_i_i_4

]]></Node>
<StgValue><ssdm name="select_ln35_4"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %add_ln33_4 = add i3 %layer_assign_4, 1

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i.i.4.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %add_ln32_4 = add i3 %win_nstrip_0_i_i_4_i, 1

]]></Node>
<StgValue><ssdm name="add_ln32_4"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader4.i.i.4.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %nstrip_0_i_i_5_i_i = phi i9 [ 2, %hls_label_04 ], [ %add_ln30_5, %._crit_edge.i.i.5.i.i ]

]]></Node>
<StgValue><ssdm name="nstrip_0_i_i_5_i_i"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln30_5 = icmp eq i9 %nstrip_0_i_i_5_i_i, -128

]]></Node>
<StgValue><ssdm name="icmp_ln30_5"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 382, i64 382, i64 382)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_5, label %hls_label_05, label %.preheader4.i.i.5.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.i.i.5.i.i.preheader:0  br label %.preheader4.i.i.5.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_05:0  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_8_i_i)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_05:1  %tmp_10_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_10_i_i"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
hls_label_05:2  br label %30

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4.i.i.5.i.i:0  %current_nhits_0_i_i_5 = phi i32 [ %current_nhits_1_i_i_5, %28 ], [ 0, %.preheader4.i.i.5.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="current_nhits_0_i_i_5"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4.i.i.5.i.i:1  %win_nstrip_0_i_i_5_i = phi i3 [ %add_ln32_5, %28 ], [ -1, %.preheader4.i.i.5.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="win_nstrip_0_i_i_5_i"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="3">
<![CDATA[
.preheader4.i.i.5.i.i:2  %sext_ln32_5 = sext i3 %win_nstrip_0_i_i_5_i to i9

]]></Node>
<StgValue><ssdm name="sext_ln32_5"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4.i.i.5.i.i:3  %icmp_ln32_5 = icmp eq i3 %win_nstrip_0_i_i_5_i, 2

]]></Node>
<StgValue><ssdm name="icmp_ln32_5"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.i.i.5.i.i:4  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.i.i.5.i.i:5  br i1 %icmp_ln32_5, label %27, label %.preheader.preheader.i.i.5.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.i.i.5.i.i:0  %add_ln34_5 = add i9 %nstrip_0_i_i_5_i_i, %sext_ln32_5

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i.5.i.i:1  %zext_ln35_4 = zext i9 %add_ln34_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln35_4"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader.i.i.5.i.i:2  %add_ln35_17 = add i12 %zext_ln35_4, -1153

]]></Node>
<StgValue><ssdm name="add_ln35_17"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="12">
<![CDATA[
.preheader.preheader.i.i.5.i.i:3  %sext_ln35_4 = sext i12 %add_ln35_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln35_4"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i.5.i.i:4  br label %.preheader.i.i.5.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln38_5 = icmp sgt i32 %current_nhits_0_i_i_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln38_5"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln38_5, label %26, label %._crit_edge.i.i.5.i.i

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="1"/>
<literal name="icmp_ln38_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %max_0, i32 %current_nhits_0_i_i_5)

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="1"/>
<literal name="icmp_ln38_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i9P(i9* %max_1, i9 %nstrip_0_i_i_5_i_i)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="1"/>
<literal name="icmp_ln38_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i6P(i6* %max_2, i6 6)

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="1"/>
<literal name="icmp_ln38_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.i.5.i.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.i.i.5.i.i:0  %add_ln30_5 = add i9 %nstrip_0_i_i_5_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln30_5"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.5.i.i:1  br label %25

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i.5.i.i:0  %current_nhits_1_i_i_5 = phi i32 [ %select_ln35_5, %29 ], [ %current_nhits_0_i_i_5, %.preheader.preheader.i.i.5.i.i ]

]]></Node>
<StgValue><ssdm name="current_nhits_1_i_i_5"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i.i.5.i.i:1  %layer_assign_5 = phi i3 [ %add_ln33_5, %29 ], [ 1, %.preheader.preheader.i.i.5.i.i ]

]]></Node>
<StgValue><ssdm name="layer_assign_5"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i.i.5.i.i:2  %icmp_ln33_5 = icmp eq i3 %layer_assign_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln33_5"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i.5.i.i:3  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.5.i.i:4  br i1 %icmp_ln33_5, label %28, label %29

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="15" op_0_bw="15" op_1_bw="3" op_2_bw="12">
<![CDATA[
:0  %shl_ln15_s = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %layer_assign_5, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_s"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="15">
<![CDATA[
:1  %zext_ln15_11 = zext i15 %shl_ln15_s to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_11"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
:2  %shl_ln15_10 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %layer_assign_5, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_10"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="13">
<![CDATA[
:3  %zext_ln15_12 = zext i13 %shl_ln15_10 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_12"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %sub_ln15_5 = sub i16 %zext_ln15_11, %zext_ln15_12

]]></Node>
<StgValue><ssdm name="sub_ln15_5"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln35_18 = add i16 %sub_ln15_5, %sext_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln35_18"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:6  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %scalar_digi_read, i16 %add_ln35_18)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln35_5 = add nsw i32 %current_nhits_1_i_i_5, 1

]]></Node>
<StgValue><ssdm name="add_ln35_5"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %select_ln35_5 = select i1 %tmp_5, i32 %add_ln35_5, i32 %current_nhits_1_i_i_5

]]></Node>
<StgValue><ssdm name="select_ln35_5"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %add_ln33_5 = add i3 %layer_assign_5, 1

]]></Node>
<StgValue><ssdm name="add_ln33_5"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i.i.5.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %add_ln32_5 = add i3 %win_nstrip_0_i_i_5_i, 1

]]></Node>
<StgValue><ssdm name="add_ln32_5"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader4.i.i.5.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="305" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %nstrip_0_i_i_6_i_i = phi i9 [ 2, %hls_label_05 ], [ %add_ln30_6, %._crit_edge.i.i.6.i.i ]

]]></Node>
<StgValue><ssdm name="nstrip_0_i_i_6_i_i"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln30_6 = icmp eq i9 %nstrip_0_i_i_6_i_i, -128

]]></Node>
<StgValue><ssdm name="icmp_ln30_6"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 382, i64 382, i64 382)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_6, label %hls_label_06, label %.preheader4.i.i.6.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.i.i.6.i.i.preheader:0  br label %.preheader4.i.i.6.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_06:0  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_10_i_i)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_06:1  %tmp_12_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_12_i_i"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
hls_label_06:2  br label %35

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="313" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4.i.i.6.i.i:0  %current_nhits_0_i_i_6 = phi i32 [ %current_nhits_1_i_i_6, %33 ], [ 0, %.preheader4.i.i.6.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="current_nhits_0_i_i_6"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4.i.i.6.i.i:1  %win_nstrip_0_i_i_6_i = phi i3 [ %add_ln32_6, %33 ], [ -1, %.preheader4.i.i.6.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="win_nstrip_0_i_i_6_i"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="3">
<![CDATA[
.preheader4.i.i.6.i.i:2  %sext_ln32_6 = sext i3 %win_nstrip_0_i_i_6_i to i9

]]></Node>
<StgValue><ssdm name="sext_ln32_6"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4.i.i.6.i.i:3  %icmp_ln32_6 = icmp eq i3 %win_nstrip_0_i_i_6_i, 2

]]></Node>
<StgValue><ssdm name="icmp_ln32_6"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.i.i.6.i.i:4  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.i.i.6.i.i:5  br i1 %icmp_ln32_6, label %32, label %.preheader.preheader.i.i.6.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.i.i.6.i.i:0  %add_ln34_6 = add i9 %nstrip_0_i_i_6_i_i, %sext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i.6.i.i:1  %zext_ln35_5 = zext i9 %add_ln34_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln35_5"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i.i.6.i.i:2  %add_ln35_19 = add i11 %zext_ln35_5, -769

]]></Node>
<StgValue><ssdm name="add_ln35_19"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader.i.i.6.i.i:3  %sext_ln35_5 = sext i11 %add_ln35_19 to i16

]]></Node>
<StgValue><ssdm name="sext_ln35_5"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i.6.i.i:4  br label %.preheader.i.i.6.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln38_6 = icmp sgt i32 %current_nhits_0_i_i_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln38_6"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln38_6, label %31, label %._crit_edge.i.i.6.i.i

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="1"/>
<literal name="icmp_ln38_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %max_0, i32 %current_nhits_0_i_i_6)

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="1"/>
<literal name="icmp_ln38_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i9P(i9* %max_1, i9 %nstrip_0_i_i_6_i_i)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="1"/>
<literal name="icmp_ln38_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i6P(i6* %max_2, i6 7)

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="1"/>
<literal name="icmp_ln38_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.i.6.i.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.i.i.6.i.i:0  %add_ln30_6 = add i9 %nstrip_0_i_i_6_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln30_6"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.6.i.i:1  br label %30

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i.6.i.i:0  %current_nhits_1_i_i_6 = phi i32 [ %select_ln35_6, %34 ], [ %current_nhits_0_i_i_6, %.preheader.preheader.i.i.6.i.i ]

]]></Node>
<StgValue><ssdm name="current_nhits_1_i_i_6"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i.i.6.i.i:1  %layer_assign_6 = phi i3 [ %add_ln33_6, %34 ], [ 1, %.preheader.preheader.i.i.6.i.i ]

]]></Node>
<StgValue><ssdm name="layer_assign_6"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i.i.6.i.i:2  %icmp_ln33_6 = icmp eq i3 %layer_assign_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln33_6"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i.6.i.i:3  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.6.i.i:4  br i1 %icmp_ln33_6, label %33, label %34

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="15" op_0_bw="15" op_1_bw="3" op_2_bw="12">
<![CDATA[
:0  %shl_ln15_11 = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %layer_assign_6, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_11"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="15">
<![CDATA[
:1  %zext_ln15_13 = zext i15 %shl_ln15_11 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_13"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
:2  %shl_ln15_12 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %layer_assign_6, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_12"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="13">
<![CDATA[
:3  %zext_ln15_14 = zext i13 %shl_ln15_12 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_14"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %sub_ln15_6 = sub i16 %zext_ln15_13, %zext_ln15_14

]]></Node>
<StgValue><ssdm name="sub_ln15_6"/></StgValue>
</operation>

<operation id="342" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln35_20 = add i16 %sub_ln15_6, %sext_ln35_5

]]></Node>
<StgValue><ssdm name="add_ln35_20"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:6  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %scalar_digi_read, i16 %add_ln35_20)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln35_6 = add nsw i32 %current_nhits_1_i_i_6, 1

]]></Node>
<StgValue><ssdm name="add_ln35_6"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %select_ln35_6 = select i1 %tmp_6, i32 %add_ln35_6, i32 %current_nhits_1_i_i_6

]]></Node>
<StgValue><ssdm name="select_ln35_6"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %add_ln33_6 = add i3 %layer_assign_6, 1

]]></Node>
<StgValue><ssdm name="add_ln33_6"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i.i.6.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %add_ln32_6 = add i3 %win_nstrip_0_i_i_6_i, 1

]]></Node>
<StgValue><ssdm name="add_ln32_6"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader4.i.i.6.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="350" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %nstrip_0_i_i_7_i_i = phi i9 [ 2, %hls_label_06 ], [ %add_ln30_7, %._crit_edge.i.i.7.i.i ]

]]></Node>
<StgValue><ssdm name="nstrip_0_i_i_7_i_i"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln30_7 = icmp eq i9 %nstrip_0_i_i_7_i_i, -128

]]></Node>
<StgValue><ssdm name="icmp_ln30_7"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 382, i64 382, i64 382)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30_7, label %hls_label_0_end, label %.preheader4.i.i.7.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.i.i.7.i.i.preheader:0  br label %.preheader4.i.i.7.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_12_i_i)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0">
<![CDATA[
hls_label_0_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="357" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader4.i.i.7.i.i:0  %current_nhits_0_i_i_7 = phi i32 [ %current_nhits_1_i_i_7, %38 ], [ 0, %.preheader4.i.i.7.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="current_nhits_0_i_i_7"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4.i.i.7.i.i:1  %win_nstrip_0_i_i_7_i = phi i3 [ %add_ln32_7, %38 ], [ -1, %.preheader4.i.i.7.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="win_nstrip_0_i_i_7_i"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="3">
<![CDATA[
.preheader4.i.i.7.i.i:2  %sext_ln32_7 = sext i3 %win_nstrip_0_i_i_7_i to i9

]]></Node>
<StgValue><ssdm name="sext_ln32_7"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4.i.i.7.i.i:3  %icmp_ln32_7 = icmp eq i3 %win_nstrip_0_i_i_7_i, 2

]]></Node>
<StgValue><ssdm name="icmp_ln32_7"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.i.i.7.i.i:4  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.i.i.7.i.i:5  br i1 %icmp_ln32_7, label %37, label %.preheader.preheader.i.i.7.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.i.i.7.i.i:0  %add_ln34_7 = add i9 %nstrip_0_i_i_7_i_i, %sext_ln32_7

]]></Node>
<StgValue><ssdm name="add_ln34_7"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i.7.i.i:1  %zext_ln35_6 = zext i9 %add_ln34_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln35_6"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.i.i.7.i.i:2  %add_ln35_21 = add i10 %zext_ln35_6, -385

]]></Node>
<StgValue><ssdm name="add_ln35_21"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="10">
<![CDATA[
.preheader.preheader.i.i.7.i.i:3  %sext_ln35_6 = sext i10 %add_ln35_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln35_6"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i.7.i.i:4  br label %.preheader.i.i.7.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln38_7 = icmp sgt i32 %current_nhits_0_i_i_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln38_7"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln38_7, label %36, label %._crit_edge.i.i.7.i.i

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="1"/>
<literal name="icmp_ln38_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %max_0, i32 %current_nhits_0_i_i_7)

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="1"/>
<literal name="icmp_ln38_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i9P(i9* %max_1, i9 %nstrip_0_i_i_7_i_i)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="1"/>
<literal name="icmp_ln38_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i6P(i6* %max_2, i6 8)

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="1"/>
<literal name="icmp_ln38_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.i.7.i.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.i.i.7.i.i:0  %add_ln30_7 = add i9 %nstrip_0_i_i_7_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln30_7"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.7.i.i:1  br label %35

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="376" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i.7.i.i:0  %current_nhits_1_i_i_7 = phi i32 [ %select_ln35_7, %39 ], [ %current_nhits_0_i_i_7, %.preheader.preheader.i.i.7.i.i ]

]]></Node>
<StgValue><ssdm name="current_nhits_1_i_i_7"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i.i.7.i.i:1  %layer_assign_7 = phi i3 [ %add_ln33_7, %39 ], [ 1, %.preheader.preheader.i.i.7.i.i ]

]]></Node>
<StgValue><ssdm name="layer_assign_7"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i.i.7.i.i:2  %icmp_ln33_7 = icmp eq i3 %layer_assign_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln33_7"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i.7.i.i:3  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.7.i.i:4  br i1 %icmp_ln33_7, label %38, label %39

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="381" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="15" op_0_bw="15" op_1_bw="3" op_2_bw="12">
<![CDATA[
:0  %shl_ln15_13 = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %layer_assign_7, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_13"/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="15">
<![CDATA[
:1  %zext_ln15_15 = zext i15 %shl_ln15_13 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_15"/></StgValue>
</operation>

<operation id="383" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="10">
<![CDATA[
:2  %shl_ln15_14 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %layer_assign_7, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln15_14"/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="13">
<![CDATA[
:3  %zext_ln15_16 = zext i13 %shl_ln15_14 to i16

]]></Node>
<StgValue><ssdm name="zext_ln15_16"/></StgValue>
</operation>

<operation id="385" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %sub_ln15_7 = sub i16 %zext_ln15_15, %zext_ln15_16

]]></Node>
<StgValue><ssdm name="sub_ln15_7"/></StgValue>
</operation>

<operation id="386" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln35_22 = add i16 %sub_ln15_7, %sext_ln35_6

]]></Node>
<StgValue><ssdm name="add_ln35_22"/></StgValue>
</operation>

<operation id="387" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="18432" op_2_bw="16">
<![CDATA[
:6  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i18432.i16(i18432 %scalar_digi_read, i16 %add_ln35_22)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="388" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln35_7 = add nsw i32 %current_nhits_1_i_i_7, 1

]]></Node>
<StgValue><ssdm name="add_ln35_7"/></StgValue>
</operation>

<operation id="389" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %select_ln35_7 = select i1 %tmp_7, i32 %add_ln35_7, i32 %current_nhits_1_i_i_7

]]></Node>
<StgValue><ssdm name="select_ln35_7"/></StgValue>
</operation>

<operation id="390" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:9  %add_ln33_7 = add i3 %layer_assign_7, 1

]]></Node>
<StgValue><ssdm name="add_ln33_7"/></StgValue>
</operation>

<operation id="391" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i.i.7.i.i

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="392" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %add_ln32_7 = add i3 %win_nstrip_0_i_i_7_i, 1

]]></Node>
<StgValue><ssdm name="add_ln32_7"/></StgValue>
</operation>

<operation id="393" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader4.i.i.7.i.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
