$date
	Tue Nov 17 13:21:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module timer_counter_tb $end
$scope module testbench $end
$var wire 1 ! clk $end
$var wire 5 " ex_init [4:0] $end
$var wire 1 # ex_set $end
$var wire 1 $ ex_start $end
$var wire 1 % ex_done $end
$var reg 5 & internal_count [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
x%
0$
0#
b1010 "
1!
$end
#1
0!
#2
0%
b1010 &
1!
1#
#3
0!
#4
b1001 &
1!
1$
0#
#5
0!
#6
b1000 &
1!
#7
0!
#8
b111 &
1!
#9
0!
#10
b110 &
1!
#11
0!
#12
b101 &
1!
#13
0!
#14
b100 &
1!
#15
0!
#16
b11 &
1!
#17
0!
#18
b10 &
1!
#19
0!
#20
b1 &
1!
#21
0!
#22
1%
b0 &
1!
#23
0!
#24
1!
0$
#25
0!
#26
1!
#27
0!
#28
0%
b1010 &
1!
1#
#29
0!
#30
1!
#31
0!
#32
1!
