<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_F_U_0e4d105f</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_F_U_0e4d105f'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_F_U_0e4d105f')">rsnoc_z_H_R_G_T2_F_U_0e4d105f</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.44</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod487.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod487.html#Toggle" >  0.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod487.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod487.html#inst_tag_165247"  onclick="showContent('inst_tag_165247')">config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If</a></td>
<td class="s3 cl rt"> 33.44</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod487.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod487.html#Toggle" >  0.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod487.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_F_U_0e4d105f'>
<hr>
<a name="inst_tag_165247"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_165247" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.44</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod487.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod487.html#Toggle" >  0.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod487.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.52</td>
<td class="s6 cl rt"> 69.86</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.36</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 61.40</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 30.09</td>
<td class="s6 cl rt"> 63.03</td>
<td class="s0 cl rt">  7.14</td>
<td class="s0 cl rt">  0.19</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod650.html#inst_tag_212329" >TransportToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod216.html#inst_tag_44087" id="tag_urg_inst_44087">FsmCurState</a></td>
<td class="s2 cl rt"> 23.91</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_1986" id="tag_urg_inst_1986">Ibe</a></td>
<td class="s4 cl rt"> 45.04</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.18</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164641" id="tag_urg_inst_164641">Im</a></td>
<td class="s5 cl rt"> 50.79</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.35</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod484.html#inst_tag_165230" id="tag_urg_inst_165230">Ip</a></td>
<td class="s5 cl rt"> 52.82</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.74</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod351.html#inst_tag_136425" id="tag_urg_inst_136425">Is</a></td>
<td class="s1 cl rt"> 15.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1013.html#inst_tag_306068" id="tag_urg_inst_306068">Ise</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1103.html#inst_tag_345343" id="tag_urg_inst_345343">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136891" id="tag_urg_inst_136891">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298313" id="tag_urg_inst_298313">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_44995" id="tag_urg_inst_44995">ursrrerg</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_F_U_0e4d105f'>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod487.html" >rsnoc_z_H_R_G_T2_F_U_0e4d105f</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102322
 EXPRESSION (u_9d54 ? u_ab1f : 4'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod487.html" >rsnoc_z_H_R_G_T2_F_U_0e4d105f</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">1.74  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2456</td>
<td class="rt">8</td>
<td class="rt">0.33  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1228</td>
<td class="rt">5</td>
<td class="rt">0.41  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1228</td>
<td class="rt">3</td>
<td class="rt">0.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">2</td>
<td class="rt">4.08  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1100</td>
<td class="rt">8</td>
<td class="rt">0.73  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">550</td>
<td class="rt">5</td>
<td class="rt">0.91  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">550</td>
<td class="rt">3</td>
<td class="rt">0.55  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1356</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">678</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">678</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_RouteIdZ[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_RouteIdZ[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqRx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqTx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspRx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspRx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspTx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RspTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4c36[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df2_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df2_3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df2_4[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bb4_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bb4_3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bb4_4[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d54</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9ec[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdb6[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc76[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LoopBack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LoopPld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullRx_Len1H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullRx_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullRx_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullTx_Len1H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullTx_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullTx_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_BusErr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_BusErr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Cxt_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Cxt_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_HdrVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspDatum[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspHdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspUser[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod487.html" >rsnoc_z_H_R_G_T2_F_U_0e4d105f</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">102322</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102322     	// synopsys translate_off
           	                         
102323     	// synthesis translate_off
           	                          
102324     	always @( posedge Sys_Clk )
           	                           
102325     		if ( Sys_Clk == 1'b1 )
           		                      
102326     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
102327     			&
           			 
102328     			1'b1
           			    
102329     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
102330     			) begin
           			       
102331     				dontStop = 0;
           				             
102332     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
102333     				if (!dontStop) begin
           				                    
102334     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
102335     					$stop;
           					      
102336     				end
           				   
102337     			end
           			   
102338     	// synthesis translate_on
           	                         
102339     	// synopsys translate_on
           	                        
102340     	// synopsys translate_off
           	                         
102341     	// synthesis translate_off
           	                          
102342     	always @( posedge Sys_Clk )
           	                           
102343     		if ( Sys_Clk == 1'b1 )
           		                      
102344     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
102345     				dontStop = 0;
           				             
102346     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
102347     				if (!dontStop) begin
           				                    
102348     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
102349     					$stop;
           					      
102350     				end
           				   
102351     			end
           			   
102352     	// synthesis translate_on
           	                         
102353     	// synopsys translate_on
           	                        
102354     	// synopsys translate_off
           	                         
102355     	// synthesis translate_off
           	                          
102356     	always @( posedge Sys_Clk )
           	                           
102357     		if ( Sys_Clk == 1'b1 )
           		                      
102358     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
102359     				dontStop = 0;
           				             
102360     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
102361     				if (!dontStop) begin
           				                    
102362     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
102363     					$stop;
           					      
102364     				end
           				   
102365     			end
           			   
102366     	// synthesis translate_on
           	                         
102367     	// synopsys translate_on
           	                        
102368     	// synopsys translate_off
           	                         
102369     	// synthesis translate_off
           	                          
102370     	always @( posedge Sys_Clk )
           	                           
102371     		if ( Sys_Clk == 1'b1 )
           		                      
102372     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
102373     				dontStop = 0;
           				             
102374     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
102375     				if (!dontStop) begin
           				                    
102376     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
102377     					$stop;
           					      
102378     				end
           				   
102379     			end
           			   
102380     	// synthesis translate_on
           	                         
102381     	// synopsys translate_on
           	                        
102382     	// synopsys translate_off
           	                         
102383     	// synthesis translate_off
           	                          
102384     	always @( posedge Sys_Clk )
           	                           
102385     		if ( Sys_Clk == 1'b1 )
           		                      
102386     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
102387     				dontStop = 0;
           				             
102388     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
102389     				if (!dontStop) begin
           				                    
102390     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
102391     					$stop;
           					      
102392     				end
           				   
102393     			end
           			   
102394     	// synthesis translate_on
           	                         
102395     	// synopsys translate_on
           	                        
102396     	// synopsys translate_off
           	                         
102397     	// synthesis translate_off
           	                          
102398     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f Igc(
           	                                       
102399     		.Clk( Sys_Clk )
           		               
102400     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
102401     	,	.Clk_En( Sys_Clk_En )
           	 	                     
102402     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
102403     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
102404     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
102405     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
102406     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
102407     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
102408     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
102409     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
102410     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
102411     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
102412     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
102413     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
102414     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
102415     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
102416     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
102417     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
102418     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
102419     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
102420     	);
           	  
102421     	// synthesis translate_on
           	                         
102422     	// synopsys translate_on
           	                        
102423     endmodule
                    
102424     
           
102425     
           
102426     
           
102427     // FlexNoC version    : 4.7.0
                                        
102428     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
102429     // Exported Structure : /Specification.Architecture.Structure
                                                                        
102430     // ExportOption       : /verilog
                                           
102431     
           
102432     `timescale 1ps/1ps
                             
102433     module rsnoc_z_T_C_S_C_L_R_E_z_15 ( I , O );
                                                       
102434     	input  [14:0] I ;
           	                 
102435     	output [3:0]  O ;
           	                 
102436     	wire  u_12a1 ;
           	              
102437     	wire  u_1a96 ;
           	              
102438     	wire  u_214c ;
           	              
102439     	wire  u_719a ;
           	              
102440     	wire  u_806c ;
           	              
102441     	wire  u_8677 ;
           	              
102442     	wire  u_97ab ;
           	              
102443     	wire  u_d41b ;
           	              
102444     	wire  u_de0  ;
           	              
102445     	wire  u_edb9 ;
           	              
102446     	wire  u_fb1e ;
           	              
102447     	assign u_97ab = I [14];
           	                       
102448     	assign u_214c = I [13] | I [12];
           	                                
102449     	assign u_fb1e = u_97ab | u_214c;
           	                                
102450     	assign u_719a = I [11] | I [10];
           	                                
102451     	assign u_d41b = I [9] | I [8];
           	                              
102452     	assign u_806c = u_719a | u_d41b;
           	                                
102453     	assign u_edb9 = u_fb1e | u_806c;
           	                                
102454     	assign u_12a1 = I [7] | I [6];
           	                              
102455     	assign u_1a96 = I [5] | I [4];
           	                              
102456     	assign u_8677 = u_12a1 | u_1a96;
           	                                
102457     	assign u_de0 = I [3] | I [2];
           	                             
102458     	assign O =
           	          
102459     		{
           		 
102460     		u_edb9
           		      
102461     		,		{ u_fb1e , { u_97ab , I [13] } | { u_719a , I [11] | I [9] } }
           		 		                                                              
102462     			|	{ u_8677 , { u_12a1 , I [7] | I [5] } | { u_de0 , I [3] | I [1] } }
           			 	                                                                   
102463     		};
           		  
102464     endmodule
                    
102465     
           
102466     `timescale 1ps/1ps
                             
102467     module rsnoc_z_T_C_S_C_L_R_S_Lf_15 ( Found , I , O );
                                                                
102468     	output        Found ;
           	                     
102469     	input  [14:0] I     ;
           	                     
102470     	output [14:0] O     ;
           	                     
102471     	wire  u_13   ;
           	              
102472     	wire  u_1a96 ;
           	              
102473     	wire  u_2    ;
           	              
102474     	wire  u_214c ;
           	              
102475     	wire  u_36   ;
           	              
102476     	wire  u_5788 ;
           	              
102477     	wire  u_6100 ;
           	              
102478     	wire  u_62cb ;
           	              
102479     	wire  u_7466 ;
           	              
102480     	wire  u_7732 ;
           	              
102481     	wire  u_880e ;
           	              
102482     	wire  u_ad7f ;
           	              
102483     	wire  u_c140 ;
           	              
102484     	wire  u_ce62 ;
           	              
102485     	wire  u_d3b8 ;
           	              
102486     	wire  u_d73  ;
           	              
102487     	wire  u_db45 ;
           	              
102488     	wire  u_ddb1 ;
           	              
102489     	wire  u_f3ad ;
           	              
102490     	wire  u_ff71 ;
           	              
102491     	assign u_d73 = I [0];
           	                     
102492     	assign u_214c = u_d73 | I [1];
           	                              
102493     	assign u_ddb1 = I [2];
           	                      
102494     	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
102495     	assign u_c140 = I [4];
           	                      
102496     	assign u_7466 = u_c140 | I [5];
           	                               
102497     	assign u_6100 = I [6];
           	                      
102498     	assign u_7732 = u_ff71 | u_7466 | u_6100 | I [7];
           	                                                 
102499     	assign u_880e = I [8];
           	                      
102500     	assign u_db45 = u_880e | I [9];
           	                               
102501     	assign u_62cb = I [10];
           	                       
102502     	assign u_1a96 = u_db45 | u_62cb | I [11];
           	                                         
102503     	assign u_5788 = I [12];
           	                       
102504     	assign u_d3b8 = u_5788 | I [13];
           	                                
102505     	assign Found = u_7732 | u_1a96 | u_d3b8 | I [14];
           	                                                 
102506     	assign u_36 = ~ u_7732;
           	                       
102507     	assign u_f3ad = u_36 & ~ u_1a96;
           	                                
102508     	assign u_ad7f = u_36 & ~ u_db45;
           	                                
102509     	assign u_13 = ~ u_ff71;
           	                       
102510     	assign u_ce62 = u_13 & ~ u_7466;
           	                                
102511     	assign u_2 = ~ u_214c;
           	                      
102512     	assign O =
           	          
102513     		{		u_f3ad & ~ u_d3b8 & I [14]
           		 		                          
102514     		,		u_f3ad & ~ u_5788 & I [13]
           		 		                          
102515     		,	u_f3ad & I [12]
           		 	               
102516     		,		u_ad7f & ~ u_62cb & I [11]
           		 		                          
102517     		,	u_ad7f & I [10]
           		 	               
102518     		,		u_36 & ~ u_880e & I [9]
           		 		                       
102519     		,	u_36 & I [8]
           		 	            
102520     		,		u_ce62 & ~ u_6100 & I [7]
           		 		                         
102521     		,	u_ce62 & I [6]
           		 	              
102522     		,		u_13 & ~ u_c140 & I [5]
           		 		                       
102523     		,	u_13 & I [4]
           		 	            
102524     		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
102525     		,	u_2 & I [2]
           		 	           
102526     		,		~ u_d73 & I [1]
           		 		               
102527     		,	I [0]
           		 	     
102528     		};
           		  
102529     endmodule
                    
102530     
           
102531     `timescale 1ps/1ps
                             
102532     module rsnoc_z_H_R_G_G2_Tt_U_bf272f83 (
                                                  
102533     	IdInfo_0_AddrMask
           	                 
102534     ,	IdInfo_0_Id
            	           
102535     ,	Translation_0_Found
            	                   
102536     ,	Translation_0_Key
            	                 
102537     ,	Translation_0_MatchId
            	                     
102538     ,	Translation_1_Found
            	                   
102539     ,	Translation_1_Key
            	                 
102540     ,	Translation_1_MatchId
            	                     
102541     );
             
102542     	output [31:0] IdInfo_0_AddrMask     ;
           	                                     
102543     	input  [3:0]  IdInfo_0_Id           ;
           	                                     
102544     	output        Translation_0_Found   ;
           	                                     
102545     	input  [29:0] Translation_0_Key     ;
           	                                     
102546     	output [3:0]  Translation_0_MatchId ;
           	                                     
102547     	output        Translation_1_Found   ;
           	                                     
102548     	input  [29:0] Translation_1_Key     ;
           	                                     
102549     	output [3:0]  Translation_1_MatchId ;
           	                                     
102550     	reg  [29:0] u_1317       ;
           	                          
102551     	wire [14:0] u_7e0b       ;
           	                          
102552     	wire [14:0] u_9a74       ;
           	                          
102553     	wire        CnMatch_0_0  ;
           	                          
102554     	wire        CnMatch_0_1  ;
           	                          
102555     	wire        CnMatch_0_10 ;
           	                          
102556     	wire        CnMatch_0_11 ;
           	                          
102557     	wire        CnMatch_0_12 ;
           	                          
102558     	wire        CnMatch_0_13 ;
           	                          
102559     	wire        CnMatch_0_14 ;
           	                          
102560     	wire        CnMatch_0_2  ;
           	                          
102561     	wire        CnMatch_0_3  ;
           	                          
102562     	wire        CnMatch_0_4  ;
           	                          
102563     	wire        CnMatch_0_5  ;
           	                          
102564     	wire        CnMatch_0_6  ;
           	                          
102565     	wire        CnMatch_0_7  ;
           	                          
102566     	wire        CnMatch_0_8  ;
           	                          
102567     	wire        CnMatch_0_9  ;
           	                          
102568     	wire        CnMatch_1_0  ;
           	                          
102569     	wire        CnMatch_1_1  ;
           	                          
102570     	wire        CnMatch_1_10 ;
           	                          
102571     	wire        CnMatch_1_11 ;
           	                          
102572     	wire        CnMatch_1_12 ;
           	                          
102573     	wire        CnMatch_1_13 ;
           	                          
102574     	wire        CnMatch_1_14 ;
           	                          
102575     	wire        CnMatch_1_2  ;
           	                          
102576     	wire        CnMatch_1_3  ;
           	                          
102577     	wire        CnMatch_1_4  ;
           	                          
102578     	wire        CnMatch_1_5  ;
           	                          
102579     	wire        CnMatch_1_6  ;
           	                          
102580     	wire        CnMatch_1_7  ;
           	                          
102581     	wire        CnMatch_1_8  ;
           	                          
102582     	wire        CnMatch_1_9  ;
           	                          
102583     	wire [14:0] SnMatch_0    ;
           	                          
102584     	wire [14:0] SnMatch_1    ;
           	                          
102585     	assign IdInfo_0_AddrMask = { u_1317 , 2'b11 };
           	                                              
102586     	always @( IdInfo_0_Id ) begin
           	                             
102587     		case ( IdInfo_0_Id )
           		                    
102588     			4'b1110 : u_1317 = 30'b011111111111111111111111111111 ;
           			                                                       
102589     			4'b1101 : u_1317 = 30'b000111111111111111111111111111 ;
           			                                                       
102590     			4'b1100 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
102591     			4'b1011 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
102592     			4'b1010 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
102593     			4'b1001 : u_1317 = 30'b000000111111111111111111111111 ;
           			                                                       
102594     			4'b1000 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
102595     			4'b0111 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
102596     			4'b0110 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
102597     			4'b0101 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
102598     			4'b0100 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
102599     			4'b0011 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
102600     			4'b0010 : u_1317 = 30'b000000000000000011111111111111 ;
           			                                                       
102601     			4'b0001 : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
102602     			4'b0    : u_1317 = 30'b000000000000000001111111111111 ;
           			                                                       
102603     			default : u_1317 = 30'b0 ;
           			                          
102604     		endcase
           		       
102605     	end
           	   
102606     	assign CnMatch_0_14 = ( Translation_0_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
102607     	assign CnMatch_0_13 = ( Translation_0_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
102608     	assign CnMatch_0_12 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
102609     	assign CnMatch_0_11 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
102610     	assign CnMatch_0_10 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
102611     	assign CnMatch_0_9 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
102612     	assign CnMatch_0_8 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
102613     	assign CnMatch_0_7 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
102614     	assign CnMatch_0_6 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
102615     	assign CnMatch_0_5 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
102616     	assign CnMatch_0_4 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
102617     	assign CnMatch_0_3 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
102618     	assign CnMatch_0_2 = ( Translation_0_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
102619     	assign CnMatch_0_1 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
102620     	assign CnMatch_0_0 = ( Translation_0_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
102621     	assign SnMatch_0 =
           	                  
102622     		{
           		 
102623     		CnMatch_0_14
           		            
102624     		,
           		 
102625     		CnMatch_0_13
           		            
102626     		,
           		 
102627     		CnMatch_0_12
           		            
102628     		,
           		 
102629     		CnMatch_0_11
           		            
102630     		,
           		 
102631     		CnMatch_0_10
           		            
102632     		,
           		 
102633     		CnMatch_0_9
           		           
102634     		,
           		 
102635     		CnMatch_0_8
           		           
102636     		,
           		 
102637     		CnMatch_0_7
           		           
102638     		,
           		 
102639     		CnMatch_0_6
           		           
102640     		,
           		 
102641     		CnMatch_0_5
           		           
102642     		,
           		 
102643     		CnMatch_0_4
           		           
102644     		,
           		 
102645     		CnMatch_0_3
           		           
102646     		,
           		 
102647     		CnMatch_0_2
           		           
102648     		,
           		 
102649     		CnMatch_0_1
           		           
102650     		,
           		 
102651     		CnMatch_0_0
           		           
102652     		};
           		  
102653     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                   
102654     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue( .I( u_7e0b ) , .O( Translation_0_MatchId ) );
           	                                                                            
102655     	assign CnMatch_1_14 = ( Translation_1_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                       
102656     	assign CnMatch_1_13 = ( Translation_1_Key & 30'b111000000000000000000000000000 ) == 30'b101000000000000000000000000000;
           	                                                                                                                       
102657     	assign CnMatch_1_12 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                       
102658     	assign CnMatch_1_11 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                       
102659     	assign CnMatch_1_10 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                       
102660     	assign CnMatch_1_9 = ( Translation_1_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
102661     	assign CnMatch_1_8 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100100000000000000000000000;
           	                                                                                                                      
102662     	assign CnMatch_1_7 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000101000000000000000;
           	                                                                                                                      
102663     	assign CnMatch_1_6 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000011100000000000000;
           	                                                                                                                      
102664     	assign CnMatch_1_5 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010100000000000000;
           	                                                                                                                      
102665     	assign CnMatch_1_4 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000010000000000000000;
           	                                                                                                                      
102666     	assign CnMatch_1_3 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000001000000000000000;
           	                                                                                                                      
102667     	assign CnMatch_1_2 = ( Translation_1_Key & 30'b111111111111111100000000000000 ) == 30'b111100010000000100000000000000;
           	                                                                                                                      
102668     	assign CnMatch_1_1 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001110000000000000;
           	                                                                                                                      
102669     	assign CnMatch_1_0 = ( Translation_1_Key & 30'b111111111111111110000000000000 ) == 30'b111100010000001100000000000000;
           	                                                                                                                      
102670     	assign SnMatch_1 =
           	                  
102671     		{
           		 
102672     		CnMatch_1_14
           		            
102673     		,
           		 
102674     		CnMatch_1_13
           		            
102675     		,
           		 
102676     		CnMatch_1_12
           		            
102677     		,
           		 
102678     		CnMatch_1_11
           		            
102679     		,
           		 
102680     		CnMatch_1_10
           		            
102681     		,
           		 
102682     		CnMatch_1_9
           		           
102683     		,
           		 
102684     		CnMatch_1_8
           		           
102685     		,
           		 
102686     		CnMatch_1_7
           		           
102687     		,
           		 
102688     		CnMatch_1_6
           		           
102689     		,
           		 
102690     		CnMatch_1_5
           		           
102691     		,
           		 
102692     		CnMatch_1_4
           		           
102693     		,
           		 
102694     		CnMatch_1_3
           		           
102695     		,
           		 
102696     		CnMatch_1_2
           		           
102697     		,
           		 
102698     		CnMatch_1_1
           		           
102699     		,
           		 
102700     		CnMatch_1_0
           		           
102701     		};
           		  
102702     	rsnoc_z_T_C_S_C_L_R_S_Lf_15 uslf16( .Found( Translation_1_Found ) , .I( SnMatch_1 ) , .O( u_9a74 ) );
           	                                                                                                     
102703     	rsnoc_z_T_C_S_C_L_R_E_z_15 ue17( .I( u_9a74 ) , .O( Translation_1_MatchId ) );
           	                                                                              
102704     endmodule
                    
102705     
           
102706     
           
102707     
           
102708     // FlexNoC version    : 4.7.0
                                        
102709     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
102710     // Exported Structure : /Specification.Architecture.Structure
                                                                        
102711     // ExportOption       : /verilog
                                           
102712     
           
102713     `timescale 1ps/1ps
                             
102714     module rsnoc_z_H_R_N_A_S2_U_B_01cf8df4 (
                                                   
102715     	Mst_Req_Addr
           	            
102716     ,	Mst_Req_Be
            	          
102717     ,	Mst_Req_BurstType
            	                 
102718     ,	Mst_Req_Data
            	            
102719     ,	Mst_Req_Last
            	            
102720     ,	Mst_Req_Len1
            	            
102721     ,	Mst_Req_Lock
            	            
102722     ,	Mst_Req_Opc
            	           
102723     ,	Mst_Req_Rdy
            	           
102724     ,	Mst_Req_SeqId
            	             
102725     ,	Mst_Req_SeqUnOrdered
            	                    
102726     ,	Mst_Req_SeqUnique
            	                 
102727     ,	Mst_Req_User
            	            
102728     ,	Mst_Req_Vld
            	           
102729     ,	Mst_Rsp_Data
            	            
102730     ,	Mst_Rsp_Last
            	            
102731     ,	Mst_Rsp_Opc
            	           
102732     ,	Mst_Rsp_Rdy
            	           
102733     ,	Mst_Rsp_SeqId
            	             
102734     ,	Mst_Rsp_SeqUnOrdered
            	                    
102735     ,	Mst_Rsp_Status
            	              
102736     ,	Mst_Rsp_Vld
            	           
102737     ,	Slv_Req_Addr
            	            
102738     ,	Slv_Req_Be
            	          
102739     ,	Slv_Req_BurstType
            	                 
102740     ,	Slv_Req_Data
            	            
102741     ,	Slv_Req_Last
            	            
102742     ,	Slv_Req_Len1
            	            
102743     ,	Slv_Req_Lock
            	            
102744     ,	Slv_Req_Opc
            	           
102745     ,	Slv_Req_Rdy
            	           
102746     ,	Slv_Req_SeqId
            	             
102747     ,	Slv_Req_SeqUnOrdered
            	                    
102748     ,	Slv_Req_SeqUnique
            	                 
102749     ,	Slv_Req_User
            	            
102750     ,	Slv_Req_Vld
            	           
102751     ,	Slv_Rsp_Data
            	            
102752     ,	Slv_Rsp_Last
            	            
102753     ,	Slv_Rsp_Opc
            	           
102754     ,	Slv_Rsp_Rdy
            	           
102755     ,	Slv_Rsp_SeqId
            	             
102756     ,	Slv_Rsp_SeqUnOrdered
            	                    
102757     ,	Slv_Rsp_Status
            	              
102758     ,	Slv_Rsp_Vld
            	           
102759     ,	Sys_Clk
            	       
102760     ,	Sys_Clk_ClkS
            	            
102761     ,	Sys_Clk_En
            	          
102762     ,	Sys_Clk_EnS
            	           
102763     ,	Sys_Clk_RetRstN
            	               
102764     ,	Sys_Clk_RstN
            	            
102765     ,	Sys_Clk_Tm
            	          
102766     ,	Sys_Pwr_Idle
            	            
102767     ,	Sys_Pwr_WakeUp
            	              
102768     );
             
102769     	output [31:0] Mst_Req_Addr         ;
           	                                    
102770     	output [3:0]  Mst_Req_Be           ;
           	                                    
102771     	output        Mst_Req_BurstType    ;
           	                                    
102772     	output [31:0] Mst_Req_Data         ;
           	                                    
102773     	output        Mst_Req_Last         ;
           	                                    
102774     	output [5:0]  Mst_Req_Len1         ;
           	                                    
102775     	output        Mst_Req_Lock         ;
           	                                    
102776     	output [2:0]  Mst_Req_Opc          ;
           	                                    
102777     	input         Mst_Req_Rdy          ;
           	                                    
102778     	output [3:0]  Mst_Req_SeqId        ;
           	                                    
102779     	output        Mst_Req_SeqUnOrdered ;
           	                                    
102780     	output        Mst_Req_SeqUnique    ;
           	                                    
102781     	output [7:0]  Mst_Req_User         ;
           	                                    
102782     	output        Mst_Req_Vld          ;
           	                                    
102783     	input  [31:0] Mst_Rsp_Data         ;
           	                                    
102784     	input         Mst_Rsp_Last         ;
           	                                    
102785     	input  [2:0]  Mst_Rsp_Opc          ;
           	                                    
102786     	output        Mst_Rsp_Rdy          ;
           	                                    
102787     	input  [3:0]  Mst_Rsp_SeqId        ;
           	                                    
102788     	input         Mst_Rsp_SeqUnOrdered ;
           	                                    
102789     	input  [1:0]  Mst_Rsp_Status       ;
           	                                    
102790     	input         Mst_Rsp_Vld          ;
           	                                    
102791     	input  [31:0] Slv_Req_Addr         ;
           	                                    
102792     	input  [3:0]  Slv_Req_Be           ;
           	                                    
102793     	input         Slv_Req_BurstType    ;
           	                                    
102794     	input  [31:0] Slv_Req_Data         ;
           	                                    
102795     	input         Slv_Req_Last         ;
           	                                    
102796     	input  [5:0]  Slv_Req_Len1         ;
           	                                    
102797     	input         Slv_Req_Lock         ;
           	                                    
102798     	input  [2:0]  Slv_Req_Opc          ;
           	                                    
102799     	output        Slv_Req_Rdy          ;
           	                                    
102800     	input  [3:0]  Slv_Req_SeqId        ;
           	                                    
102801     	input         Slv_Req_SeqUnOrdered ;
           	                                    
102802     	input         Slv_Req_SeqUnique    ;
           	                                    
102803     	input  [7:0]  Slv_Req_User         ;
           	                                    
102804     	input         Slv_Req_Vld          ;
           	                                    
102805     	output [31:0] Slv_Rsp_Data         ;
           	                                    
102806     	output        Slv_Rsp_Last         ;
           	                                    
102807     	output [2:0]  Slv_Rsp_Opc          ;
           	                                    
102808     	input         Slv_Rsp_Rdy          ;
           	                                    
102809     	output [3:0]  Slv_Rsp_SeqId        ;
           	                                    
102810     	output        Slv_Rsp_SeqUnOrdered ;
           	                                    
102811     	output [1:0]  Slv_Rsp_Status       ;
           	                                    
102812     	output        Slv_Rsp_Vld          ;
           	                                    
102813     	input         Sys_Clk              ;
           	                                    
102814     	input         Sys_Clk_ClkS         ;
           	                                    
102815     	input         Sys_Clk_En           ;
           	                                    
102816     	input         Sys_Clk_EnS          ;
           	                                    
102817     	input         Sys_Clk_RetRstN      ;
           	                                    
102818     	input         Sys_Clk_RstN         ;
           	                                    
102819     	input         Sys_Clk_Tm           ;
           	                                    
102820     	output        Sys_Pwr_Idle         ;
           	                                    
102821     	output        Sys_Pwr_WakeUp       ;
           	                                    
102822     	assign Mst_Req_Addr = Slv_Req_Addr;
           	                                   
102823     	assign Mst_Req_Be = Slv_Req_Be;
           	                               
102824     	assign Mst_Req_BurstType = Slv_Req_BurstType;
           	                                             
102825     	assign Mst_Req_Data = Slv_Req_Data;
           	                                   
102826     	assign Mst_Req_Last = Slv_Req_Last;
           	                                   
102827     	assign Mst_Req_Len1 = Slv_Req_Len1;
           	                                   
102828     	assign Mst_Req_Lock = Slv_Req_Lock;
           	                                   
102829     	assign Mst_Req_Opc = Slv_Req_Opc;
           	                                 
102830     	assign Mst_Req_SeqId = Slv_Req_SeqId;
           	                                     
102831     	assign Mst_Req_SeqUnOrdered = Slv_Req_SeqUnOrdered;
           	                                                   
102832     	assign Mst_Req_SeqUnique = Slv_Req_SeqUnique;
           	                                             
102833     	assign Mst_Req_User = Slv_Req_User;
           	                                   
102834     	assign Mst_Req_Vld = Slv_Req_Vld;
           	                                 
102835     	assign Mst_Rsp_Rdy = Slv_Rsp_Rdy;
           	                                 
102836     	assign Slv_Req_Rdy = Mst_Req_Rdy;
           	                                 
102837     	assign Slv_Rsp_Data = Mst_Rsp_Data;
           	                                   
102838     	assign Slv_Rsp_Last = Mst_Rsp_Last;
           	                                   
102839     	assign Slv_Rsp_Opc = Mst_Rsp_Opc;
           	                                 
102840     	assign Slv_Rsp_SeqId = Mst_Rsp_SeqId;
           	                                     
102841     	assign Slv_Rsp_SeqUnOrdered = Mst_Rsp_SeqUnOrdered;
           	                                                   
102842     	assign Slv_Rsp_Status = Mst_Rsp_Status;
           	                                       
102843     	assign Slv_Rsp_Vld = Mst_Rsp_Vld;
           	                                 
102844     	assign Sys_Pwr_Idle = 1'b1;
           	                           
102845     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
102846     endmodule
                    
102847     
           
102848     `timescale 1ps/1ps
                             
102849     module rsnoc_z_H_R_N_A_S2_U_D_5133a39c (
                                                   
102850     	CplVld
           	      
102851     ,	Mst_Req_Addr
            	            
102852     ,	Mst_Req_Be
            	          
102853     ,	Mst_Req_BurstType
            	                 
102854     ,	Mst_Req_Data
            	            
102855     ,	Mst_Req_Last
            	            
102856     ,	Mst_Req_Len1
            	            
102857     ,	Mst_Req_Lock
            	            
102858     ,	Mst_Req_Opc
            	           
102859     ,	Mst_Req_Rdy
            	           
102860     ,	Mst_Req_SeqId
            	             
102861     ,	Mst_Req_SeqUnOrdered
            	                    
102862     ,	Mst_Req_SeqUnique
            	                 
102863     ,	Mst_Req_User
            	            
102864     ,	Mst_Req_Vld
            	           
102865     ,	Mst_Rsp_Data
            	            
102866     ,	Mst_Rsp_Last
            	            
102867     ,	Mst_Rsp_Opc
            	           
102868     ,	Mst_Rsp_Rdy
            	           
102869     ,	Mst_Rsp_SeqId
            	             
102870     ,	Mst_Rsp_SeqUnOrdered
            	                    
102871     ,	Mst_Rsp_Status
            	              
102872     ,	Mst_Rsp_Vld
            	           
102873     ,	Slv_Req_Addr
            	            
102874     ,	Slv_Req_Be
            	          
102875     ,	Slv_Req_BurstType
            	                 
102876     ,	Slv_Req_Data
            	            
102877     ,	Slv_Req_Last
            	            
102878     ,	Slv_Req_Len1
            	            
102879     ,	Slv_Req_Lock
            	            
102880     ,	Slv_Req_Opc
            	           
102881     ,	Slv_Req_Rdy
            	           
102882     ,	Slv_Req_SeqId
            	             
102883     ,	Slv_Req_SeqUnOrdered
            	                    
102884     ,	Slv_Req_SeqUnique
            	                 
102885     ,	Slv_Req_User
            	            
102886     ,	Slv_Req_Vld
            	           
102887     ,	Slv_Rsp_Data
            	            
102888     ,	Slv_Rsp_Last
            	            
102889     ,	Slv_Rsp_Opc
            	           
102890     ,	Slv_Rsp_Rdy
            	           
102891     ,	Slv_Rsp_SeqId
            	             
102892     ,	Slv_Rsp_SeqUnOrdered
            	                    
102893     ,	Slv_Rsp_Status
            	              
102894     ,	Slv_Rsp_Vld
            	           
102895     ,	Snoop
            	     
102896     ,	Sys_Clk
            	       
102897     ,	Sys_Clk_ClkS
            	            
102898     ,	Sys_Clk_En
            	          
102899     ,	Sys_Clk_EnS
            	           
102900     ,	Sys_Clk_RetRstN
            	               
102901     ,	Sys_Clk_RstN
            	            
102902     ,	Sys_Clk_Tm
            	          
102903     ,	Sys_Pwr_Idle
            	            
102904     ,	Sys_Pwr_WakeUp
            	              
102905     );
             
102906     	output        CplVld               ;
           	                                    
102907     	output [31:0] Mst_Req_Addr         ;
           	                                    
102908     	output [3:0]  Mst_Req_Be           ;
           	                                    
102909     	output        Mst_Req_BurstType    ;
           	                                    
102910     	output [31:0] Mst_Req_Data         ;
           	                                    
102911     	output        Mst_Req_Last         ;
           	                                    
102912     	output [5:0]  Mst_Req_Len1         ;
           	                                    
102913     	output        Mst_Req_Lock         ;
           	                                    
102914     	output [2:0]  Mst_Req_Opc          ;
           	                                    
102915     	input         Mst_Req_Rdy          ;
           	                                    
102916     	output [3:0]  Mst_Req_SeqId        ;
           	                                    
102917     	output        Mst_Req_SeqUnOrdered ;
           	                                    
102918     	output        Mst_Req_SeqUnique    ;
           	                                    
102919     	output [7:0]  Mst_Req_User         ;
           	                                    
102920     	output        Mst_Req_Vld          ;
           	                                    
102921     	input  [31:0] Mst_Rsp_Data         ;
           	                                    
102922     	input         Mst_Rsp_Last         ;
           	                                    
102923     	input  [2:0]  Mst_Rsp_Opc          ;
           	                                    
102924     	output        Mst_Rsp_Rdy          ;
           	                                    
102925     	input  [3:0]  Mst_Rsp_SeqId        ;
           	                                    
102926     	input         Mst_Rsp_SeqUnOrdered ;
           	                                    
102927     	input  [1:0]  Mst_Rsp_Status       ;
           	                                    
102928     	input         Mst_Rsp_Vld          ;
           	                                    
102929     	input  [31:0] Slv_Req_Addr         ;
           	                                    
102930     	input  [3:0]  Slv_Req_Be           ;
           	                                    
102931     	input         Slv_Req_BurstType    ;
           	                                    
102932     	input  [31:0] Slv_Req_Data         ;
           	                                    
102933     	input         Slv_Req_Last         ;
           	                                    
102934     	input  [5:0]  Slv_Req_Len1         ;
           	                                    
102935     	input         Slv_Req_Lock         ;
           	                                    
102936     	input  [2:0]  Slv_Req_Opc          ;
           	                                    
102937     	output        Slv_Req_Rdy          ;
           	                                    
102938     	input  [3:0]  Slv_Req_SeqId        ;
           	                                    
102939     	input         Slv_Req_SeqUnOrdered ;
           	                                    
102940     	input         Slv_Req_SeqUnique    ;
           	                                    
102941     	input  [7:0]  Slv_Req_User         ;
           	                                    
102942     	input         Slv_Req_Vld          ;
           	                                    
102943     	output [31:0] Slv_Rsp_Data         ;
           	                                    
102944     	output        Slv_Rsp_Last         ;
           	                                    
102945     	output [2:0]  Slv_Rsp_Opc          ;
           	                                    
102946     	input         Slv_Rsp_Rdy          ;
           	                                    
102947     	output [3:0]  Slv_Rsp_SeqId        ;
           	                                    
102948     	output        Slv_Rsp_SeqUnOrdered ;
           	                                    
102949     	output [1:0]  Slv_Rsp_Status       ;
           	                                    
102950     	output        Slv_Rsp_Vld          ;
           	                                    
102951     	input         Snoop                ;
           	                                    
102952     	input         Sys_Clk              ;
           	                                    
102953     	input         Sys_Clk_ClkS         ;
           	                                    
102954     	input         Sys_Clk_En           ;
           	                                    
102955     	input         Sys_Clk_EnS          ;
           	                                    
102956     	input         Sys_Clk_RetRstN      ;
           	                                    
102957     	input         Sys_Clk_RstN         ;
           	                                    
102958     	input         Sys_Clk_Tm           ;
           	                                    
102959     	output        Sys_Pwr_Idle         ;
           	                                    
102960     	output        Sys_Pwr_WakeUp       ;
           	                                    
102961     	assign CplVld = 1'b0;
           	                     
102962     	assign Mst_Req_Addr = Slv_Req_Addr;
           	                                   
102963     	assign Mst_Req_Be = Slv_Req_Be;
           	                               
102964     	assign Mst_Req_BurstType = Slv_Req_BurstType;
           	                                             
102965     	assign Mst_Req_Data = Slv_Req_Data;
           	                                   
102966     	assign Mst_Req_Last = Slv_Req_Last;
           	                                   
102967     	assign Mst_Req_Len1 = Slv_Req_Len1;
           	                                   
102968     	assign Mst_Req_Lock = Slv_Req_Lock;
           	                                   
102969     	assign Mst_Req_Opc = Slv_Req_Opc;
           	                                 
102970     	assign Mst_Req_SeqId = Slv_Req_SeqId;
           	                                     
102971     	assign Mst_Req_SeqUnOrdered = Slv_Req_SeqUnOrdered;
           	                                                   
102972     	assign Mst_Req_SeqUnique = Slv_Req_SeqUnique;
           	                                             
102973     	assign Mst_Req_User = Slv_Req_User;
           	                                   
102974     	assign Mst_Req_Vld = Slv_Req_Vld;
           	                                 
102975     	assign Mst_Rsp_Rdy = Slv_Rsp_Rdy;
           	                                 
102976     	assign Slv_Req_Rdy = Mst_Req_Rdy;
           	                                 
102977     	assign Slv_Rsp_Data = Mst_Rsp_Data;
           	                                   
102978     	assign Slv_Rsp_Last = Mst_Rsp_Last;
           	                                   
102979     	assign Slv_Rsp_Opc = Mst_Rsp_Opc;
           	                                 
102980     	assign Slv_Rsp_SeqId = Mst_Rsp_SeqId;
           	                                     
102981     	assign Slv_Rsp_SeqUnOrdered = Mst_Rsp_SeqUnOrdered;
           	                                                   
102982     	assign Slv_Rsp_Status = Mst_Rsp_Status;
           	                                       
102983     	assign Slv_Rsp_Vld = Mst_Rsp_Vld;
           	                                 
102984     	assign Sys_Pwr_Idle = 1'b1;
           	                           
102985     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
102986     endmodule
                    
102987     
           
102988     `timescale 1ps/1ps
                             
102989     module rsnoc_z_T_C_S_C_L_R_D_z_F3t3 ( I , O );
                                                         
102990     	input  [2:0] I ;
           	                
102991     	output [2:0] O ;
           	                
102992     	wire [7:0] uDecoded_0 ;
           	                       
102993     	wire [3:0] uDecoded_1 ;
           	                       
102994     	wire [1:0] uDecoded_2 ;
           	                       
102995     	wire       u_6542     ;
           	                       
102996     	wire       u_7bab     ;
           	                       
102997     	wire       u_c39d     ;
           	                       
102998     	wire       u_c4ee     ;
           	                       
102999     	wire       M          ;
           	                       
103000     	assign u_6542 = I [0];
           	                      
103001     	assign uDecoded_2 = { { 1 { u_6542 }  } , ~ { 1 { u_6542 }  } };
           	                                                                
103002     	assign u_c39d = I [1];
           	                      
103003     	assign uDecoded_1 = { uDecoded_2 & { 2 { u_c39d }  } , uDecoded_2 & ~ { 2 { u_c39d }  } };
           	                                                                                          
103004     	assign u_7bab = I [2];
           	                      
103005     	assign uDecoded_0 = { uDecoded_1 & { 4 { u_7bab }  } , uDecoded_1 & ~ { 4 { u_7bab }  } };
           	                                                                                          
103006     	assign u_c4ee = I [2];
           	                      
103007     	assign M = u_c4ee == 1'b0;
           	                          
103008     	assign O = uDecoded_0 [2:0] & { 3 { M }  };
           	                                           
103009     endmodule
                    
103010     
           
103011     `timescale 1ps/1ps
                             
103012     module rsnoc_z_T_C_S_C_L_R_D_L_F2t4 ( I , O );
                                                         
103013     	input  [1:0] I ;
           	                
103014     	output [3:0] O ;
           	                
103015     	wire [3:0] uDecoded_0 ;
           	                       
103016     	wire [1:0] uDecoded_1 ;
           	                       
103017     	wire       u_6542     ;
           	                       
103018     	wire       u_c39d     ;
           	                       
103019     	assign u_6542 = I [0];
           	                      
103020     	assign uDecoded_1 = { { 1 { u_6542 }  } , 1'b1 };
           	                                                 
103021     	assign u_c39d = I [1];
           	                      
103022     	assign uDecoded_0 = { uDecoded_1 & { 2 { u_c39d }  } , uDecoded_1 | { 2 { u_c39d }  } };
           	                                                                                        
103023     	assign O = uDecoded_0;
           	                      
103024     endmodule
                    
103025     
           
103026     `timescale 1ps/1ps
                             
103027     module rsnoc_z_T_C_S_C_L_R_D_L_F2t2 ( I , O );
                                                         
103028     	input  [1:0] I ;
           	                
103029     	output [1:0] O ;
           	                
103030     	wire [3:0] uDecoded_0 ;
           	                       
103031     	wire [1:0] uDecoded_1 ;
           	                       
103032     	wire       u_6542     ;
           	                       
103033     	wire       u_c39d     ;
           	                       
103034     	wire       u_d6b3     ;
           	                       
103035     	wire       M          ;
           	                       
103036     	assign u_6542 = I [0];
           	                      
103037     	assign uDecoded_1 = { 1'b0 , { 1 { u_6542 }  } };
           	                                                 
103038     	assign u_c39d = I [1];
           	                      
103039     	assign uDecoded_0 = { uDecoded_1 & { 2 { u_c39d }  } , uDecoded_1 | { 2 { u_c39d }  } };
           	                                                                                        
103040     	assign u_d6b3 = I [1];
           	                      
103041     	assign M = u_d6b3 == 1'b0;
           	                          
103042     	assign O = uDecoded_0 [1:0] | ~ { 2 { M }  };
           	                                             
103043     endmodule
                    
103044     
           
103045     `timescale 1ps/1ps
                             
103046     module rsnoc_z_H_R_U_P_B_e8f2845f_A32244413003000 (
                                                              
103047     	Rx_0
           	    
103048     ,	Rx_1
            	    
103049     ,	Rx_10
            	     
103050     ,	Rx_2
            	    
103051     ,	Rx_3
            	    
103052     ,	Rx_4
            	    
103053     ,	Rx_5
            	    
103054     ,	Rx_6
            	    
103055     ,	RxRdy
            	     
103056     ,	RxVld
            	     
103057     ,	Sys_Clk
            	       
103058     ,	Sys_Clk_ClkS
            	            
103059     ,	Sys_Clk_En
            	          
103060     ,	Sys_Clk_EnS
            	           
103061     ,	Sys_Clk_RetRstN
            	               
103062     ,	Sys_Clk_RstN
            	            
103063     ,	Sys_Clk_Tm
            	          
103064     ,	Sys_Pwr_Idle
            	            
103065     ,	Sys_Pwr_WakeUp
            	              
103066     ,	Tx_0
            	    
103067     ,	Tx_1
            	    
103068     ,	Tx_10
            	     
103069     ,	Tx_2
            	    
103070     ,	Tx_3
            	    
103071     ,	Tx_4
            	    
103072     ,	Tx_5
            	    
103073     ,	Tx_6
            	    
103074     ,	TxRdy
            	     
103075     ,	TxVld
            	     
103076     );
             
103077     	input  [31:0] Rx_0            ;
           	                               
103078     	input  [1:0]  Rx_1            ;
           	                               
103079     	input  [2:0]  Rx_10           ;
           	                               
103080     	input  [3:0]  Rx_2            ;
           	                               
103081     	input  [3:0]  Rx_3            ;
           	                               
103082     	input  [3:0]  Rx_4            ;
           	                               
103083     	input         Rx_5            ;
           	                               
103084     	input  [2:0]  Rx_6            ;
           	                               
103085     	output        RxRdy           ;
           	                               
103086     	input         RxVld           ;
           	                               
103087     	input         Sys_Clk         ;
           	                               
103088     	input         Sys_Clk_ClkS    ;
           	                               
103089     	input         Sys_Clk_En      ;
           	                               
103090     	input         Sys_Clk_EnS     ;
           	                               
103091     	input         Sys_Clk_RetRstN ;
           	                               
103092     	input         Sys_Clk_RstN    ;
           	                               
103093     	input         Sys_Clk_Tm      ;
           	                               
103094     	output        Sys_Pwr_Idle    ;
           	                               
103095     	output        Sys_Pwr_WakeUp  ;
           	                               
103096     	output [31:0] Tx_0            ;
           	                               
103097     	output [1:0]  Tx_1            ;
           	                               
103098     	output [2:0]  Tx_10           ;
           	                               
103099     	output [3:0]  Tx_2            ;
           	                               
103100     	output [3:0]  Tx_3            ;
           	                               
103101     	output [3:0]  Tx_4            ;
           	                               
103102     	output        Tx_5            ;
           	                               
103103     	output [2:0]  Tx_6            ;
           	                               
103104     	input         TxRdy           ;
           	                               
103105     	output        TxVld           ;
           	                               
103106     	reg         Full     ;
           	                      
103107     	reg  [31:0] Reg_0    ;
           	                      
103108     	reg  [1:0]  Reg_1    ;
           	                      
103109     	reg  [2:0]  Reg_10   ;
           	                      
103110     	reg  [3:0]  Reg_2    ;
           	                      
103111     	reg  [3:0]  Reg_3    ;
           	                      
103112     	reg  [3:0]  Reg_4    ;
           	                      
103113     	reg         Reg_5    ;
           	                      
103114     	reg  [2:0]  Reg_6    ;
           	                      
103115     	wire [31:0] RxInt_0  ;
           	                      
103116     	wire [1:0]  RxInt_1  ;
           	                      
103117     	wire [2:0]  RxInt_10 ;
           	                      
103118     	wire [3:0]  RxInt_2  ;
           	                      
103119     	wire [3:0]  RxInt_3  ;
           	                      
103120     	wire [3:0]  RxInt_4  ;
           	                      
103121     	wire        RxInt_5  ;
           	                      
103122     	wire [2:0]  RxInt_6  ;
           	                      
103123     	reg         dontStop ;
           	                      
103124     	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
103125     	assign RxRdy = ~ Full;
           	                      
103126     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
103127     		if ( ! Sys_Clk_RstN )
           		                     
103128     			Full <= #1.0 ( 1'b0 );
           			                      
103129     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
103130     	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
103131     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
103132     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_165247">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_F_U_0e4d105f">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
