/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [3:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire [21:0] celloutsig_0_29z;
  wire [18:0] celloutsig_0_2z;
  reg [17:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_41z;
  wire [11:0] celloutsig_0_43z;
  reg [5:0] celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [24:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(in_data[43] | celloutsig_0_3z);
  assign celloutsig_1_4z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_1_19z = ~(celloutsig_1_10z | celloutsig_1_2z);
  assign celloutsig_0_22z = ~(celloutsig_0_15z | celloutsig_0_16z);
  assign celloutsig_0_67z = celloutsig_0_41z[7] | ~(celloutsig_0_14z);
  assign celloutsig_1_9z = celloutsig_1_4z | ~(celloutsig_1_2z);
  assign celloutsig_0_17z = celloutsig_0_0z[3] | ~(celloutsig_0_14z);
  assign celloutsig_0_23z = celloutsig_0_8z | ~(celloutsig_0_18z[2]);
  assign celloutsig_1_18z = celloutsig_1_6z[1] ^ celloutsig_1_8z;
  assign celloutsig_0_12z = celloutsig_0_3z ^ celloutsig_0_6z[2];
  assign celloutsig_0_14z = celloutsig_0_6z[0] ^ celloutsig_0_7z;
  assign celloutsig_0_3z = celloutsig_0_2z[16] ^ in_data[63];
  assign celloutsig_0_16z = ~(celloutsig_0_15z ^ celloutsig_0_14z);
  assign celloutsig_0_21z = ~(celloutsig_0_16z ^ celloutsig_0_13z[0]);
  assign celloutsig_0_38z = { celloutsig_0_33z, celloutsig_0_6z } / { 1'h1, celloutsig_0_6z[2:1], celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_24z };
  assign celloutsig_0_2z = in_data[51:33] / { 1'h1, in_data[14:8], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[184:181] >= in_data[178:175];
  assign celloutsig_0_7z = in_data[67:51] >= { celloutsig_0_2z[18:3], celloutsig_0_3z };
  assign celloutsig_0_9z = { in_data[11:0], celloutsig_0_1z } >= { celloutsig_0_0z[8:0], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_24z = celloutsig_0_10z[9:5] && { celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_23z };
  assign celloutsig_1_8z = celloutsig_1_0z[5:2] < celloutsig_1_0z[6:3];
  assign celloutsig_0_8z = { in_data[72], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z } < celloutsig_0_0z[9:2];
  assign celloutsig_0_20z = { celloutsig_0_2z, celloutsig_0_9z } < { celloutsig_0_18z[1], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_25z = { celloutsig_0_2z[7], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_15z } < { celloutsig_0_2z[15:9], celloutsig_0_5z };
  assign celloutsig_0_49z = celloutsig_0_1z & ~(celloutsig_0_21z);
  assign celloutsig_0_5z = celloutsig_0_0z[8] & ~(celloutsig_0_3z);
  assign celloutsig_0_15z = celloutsig_0_7z & ~(celloutsig_0_13z[1]);
  assign celloutsig_0_41z = { celloutsig_0_10z[10:2], celloutsig_0_16z, celloutsig_0_16z } % { 1'h1, celloutsig_0_38z, celloutsig_0_27z };
  assign celloutsig_1_0z = in_data[144:138] % { 1'h1, in_data[184:179] };
  assign celloutsig_1_5z = celloutsig_1_3z[10:1] % { 1'h1, in_data[175:167] };
  assign celloutsig_1_6z = { celloutsig_1_0z[6:4], celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, celloutsig_1_5z[5:2] };
  assign celloutsig_0_10z = { celloutsig_0_2z[17:8], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z } % { 1'h1, celloutsig_0_2z[15:4] };
  assign celloutsig_0_33z = { celloutsig_0_0z[3], celloutsig_0_20z, celloutsig_0_17z } % { 1'h1, celloutsig_0_10z[3:2] };
  assign celloutsig_0_29z = { celloutsig_0_2z[14:1], celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_16z } % { 1'h1, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_27z = { celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_12z } * celloutsig_0_18z[2:0];
  assign celloutsig_0_66z = celloutsig_0_44z[3:0] != { celloutsig_0_19z[2], celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_49z };
  assign celloutsig_0_1z = in_data[5:0] != celloutsig_0_0z[9:4];
  assign celloutsig_0_0z = - in_data[30:21];
  assign celloutsig_0_43z = - { celloutsig_0_32z[15:5], celloutsig_0_4z };
  assign celloutsig_0_13z = - { celloutsig_0_0z[8:7], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_19z = - { celloutsig_0_10z[7:6], celloutsig_0_16z };
  assign celloutsig_1_10z = { celloutsig_1_6z[3:0], celloutsig_1_2z, celloutsig_1_9z } !== in_data[104:99];
  assign celloutsig_0_6z = { celloutsig_0_2z[14:12], celloutsig_0_5z } - in_data[45:42];
  assign celloutsig_1_1z = ~((celloutsig_1_0z[6] & celloutsig_1_0z[6]) | celloutsig_1_0z[1]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_44z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_44z = { celloutsig_0_43z[4:3], celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_7z };
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 25'h0000000;
    else if (!clkin_data[32]) celloutsig_1_3z = in_data[151:127];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_18z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_18z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_32z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_0_32z = { celloutsig_0_29z[16:0], celloutsig_0_17z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
