<stg><name>update_weights.1</name>


<trans_list>

<trans id="877" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="2" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="19" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="20" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="36" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="48" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="49" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="65" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="77" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="93" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="94" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="95" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="95" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="112" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="113" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="129" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="141" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="141" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="142" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="142" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="158" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="170" to="171">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="170" to="187">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="186" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="187" to="188">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="187" to="205">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="188" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="188" to="187">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="204" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="205" to="206">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="205" to="221">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="220" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="232" to="250">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="232" to="233">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="233" to="234">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="233" to="232">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="249" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="261" to="262">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="277" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %norm = alloca i32 1

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:8 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %p_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %p_read_2 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %p_read_3 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %store_ln214 = store i64 0, i64 %norm

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:13 %store_ln213 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
entry:14 %br_ln219 = br void %update_weights_loop1_1

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
update_weights_loop1_1:0 %i_12 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
update_weights_loop1_1:1 %icmp_ln219 = icmp_eq  i4 %i_12, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
update_weights_loop1_1:2 %add_ln219 = add i4 %i_12, i4 1

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
update_weights_loop1_1:3 %br_ln219 = br i1 %icmp_ln219, void %update_weights_loop1_1.split, void %for.inc37.preheader

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
update_weights_loop1_1.split:0 %speclooptripcount_ln220 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln220"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
update_weights_loop1_1.split:1 %specloopname_ln227 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln227"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
update_weights_loop1_1.split:2 %tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_12, i6 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
update_weights_loop1_1.split:3 %br_ln222 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
for.inc37.preheader:0 %bias_norm_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_norm_1"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="32">
<![CDATA[
for.inc37.preheader:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.preheader:2 %store_ln213 = store i7 0, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.preheader:3 %store_ln214 = store i64 0, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
for.inc37.preheader:4 %br_ln229 = br void %for.inc37

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc:0 %j = phi i7 %add_ln222, void %for.inc.split, i7 0, void %update_weights_loop1_1.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln222 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln222"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %add_ln222 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln222"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln222 = br i1 %icmp_ln222, void %for.inc.split, void %for.inc19

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="7">
<![CDATA[
for.inc.split:1 %zext_ln222 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:4 %add_ln224 = add i10 %zext_ln222, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="add_ln224"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:5 %zext_ln224 = zext i10 %add_ln224

]]></Node>
<StgValue><ssdm name="zext_ln224"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %d_weights1_addr = getelementptr i64 %d_weights1, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="d_weights1_addr"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:7 %d_weights1_load = load i10 %d_weights1_addr

]]></Node>
<StgValue><ssdm name="d_weights1_load"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="weights1_addr"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc19:0 %store_ln213 = store i4 %add_ln219, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
for.inc19:1 %br_ln219 = br void %update_weights_loop1_1

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="318" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:7 %d_weights1_load = load i10 %d_weights1_addr

]]></Node>
<StgValue><ssdm name="d_weights1_load"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:8 %mul4 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="320" st_id="5" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:8 %mul4 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="321" st_id="6" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:8 %mul4 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="322" st_id="7" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:8 %mul4 = dmul i64 %d_weights1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:10 %weights1_load = load i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="324" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:10 %weights1_load = load i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:11 %bitcast_ln224 = bitcast i64 %weights1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln224"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %sub = dsub i64 %bitcast_ln224, i64 %mul4

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="327" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %sub = dsub i64 %bitcast_ln224, i64 %mul4

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="328" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %sub = dsub i64 %bitcast_ln224, i64 %mul4

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="329" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %sub = dsub i64 %bitcast_ln224, i64 %mul4

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:13 %bitcast_ln224_1 = bitcast i64 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln224_1"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc.split:14 %store_ln224 = store i64 %bitcast_ln224_1, i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="332" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:15 %mul2 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="333" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:15 %mul2 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="334" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:15 %mul2 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="335" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:15 %mul2 = dmul i64 %sub, i64 %sub

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:0 %norm_load_1 = load i64 %norm

]]></Node>
<StgValue><ssdm name="norm_load_1"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %norm_2 = dadd i64 %norm_load_1, i64 %mul2

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="338" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %norm_2 = dadd i64 %norm_load_1, i64 %mul2

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="339" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %norm_2 = dadd i64 %norm_load_1, i64 %mul2

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln223 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln223"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln226 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln226"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %norm_2 = dadd i64 %norm_load_1, i64 %mul2

]]></Node>
<StgValue><ssdm name="norm_2"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:17 %store_ln214 = store i64 %norm_2, i64 %norm

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:18 %br_ln222 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="345" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc37:0 %i_13 = load i7 %i_1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37:1 %icmp_ln229 = icmp_eq  i7 %i_13, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln229"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37:2 %add_ln229 = add i7 %i_13, i7 1

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc37:3 %br_ln229 = br i1 %icmp_ln229, void %for.inc37.split, void %for.end39

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="7">
<![CDATA[
for.inc37.split:1 %zext_ln229 = zext i7 %i_13

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split:4 %d_biases1_addr = getelementptr i64 %d_biases1, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="d_biases1_addr"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="6">
<![CDATA[
for.inc37.split:5 %d_biases1_load = load i6 %d_biases1_addr

]]></Node>
<StgValue><ssdm name="d_biases1_load"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split:7 %biases1_addr = getelementptr i64 %biases1, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="biases1_addr"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc37.split:15 %store_ln213 = store i7 %add_ln229, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="32">
<![CDATA[
for.end39:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end39:1 %norm_load = load i64 %norm

]]></Node>
<StgValue><ssdm name="norm_load"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="12" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:2 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end39:3 %store_ln213 = store i4 0, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="358" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="6">
<![CDATA[
for.inc37.split:5 %d_biases1_load = load i6 %d_biases1_addr

]]></Node>
<StgValue><ssdm name="d_biases1_load"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:6 %mul = dmul i64 %d_biases1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="360" st_id="22" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:6 %mul = dmul i64 %d_biases1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="361" st_id="23" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:6 %mul = dmul i64 %d_biases1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="362" st_id="24" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:6 %mul = dmul i64 %d_biases1_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="6">
<![CDATA[
for.inc37.split:8 %biases1_load = load i6 %biases1_addr

]]></Node>
<StgValue><ssdm name="biases1_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="364" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="6">
<![CDATA[
for.inc37.split:8 %biases1_load = load i6 %biases1_addr

]]></Node>
<StgValue><ssdm name="biases1_load"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64">
<![CDATA[
for.inc37.split:9 %bitcast_ln231 = bitcast i64 %biases1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln231"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:10 %sub1 = dsub i64 %bitcast_ln231, i64 %mul

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="367" st_id="26" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:10 %sub1 = dsub i64 %bitcast_ln231, i64 %mul

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="368" st_id="27" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:10 %sub1 = dsub i64 %bitcast_ln231, i64 %mul

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="369" st_id="28" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:10 %sub1 = dsub i64 %bitcast_ln231, i64 %mul

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="370" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
for.inc37.split:11 %bitcast_ln231_1 = bitcast i64 %sub1

]]></Node>
<StgValue><ssdm name="bitcast_ln231_1"/></StgValue>
</operation>

<operation id="371" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc37.split:12 %store_ln231 = store i64 %bitcast_ln231_1, i6 %biases1_addr

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="372" st_id="29" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:13 %mul1 = dmul i64 %sub1, i64 %sub1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="373" st_id="30" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:13 %mul1 = dmul i64 %sub1, i64 %sub1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="374" st_id="31" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:13 %mul1 = dmul i64 %sub1, i64 %sub1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="375" st_id="32" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:13 %mul1 = dmul i64 %sub1, i64 %sub1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="376" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc37.split:0 %bias_norm_1_load = load i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm_1_load"/></StgValue>
</operation>

<operation id="377" st_id="33" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:14 %bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="bias_norm_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="378" st_id="34" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:14 %bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="bias_norm_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="379" st_id="35" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:14 %bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="bias_norm_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="380" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc37.split:2 %speclooptripcount_ln230 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln230"/></StgValue>
</operation>

<operation id="381" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc37.split:3 %specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln233"/></StgValue>
</operation>

<operation id="382" st_id="36" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc37.split:14 %bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="bias_norm_2"/></StgValue>
</operation>

<operation id="383" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc37.split:16 %store_ln214 = store i64 %bias_norm_2, i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="384" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
for.inc37.split:17 %br_ln229 = br void %for.inc37

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="385" st_id="37" stage="11" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:2 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="386" st_id="38" stage="10" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:2 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="387" st_id="39" stage="9" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:2 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="388" st_id="40" stage="8" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:2 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="389" st_id="41" stage="7" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:2 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="390" st_id="42" stage="6" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:2 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="391" st_id="43" stage="5" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:2 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="392" st_id="44" stage="4" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:2 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="393" st_id="45" stage="3" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:2 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="394" st_id="46" stage="2" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:2 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="395" st_id="47" stage="1" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end39:2 %norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load

]]></Node>
<StgValue><ssdm name="norm_1"/></StgValue>
</operation>

<operation id="396" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
for.end39:4 %br_ln239 = br void %update_weights_loop3_1

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="397" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
update_weights_loop3_1:0 %i_14 = load i4 %i_2

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="398" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
update_weights_loop3_1:1 %icmp_ln239 = icmp_eq  i4 %i_14, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln239"/></StgValue>
</operation>

<operation id="399" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
update_weights_loop3_1:2 %add_ln239 = add i4 %i_14, i4 1

]]></Node>
<StgValue><ssdm name="add_ln239"/></StgValue>
</operation>

<operation id="400" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
update_weights_loop3_1:3 %br_ln239 = br i1 %icmp_ln239, void %update_weights_loop3_1.split, void %update_weights_loop4

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="401" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
update_weights_loop3_1.split:0 %speclooptripcount_ln240 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln240"/></StgValue>
</operation>

<operation id="402" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
update_weights_loop3_1.split:1 %specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln246"/></StgValue>
</operation>

<operation id="403" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
update_weights_loop3_1.split:2 %tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_14, i6 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="404" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
update_weights_loop3_1.split:3 %br_ln242 = br void %for.inc54

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="405" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="32">
<![CDATA[
update_weights_loop4:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="406" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
update_weights_loop4:1 %bias_norm_1_load_1 = load i64 %bias_norm_1

]]></Node>
<StgValue><ssdm name="bias_norm_1_load_1"/></StgValue>
</operation>

<operation id="407" st_id="48" stage="12" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop4:2 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>

<operation id="408" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
update_weights_loop4:3 %store_ln213 = store i7 0, i7 %i_3

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="409" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc54:0 %j_1 = phi i7 %add_ln242, void %for.inc54.split, i7 0, void %update_weights_loop3_1.split

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="410" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc54:1 %icmp_ln242 = icmp_eq  i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="411" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc54:2 %add_ln242 = add i7 %j_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln242"/></StgValue>
</operation>

<operation id="412" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc54:3 %br_ln242 = br i1 %icmp_ln242, void %for.inc54.split, void %for.inc57

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="413" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="7">
<![CDATA[
for.inc54.split:0 %zext_ln242 = zext i7 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="414" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc54.split:3 %add_ln244 = add i10 %zext_ln242, i10 %tmp_2

]]></Node>
<StgValue><ssdm name="add_ln244"/></StgValue>
</operation>

<operation id="415" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
for.inc54.split:4 %zext_ln244 = zext i10 %add_ln244

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="416" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54.split:5 %weights1_addr_1 = getelementptr i64 %weights1, i64 0, i64 %zext_ln244

]]></Node>
<StgValue><ssdm name="weights1_addr_1"/></StgValue>
</operation>

<operation id="417" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
for.inc54.split:6 %weights1_load_1 = load i10 %weights1_addr_1

]]></Node>
<StgValue><ssdm name="weights1_load_1"/></StgValue>
</operation>

<operation id="418" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc57:0 %store_ln213 = store i4 %add_ln239, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="419" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
for.inc57:1 %br_ln239 = br void %update_weights_loop3_1

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="420" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
for.inc54.split:6 %weights1_load_1 = load i10 %weights1_addr_1

]]></Node>
<StgValue><ssdm name="weights1_load_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="421" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
for.inc54.split:7 %bitcast_ln244 = bitcast i64 %weights1_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln244"/></StgValue>
</operation>

<operation id="422" st_id="51" stage="14" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc54.split:8 %div = ddiv i64 %bitcast_ln244, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="423" st_id="52" stage="13" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc54.split:8 %div = ddiv i64 %bitcast_ln244, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="424" st_id="53" stage="12" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc54.split:8 %div = ddiv i64 %bitcast_ln244, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="425" st_id="54" stage="11" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc54.split:8 %div = ddiv i64 %bitcast_ln244, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="426" st_id="55" stage="10" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc54.split:8 %div = ddiv i64 %bitcast_ln244, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="427" st_id="56" stage="9" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc54.split:8 %div = ddiv i64 %bitcast_ln244, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="428" st_id="57" stage="8" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc54.split:8 %div = ddiv i64 %bitcast_ln244, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="429" st_id="58" stage="7" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc54.split:8 %div = ddiv i64 %bitcast_ln244, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="430" st_id="59" stage="6" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc54.split:8 %div = ddiv i64 %bitcast_ln244, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="431" st_id="60" stage="5" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc54.split:8 %div = ddiv i64 %bitcast_ln244, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="432" st_id="61" stage="4" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc54.split:8 %div = ddiv i64 %bitcast_ln244, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="433" st_id="62" stage="3" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc54.split:8 %div = ddiv i64 %bitcast_ln244, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="434" st_id="63" stage="2" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc54.split:8 %div = ddiv i64 %bitcast_ln244, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="435" st_id="64" stage="1" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc54.split:8 %div = ddiv i64 %bitcast_ln244, i64 %norm_1

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="436" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc54.split:1 %speclooptripcount_ln243 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln243"/></StgValue>
</operation>

<operation id="437" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc54.split:2 %specloopname_ln245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln245"/></StgValue>
</operation>

<operation id="438" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64">
<![CDATA[
for.inc54.split:9 %bitcast_ln244_1 = bitcast i64 %div

]]></Node>
<StgValue><ssdm name="bitcast_ln244_1"/></StgValue>
</operation>

<operation id="439" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="64" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc54.split:10 %store_ln244 = store i64 %bitcast_ln244_1, i10 %weights1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="440" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.inc54.split:11 %br_ln242 = br void %for.inc54

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="441" st_id="66" stage="11" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop4:2 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="442" st_id="67" stage="10" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop4:2 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="443" st_id="68" stage="9" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop4:2 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="444" st_id="69" stage="8" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop4:2 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="445" st_id="70" stage="7" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop4:2 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="446" st_id="71" stage="6" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop4:2 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="447" st_id="72" stage="5" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop4:2 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="448" st_id="73" stage="4" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop4:2 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="449" st_id="74" stage="3" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop4:2 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="450" st_id="75" stage="2" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop4:2 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="451" st_id="76" stage="1" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop4:2 %bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1

]]></Node>
<StgValue><ssdm name="bias_norm"/></StgValue>
</operation>

<operation id="452" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
update_weights_loop4:4 %br_ln248 = br void %for.inc68

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="453" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc68:0 %i_15 = load i7 %i_3

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="454" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc68:1 %icmp_ln248 = icmp_eq  i7 %i_15, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln248"/></StgValue>
</operation>

<operation id="455" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc68:2 %add_ln248 = add i7 %i_15, i7 1

]]></Node>
<StgValue><ssdm name="add_ln248"/></StgValue>
</operation>

<operation id="456" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc68:3 %br_ln248 = br i1 %icmp_ln248, void %for.inc68.split, void %update_weights_loop5_1.preheader

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="457" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="7">
<![CDATA[
for.inc68.split:0 %zext_ln248 = zext i7 %i_15

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="458" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc68.split:3 %biases1_addr_1 = getelementptr i64 %biases1, i64 0, i64 %zext_ln248

]]></Node>
<StgValue><ssdm name="biases1_addr_1"/></StgValue>
</operation>

<operation id="459" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="6">
<![CDATA[
for.inc68.split:4 %biases1_load_1 = load i6 %biases1_addr_1

]]></Node>
<StgValue><ssdm name="biases1_load_1"/></StgValue>
</operation>

<operation id="460" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc68.split:9 %store_ln213 = store i7 %add_ln248, i7 %i_3

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="461" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="32">
<![CDATA[
update_weights_loop5_1.preheader:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="462" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
update_weights_loop5_1.preheader:1 %norm_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="norm_3"/></StgValue>
</operation>

<operation id="463" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop5_1.preheader:2 %store_ln214 = store i64 0, i64 %norm_3

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="464" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
update_weights_loop5_1.preheader:3 %store_ln213 = store i7 0, i7 %i_4

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="465" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
update_weights_loop5_1.preheader:4 %br_ln257 = br void %update_weights_loop5_1

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="466" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="6">
<![CDATA[
for.inc68.split:4 %biases1_load_1 = load i6 %biases1_addr_1

]]></Node>
<StgValue><ssdm name="biases1_load_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="467" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64">
<![CDATA[
for.inc68.split:5 %bitcast_ln250 = bitcast i64 %biases1_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln250"/></StgValue>
</operation>

<operation id="468" st_id="79" stage="14" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc68.split:6 %div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="469" st_id="80" stage="13" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc68.split:6 %div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="470" st_id="81" stage="12" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc68.split:6 %div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="471" st_id="82" stage="11" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc68.split:6 %div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="472" st_id="83" stage="10" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc68.split:6 %div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="473" st_id="84" stage="9" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc68.split:6 %div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="474" st_id="85" stage="8" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc68.split:6 %div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="475" st_id="86" stage="7" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc68.split:6 %div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="476" st_id="87" stage="6" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc68.split:6 %div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="477" st_id="88" stage="5" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc68.split:6 %div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="478" st_id="89" stage="4" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc68.split:6 %div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="479" st_id="90" stage="3" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc68.split:6 %div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="480" st_id="91" stage="2" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc68.split:6 %div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="481" st_id="92" stage="1" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc68.split:6 %div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="482" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc68.split:1 %speclooptripcount_ln249 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln249"/></StgValue>
</operation>

<operation id="483" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc68.split:2 %specloopname_ln251 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln251"/></StgValue>
</operation>

<operation id="484" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64">
<![CDATA[
for.inc68.split:7 %bitcast_ln250_1 = bitcast i64 %div1

]]></Node>
<StgValue><ssdm name="bitcast_ln250_1"/></StgValue>
</operation>

<operation id="485" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc68.split:8 %store_ln250 = store i64 %bitcast_ln250_1, i6 %biases1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="486" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
for.inc68.split:10 %br_ln248 = br void %for.inc68

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="487" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
update_weights_loop5_1:0 %i_16 = load i7 %i_4

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="488" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
update_weights_loop5_1:1 %icmp_ln257 = icmp_eq  i7 %i_16, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln257"/></StgValue>
</operation>

<operation id="489" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
update_weights_loop5_1:2 %add_ln257 = add i7 %i_16, i7 1

]]></Node>
<StgValue><ssdm name="add_ln257"/></StgValue>
</operation>

<operation id="490" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
update_weights_loop5_1:3 %br_ln257 = br i1 %icmp_ln257, void %update_weights_loop5_1.split, void %for.inc118.preheader

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="491" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
update_weights_loop5_1.split:0 %speclooptripcount_ln258 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln258"/></StgValue>
</operation>

<operation id="492" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
update_weights_loop5_1.split:1 %specloopname_ln265 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln265"/></StgValue>
</operation>

<operation id="493" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="7">
<![CDATA[
update_weights_loop5_1.split:2 %empty = trunc i7 %i_16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="494" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
update_weights_loop5_1.split:3 %tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="495" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
update_weights_loop5_1.split:4 %br_ln260 = br void %for.inc97

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="496" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="32">
<![CDATA[
for.inc118.preheader:0 %bias_norm_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_norm_4"/></StgValue>
</operation>

<operation id="497" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="32">
<![CDATA[
for.inc118.preheader:1 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="498" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118.preheader:2 %store_ln213 = store i7 0, i7 %i_5

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="499" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.preheader:3 %store_ln214 = store i64 0, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="500" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
for.inc118.preheader:4 %br_ln267 = br void %for.inc118

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="501" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc97:0 %j_2 = phi i7 %add_ln260, void %for.inc97.split, i7 0, void %update_weights_loop5_1.split

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="502" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc97:1 %icmp_ln260 = icmp_eq  i7 %j_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln260"/></StgValue>
</operation>

<operation id="503" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc97:2 %add_ln260 = add i7 %j_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln260"/></StgValue>
</operation>

<operation id="504" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc97:3 %br_ln260 = br i1 %icmp_ln260, void %for.inc97.split, void %for.inc100

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="505" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="7">
<![CDATA[
for.inc97.split:1 %zext_ln260 = zext i7 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="506" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc97.split:4 %add_ln262 = add i12 %zext_ln260, i12 %tmp_4

]]></Node>
<StgValue><ssdm name="add_ln262"/></StgValue>
</operation>

<operation id="507" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="12">
<![CDATA[
for.inc97.split:5 %zext_ln262 = zext i12 %add_ln262

]]></Node>
<StgValue><ssdm name="zext_ln262"/></StgValue>
</operation>

<operation id="508" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97.split:6 %d_weights2_addr = getelementptr i64 %d_weights2, i64 0, i64 %zext_ln262

]]></Node>
<StgValue><ssdm name="d_weights2_addr"/></StgValue>
</operation>

<operation id="509" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="12">
<![CDATA[
for.inc97.split:7 %d_weights2_load = load i12 %d_weights2_addr

]]></Node>
<StgValue><ssdm name="d_weights2_load"/></StgValue>
</operation>

<operation id="510" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97.split:9 %weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln262

]]></Node>
<StgValue><ssdm name="weights2_addr"/></StgValue>
</operation>

<operation id="511" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100:0 %store_ln213 = store i7 %add_ln257, i7 %i_4

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="512" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
for.inc100:1 %br_ln257 = br void %update_weights_loop5_1

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="513" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="12">
<![CDATA[
for.inc97.split:7 %d_weights2_load = load i12 %d_weights2_addr

]]></Node>
<StgValue><ssdm name="d_weights2_load"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="514" st_id="97" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:8 %mul6 = dmul i64 %d_weights2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="515" st_id="98" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:8 %mul6 = dmul i64 %d_weights2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="516" st_id="99" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:8 %mul6 = dmul i64 %d_weights2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="517" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="12">
<![CDATA[
for.inc97.split:10 %weights2_load = load i12 %weights2_addr

]]></Node>
<StgValue><ssdm name="weights2_load"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="518" st_id="100" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:8 %mul6 = dmul i64 %d_weights2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="519" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="12">
<![CDATA[
for.inc97.split:10 %weights2_load = load i12 %weights2_addr

]]></Node>
<StgValue><ssdm name="weights2_load"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="520" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64">
<![CDATA[
for.inc97.split:11 %bitcast_ln262 = bitcast i64 %weights2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln262"/></StgValue>
</operation>

<operation id="521" st_id="101" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:12 %sub3 = dsub i64 %bitcast_ln262, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="522" st_id="102" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:12 %sub3 = dsub i64 %bitcast_ln262, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="523" st_id="103" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:12 %sub3 = dsub i64 %bitcast_ln262, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="524" st_id="104" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:12 %sub3 = dsub i64 %bitcast_ln262, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="525" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64">
<![CDATA[
for.inc97.split:13 %bitcast_ln262_1 = bitcast i64 %sub3

]]></Node>
<StgValue><ssdm name="bitcast_ln262_1"/></StgValue>
</operation>

<operation id="526" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
for.inc97.split:14 %store_ln262 = store i64 %bitcast_ln262_1, i12 %weights2_addr

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="527" st_id="105" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:15 %mul7 = dmul i64 %sub3, i64 %sub3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="528" st_id="106" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:15 %mul7 = dmul i64 %sub3, i64 %sub3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="529" st_id="107" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:15 %mul7 = dmul i64 %sub3, i64 %sub3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="530" st_id="108" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:15 %mul7 = dmul i64 %sub3, i64 %sub3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="531" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc97.split:0 %norm_3_load_1 = load i64 %norm_3

]]></Node>
<StgValue><ssdm name="norm_3_load_1"/></StgValue>
</operation>

<operation id="532" st_id="109" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:16 %norm_5 = dadd i64 %norm_3_load_1, i64 %mul7

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="533" st_id="110" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:16 %norm_5 = dadd i64 %norm_3_load_1, i64 %mul7

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="534" st_id="111" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:16 %norm_5 = dadd i64 %norm_3_load_1, i64 %mul7

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="535" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc97.split:2 %speclooptripcount_ln261 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln261"/></StgValue>
</operation>

<operation id="536" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc97.split:3 %specloopname_ln264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln264"/></StgValue>
</operation>

<operation id="537" st_id="112" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc97.split:16 %norm_5 = dadd i64 %norm_3_load_1, i64 %mul7

]]></Node>
<StgValue><ssdm name="norm_5"/></StgValue>
</operation>

<operation id="538" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc97.split:17 %store_ln214 = store i64 %norm_5, i64 %norm_3

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="539" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.split:18 %br_ln260 = br void %for.inc97

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="540" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc118:0 %i_17 = load i7 %i_5

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="541" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:1 %icmp_ln267 = icmp_eq  i7 %i_17, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>

<operation id="542" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:2 %add_ln267 = add i7 %i_17, i7 1

]]></Node>
<StgValue><ssdm name="add_ln267"/></StgValue>
</operation>

<operation id="543" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc118:3 %br_ln267 = br i1 %icmp_ln267, void %for.inc118.split, void %for.end120

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="544" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="7">
<![CDATA[
for.inc118.split:1 %zext_ln267 = zext i7 %i_17

]]></Node>
<StgValue><ssdm name="zext_ln267"/></StgValue>
</operation>

<operation id="545" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118.split:4 %d_biases2_addr = getelementptr i64 %d_biases2, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="d_biases2_addr"/></StgValue>
</operation>

<operation id="546" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="6">
<![CDATA[
for.inc118.split:5 %d_biases2_load = load i6 %d_biases2_addr

]]></Node>
<StgValue><ssdm name="d_biases2_load"/></StgValue>
</operation>

<operation id="547" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118.split:7 %biases2_addr = getelementptr i64 %biases2, i64 0, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="biases2_addr"/></StgValue>
</operation>

<operation id="548" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc118.split:15 %store_ln213 = store i7 %add_ln267, i7 %i_5

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="549" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="32">
<![CDATA[
for.end120:0 %i_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="550" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end120:1 %norm_3_load = load i64 %norm_3

]]></Node>
<StgValue><ssdm name="norm_3_load"/></StgValue>
</operation>

<operation id="551" st_id="113" stage="12" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:2 %norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load

]]></Node>
<StgValue><ssdm name="norm_4"/></StgValue>
</operation>

<operation id="552" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.end120:3 %store_ln213 = store i7 0, i7 %i_6

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="553" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="6">
<![CDATA[
for.inc118.split:5 %d_biases2_load = load i6 %d_biases2_addr

]]></Node>
<StgValue><ssdm name="d_biases2_load"/></StgValue>
</operation>

<operation id="554" st_id="114" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:6 %mul3 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="555" st_id="115" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:6 %mul3 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="556" st_id="116" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:6 %mul3 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="557" st_id="117" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:6 %mul3 = dmul i64 %d_biases2_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="558" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="6">
<![CDATA[
for.inc118.split:8 %biases2_load = load i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="biases2_load"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="559" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="6">
<![CDATA[
for.inc118.split:8 %biases2_load = load i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="biases2_load"/></StgValue>
</operation>

<operation id="560" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64">
<![CDATA[
for.inc118.split:9 %bitcast_ln269 = bitcast i64 %biases2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln269"/></StgValue>
</operation>

<operation id="561" st_id="118" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:10 %sub2 = dsub i64 %bitcast_ln269, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="562" st_id="119" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:10 %sub2 = dsub i64 %bitcast_ln269, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="563" st_id="120" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:10 %sub2 = dsub i64 %bitcast_ln269, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="564" st_id="121" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:10 %sub2 = dsub i64 %bitcast_ln269, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="565" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64">
<![CDATA[
for.inc118.split:11 %bitcast_ln269_1 = bitcast i64 %sub2

]]></Node>
<StgValue><ssdm name="bitcast_ln269_1"/></StgValue>
</operation>

<operation id="566" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc118.split:12 %store_ln269 = store i64 %bitcast_ln269_1, i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="567" st_id="122" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:13 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="568" st_id="123" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:13 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="569" st_id="124" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:13 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="570" st_id="125" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:13 %mul5 = dmul i64 %sub2, i64 %sub2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="571" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc118.split:0 %bias_norm_4_load = load i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_4_load"/></StgValue>
</operation>

<operation id="572" st_id="126" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:14 %bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5

]]></Node>
<StgValue><ssdm name="bias_norm_5"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="573" st_id="127" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:14 %bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5

]]></Node>
<StgValue><ssdm name="bias_norm_5"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="574" st_id="128" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:14 %bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5

]]></Node>
<StgValue><ssdm name="bias_norm_5"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="575" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc118.split:2 %speclooptripcount_ln268 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln268"/></StgValue>
</operation>

<operation id="576" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118.split:3 %specloopname_ln271 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln271"/></StgValue>
</operation>

<operation id="577" st_id="129" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc118.split:14 %bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5

]]></Node>
<StgValue><ssdm name="bias_norm_5"/></StgValue>
</operation>

<operation id="578" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc118.split:16 %store_ln214 = store i64 %bias_norm_5, i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="579" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
for.inc118.split:17 %br_ln267 = br void %for.inc118

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="580" st_id="130" stage="11" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:2 %norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load

]]></Node>
<StgValue><ssdm name="norm_4"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="581" st_id="131" stage="10" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:2 %norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load

]]></Node>
<StgValue><ssdm name="norm_4"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="582" st_id="132" stage="9" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:2 %norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load

]]></Node>
<StgValue><ssdm name="norm_4"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="583" st_id="133" stage="8" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:2 %norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load

]]></Node>
<StgValue><ssdm name="norm_4"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="584" st_id="134" stage="7" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:2 %norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load

]]></Node>
<StgValue><ssdm name="norm_4"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="585" st_id="135" stage="6" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:2 %norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load

]]></Node>
<StgValue><ssdm name="norm_4"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="586" st_id="136" stage="5" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:2 %norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load

]]></Node>
<StgValue><ssdm name="norm_4"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="587" st_id="137" stage="4" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:2 %norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load

]]></Node>
<StgValue><ssdm name="norm_4"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="588" st_id="138" stage="3" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:2 %norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load

]]></Node>
<StgValue><ssdm name="norm_4"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="589" st_id="139" stage="2" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:2 %norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load

]]></Node>
<StgValue><ssdm name="norm_4"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="590" st_id="140" stage="1" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:2 %norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load

]]></Node>
<StgValue><ssdm name="norm_4"/></StgValue>
</operation>

<operation id="591" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
for.end120:4 %br_ln277 = br void %update_weights_loop7_1

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="592" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
update_weights_loop7_1:0 %i_18 = load i7 %i_6

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="593" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
update_weights_loop7_1:1 %icmp_ln277 = icmp_eq  i7 %i_18, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln277"/></StgValue>
</operation>

<operation id="594" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
update_weights_loop7_1:2 %add_ln277 = add i7 %i_18, i7 1

]]></Node>
<StgValue><ssdm name="add_ln277"/></StgValue>
</operation>

<operation id="595" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
update_weights_loop7_1:3 %br_ln277 = br i1 %icmp_ln277, void %update_weights_loop7_1.split, void %update_weights_loop8

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="596" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
update_weights_loop7_1.split:0 %speclooptripcount_ln278 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln278"/></StgValue>
</operation>

<operation id="597" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
update_weights_loop7_1.split:1 %specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln284"/></StgValue>
</operation>

<operation id="598" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="7">
<![CDATA[
update_weights_loop7_1.split:2 %empty_46 = trunc i7 %i_18

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="599" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
update_weights_loop7_1.split:3 %tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_46, i6 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="600" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
update_weights_loop7_1.split:4 %br_ln280 = br void %for.inc136

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="601" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="32">
<![CDATA[
update_weights_loop8:0 %i_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="602" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
update_weights_loop8:1 %bias_norm_4_load_1 = load i64 %bias_norm_4

]]></Node>
<StgValue><ssdm name="bias_norm_4_load_1"/></StgValue>
</operation>

<operation id="603" st_id="141" stage="12" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop8:2 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>

<operation id="604" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
update_weights_loop8:3 %store_ln213 = store i7 0, i7 %i_7

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="605" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc136:0 %j_3 = phi i7 %add_ln280, void %for.inc136.split, i7 0, void %update_weights_loop7_1.split

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="606" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc136:1 %icmp_ln280 = icmp_eq  i7 %j_3, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln280"/></StgValue>
</operation>

<operation id="607" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc136:2 %add_ln280 = add i7 %j_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln280"/></StgValue>
</operation>

<operation id="608" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc136:3 %br_ln280 = br i1 %icmp_ln280, void %for.inc136.split, void %for.inc139

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="609" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="7">
<![CDATA[
for.inc136.split:0 %zext_ln280 = zext i7 %j_3

]]></Node>
<StgValue><ssdm name="zext_ln280"/></StgValue>
</operation>

<operation id="610" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc136.split:3 %add_ln282 = add i12 %zext_ln280, i12 %tmp_6

]]></Node>
<StgValue><ssdm name="add_ln282"/></StgValue>
</operation>

<operation id="611" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="12">
<![CDATA[
for.inc136.split:4 %zext_ln282 = zext i12 %add_ln282

]]></Node>
<StgValue><ssdm name="zext_ln282"/></StgValue>
</operation>

<operation id="612" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc136.split:5 %weights2_addr_1 = getelementptr i64 %weights2, i64 0, i64 %zext_ln282

]]></Node>
<StgValue><ssdm name="weights2_addr_1"/></StgValue>
</operation>

<operation id="613" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="12">
<![CDATA[
for.inc136.split:6 %weights2_load_1 = load i12 %weights2_addr_1

]]></Node>
<StgValue><ssdm name="weights2_load_1"/></StgValue>
</operation>

<operation id="614" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc139:0 %store_ln213 = store i7 %add_ln277, i7 %i_6

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="615" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
for.inc139:1 %br_ln277 = br void %update_weights_loop7_1

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="616" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="12">
<![CDATA[
for.inc136.split:6 %weights2_load_1 = load i12 %weights2_addr_1

]]></Node>
<StgValue><ssdm name="weights2_load_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="617" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64">
<![CDATA[
for.inc136.split:7 %bitcast_ln282 = bitcast i64 %weights2_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln282"/></StgValue>
</operation>

<operation id="618" st_id="144" stage="14" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:8 %div3 = ddiv i64 %bitcast_ln282, i64 %norm_4

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="619" st_id="145" stage="13" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:8 %div3 = ddiv i64 %bitcast_ln282, i64 %norm_4

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="620" st_id="146" stage="12" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:8 %div3 = ddiv i64 %bitcast_ln282, i64 %norm_4

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="621" st_id="147" stage="11" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:8 %div3 = ddiv i64 %bitcast_ln282, i64 %norm_4

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="622" st_id="148" stage="10" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:8 %div3 = ddiv i64 %bitcast_ln282, i64 %norm_4

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="623" st_id="149" stage="9" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:8 %div3 = ddiv i64 %bitcast_ln282, i64 %norm_4

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="624" st_id="150" stage="8" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:8 %div3 = ddiv i64 %bitcast_ln282, i64 %norm_4

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="625" st_id="151" stage="7" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:8 %div3 = ddiv i64 %bitcast_ln282, i64 %norm_4

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="626" st_id="152" stage="6" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:8 %div3 = ddiv i64 %bitcast_ln282, i64 %norm_4

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="627" st_id="153" stage="5" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:8 %div3 = ddiv i64 %bitcast_ln282, i64 %norm_4

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="628" st_id="154" stage="4" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:8 %div3 = ddiv i64 %bitcast_ln282, i64 %norm_4

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="629" st_id="155" stage="3" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:8 %div3 = ddiv i64 %bitcast_ln282, i64 %norm_4

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="630" st_id="156" stage="2" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:8 %div3 = ddiv i64 %bitcast_ln282, i64 %norm_4

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="631" st_id="157" stage="1" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc136.split:8 %div3 = ddiv i64 %bitcast_ln282, i64 %norm_4

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="632" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc136.split:1 %speclooptripcount_ln281 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln281"/></StgValue>
</operation>

<operation id="633" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc136.split:2 %specloopname_ln283 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln283"/></StgValue>
</operation>

<operation id="634" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64">
<![CDATA[
for.inc136.split:9 %bitcast_ln282_1 = bitcast i64 %div3

]]></Node>
<StgValue><ssdm name="bitcast_ln282_1"/></StgValue>
</operation>

<operation id="635" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
for.inc136.split:10 %store_ln282 = store i64 %bitcast_ln282_1, i12 %weights2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="636" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
for.inc136.split:11 %br_ln280 = br void %for.inc136

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="637" st_id="159" stage="11" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop8:2 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="638" st_id="160" stage="10" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop8:2 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="639" st_id="161" stage="9" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop8:2 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="640" st_id="162" stage="8" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop8:2 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="641" st_id="163" stage="7" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop8:2 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="642" st_id="164" stage="6" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop8:2 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="643" st_id="165" stage="5" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop8:2 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="644" st_id="166" stage="4" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop8:2 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="645" st_id="167" stage="3" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop8:2 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="646" st_id="168" stage="2" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop8:2 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="647" st_id="169" stage="1" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop8:2 %bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_3"/></StgValue>
</operation>

<operation id="648" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
update_weights_loop8:4 %br_ln286 = br void %for.inc150

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="649" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc150:0 %i_19 = load i7 %i_7

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="650" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc150:1 %icmp_ln286 = icmp_eq  i7 %i_19, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln286"/></StgValue>
</operation>

<operation id="651" st_id="170" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc150:2 %add_ln286 = add i7 %i_19, i7 1

]]></Node>
<StgValue><ssdm name="add_ln286"/></StgValue>
</operation>

<operation id="652" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc150:3 %br_ln286 = br i1 %icmp_ln286, void %for.inc150.split, void %update_weights_loop9_1.preheader

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="653" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="7">
<![CDATA[
for.inc150.split:0 %zext_ln286 = zext i7 %i_19

]]></Node>
<StgValue><ssdm name="zext_ln286"/></StgValue>
</operation>

<operation id="654" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc150.split:3 %biases2_addr_1 = getelementptr i64 %biases2, i64 0, i64 %zext_ln286

]]></Node>
<StgValue><ssdm name="biases2_addr_1"/></StgValue>
</operation>

<operation id="655" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="6">
<![CDATA[
for.inc150.split:4 %biases2_load_1 = load i6 %biases2_addr_1

]]></Node>
<StgValue><ssdm name="biases2_load_1"/></StgValue>
</operation>

<operation id="656" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc150.split:9 %store_ln213 = store i7 %add_ln286, i7 %i_7

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="657" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="32">
<![CDATA[
update_weights_loop9_1.preheader:0 %i_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="658" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="32">
<![CDATA[
update_weights_loop9_1.preheader:1 %norm_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="norm_6"/></StgValue>
</operation>

<operation id="659" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop9_1.preheader:2 %store_ln214 = store i64 0, i64 %norm_6

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="660" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
update_weights_loop9_1.preheader:3 %store_ln213 = store i7 0, i7 %i_8

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="661" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
update_weights_loop9_1.preheader:4 %br_ln295 = br void %update_weights_loop9_1

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="662" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="6">
<![CDATA[
for.inc150.split:4 %biases2_load_1 = load i6 %biases2_addr_1

]]></Node>
<StgValue><ssdm name="biases2_load_1"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="663" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64">
<![CDATA[
for.inc150.split:5 %bitcast_ln288 = bitcast i64 %biases2_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln288"/></StgValue>
</operation>

<operation id="664" st_id="172" stage="14" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:6 %div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="665" st_id="173" stage="13" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:6 %div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="666" st_id="174" stage="12" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:6 %div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="667" st_id="175" stage="11" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:6 %div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="668" st_id="176" stage="10" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:6 %div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="669" st_id="177" stage="9" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:6 %div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="670" st_id="178" stage="8" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:6 %div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="671" st_id="179" stage="7" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:6 %div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="672" st_id="180" stage="6" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:6 %div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="673" st_id="181" stage="5" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:6 %div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="674" st_id="182" stage="4" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:6 %div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="675" st_id="183" stage="3" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:6 %div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="676" st_id="184" stage="2" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:6 %div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="677" st_id="185" stage="1" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc150.split:6 %div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="678" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc150.split:1 %speclooptripcount_ln287 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln287"/></StgValue>
</operation>

<operation id="679" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc150.split:2 %specloopname_ln289 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln289"/></StgValue>
</operation>

<operation id="680" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64">
<![CDATA[
for.inc150.split:7 %bitcast_ln288_1 = bitcast i64 %div2

]]></Node>
<StgValue><ssdm name="bitcast_ln288_1"/></StgValue>
</operation>

<operation id="681" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc150.split:8 %store_ln288 = store i64 %bitcast_ln288_1, i6 %biases2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="682" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
for.inc150.split:10 %br_ln286 = br void %for.inc150

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="683" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
update_weights_loop9_1:0 %i_20 = load i7 %i_8

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="684" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
update_weights_loop9_1:1 %icmp_ln295 = icmp_eq  i7 %i_20, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="685" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
update_weights_loop9_1:2 %add_ln295 = add i7 %i_20, i7 1

]]></Node>
<StgValue><ssdm name="add_ln295"/></StgValue>
</operation>

<operation id="686" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
update_weights_loop9_1:3 %br_ln295 = br i1 %icmp_ln295, void %update_weights_loop9_1.split, void %for.inc200.preheader

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="687" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="7">
<![CDATA[
update_weights_loop9_1.split:0 %zext_ln295 = zext i7 %i_20

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="688" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
update_weights_loop9_1.split:1 %speclooptripcount_ln296 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln296"/></StgValue>
</operation>

<operation id="689" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
update_weights_loop9_1.split:2 %specloopname_ln303 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln303"/></StgValue>
</operation>

<operation id="690" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="7">
<![CDATA[
update_weights_loop9_1.split:3 %empty_47 = trunc i7 %i_20

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="691" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
update_weights_loop9_1.split:4 %p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_47, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="692" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
update_weights_loop9_1.split:5 %empty_48 = sub i8 %p_shl, i8 %zext_ln295

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="693" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
update_weights_loop9_1.split:6 %br_ln298 = br void %for.inc179

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="694" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="32">
<![CDATA[
for.inc200.preheader:0 %bias_norm_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bias_norm_7"/></StgValue>
</operation>

<operation id="695" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="32">
<![CDATA[
for.inc200.preheader:1 %i_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="696" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc200.preheader:2 %store_ln213 = store i2 0, i2 %i_9

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="697" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.preheader:3 %store_ln214 = store i64 0, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="698" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
for.inc200.preheader:4 %br_ln305 = br void %for.inc200

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="699" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc179:0 %j_4 = phi i2 %add_ln298, void %for.inc179.split, i2 0, void %update_weights_loop9_1.split

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="700" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc179:1 %icmp_ln298 = icmp_eq  i2 %j_4, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln298"/></StgValue>
</operation>

<operation id="701" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc179:2 %add_ln298 = add i2 %j_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln298"/></StgValue>
</operation>

<operation id="702" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc179:3 %br_ln298 = br i1 %icmp_ln298, void %for.inc179.split, void %for.inc182

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="703" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="2">
<![CDATA[
for.inc179.split:1 %zext_ln298 = zext i2 %j_4

]]></Node>
<StgValue><ssdm name="zext_ln298"/></StgValue>
</operation>

<operation id="704" st_id="188" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc179.split:4 %add_ln300 = add i8 %zext_ln298, i8 %empty_48

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="705" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="8">
<![CDATA[
for.inc179.split:5 %zext_ln300 = zext i8 %add_ln300

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="706" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc179.split:6 %d_weights3_addr = getelementptr i64 %d_weights3, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="d_weights3_addr"/></StgValue>
</operation>

<operation id="707" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="8">
<![CDATA[
for.inc179.split:7 %d_weights3_load = load i8 %d_weights3_addr

]]></Node>
<StgValue><ssdm name="d_weights3_load"/></StgValue>
</operation>

<operation id="708" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc179.split:9 %weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="weights3_addr"/></StgValue>
</operation>

<operation id="709" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc182:0 %store_ln213 = store i7 %add_ln295, i7 %i_8

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="710" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
for.inc182:1 %br_ln295 = br void %update_weights_loop9_1

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="711" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="8">
<![CDATA[
for.inc179.split:7 %d_weights3_load = load i8 %d_weights3_addr

]]></Node>
<StgValue><ssdm name="d_weights3_load"/></StgValue>
</operation>

<operation id="712" st_id="189" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:8 %mul10 = dmul i64 %d_weights3_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="713" st_id="190" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:8 %mul10 = dmul i64 %d_weights3_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="714" st_id="191" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:8 %mul10 = dmul i64 %d_weights3_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="715" st_id="192" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:8 %mul10 = dmul i64 %d_weights3_load, i64 0.01

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="716" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="8">
<![CDATA[
for.inc179.split:10 %weights3_load = load i8 %weights3_addr

]]></Node>
<StgValue><ssdm name="weights3_load"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="717" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="8">
<![CDATA[
for.inc179.split:10 %weights3_load = load i8 %weights3_addr

]]></Node>
<StgValue><ssdm name="weights3_load"/></StgValue>
</operation>

<operation id="718" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64">
<![CDATA[
for.inc179.split:11 %bitcast_ln300 = bitcast i64 %weights3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln300"/></StgValue>
</operation>

<operation id="719" st_id="193" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:12 %sub5 = dsub i64 %bitcast_ln300, i64 %mul10

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="720" st_id="194" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:12 %sub5 = dsub i64 %bitcast_ln300, i64 %mul10

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="721" st_id="195" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:12 %sub5 = dsub i64 %bitcast_ln300, i64 %mul10

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="722" st_id="196" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:12 %sub5 = dsub i64 %bitcast_ln300, i64 %mul10

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="723" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64">
<![CDATA[
for.inc179.split:13 %bitcast_ln300_1 = bitcast i64 %sub5

]]></Node>
<StgValue><ssdm name="bitcast_ln300_1"/></StgValue>
</operation>

<operation id="724" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc179.split:14 %store_ln300 = store i64 %bitcast_ln300_1, i8 %weights3_addr

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="725" st_id="197" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:15 %mul11 = dmul i64 %sub5, i64 %sub5

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="726" st_id="198" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:15 %mul11 = dmul i64 %sub5, i64 %sub5

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="727" st_id="199" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:15 %mul11 = dmul i64 %sub5, i64 %sub5

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="728" st_id="200" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:15 %mul11 = dmul i64 %sub5, i64 %sub5

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="729" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc179.split:0 %norm_6_load_1 = load i64 %norm_6

]]></Node>
<StgValue><ssdm name="norm_6_load_1"/></StgValue>
</operation>

<operation id="730" st_id="201" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:16 %norm_8 = dadd i64 %norm_6_load_1, i64 %mul11

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="731" st_id="202" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:16 %norm_8 = dadd i64 %norm_6_load_1, i64 %mul11

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="732" st_id="203" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:16 %norm_8 = dadd i64 %norm_6_load_1, i64 %mul11

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="733" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc179.split:2 %speclooptripcount_ln299 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln299"/></StgValue>
</operation>

<operation id="734" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc179.split:3 %specloopname_ln302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln302"/></StgValue>
</operation>

<operation id="735" st_id="204" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc179.split:16 %norm_8 = dadd i64 %norm_6_load_1, i64 %mul11

]]></Node>
<StgValue><ssdm name="norm_8"/></StgValue>
</operation>

<operation id="736" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc179.split:17 %store_ln214 = store i64 %norm_8, i64 %norm_6

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="737" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
for.inc179.split:18 %br_ln298 = br void %for.inc179

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="738" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc200:0 %i_21 = load i2 %i_9

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="739" st_id="205" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc200:1 %icmp_ln305 = icmp_eq  i2 %i_21, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln305"/></StgValue>
</operation>

<operation id="740" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc200:2 %add_ln305 = add i2 %i_21, i2 1

]]></Node>
<StgValue><ssdm name="add_ln305"/></StgValue>
</operation>

<operation id="741" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc200:3 %br_ln305 = br i1 %icmp_ln305, void %for.inc200.split, void %for.end202

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="742" st_id="205" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc200.split:4 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read_3, i64 %p_read_2, i64 %p_read_1, i2 %i_21

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="743" st_id="205" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:5 %mul8 = dmul i64 %tmp, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="744" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc200.split:14 %store_ln213 = store i2 %add_ln305, i2 %i_9

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="745" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="32">
<![CDATA[
for.end202:0 %i_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="746" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end202:1 %norm_6_load = load i64 %norm_6

]]></Node>
<StgValue><ssdm name="norm_6_load"/></StgValue>
</operation>

<operation id="747" st_id="205" stage="12" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end202:2 %norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load

]]></Node>
<StgValue><ssdm name="norm_7"/></StgValue>
</operation>

<operation id="748" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.end202:3 %store_ln213 = store i7 0, i7 %i_10

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="749" st_id="206" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:5 %mul8 = dmul i64 %tmp, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="750" st_id="207" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:5 %mul8 = dmul i64 %tmp, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="751" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="2">
<![CDATA[
for.inc200.split:1 %zext_ln305 = zext i2 %i_21

]]></Node>
<StgValue><ssdm name="zext_ln305"/></StgValue>
</operation>

<operation id="752" st_id="208" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:5 %mul8 = dmul i64 %tmp, i64 0.01

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="753" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc200.split:6 %biases3_addr = getelementptr i64 %biases3, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="biases3_addr"/></StgValue>
</operation>

<operation id="754" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="2">
<![CDATA[
for.inc200.split:7 %biases3_load = load i2 %biases3_addr

]]></Node>
<StgValue><ssdm name="biases3_load"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="755" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="2">
<![CDATA[
for.inc200.split:7 %biases3_load = load i2 %biases3_addr

]]></Node>
<StgValue><ssdm name="biases3_load"/></StgValue>
</operation>

<operation id="756" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64">
<![CDATA[
for.inc200.split:8 %bitcast_ln307 = bitcast i64 %biases3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln307"/></StgValue>
</operation>

<operation id="757" st_id="209" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:9 %sub4 = dsub i64 %bitcast_ln307, i64 %mul8

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="758" st_id="210" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:9 %sub4 = dsub i64 %bitcast_ln307, i64 %mul8

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="759" st_id="211" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:9 %sub4 = dsub i64 %bitcast_ln307, i64 %mul8

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="760" st_id="212" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:9 %sub4 = dsub i64 %bitcast_ln307, i64 %mul8

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="761" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64">
<![CDATA[
for.inc200.split:10 %bitcast_ln307_1 = bitcast i64 %sub4

]]></Node>
<StgValue><ssdm name="bitcast_ln307_1"/></StgValue>
</operation>

<operation id="762" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc200.split:11 %store_ln307 = store i64 %bitcast_ln307_1, i2 %biases3_addr

]]></Node>
<StgValue><ssdm name="store_ln307"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="763" st_id="213" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:12 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="764" st_id="214" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:12 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="765" st_id="215" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:12 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="766" st_id="216" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:12 %mul9 = dmul i64 %sub4, i64 %sub4

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="767" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc200.split:0 %bias_norm_7_load = load i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_7_load"/></StgValue>
</operation>

<operation id="768" st_id="217" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:13 %bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9

]]></Node>
<StgValue><ssdm name="bias_norm_8"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="769" st_id="218" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:13 %bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9

]]></Node>
<StgValue><ssdm name="bias_norm_8"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="770" st_id="219" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:13 %bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9

]]></Node>
<StgValue><ssdm name="bias_norm_8"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="771" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc200.split:2 %speclooptripcount_ln306 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln306"/></StgValue>
</operation>

<operation id="772" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc200.split:3 %specloopname_ln309 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln309"/></StgValue>
</operation>

<operation id="773" st_id="220" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc200.split:13 %bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9

]]></Node>
<StgValue><ssdm name="bias_norm_8"/></StgValue>
</operation>

<operation id="774" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc200.split:15 %store_ln214 = store i64 %bias_norm_8, i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="775" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
for.inc200.split:16 %br_ln305 = br void %for.inc200

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="776" st_id="221" stage="11" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end202:2 %norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load

]]></Node>
<StgValue><ssdm name="norm_7"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="777" st_id="222" stage="10" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end202:2 %norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load

]]></Node>
<StgValue><ssdm name="norm_7"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="778" st_id="223" stage="9" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end202:2 %norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load

]]></Node>
<StgValue><ssdm name="norm_7"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="779" st_id="224" stage="8" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end202:2 %norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load

]]></Node>
<StgValue><ssdm name="norm_7"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="780" st_id="225" stage="7" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end202:2 %norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load

]]></Node>
<StgValue><ssdm name="norm_7"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="781" st_id="226" stage="6" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end202:2 %norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load

]]></Node>
<StgValue><ssdm name="norm_7"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="782" st_id="227" stage="5" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end202:2 %norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load

]]></Node>
<StgValue><ssdm name="norm_7"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="783" st_id="228" stage="4" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end202:2 %norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load

]]></Node>
<StgValue><ssdm name="norm_7"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="784" st_id="229" stage="3" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end202:2 %norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load

]]></Node>
<StgValue><ssdm name="norm_7"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="785" st_id="230" stage="2" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end202:2 %norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load

]]></Node>
<StgValue><ssdm name="norm_7"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="786" st_id="231" stage="1" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end202:2 %norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load

]]></Node>
<StgValue><ssdm name="norm_7"/></StgValue>
</operation>

<operation id="787" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
for.end202:4 %br_ln315 = br void %update_weights_loop11_1

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="788" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
update_weights_loop11_1:0 %i_22 = load i7 %i_10

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="789" st_id="232" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
update_weights_loop11_1:1 %icmp_ln315 = icmp_eq  i7 %i_22, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln315"/></StgValue>
</operation>

<operation id="790" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
update_weights_loop11_1:2 %add_ln315 = add i7 %i_22, i7 1

]]></Node>
<StgValue><ssdm name="add_ln315"/></StgValue>
</operation>

<operation id="791" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
update_weights_loop11_1:3 %br_ln315 = br i1 %icmp_ln315, void %update_weights_loop11_1.split, void %update_weights_loop12

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="792" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="7">
<![CDATA[
update_weights_loop11_1.split:0 %zext_ln315 = zext i7 %i_22

]]></Node>
<StgValue><ssdm name="zext_ln315"/></StgValue>
</operation>

<operation id="793" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
update_weights_loop11_1.split:1 %speclooptripcount_ln316 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln316"/></StgValue>
</operation>

<operation id="794" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
update_weights_loop11_1.split:2 %specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln322"/></StgValue>
</operation>

<operation id="795" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="7">
<![CDATA[
update_weights_loop11_1.split:3 %empty_49 = trunc i7 %i_22

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="796" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
update_weights_loop11_1.split:4 %p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_49, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="797" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
update_weights_loop11_1.split:5 %empty_50 = sub i8 %p_shl1, i8 %zext_ln315

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="798" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
update_weights_loop11_1.split:6 %br_ln318 = br void %for.inc218

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="799" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="2" op_0_bw="32">
<![CDATA[
update_weights_loop12:0 %i_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="800" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
update_weights_loop12:1 %bias_norm_7_load_1 = load i64 %bias_norm_7

]]></Node>
<StgValue><ssdm name="bias_norm_7_load_1"/></StgValue>
</operation>

<operation id="801" st_id="232" stage="12" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop12:2 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>

<operation id="802" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
update_weights_loop12:3 %store_ln213 = store i2 0, i2 %i_11

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="803" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc218:0 %j_5 = phi i2 %add_ln318, void %for.inc218.split, i2 0, void %update_weights_loop11_1.split

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="804" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc218:1 %icmp_ln318 = icmp_eq  i2 %j_5, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="805" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc218:2 %add_ln318 = add i2 %j_5, i2 1

]]></Node>
<StgValue><ssdm name="add_ln318"/></StgValue>
</operation>

<operation id="806" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc218:3 %br_ln318 = br i1 %icmp_ln318, void %for.inc218.split, void %for.inc221

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="807" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="2">
<![CDATA[
for.inc218.split:0 %zext_ln318 = zext i2 %j_5

]]></Node>
<StgValue><ssdm name="zext_ln318"/></StgValue>
</operation>

<operation id="808" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc218.split:3 %add_ln320 = add i8 %zext_ln318, i8 %empty_50

]]></Node>
<StgValue><ssdm name="add_ln320"/></StgValue>
</operation>

<operation id="809" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="8">
<![CDATA[
for.inc218.split:4 %zext_ln320 = zext i8 %add_ln320

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="810" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc218.split:5 %weights3_addr_1 = getelementptr i64 %weights3, i64 0, i64 %zext_ln320

]]></Node>
<StgValue><ssdm name="weights3_addr_1"/></StgValue>
</operation>

<operation id="811" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="8">
<![CDATA[
for.inc218.split:6 %weights3_load_1 = load i8 %weights3_addr_1

]]></Node>
<StgValue><ssdm name="weights3_load_1"/></StgValue>
</operation>

<operation id="812" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc221:0 %store_ln213 = store i7 %add_ln315, i7 %i_10

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="813" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
for.inc221:1 %br_ln315 = br void %update_weights_loop11_1

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="814" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="8">
<![CDATA[
for.inc218.split:6 %weights3_load_1 = load i8 %weights3_addr_1

]]></Node>
<StgValue><ssdm name="weights3_load_1"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="815" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64">
<![CDATA[
for.inc218.split:7 %bitcast_ln320 = bitcast i64 %weights3_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln320"/></StgValue>
</operation>

<operation id="816" st_id="235" stage="14" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:8 %div5 = ddiv i64 %bitcast_ln320, i64 %norm_7

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="817" st_id="236" stage="13" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:8 %div5 = ddiv i64 %bitcast_ln320, i64 %norm_7

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="818" st_id="237" stage="12" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:8 %div5 = ddiv i64 %bitcast_ln320, i64 %norm_7

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="819" st_id="238" stage="11" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:8 %div5 = ddiv i64 %bitcast_ln320, i64 %norm_7

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="820" st_id="239" stage="10" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:8 %div5 = ddiv i64 %bitcast_ln320, i64 %norm_7

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="821" st_id="240" stage="9" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:8 %div5 = ddiv i64 %bitcast_ln320, i64 %norm_7

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="822" st_id="241" stage="8" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:8 %div5 = ddiv i64 %bitcast_ln320, i64 %norm_7

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="823" st_id="242" stage="7" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:8 %div5 = ddiv i64 %bitcast_ln320, i64 %norm_7

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="824" st_id="243" stage="6" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:8 %div5 = ddiv i64 %bitcast_ln320, i64 %norm_7

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="825" st_id="244" stage="5" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:8 %div5 = ddiv i64 %bitcast_ln320, i64 %norm_7

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="826" st_id="245" stage="4" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:8 %div5 = ddiv i64 %bitcast_ln320, i64 %norm_7

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="827" st_id="246" stage="3" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:8 %div5 = ddiv i64 %bitcast_ln320, i64 %norm_7

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="828" st_id="247" stage="2" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:8 %div5 = ddiv i64 %bitcast_ln320, i64 %norm_7

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="829" st_id="248" stage="1" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc218.split:8 %div5 = ddiv i64 %bitcast_ln320, i64 %norm_7

]]></Node>
<StgValue><ssdm name="div5"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="830" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc218.split:1 %speclooptripcount_ln319 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln319"/></StgValue>
</operation>

<operation id="831" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc218.split:2 %specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln321"/></StgValue>
</operation>

<operation id="832" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64">
<![CDATA[
for.inc218.split:9 %bitcast_ln320_1 = bitcast i64 %div5

]]></Node>
<StgValue><ssdm name="bitcast_ln320_1"/></StgValue>
</operation>

<operation id="833" st_id="249" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc218.split:10 %store_ln320 = store i64 %bitcast_ln320_1, i8 %weights3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="834" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
for.inc218.split:11 %br_ln318 = br void %for.inc218

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="835" st_id="250" stage="11" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop12:2 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="836" st_id="251" stage="10" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop12:2 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="837" st_id="252" stage="9" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop12:2 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="838" st_id="253" stage="8" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop12:2 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="839" st_id="254" stage="7" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop12:2 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="840" st_id="255" stage="6" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop12:2 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="841" st_id="256" stage="5" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop12:2 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="842" st_id="257" stage="4" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop12:2 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="843" st_id="258" stage="3" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop12:2 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="844" st_id="259" stage="2" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop12:2 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="845" st_id="260" stage="1" lat="12">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
update_weights_loop12:2 %bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1

]]></Node>
<StgValue><ssdm name="bias_norm_6"/></StgValue>
</operation>

<operation id="846" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
update_weights_loop12:4 %br_ln324 = br void %for.inc232

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="847" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc232:0 %i_23 = load i2 %i_11

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="848" st_id="261" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc232:1 %icmp_ln324 = icmp_eq  i2 %i_23, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln324"/></StgValue>
</operation>

<operation id="849" st_id="261" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc232:2 %add_ln324 = add i2 %i_23, i2 1

]]></Node>
<StgValue><ssdm name="add_ln324"/></StgValue>
</operation>

<operation id="850" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc232:3 %br_ln324 = br i1 %icmp_ln324, void %for.inc232.split, void %for.end234

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="851" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="2">
<![CDATA[
for.inc232.split:0 %zext_ln324 = zext i2 %i_23

]]></Node>
<StgValue><ssdm name="zext_ln324"/></StgValue>
</operation>

<operation id="852" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc232.split:3 %biases3_addr_1 = getelementptr i64 %biases3, i64 0, i64 %zext_ln324

]]></Node>
<StgValue><ssdm name="biases3_addr_1"/></StgValue>
</operation>

<operation id="853" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="2">
<![CDATA[
for.inc232.split:4 %biases3_load_1 = load i2 %biases3_addr_1

]]></Node>
<StgValue><ssdm name="biases3_load_1"/></StgValue>
</operation>

<operation id="854" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc232.split:9 %store_ln213 = store i2 %add_ln324, i2 %i_11

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="855" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0">
<![CDATA[
for.end234:0 %ret_ln328 = ret

]]></Node>
<StgValue><ssdm name="ret_ln328"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="856" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="2">
<![CDATA[
for.inc232.split:4 %biases3_load_1 = load i2 %biases3_addr_1

]]></Node>
<StgValue><ssdm name="biases3_load_1"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="857" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64">
<![CDATA[
for.inc232.split:5 %bitcast_ln326 = bitcast i64 %biases3_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln326"/></StgValue>
</operation>

<operation id="858" st_id="263" stage="14" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc232.split:6 %div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="859" st_id="264" stage="13" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc232.split:6 %div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="860" st_id="265" stage="12" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc232.split:6 %div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="861" st_id="266" stage="11" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc232.split:6 %div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="862" st_id="267" stage="10" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc232.split:6 %div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="863" st_id="268" stage="9" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc232.split:6 %div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="864" st_id="269" stage="8" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc232.split:6 %div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="865" st_id="270" stage="7" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc232.split:6 %div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="866" st_id="271" stage="6" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc232.split:6 %div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="867" st_id="272" stage="5" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc232.split:6 %div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="868" st_id="273" stage="4" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc232.split:6 %div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="869" st_id="274" stage="3" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc232.split:6 %div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="870" st_id="275" stage="2" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc232.split:6 %div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="871" st_id="276" stage="1" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc232.split:6 %div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="872" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc232.split:1 %speclooptripcount_ln325 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln325"/></StgValue>
</operation>

<operation id="873" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc232.split:2 %specloopname_ln327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln327"/></StgValue>
</operation>

<operation id="874" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64">
<![CDATA[
for.inc232.split:7 %bitcast_ln326_1 = bitcast i64 %div4

]]></Node>
<StgValue><ssdm name="bitcast_ln326_1"/></StgValue>
</operation>

<operation id="875" st_id="277" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
for.inc232.split:8 %store_ln326 = store i64 %bitcast_ln326_1, i2 %biases3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="876" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
for.inc232.split:10 %br_ln324 = br void %for.inc232

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
