Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Fri May 17 11:21:15 2024
| Host         : ERENACAREL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.143        0.000                      0                  413        0.161        0.000                      0                  413        4.500        0.000                       0                   194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.143        0.000                      0                  413        0.161        0.000                      0                  413        4.500        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 saniye_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saniye_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.920ns (20.969%)  route 3.468ns (79.031%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  saniye_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  saniye_counter_reg[6]/Q
                         net (fo=2, routed)           0.870     6.708    saniye_counter_reg_n_0_[6]
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  saniye_counter[0]_i_2/O
                         net (fo=2, routed)           0.618     7.450    saniye_counter[0]_i_2_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.124     7.574 f  saniye_counter[6]_i_3/O
                         net (fo=8, routed)           1.289     8.863    saniye_counter[6]_i_3_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.154     9.017 r  saniye_counter[6]_i_1/O
                         net (fo=7, routed)           0.690     9.707    saniye_counter[6]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  saniye_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.595    15.018    clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  saniye_counter_reg[0]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X7Y82          FDRE (Setup_fdre_C_CE)      -0.408    14.850    saniye_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 saniye_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saniye_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.920ns (20.969%)  route 3.468ns (79.031%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  saniye_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  saniye_counter_reg[6]/Q
                         net (fo=2, routed)           0.870     6.708    saniye_counter_reg_n_0_[6]
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  saniye_counter[0]_i_2/O
                         net (fo=2, routed)           0.618     7.450    saniye_counter[0]_i_2_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.124     7.574 f  saniye_counter[6]_i_3/O
                         net (fo=8, routed)           1.289     8.863    saniye_counter[6]_i_3_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.154     9.017 r  saniye_counter[6]_i_1/O
                         net (fo=7, routed)           0.690     9.707    saniye_counter[6]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  saniye_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.595    15.018    clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  saniye_counter_reg[1]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X7Y82          FDRE (Setup_fdre_C_CE)      -0.408    14.850    saniye_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 saniye_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saniye_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 0.920ns (21.105%)  route 3.439ns (78.895%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  saniye_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  saniye_counter_reg[6]/Q
                         net (fo=2, routed)           0.870     6.708    saniye_counter_reg_n_0_[6]
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  saniye_counter[0]_i_2/O
                         net (fo=2, routed)           0.618     7.450    saniye_counter[0]_i_2_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.124     7.574 f  saniye_counter[6]_i_3/O
                         net (fo=8, routed)           1.289     8.863    saniye_counter[6]_i_3_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.154     9.017 r  saniye_counter[6]_i_1/O
                         net (fo=7, routed)           0.662     9.679    saniye_counter[6]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  saniye_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.597    15.020    clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  saniye_counter_reg[5]/C
                         clock pessimism              0.300    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X6Y84          FDRE (Setup_fdre_C_CE)      -0.372    14.912    saniye_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 saniye_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saniye_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 0.920ns (21.105%)  route 3.439ns (78.895%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  saniye_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  saniye_counter_reg[6]/Q
                         net (fo=2, routed)           0.870     6.708    saniye_counter_reg_n_0_[6]
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  saniye_counter[0]_i_2/O
                         net (fo=2, routed)           0.618     7.450    saniye_counter[0]_i_2_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.124     7.574 f  saniye_counter[6]_i_3/O
                         net (fo=8, routed)           1.289     8.863    saniye_counter[6]_i_3_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.154     9.017 r  saniye_counter[6]_i_1/O
                         net (fo=7, routed)           0.662     9.679    saniye_counter[6]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  saniye_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.597    15.020    clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  saniye_counter_reg[6]/C
                         clock pessimism              0.300    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X6Y84          FDRE (Setup_fdre_C_CE)      -0.372    14.912    saniye_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 saniye_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dakika_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.890ns (20.120%)  route 3.534ns (79.880%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  saniye_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  saniye_counter_reg[6]/Q
                         net (fo=2, routed)           0.870     6.708    saniye_counter_reg_n_0_[6]
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  saniye_counter[0]_i_2/O
                         net (fo=2, routed)           0.618     7.450    saniye_counter[0]_i_2_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.124     7.574 f  saniye_counter[6]_i_3/O
                         net (fo=8, routed)           1.289     8.863    saniye_counter[6]_i_3_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124     8.987 r  dakika_counter[5]_i_1/O
                         net (fo=6, routed)           0.756     9.743    dakika_counter[5]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  dakika_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.520    14.943    clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  dakika_counter_reg[2]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X8Y87          FDRE (Setup_fdre_C_CE)      -0.169    14.997    dakika_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 saniye_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dakika_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.890ns (20.120%)  route 3.534ns (79.880%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  saniye_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  saniye_counter_reg[6]/Q
                         net (fo=2, routed)           0.870     6.708    saniye_counter_reg_n_0_[6]
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  saniye_counter[0]_i_2/O
                         net (fo=2, routed)           0.618     7.450    saniye_counter[0]_i_2_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.124     7.574 f  saniye_counter[6]_i_3/O
                         net (fo=8, routed)           1.289     8.863    saniye_counter[6]_i_3_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124     8.987 r  dakika_counter[5]_i_1/O
                         net (fo=6, routed)           0.756     9.743    dakika_counter[5]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  dakika_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.520    14.943    clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  dakika_counter_reg[4]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X8Y87          FDRE (Setup_fdre_C_CE)      -0.169    14.997    dakika_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 saniye_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dakika_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.890ns (20.120%)  route 3.534ns (79.880%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  saniye_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  saniye_counter_reg[6]/Q
                         net (fo=2, routed)           0.870     6.708    saniye_counter_reg_n_0_[6]
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  saniye_counter[0]_i_2/O
                         net (fo=2, routed)           0.618     7.450    saniye_counter[0]_i_2_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.124     7.574 f  saniye_counter[6]_i_3/O
                         net (fo=8, routed)           1.289     8.863    saniye_counter[6]_i_3_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.124     8.987 r  dakika_counter[5]_i_1/O
                         net (fo=6, routed)           0.756     9.743    dakika_counter[5]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  dakika_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.520    14.943    clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  dakika_counter_reg[5]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X8Y87          FDRE (Setup_fdre_C_CE)      -0.169    14.997    dakika_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 timer1ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.704ns (15.719%)  route 3.775ns (84.281%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.714     5.317    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  timer1ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  timer1ms_reg[4]/Q
                         net (fo=2, routed)           1.244     7.017    timer1ms[4]
    SLICE_X1Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.141 r  timer1ms[16]_i_3/O
                         net (fo=1, routed)           0.433     7.573    timer1ms[16]_i_3_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.697 r  timer1ms[16]_i_1/O
                         net (fo=29, routed)          2.098     9.795    anodes[5]
    SLICE_X0Y91          FDRE                                         r  anodes_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  anodes_reg[1]_lopt_replica/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_CE)      -0.205    15.061    anodes_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 timer1ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.704ns (15.719%)  route 3.775ns (84.281%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.714     5.317    clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  timer1ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  timer1ms_reg[4]/Q
                         net (fo=2, routed)           1.244     7.017    timer1ms[4]
    SLICE_X1Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.141 r  timer1ms[16]_i_3/O
                         net (fo=1, routed)           0.433     7.573    timer1ms[16]_i_3_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.697 r  timer1ms[16]_i_1/O
                         net (fo=29, routed)          2.098     9.795    anodes[5]
    SLICE_X0Y91          FDRE                                         r  anodes_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  anodes_reg[3]_lopt_replica/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_CE)      -0.205    15.061    anodes_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 saniye_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saniye_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.920ns (21.878%)  route 3.285ns (78.122%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.717     5.320    clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  saniye_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  saniye_counter_reg[6]/Q
                         net (fo=2, routed)           0.870     6.708    saniye_counter_reg_n_0_[6]
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.124     6.832 f  saniye_counter[0]_i_2/O
                         net (fo=2, routed)           0.618     7.450    saniye_counter[0]_i_2_n_0
    SLICE_X7Y82          LUT2 (Prop_lut2_I0_O)        0.124     7.574 f  saniye_counter[6]_i_3/O
                         net (fo=8, routed)           1.289     8.863    saniye_counter[6]_i_3_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.154     9.017 r  saniye_counter[6]_i_1/O
                         net (fo=7, routed)           0.508     9.525    saniye_counter[6]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  saniye_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.597    15.020    clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  saniye_counter_reg[2]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_CE)      -0.408    14.852    saniye_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dakika_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dakika_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.962%)  route 0.109ns (37.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.572     1.491    clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  dakika_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  dakika_counter_reg[1]/Q
                         net (fo=7, routed)           0.109     1.742    dakika_counter_reg_n_0_[1]
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  dakika_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.787    dakika_counter[4]
    SLICE_X8Y87          FDRE                                         r  dakika_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.842     2.007    clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  dakika_counter_reg[4]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.121     1.625    dakika_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dakika_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dakika_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.538%)  route 0.111ns (37.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.572     1.491    clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  dakika_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  dakika_counter_reg[1]/Q
                         net (fo=7, routed)           0.111     1.744    dakika_counter_reg_n_0_[1]
    SLICE_X8Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  dakika_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.789    dakika_counter[2]
    SLICE_X8Y87          FDRE                                         r  dakika_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.842     2.007    clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  dakika_counter_reg[2]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.120     1.624    dakika_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_uart_rx/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.593     1.512    i_uart_rx/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  i_uart_rx/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  i_uart_rx/shreg_reg[0]/Q
                         net (fo=2, routed)           0.116     1.770    shreg[0]
    SLICE_X2Y77          FDRE                                         r  led_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  led_reg[0]_lopt_replica/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.052     1.601    led_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dakika_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dakika_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.681%)  route 0.121ns (39.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.572     1.491    clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  dakika_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  dakika_counter_reg[0]/Q
                         net (fo=7, routed)           0.121     1.753    dakika_counter_reg_n_0_[0]
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  dakika_counter[5]_i_2/O
                         net (fo=1, routed)           0.000     1.798    dakika_counter[5]
    SLICE_X8Y87          FDRE                                         r  dakika_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.842     2.007    clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  dakika_counter_reg[5]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.121     1.625    dakika_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_uart_rx/shreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.704%)  route 0.137ns (49.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.593     1.512    i_uart_rx/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  i_uart_rx/shreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  i_uart_rx/shreg_reg[2]/Q
                         net (fo=3, routed)           0.137     1.790    shreg[2]
    SLICE_X2Y77          FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.063     1.612    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_uart_rx/shreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.704%)  route 0.137ns (49.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.593     1.512    i_uart_rx/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  i_uart_rx/shreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  i_uart_rx/shreg_reg[2]/Q
                         net (fo=3, routed)           0.137     1.790    shreg[2]
    SLICE_X2Y77          FDRE                                         r  led_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  led_reg[2]_lopt_replica/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.063     1.612    led_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 saniye_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            saniye_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.531%)  route 0.126ns (40.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  saniye_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  saniye_counter_reg[2]/Q
                         net (fo=6, routed)           0.126     1.786    saniye_counter_reg_n_0_[2]
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  saniye_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.831    saniye_counter[5]
    SLICE_X6Y84          FDRE                                         r  saniye_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.868     2.033    clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  saniye_counter_reg[5]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.120     1.652    saniye_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.622%)  route 0.155ns (52.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  anodes_reg[5]/Q
                         net (fo=9, routed)           0.155     1.816    anodes_o_OBUF[5]
    SLICE_X3Y88          FDRE                                         r  anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.875     2.040    clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  anodes_reg[0]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.070     1.630    anodes_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 i_start_deb/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_start_deb/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.596     1.515    i_start_deb/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  i_start_deb/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  i_start_deb/timer_tick_reg/Q
                         net (fo=4, routed)           0.120     1.776    i_start_deb/timer_tick_reg_n_0
    SLICE_X4Y81          LUT5 (Prop_lut5_I1_O)        0.049     1.825 r  i_start_deb/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    i_start_deb/FSM_sequential_state[2]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.865     2.030    i_start_deb/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.107     1.635    i_start_deb/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 start_deb_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            continue_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  start_deb_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  start_deb_prev_reg/Q
                         net (fo=1, routed)           0.062     1.708    i_start_deb/start_deb_prev
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.099     1.807 r  i_start_deb/continue_i_1/O
                         net (fo=1, routed)           0.000     1.807    i_start_deb_n_1
    SLICE_X4Y85          FDRE                                         r  continue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  continue_reg/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.091     1.609    continue_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     anodes_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     anodes_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     anodes_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     anodes_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     anodes_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     anodes_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     anodes_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     anodes_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     anodes_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     anodes_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     anodes_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     anodes_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     anodes_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     anodes_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     anodes_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     anodes_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     anodes_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     anodes_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     anodes_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     anodes_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     anodes_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     anodes_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     anodes_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     anodes_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     anodes_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     anodes_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 4.033ns (56.192%)  route 3.144ns (43.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  seven_seg_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  seven_seg_o_reg[7]/Q
                         net (fo=1, routed)           3.144     8.926    seven_seg_o_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.503 r  seven_seg_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.503    seven_seg_o[7]
    T10                                                               r  seven_seg_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.192ns  (logic 4.071ns (56.599%)  route 3.121ns (43.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.829 r  led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.121     8.950    led_reg[2]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.503 r  leds_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.503    leds_o[2]
    J13                                                               r  leds_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 4.011ns (57.426%)  route 2.974ns (42.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  seven_seg_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  seven_seg_o_reg[6]/Q
                         net (fo=1, routed)           2.974     8.757    seven_seg_o_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.312 r  seven_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.312    seven_seg_o[6]
    R10                                                               r  seven_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.892ns  (logic 4.038ns (58.591%)  route 2.854ns (41.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  led_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.829 r  led_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.854     8.683    led_reg[0]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.203 r  leds_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.203    leds_o[0]
    H17                                                               r  leds_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodes_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 4.030ns (59.648%)  route 2.727ns (40.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  anodes_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  anodes_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.727     8.503    anodes_reg[2]_lopt_replica_1
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.078 r  anodes_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.078    anodes_o[2]
    T9                                                                r  anodes_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.736ns  (logic 4.017ns (59.628%)  route 2.720ns (40.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  seven_seg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  seven_seg_o_reg[2]/Q
                         net (fo=1, routed)           2.720     8.501    seven_seg_o_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.062 r  seven_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.062    seven_seg_o[2]
    T11                                                               r  seven_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.582ns  (logic 3.991ns (60.636%)  route 2.591ns (39.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.591     8.358    led_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.893 r  leds_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.893    leds_o[1]
    K15                                                               r  leds_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.482ns  (logic 4.025ns (62.091%)  route 2.457ns (37.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  led_reg[15]/Q
                         net (fo=1, routed)           2.457     8.223    leds_o_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.792 r  leds_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.792    leds_o[15]
    V11                                                               r  leds_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.463ns  (logic 4.006ns (61.990%)  route 2.456ns (38.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  seven_seg_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  seven_seg_o_reg[4]/Q
                         net (fo=1, routed)           2.456     8.238    seven_seg_o_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.788 r  seven_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.788    seven_seg_o[4]
    K13                                                               r  seven_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.361ns  (logic 3.990ns (62.723%)  route 2.371ns (37.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  seven_seg_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  seven_seg_o_reg[3]/Q
                         net (fo=1, routed)           2.371     8.153    seven_seg_o_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.686 r  seven_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.686    seven_seg_o[3]
    P15                                                               r  seven_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anodes_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.392ns (83.124%)  route 0.283ns (16.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  anodes_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  anodes_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.942    anodes_reg[4]_lopt_replica_1
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.193 r  anodes_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.193    anodes_o[4]
    P14                                                               r  anodes_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.402ns (81.070%)  route 0.327ns (18.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  seven_seg_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  seven_seg_o_reg[1]/Q
                         net (fo=1, routed)           0.327     2.014    seven_seg_o_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.252 r  seven_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.252    seven_seg_o[1]
    L18                                                               r  seven_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.335ns (75.093%)  route 0.443ns (24.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  seven_seg_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  seven_seg_o_reg[5]/Q
                         net (fo=1, routed)           0.443     2.106    seven_seg_o_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.301 r  seven_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.301    seven_seg_o[5]
    K16                                                               r  seven_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.392ns (77.336%)  route 0.408ns (22.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.408     2.062    led_reg[3]_lopt_replica_1
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.314 r  leds_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.314    leds_o[3]
    N14                                                               r  leds_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.373ns (74.949%)  route 0.459ns (25.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  led_reg[11]/Q
                         net (fo=1, routed)           0.459     2.109    leds_o_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.341 r  leds_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.341    leds_o[11]
    T16                                                               r  leds_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.396ns (75.585%)  route 0.451ns (24.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  led_reg[9]/Q
                         net (fo=1, routed)           0.451     2.101    leds_o_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.356 r  leds_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.356    leds_o[9]
    T15                                                               r  leds_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.393ns (74.985%)  route 0.465ns (25.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  led_reg[12]/Q
                         net (fo=1, routed)           0.465     2.117    leds_o_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.370 r  leds_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.370    leds_o[12]
    V15                                                               r  leds_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodes_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.377ns (73.331%)  route 0.501ns (26.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  anodes_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  anodes_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.501     2.164    anodes_reg[1]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.401 r  anodes_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.401    anodes_o[1]
    J18                                                               r  anodes_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.453ns (76.927%)  route 0.436ns (23.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.148     1.661 r  led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.436     2.097    led_reg[4]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         1.305     3.403 r  leds_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.403    leds_o[4]
    R18                                                               r  leds_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodes_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.400ns (73.939%)  route 0.494ns (26.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  anodes_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  anodes_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.494     2.180    anodes_reg[0]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.416 r  anodes_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.416    anodes_o[0]
    J17                                                               r  anodes_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            i_uart_rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.077ns  (logic 1.888ns (23.372%)  route 6.189ns (76.628%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_i_IBUF_inst/O
                         net (fo=2, routed)           5.309     6.798    i_uart_rx/D[0]
    SLICE_X8Y76          LUT3 (Prop_lut3_I2_O)        0.124     6.922 r  i_uart_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.428     7.351    i_uart_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.124     7.475 r  i_uart_rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.452     7.927    i_uart_rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y77          LUT3 (Prop_lut3_I1_O)        0.150     8.077 r  i_uart_rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.077    i_uart_rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  i_uart_rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.510     4.933    i_uart_rx/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  i_uart_rx/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            i_uart_rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.051ns  (logic 1.862ns (23.125%)  route 6.189ns (76.875%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_i_IBUF_inst/O
                         net (fo=2, routed)           5.309     6.798    i_uart_rx/D[0]
    SLICE_X8Y76          LUT3 (Prop_lut3_I2_O)        0.124     6.922 r  i_uart_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.428     7.351    i_uart_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.124     7.475 r  i_uart_rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.452     7.927    i_uart_rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y77          LUT2 (Prop_lut2_I0_O)        0.124     8.051 r  i_uart_rx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.051    i_uart_rx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  i_uart_rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.510     4.933    i_uart_rx/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  i_uart_rx/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            i_uart_rx/shreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.702ns  (logic 1.490ns (22.227%)  route 5.213ns (77.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_i_IBUF_inst/O
                         net (fo=2, routed)           5.213     6.702    i_uart_rx/D[0]
    SLICE_X7Y77          FDRE                                         r  i_uart_rx/shreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.589     5.012    i_uart_rx/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  i_uart_rx/shreg_reg[7]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.201ns  (logic 1.638ns (51.174%)  route 1.563ns (48.826%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  start_i_IBUF_inst/O
                         net (fo=4, routed)           1.563     3.051    i_start_deb/start_i_IBUF
    SLICE_X4Y81          LUT5 (Prop_lut5_I3_O)        0.150     3.201 r  i_start_deb/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.201    i_start_deb/FSM_sequential_state[2]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.593     5.016    i_start_deb/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.197ns  (logic 1.612ns (50.421%)  route 1.585ns (49.579%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           1.585     3.073    i_start_deb/start_i_IBUF
    SLICE_X4Y81          LUT5 (Prop_lut5_I3_O)        0.124     3.197 r  i_start_deb/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.197    i_start_deb/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X4Y81          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.593     5.016    i_start_deb/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.175ns  (logic 1.612ns (50.774%)  route 1.563ns (49.226%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           1.563     3.051    i_start_deb/start_i_IBUF
    SLICE_X4Y81          LUT5 (Prop_lut5_I3_O)        0.124     3.175 r  i_start_deb/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.175    i_start_deb/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X4Y81          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.593     5.016    i_start_deb/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.601ns (53.111%)  route 1.413ns (46.889%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           1.413     2.890    i_reset_deb/reset_i_IBUF
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     3.014 r  i_reset_deb/timer_en_i_1__0/O
                         net (fo=1, routed)           0.000     3.014    i_reset_deb/timer_en_i_1__0_n_0
    SLICE_X5Y83          FDRE                                         r  i_reset_deb/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.596     5.019    i_reset_deb/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  i_reset_deb/timer_en_reg/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.903ns  (logic 1.612ns (55.521%)  route 1.291ns (44.479%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           1.291     2.779    i_start_deb/start_i_IBUF
    SLICE_X4Y81          LUT6 (Prop_lut6_I1_O)        0.124     2.903 r  i_start_deb/timer_en_i_1/O
                         net (fo=1, routed)           0.000     2.903    i_start_deb/timer_en_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  i_start_deb/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.593     5.016    i_start_deb/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  i_start_deb/timer_en_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.608ns  (logic 1.601ns (61.380%)  route 1.007ns (38.620%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           1.007     2.484    i_reset_deb/reset_i_IBUF
    SLICE_X5Y83          LUT5 (Prop_lut5_I3_O)        0.124     2.608 r  i_reset_deb/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.608    i_reset_deb/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X5Y83          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.596     5.019    i_reset_deb/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.604ns  (logic 1.601ns (61.474%)  route 1.003ns (38.526%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           1.003     2.480    i_reset_deb/reset_i_IBUF
    SLICE_X5Y83          LUT5 (Prop_lut5_I3_O)        0.124     2.604 r  i_reset_deb/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.604    i_reset_deb/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X5Y83          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.596     5.019    i_reset_deb/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.289ns (42.409%)  route 0.393ns (57.591%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           0.393     0.638    i_reset_deb/reset_i_IBUF
    SLICE_X5Y83          LUT5 (Prop_lut5_I3_O)        0.045     0.683 r  i_reset_deb/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.683    i_reset_deb/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X5Y83          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.867     2.032    i_reset_deb/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.289ns (42.347%)  route 0.394ns (57.653%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           0.394     0.639    i_reset_deb/reset_i_IBUF
    SLICE_X5Y83          LUT5 (Prop_lut5_I3_O)        0.045     0.684 r  i_reset_deb/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.684    i_reset_deb/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X5Y83          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.867     2.032    i_reset_deb/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.292ns (42.661%)  route 0.393ns (57.339%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_i_IBUF_inst/O
                         net (fo=4, routed)           0.393     0.638    i_reset_deb/reset_i_IBUF
    SLICE_X5Y83          LUT5 (Prop_lut5_I3_O)        0.048     0.686 r  i_reset_deb/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.686    i_reset_deb/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y83          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.867     2.032    i_reset_deb/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.301ns (36.802%)  route 0.516ns (63.198%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           0.516     0.772    i_start_deb/start_i_IBUF
    SLICE_X4Y81          LUT6 (Prop_lut6_I1_O)        0.045     0.817 r  i_start_deb/timer_en_i_1/O
                         net (fo=1, routed)           0.000     0.817    i_start_deb/timer_en_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  i_start_deb/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.865     2.030    i_start_deb/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  i_start_deb/timer_en_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.289ns (35.148%)  route 0.534ns (64.852%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           0.534     0.779    i_reset_deb/reset_i_IBUF
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.045     0.824 r  i_reset_deb/timer_en_i_1__0/O
                         net (fo=1, routed)           0.000     0.824    i_reset_deb/timer_en_i_1__0_n_0
    SLICE_X5Y83          FDRE                                         r  i_reset_deb/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.867     2.032    i_reset_deb/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  i_reset_deb/timer_en_reg/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.301ns (33.615%)  route 0.594ns (66.385%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           0.594     0.849    i_start_deb/start_i_IBUF
    SLICE_X4Y81          LUT5 (Prop_lut5_I3_O)        0.045     0.894 r  i_start_deb/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.894    i_start_deb/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X4Y81          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.865     2.030    i_start_deb/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.301ns (33.615%)  route 0.594ns (66.385%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  start_i_IBUF_inst/O
                         net (fo=4, routed)           0.594     0.849    i_start_deb/start_i_IBUF
    SLICE_X4Y81          LUT5 (Prop_lut5_I3_O)        0.045     0.894 r  i_start_deb/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.894    i_start_deb/FSM_sequential_state[2]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.865     2.030    i_start_deb/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.301ns (33.236%)  route 0.604ns (66.764%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           0.604     0.860    i_start_deb/start_i_IBUF
    SLICE_X4Y81          LUT5 (Prop_lut5_I3_O)        0.045     0.905 r  i_start_deb/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.905    i_start_deb/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X4Y81          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.865     2.030    i_start_deb/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            i_uart_rx/shreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.736ns  (logic 0.257ns (9.410%)  route 2.479ns (90.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_i_IBUF_inst/O
                         net (fo=2, routed)           2.479     2.736    i_uart_rx/D[0]
    SLICE_X7Y77          FDRE                                         r  i_uart_rx/shreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.861     2.026    i_uart_rx/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  i_uart_rx/shreg_reg[7]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            i_uart_rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.128ns  (logic 0.392ns (12.548%)  route 2.735ns (87.452%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rx_i_IBUF_inst/O
                         net (fo=2, routed)           2.448     2.705    i_uart_rx/D[0]
    SLICE_X8Y76          LUT3 (Prop_lut3_I2_O)        0.045     2.750 r  i_uart_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.147     2.898    i_uart_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.045     2.943 r  i_uart_rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.140     3.083    i_uart_rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X8Y77          LUT2 (Prop_lut2_I0_O)        0.045     3.128 r  i_uart_rx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.128    i_uart_rx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  i_uart_rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.833     1.998    i_uart_rx/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  i_uart_rx/FSM_sequential_state_reg[0]/C





