<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `ICSR` reader"><title>R in rp2040_pac::ppb::icsr - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">R</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">R</a></h2><h3><a href="#aliased-type">Aliased Type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.isrpending" title="isrpending">isrpending</a></li><li><a href="#method.isrpreempt" title="isrpreempt">isrpreempt</a></li><li><a href="#method.nmipendset" title="nmipendset">nmipendset</a></li><li><a href="#method.pendstclr" title="pendstclr">pendstclr</a></li><li><a href="#method.pendstset" title="pendstset">pendstset</a></li><li><a href="#method.pendsvclr" title="pendsvclr">pendsvclr</a></li><li><a href="#method.pendsvset" title="pendsvset">pendsvset</a></li><li><a href="#method.vectactive" title="vectactive">vectactive</a></li><li><a href="#method.vectpending" title="vectpending">vectpending</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="index.html">In rp2040_<wbr>pac::<wbr>ppb::<wbr>icsr</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">ppb</a>::<wbr><a href="index.html">icsr</a></div><h1>Type Alias <span class="type">R</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/rp2040_pac/ppb/icsr.rs.html#2">Source</a> </span></div><pre class="rust item-decl"><code>pub type R = <a class="type" href="../../generic/type.R.html" title="type rp2040_pac::generic::R">R</a>&lt;<a class="struct" href="struct.ICSR_SPEC.html" title="struct rp2040_pac::ppb::icsr::ICSR_SPEC">ICSR_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>ICSR</code> reader</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">ยง</a></h2><pre class="rust item-decl"><code>pub struct R { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">ยง</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-R%3CICSR_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/rp2040_pac/ppb/icsr.rs.html#95-172">Source</a><a href="#impl-R%3CICSR_SPEC%3E" class="anchor">ยง</a><h3 class="code-header">impl <a class="type" href="type.R.html" title="type rp2040_pac::ppb::icsr::R">R</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.vectactive" class="method"><a class="src rightside" href="../../../src/rp2040_pac/ppb/icsr.rs.html#98-100">Source</a><h4 class="code-header">pub fn <a href="#method.vectactive" class="fn">vectactive</a>(&amp;self) -&gt; <a class="type" href="type.VECTACTIVE_R.html" title="type rp2040_pac::ppb::icsr::VECTACTIVE_R">VECTACTIVE_R</a></h4></section></summary><div class="docblock"><p>Bits 0:8 - Active exception number field. Reset clears the VECTACTIVE field.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.vectpending" class="method"><a class="src rightside" href="../../../src/rp2040_pac/ppb/icsr.rs.html#103-105">Source</a><h4 class="code-header">pub fn <a href="#method.vectpending" class="fn">vectpending</a>(&amp;self) -&gt; <a class="type" href="type.VECTPENDING_R.html" title="type rp2040_pac::ppb::icsr::VECTPENDING_R">VECTPENDING_R</a></h4></section></summary><div class="docblock"><p>Bits 12:20 - Indicates the exception number for the highest priority pending exception: 0 = no pending exceptions. Non zero = The pending state includes the effect of memory-mapped enable and mask registers. It does not include the PRIMASK special-purpose register qualifier.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.isrpending" class="method"><a class="src rightside" href="../../../src/rp2040_pac/ppb/icsr.rs.html#108-110">Source</a><h4 class="code-header">pub fn <a href="#method.isrpending" class="fn">isrpending</a>(&amp;self) -&gt; <a class="type" href="type.ISRPENDING_R.html" title="type rp2040_pac::ppb::icsr::ISRPENDING_R">ISRPENDING_R</a></h4></section></summary><div class="docblock"><p>Bit 22 - External interrupt pending flag</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.isrpreempt" class="method"><a class="src rightside" href="../../../src/rp2040_pac/ppb/icsr.rs.html#113-115">Source</a><h4 class="code-header">pub fn <a href="#method.isrpreempt" class="fn">isrpreempt</a>(&amp;self) -&gt; <a class="type" href="type.ISRPREEMPT_R.html" title="type rp2040_pac::ppb::icsr::ISRPREEMPT_R">ISRPREEMPT_R</a></h4></section></summary><div class="docblock"><p>Bit 23 - The system can only access this bit when the core is halted. It indicates that a pending interrupt is to be taken in the next running cycle. If C_MASKINTS is clear in the Debug Halting Control and Status Register, the interrupt is serviced.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.pendstclr" class="method"><a class="src rightside" href="../../../src/rp2040_pac/ppb/icsr.rs.html#122-124">Source</a><h4 class="code-header">pub fn <a href="#method.pendstclr" class="fn">pendstclr</a>(&amp;self) -&gt; <a class="type" href="type.PENDSTCLR_R.html" title="type rp2040_pac::ppb::icsr::PENDSTCLR_R">PENDSTCLR_R</a></h4></section></summary><div class="docblock"><p>Bit 25 - SysTick exception clear-pending bit.<br />
Write:<br />
0 = No effect.<br />
1 = Removes the pending state from the SysTick exception.<br />
This bit is WO. On a register read its value is Unknown.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.pendstset" class="method"><a class="src rightside" href="../../../src/rp2040_pac/ppb/icsr.rs.html#133-135">Source</a><h4 class="code-header">pub fn <a href="#method.pendstset" class="fn">pendstset</a>(&amp;self) -&gt; <a class="type" href="type.PENDSTSET_R.html" title="type rp2040_pac::ppb::icsr::PENDSTSET_R">PENDSTSET_R</a></h4></section></summary><div class="docblock"><p>Bit 26 - SysTick exception set-pending bit.<br />
Write:<br />
0 = No effect.<br />
1 = Changes SysTick exception state to pending.<br />
Read:<br />
0 = SysTick exception is not pending.<br />
1 = SysTick exception is pending.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.pendsvclr" class="method"><a class="src rightside" href="../../../src/rp2040_pac/ppb/icsr.rs.html#141-143">Source</a><h4 class="code-header">pub fn <a href="#method.pendsvclr" class="fn">pendsvclr</a>(&amp;self) -&gt; <a class="type" href="type.PENDSVCLR_R.html" title="type rp2040_pac::ppb::icsr::PENDSVCLR_R">PENDSVCLR_R</a></h4></section></summary><div class="docblock"><p>Bit 27 - PendSV clear-pending bit.<br />
Write:<br />
0 = No effect.<br />
1 = Removes the pending state from the PendSV exception.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.pendsvset" class="method"><a class="src rightside" href="../../../src/rp2040_pac/ppb/icsr.rs.html#153-155">Source</a><h4 class="code-header">pub fn <a href="#method.pendsvset" class="fn">pendsvset</a>(&amp;self) -&gt; <a class="type" href="type.PENDSVSET_R.html" title="type rp2040_pac::ppb::icsr::PENDSVSET_R">PENDSVSET_R</a></h4></section></summary><div class="docblock"><p>Bit 28 - PendSV set-pending bit.<br />
Write:<br />
0 = No effect.<br />
1 = Changes PendSV exception state to pending.<br />
Read:<br />
0 = PendSV exception is not pending.<br />
1 = PendSV exception is pending.<br />
Writing 1 to this bit is the only way to set the PendSV exception state to pending.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.nmipendset" class="method"><a class="src rightside" href="../../../src/rp2040_pac/ppb/icsr.rs.html#169-171">Source</a><h4 class="code-header">pub fn <a href="#method.nmipendset" class="fn">nmipendset</a>(&amp;self) -&gt; <a class="type" href="type.NMIPENDSET_R.html" title="type rp2040_pac::ppb::icsr::NMIPENDSET_R">NMIPENDSET_R</a></h4></section></summary><div class="docblock"><p>Bit 31 - Setting this bit will activate an NMI. Since NMI is the highest priority exception, it will activate as soon as it is registered.<br />
NMI set-pending bit.<br />
Write:<br />
0 = No effect.<br />
1 = Changes NMI exception state to pending.<br />
Read:<br />
0 = NMI exception is not pending.<br />
1 = NMI exception is pending.<br />
Because NMI is the highest-priority exception, normally the processor enters the NMI<br />
exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears<br />
this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the<br />
NMI signal is reasserted while the processor is executing that handler.</p>
</div></details></div></details></div></section></div></main></body></html>