# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../AMNS_ARITH_HW.srcs/sim_1/new/poly_mem_top_tb.vhd" \

# Do not sort compile order
nosort
