{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424877549764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424877549766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 15:19:09 2015 " "Processing started: Wed Feb 25 15:19:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424877549766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424877549766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424877549766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1424877551085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877551906 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877551906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877551906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877551921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877551921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivide.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clockdivide.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivide " "Found entity 1: clockdivide" {  } { { "clockdivide.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/clockdivide.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877551933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877551933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877551947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877551947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_count.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_count.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_count " "Found entity 1: BCD_count" {  } { { "BCD_count.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/BCD_count.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877551967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877551967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachine " "Found entity 1: stateMachine" {  } { { "stateMachine.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/stateMachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877551982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877551982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877551995 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877551995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877551995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_counter1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877552008 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877552008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877552008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_compare1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877552021 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877552021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877552021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Found design unit 1: lpm_clshift0-SYN" {  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_clshift0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877552033 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877552033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877552033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altclkctrl0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl0_altclkctrl_uhi-RTL " "Found design unit 1: altclkctrl0_altclkctrl_uhi-RTL" {  } { { "altclkctrl0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/altclkctrl0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877552115 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altclkctrl0-RTL " "Found design unit 2: altclkctrl0-RTL" {  } { { "altclkctrl0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/altclkctrl0.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877552115 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl0_altclkctrl_uhi " "Found entity 1: altclkctrl0_altclkctrl_uhi" {  } { { "altclkctrl0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/altclkctrl0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877552115 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl0 " "Found entity 2: altclkctrl0" {  } { { "altclkctrl0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/altclkctrl0.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877552115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877552115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1424877552656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 lpm_clshift0:inst9 " "Elaborating entity \"lpm_clshift0\" for hierarchy \"lpm_clshift0:inst9\"" {  } { { "stopwatch.bdf" "inst9" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/stopwatch.bdf" { { 64 1216 1392 192 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877552731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_clshift0.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877552814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_clshift0.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424877552827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877552848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877552848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877552848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877552848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 1 " "Parameter \"lpm_widthdist\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877552848 ""}  } { { "lpm_clshift0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_clshift0.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424877552848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_h2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_h2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_h2e " "Found entity 1: lpm_clshift_h2e" {  } { { "db/lpm_clshift_h2e.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/db/lpm_clshift_h2e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877552910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877552910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_h2e lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_h2e:auto_generated " "Elaborating entity \"lpm_clshift_h2e\" for hierarchy \"lpm_clshift0:inst9\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_h2e:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877552939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl0 altclkctrl0:inst6 " "Elaborating entity \"altclkctrl0\" for hierarchy \"altclkctrl0:inst6\"" {  } { { "stopwatch.bdf" "inst6" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/stopwatch.bdf" { { 144 288 448 208 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877553008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl0_altclkctrl_uhi altclkctrl0:inst6\|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component " "Elaborating entity \"altclkctrl0_altclkctrl_uhi\" for hierarchy \"altclkctrl0:inst6\|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component\"" {  } { { "altclkctrl0.vhd" "altclkctrl0_altclkctrl_uhi_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/altclkctrl0.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877553071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst2 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst2\"" {  } { { "stopwatch.bdf" "inst2" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/stopwatch.bdf" { { 208 888 1128 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877553108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7446 decoder:inst2\|7446:inst2 " "Elaborating entity \"7446\" for hierarchy \"decoder:inst2\|7446:inst2\"" {  } { { "decoder.bdf" "inst2" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/decoder.bdf" { { 200 432 552 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877553195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:inst2\|7446:inst2 " "Elaborated megafunction instantiation \"decoder:inst2\|7446:inst2\"" {  } { { "decoder.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/decoder.bdf" { { 200 432 552 360 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424877553201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_count BCD_count:inst1 " "Elaborating entity \"BCD_count\" for hierarchy \"BCD_count:inst1\"" {  } { { "stopwatch.bdf" "inst1" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/stopwatch.bdf" { { 248 648 800 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877553243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 BCD_count:inst1\|lpm_counter1:inst " "Elaborating entity \"lpm_counter1\" for hierarchy \"BCD_count:inst1\|lpm_counter1:inst\"" {  } { { "BCD_count.bdf" "inst" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/BCD_count.bdf" { { 304 600 744 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877553354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "LPM_COUNTER_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_counter1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877553469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_counter1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424877553474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877553474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 10 " "Parameter \"lpm_modulus\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877553474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877553474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877553474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877553474 ""}  } { { "lpm_counter1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_counter1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424877553474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u5k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u5k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u5k " "Found entity 1: cntr_u5k" {  } { { "db/cntr_u5k.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/db/cntr_u5k.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877553593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877553593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u5k BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated " "Elaborating entity \"cntr_u5k\" for hierarchy \"BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877553633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877553785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877553785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hfc BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|cmpr_hfc:cmpr1 " "Elaborating entity \"cmpr_hfc\" for hierarchy \"BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|cmpr_hfc:cmpr1\"" {  } { { "db/cntr_u5k.tdf" "cmpr1" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/db/cntr_u5k.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877553856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 BCD_count:inst1\|lpm_compare1:inst1 " "Elaborating entity \"lpm_compare1\" for hierarchy \"BCD_count:inst1\|lpm_compare1:inst1\"" {  } { { "BCD_count.bdf" "inst1" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/BCD_count.bdf" { { 296 800 928 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877554217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "LPM_COMPARE_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_compare1.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877554312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_compare1.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424877554318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877554318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877554318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877554318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877554318 ""}  } { { "lpm_compare1.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_compare1.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424877554318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tpi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tpi " "Found entity 1: cmpr_tpi" {  } { { "db/cmpr_tpi.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/db/cmpr_tpi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877554455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877554455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tpi BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_tpi:auto_generated " "Elaborating entity \"cmpr_tpi\" for hierarchy \"BCD_count:inst1\|lpm_compare1:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_tpi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877554487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivide clockdivide:inst " "Elaborating entity \"clockdivide\" for hierarchy \"clockdivide:inst\"" {  } { { "stopwatch.bdf" "inst" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/stopwatch.bdf" { { 248 416 528 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 clockdivide:inst\|lpm_compare0:inst1 " "Elaborating entity \"lpm_compare0\" for hierarchy \"clockdivide:inst\|lpm_compare0:inst1\"" {  } { { "clockdivide.bdf" "inst1" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/clockdivide.bdf" { { 192 800 928 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "LPM_COMPARE_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_compare0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_compare0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424877555521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555522 ""}  } { { "lpm_compare0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_compare0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424877555522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bri " "Found entity 1: cmpr_bri" {  } { { "db/cmpr_bri.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/db/cmpr_bri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877555639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877555639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_bri clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_bri:auto_generated " "Elaborating entity \"cmpr_bri\" for hierarchy \"clockdivide:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_bri:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 clockdivide:inst\|lpm_counter0:inst " "Elaborating entity \"lpm_counter0\" for hierarchy \"clockdivide:inst\|lpm_counter0:inst\"" {  } { { "clockdivide.bdf" "inst" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/clockdivide.bdf" { { 192 624 768 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_counter0.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_counter0.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424877555862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 500000 " "Parameter \"lpm_modulus\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877555862 ""}  } { { "lpm_counter0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_counter0.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1424877555862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2bj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2bj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2bj " "Found entity 1: cntr_2bj" {  } { { "db/cntr_2bj.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/db/cntr_2bj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877555988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877555988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2bj clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated " "Elaborating entity \"cntr_2bj\" for hierarchy \"clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877556023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/db/cmpr_vgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424877556159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424877556159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vgc clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|cmpr_vgc:cmpr1 " "Elaborating entity \"cmpr_vgc\" for hierarchy \"clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|cmpr_vgc:cmpr1\"" {  } { { "db/cntr_2bj.tdf" "cmpr1" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/db/cntr_2bj.tdf" 134 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1424877556192 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424877556720 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424877556730 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424877556730 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "distance distance\[0\] LPM_CLSHIFT_component " "Port \"distance\" in macrofunction \"LPM_CLSHIFT_component\" has no range declared,the Quartus II software will connect the port to pin \"distance\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lpm_clshift0.vhd" "LPM_CLSHIFT_component" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/lpm_clshift0.vhd" 83 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1424877556735 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dot GND " "Pin \"dot\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/stopwatch.bdf" { { 688 408 584 704 "dot" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1424877557836 "|stopwatch|dot"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1424877557836 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1424877558006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1424877560927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424877560927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1424877561190 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1424877561190 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1424877561190 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1424877561190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424877561371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 15:19:21 2015 " "Processing ended: Wed Feb 25 15:19:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424877561371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424877561371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424877561371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424877561371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424877564200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424877564232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 15:19:22 2015 " "Processing started: Wed Feb 25 15:19:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424877564232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1424877564232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1424877564243 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1424877564413 ""}
{ "Info" "0" "" "Project  = stopwatch" {  } {  } 0 0 "Project  = stopwatch" 0 0 "Fitter" 0 0 1424877564413 ""}
{ "Info" "0" "" "Revision = stopwatch" {  } {  } 0 0 "Revision = stopwatch" 0 0 "Fitter" 0 0 1424877564414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1424877564806 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stopwatch EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"stopwatch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1424877565088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1424877565193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1424877565193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1424877565194 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1424877565314 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424877565652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424877565652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1424877565652 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1424877565652 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424877565674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424877565674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424877565674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424877565674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1424877565674 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1424877565674 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1424877565687 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1424877567598 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1424877567609 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1424877567634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1424877567646 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1424877567667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Promoted node clock~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altclkctrl0:inst6\|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component\|clkctrl1 Global Clock CLKCTRL_G9 " "Automatically promoted altclkctrl0:inst6\|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G9" {  } { { "altclkctrl0.vhd" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/altclkctrl0.vhd" 81 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altclkctrl0:inst6|altclkctrl0_altclkctrl_uhi:altclkctrl0_altclkctrl_uhi_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1424877567717 ""}  } { { "stopwatch.bdf" "" { Schematic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/stopwatch.bdf" { { 168 88 256 184 "clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1424877567717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BCD_count:inst1\|lpm_compare1:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_tpi:auto_generated\|aneb_result_wire\[0\]  " "Automatically promoted node BCD_count:inst1\|lpm_compare1:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_tpi:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1424877567719 ""}  } { { "db/cmpr_tpi.tdf" "" { Text "H:/FPGA/eie1_fpga_lab/projects/stopwatch/db/cmpr_tpi.tdf" 29 18 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BCD_count:inst1|lpm_compare1:inst5|lpm_compare:LPM_COMPARE_component|cmpr_tpi:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1424877567719 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1424877568705 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1424877568716 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1424877568726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1424877568737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1424877568747 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1424877568760 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1424877568770 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1424877568779 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1424877568818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1424877568841 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1424877568841 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424877568899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1424877570590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424877570730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1424877570754 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1424877571288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424877571295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1424877572298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "H:/FPGA/eie1_fpga_lab/projects/stopwatch/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1424877573502 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1424877573502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424877574934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1424877574955 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1424877574955 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.62 " "Total time spent on timing analysis during the Fitter is 0.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1424877574987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1424877575082 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1424877575739 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1424877575808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1424877576278 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1424877577375 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/eie1_fpga_lab/projects/stopwatch/output_files/stopwatch.fit.smsg " "Generated suppressed messages file H:/FPGA/eie1_fpga_lab/projects/stopwatch/output_files/stopwatch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1424877578495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "907 " "Peak virtual memory: 907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424877579863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 15:19:39 2015 " "Processing ended: Wed Feb 25 15:19:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424877579863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424877579863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424877579863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1424877579863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1424877582766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424877582769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 15:19:42 2015 " "Processing started: Wed Feb 25 15:19:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424877582769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1424877582769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1424877582769 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1424877584013 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1424877584052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424877584640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 15:19:44 2015 " "Processing ended: Wed Feb 25 15:19:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424877584640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424877584640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424877584640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1424877584640 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1424877585387 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1424877587448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424877587482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 15:19:46 2015 " "Processing started: Wed Feb 25 15:19:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424877587482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424877587482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta stopwatch -c stopwatch " "Command: quartus_sta stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424877587493 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1424877587668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1424877588275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1424877588286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1424877588362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1424877588362 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1424877589032 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1424877589043 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\] clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\] clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589055 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589055 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1424877589195 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589208 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1424877589261 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1424877589327 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1424877589403 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1424877589403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.175 " "Worst-case setup slack is -3.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.175       -80.179 clock  " "   -3.175       -80.179 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.945        -7.780 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.945        -7.780 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.940        -7.760 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.940        -7.760 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.837        -7.348 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.837        -7.348 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.753        -7.012 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\]  " "   -1.753        -7.012 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424877589433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.698 " "Worst-case hold slack is -1.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.698       -22.151 clock  " "   -1.698       -22.151 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.174        -3.032 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\]  " "   -1.174        -3.032 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.037        -2.417 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.037        -2.417 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.932        -1.862 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.932        -1.862 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612         0.000 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "    0.612         0.000 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424877589452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424877589476 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424877589489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -52.000 clock  " "   -3.000       -52.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877589501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424877589501 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1424877589869 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1424877589912 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1424877590670 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590774 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1424877590806 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1424877590806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.692 " "Worst-case setup slack is -2.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.692       -65.834 clock  " "   -2.692       -65.834 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.630        -6.520 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.630        -6.520 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.629        -6.516 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.629        -6.516 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.534        -6.136 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.534        -6.136 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.454        -5.816 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\]  " "   -1.454        -5.816 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424877590822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.589 " "Worst-case hold slack is -1.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.589       -21.597 clock  " "   -1.589       -21.597 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.084        -2.812 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\]  " "   -1.084        -2.812 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.964        -2.267 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.964        -2.267 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870        -1.733 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.870        -1.733 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545         0.000 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "    0.545         0.000 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424877590839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424877590855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424877590870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -52.000 clock  " "   -3.000       -52.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877590885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424877590885 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1424877591277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591878 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1424877591883 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1424877591883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.371 " "Worst-case setup slack is -1.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.371       -30.171 clock  " "   -1.371       -30.171 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821        -3.284 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.821        -3.284 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.757        -3.028 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.757        -3.028 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571        -2.284 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.571        -2.284 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516        -2.064 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\]  " "   -0.516        -2.064 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424877591909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.021 " "Worst-case hold slack is -1.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.021       -14.034 clock  " "   -1.021       -14.034 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666        -1.775 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\]  " "   -0.666        -1.775 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.568        -1.367 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.568        -1.367 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.506        -1.018 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -0.506        -1.018 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330         0.000 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "    0.330         0.000 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424877591931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424877591952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1424877591970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -54.744 clock  " "   -3.000       -54.744 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 BCD_count:inst1\|lpm_counter1:inst\|lpm_counter:LPM_COUNTER_component\|cntr_u5k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -4.000 clockdivide:inst\|lpm_counter0:inst\|lpm_counter:LPM_COUNTER_component\|cntr_2bj:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1424877591992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1424877591992 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1424877592906 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1424877592907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424877593382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 15:19:53 2015 " "Processing ended: Wed Feb 25 15:19:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424877593382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424877593382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424877593382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424877593382 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424877596696 ""}
