## üßÆ Lab 5 ‚Äì Add Counter to Thermostat

This lab extends **Lab 4 ‚Äì Finite State Machine (FSM)** by introducing **countdown timers** for both the **Air Conditioner (A/C)** and **Furnace** systems.
The goal is to simulate a *cool-down* or *heat-dissipation* period after each system finishes its operation, before returning to the **IDLE** state.

---

### üîç What‚Äôs New in This Lab

In Lab 5, we introduce:

* **Mathematical operations** (`+`, `-`) to decrement counters each clock cycle.
* A **custom VHDL package** (`math_package.vhd` and `math_package_body.vhd`) containing reusable functions:

  * `AC_COUNTDOWN(count : integer)`
  * `FN_COUNTDOWN(count : integer)`
    Each function reduces the counter value by 1 each clock cycle until 0.
* **Countdown signals** for both systems:

  * `countdown_ac : integer range 0 to 20 := 0`
  * `countdown_fn : integer range 0 to 20 := 0`

---

### ‚öôÔ∏è Mission ‚Äì Extend Thermostat with Counters

In **Lab 5**, the FSM logic is enhanced with timer-based transitions:

* When entering **`ACNOWREADY ‚Üí ACDONE`**,
  the counter `countdown_ac` is **set to 20** and begins decrementing on each rising clock edge.
  When `countdown_ac = 0` *and* `AC_READY = 0`, the FSM returns to **IDLE**.

* Similarly, when entering **`FURNACENOWHOT ‚Üí FURNACECOOL`**,
  the counter `countdown_fn` is **set to 10** and decrements until 0.
  When `countdown_fn = 0` *and* `FURNACE_HOT = 0`, the FSM transitions to **IDLE**.

This allows the fan (`FAN_ON`) to continue running for a short cool-down period after heating or cooling ends.

---

### üß† Updated State Diagram

The state diagram below shows the extended FSM with countdown behavior for both A/C and Furnace control:

![Lab 5 State Diagram](../images/lab5statediagram.png)
