// Seed: 2239294209
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri id_4,
    output wor id_5,
    input tri1 id_6,
    output tri id_7,
    input supply0 id_8,
    input supply0 id_9,
    output wor id_10,
    output wire id_11
    , id_25,
    input wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    input wor id_16,
    output wor id_17,
    input wand id_18,
    input supply1 id_19,
    output wand id_20,
    input wire id_21,
    output wand id_22,
    input tri id_23
);
  wire id_26;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri id_2,
    output wand id_3,
    input supply0 id_4,
    output logic id_5,
    input wand id_6,
    input wor id_7,
    input tri1 id_8,
    input wire id_9
);
  always_latch id_5 <= 1;
  module_0(
      id_2,
      id_6,
      id_1,
      id_9,
      id_9,
      id_3,
      id_7,
      id_3,
      id_2,
      id_1,
      id_3,
      id_3,
      id_6,
      id_1,
      id_9,
      id_4,
      id_8,
      id_3,
      id_4,
      id_7,
      id_3,
      id_2,
      id_3,
      id_0
  );
  wire id_11 = 1'b0 && id_0;
  wire id_12;
  wire id_13;
endmodule
