{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646808147586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646808147592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 08 22:42:27 2022 " "Processing started: Tue Mar 08 22:42:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646808147592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646808147592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bt-spi-system -c bt-spi-system " "Command: quartus_map --read_settings_files=on --write_settings_files=off bt-spi-system -c bt-spi-system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646808147592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646808147907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646808147907 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" bt-spi-system.v(6) " "Verilog HDL syntax error at bt-spi-system.v(6) near text: \"-\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "bt-spi-system.v" "" { Text "C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/custom_system/bt-spi-system/bt-spi-system.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1646808154432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bt-spi-system.v 0 0 " "Found 0 design units, including 0 entities, in source file bt-spi-system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646808154433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fifo " "Found entity 1: uart_fifo" {  } { { "uart/uart_fifo.v" "" { Text "C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/custom_system/bt-spi-system/uart/uart_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646808154438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646808154438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "uart_control.v(122) " "Verilog HDL Module Instantiation warning at uart_control.v(122): ignored dangling comma in List of Port Connections" {  } { { "uart/uart_control.v" "" { Text "C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/custom_system/bt-spi-system/uart/uart_control.v" 122 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1646808154441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_control.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_control " "Found entity 1: uart_control" {  } { { "uart/uart_control.v" "" { Text "C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/custom_system/bt-spi-system/uart/uart_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646808154442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646808154442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/async_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/async_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "uart/async_transmitter.v" "" { Text "C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/custom_system/bt-spi-system/uart/async_transmitter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646808154443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646808154443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/async_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/async_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_receiver " "Found entity 1: async_receiver" {  } { { "uart/async_receiver.v" "" { Text "C:/Users/micae/Documents/Senior-Design-B/WABSCBR/nano-system/custom_system/bt-spi-system/uart/async_receiver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646808154445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646808154445 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE2_115_BluetoothSPP_Slave.v " "Can't analyze file -- file DE2_115_BluetoothSPP_Slave.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1646808154448 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646808154518 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 08 22:42:34 2022 " "Processing ended: Tue Mar 08 22:42:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646808154518 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646808154518 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646808154518 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646808154518 ""}
