--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_RTEX.twx cnc2_RTEX.ncd -o cnc2_RTEX.twr cnc2_RTEX.pcf -ucf cnc2_RTEX.ucf

Design file:              cnc2_RTEX.ncd
Physical constraint file: cnc2_RTEX.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 216256572 paths analyzed, 11039 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.748ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212 (SLICE_X17Y4.D4), 374724 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.663ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.664 - 0.714)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X4Y48.B1       net (fanout=10)       1.427   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X4Y48.B        Tilo                  0.203   N146
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X7Y31.D4       net (fanout=1)        1.345   N146
    SLICE_X7Y31.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y52.A4      net (fanout=245)      3.212   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y52.CMUX    Topac                 0.537   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X14Y51.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X14Y51.BMUX    Topbb                 0.440   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X9Y3.B4        net (fanout=163)      4.294   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X17Y4.D4       net (fanout=16)       1.232   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X17Y4.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<212>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212
    -------------------------------------------------  ---------------------------
    Total                                     14.663ns (2.467ns logic, 12.196ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.646ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.664 - 0.714)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X4Y48.B1       net (fanout=10)       1.427   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X4Y48.B        Tilo                  0.203   N146
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X7Y31.D4       net (fanout=1)        1.345   N146
    SLICE_X7Y31.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y52.B4      net (fanout=245)      3.206   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y52.CMUX    Topbc                 0.526   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X14Y51.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X14Y51.BMUX    Topbb                 0.440   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X9Y3.B4        net (fanout=163)      4.294   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X17Y4.D4       net (fanout=16)       1.232   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X17Y4.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<212>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212
    -------------------------------------------------  ---------------------------
    Total                                     14.646ns (2.456ns logic, 12.190ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.634ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.664 - 0.714)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X4Y48.B1       net (fanout=10)       1.427   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X4Y48.B        Tilo                  0.203   N146
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X7Y31.D4       net (fanout=1)        1.345   N146
    SLICE_X7Y31.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y52.A4      net (fanout=245)      3.212   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y52.CMUX    Topac                 0.537   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X14Y51.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X14Y51.BMUX    Topbb                 0.411   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi9
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X9Y3.B4        net (fanout=163)      4.294   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X17Y4.D4       net (fanout=16)       1.232   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X17Y4.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<212>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_212
    -------------------------------------------------  ---------------------------
    Total                                     14.634ns (2.438ns logic, 12.196ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236 (SLICE_X17Y3.D4), 374724 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.458ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.666 - 0.714)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X4Y48.B1       net (fanout=10)       1.427   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X4Y48.B        Tilo                  0.203   N146
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X7Y31.D4       net (fanout=1)        1.345   N146
    SLICE_X7Y31.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y52.A4      net (fanout=245)      3.212   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y52.CMUX    Topac                 0.537   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X14Y51.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X14Y51.BMUX    Topbb                 0.440   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X9Y3.B4        net (fanout=163)      4.294   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X17Y3.D4       net (fanout=16)       1.027   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X17Y3.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<236>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[6][23]_m_DataIn[23]_mux_10_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236
    -------------------------------------------------  ---------------------------
    Total                                     14.458ns (2.467ns logic, 11.991ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.441ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.666 - 0.714)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X4Y48.B1       net (fanout=10)       1.427   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X4Y48.B        Tilo                  0.203   N146
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X7Y31.D4       net (fanout=1)        1.345   N146
    SLICE_X7Y31.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y52.B4      net (fanout=245)      3.206   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y52.CMUX    Topbc                 0.526   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X14Y51.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X14Y51.BMUX    Topbb                 0.440   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X9Y3.B4        net (fanout=163)      4.294   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X17Y3.D4       net (fanout=16)       1.027   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X17Y3.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<236>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[6][23]_m_DataIn[23]_mux_10_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236
    -------------------------------------------------  ---------------------------
    Total                                     14.441ns (2.456ns logic, 11.985ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.429ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.666 - 0.714)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X4Y48.B1       net (fanout=10)       1.427   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X4Y48.B        Tilo                  0.203   N146
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X7Y31.D4       net (fanout=1)        1.345   N146
    SLICE_X7Y31.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y52.A4      net (fanout=245)      3.212   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y52.CMUX    Topac                 0.537   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X14Y51.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X14Y51.BMUX    Topbb                 0.411   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi9
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X9Y3.B4        net (fanout=163)      4.294   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X17Y3.D4       net (fanout=16)       1.027   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X17Y3.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<236>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[6][23]_m_DataIn[23]_mux_10_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_236
    -------------------------------------------------  ---------------------------
    Total                                     14.429ns (2.438ns logic, 11.991ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_92 (SLICE_X16Y3.D4), 374724 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_92 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.457ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.666 - 0.714)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X4Y48.B1       net (fanout=10)       1.427   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X4Y48.B        Tilo                  0.203   N146
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X7Y31.D4       net (fanout=1)        1.345   N146
    SLICE_X7Y31.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y52.A4      net (fanout=245)      3.212   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y52.CMUX    Topac                 0.537   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X14Y51.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X14Y51.BMUX    Topbb                 0.440   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X9Y3.B4        net (fanout=163)      4.294   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X16Y3.D4       net (fanout=16)       1.059   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X16Y3.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<92>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_92
    -------------------------------------------------  ---------------------------
    Total                                     14.457ns (2.434ns logic, 12.023ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_92 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.440ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.666 - 0.714)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X4Y48.B1       net (fanout=10)       1.427   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X4Y48.B        Tilo                  0.203   N146
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X7Y31.D4       net (fanout=1)        1.345   N146
    SLICE_X7Y31.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y52.B4      net (fanout=245)      3.206   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y52.CMUX    Topbc                 0.526   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X14Y51.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X14Y51.BMUX    Topbb                 0.440   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X9Y3.B4        net (fanout=163)      4.294   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X16Y3.D4       net (fanout=16)       1.059   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X16Y3.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<92>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_92
    -------------------------------------------------  ---------------------------
    Total                                     14.440ns (2.423ns logic, 12.017ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_92 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.428ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.666 - 0.714)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.DQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X4Y48.B1       net (fanout=10)       1.427   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X4Y48.B        Tilo                  0.203   N146
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X7Y31.D4       net (fanout=1)        1.345   N146
    SLICE_X7Y31.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y52.A4      net (fanout=245)      3.212   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y52.CMUX    Topac                 0.537   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase811
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X14Y51.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X14Y51.BMUX    Topbb                 0.411   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi9
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X9Y3.B4        net (fanout=163)      4.294   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y3.B         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<288>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn171
    SLICE_X16Y3.D4       net (fanout=16)       1.059   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<20>
    SLICE_X16Y3.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<92>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT131
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_92
    -------------------------------------------------  ---------------------------
    Total                                     14.428ns (2.405ns logic, 12.023ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMA (SLICE_X12Y57.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.AQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0
    SLICE_X12Y57.D1      net (fanout=50)       0.401   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<0>
    SLICE_X12Y57.CLK     Tah         (-Th)     0.293   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (-0.059ns logic, 0.401ns route)
                                                       (-17.3% logic, 117.3% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMB (SLICE_X12Y57.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.AQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0
    SLICE_X12Y57.D1      net (fanout=50)       0.401   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<0>
    SLICE_X12Y57.CLK     Tah         (-Th)     0.293   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (-0.059ns logic, 0.401ns route)
                                                       (-17.3% logic, 117.3% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC (SLICE_X12Y57.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.AQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_0
    SLICE_X12Y57.D1      net (fanout=50)       0.401   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<0>
    SLICE_X12Y57.CLK     Tah         (-Th)     0.293   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (-0.059ns logic, 0.401ns route)
                                                       (-17.3% logic, 117.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP/CLK
  Location pin: SLICE_X0Y47.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP/CLK
  Location pin: SLICE_X0Y47.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   14.748|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 216256572 paths, 0 nets, and 13423 connections

Design statistics:
   Minimum period:  14.748ns{1}   (Maximum frequency:  67.806MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 27 12:36:40 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 160 MB



