# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Thu Apr 14 03:19:44 2016
# 
# Allegro PCB Router v16-6-112 made 2015/06/07 at 22:54:31
# Running on: quangthanh-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Batch File Name: pasde.do
# Did File Name: E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro/specctra.did
# Current time = Thu Apr 14 03:19:44 2016
# PCB E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro
# Master Unit set up as: MIL 10000
# PCB Limits xlo=14168.5040 ylo=5407.8740 xhi=16593.7010 yhi=6966.9290
# Total 14 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 22, Images Processed 32, Padstacks Processed 10
# Nets Processed 24, Net Terminals 80
# PCB Area=3124807.451  EIC=7  Area/EIC=446401.064  SMDs=13
# Total Pin Count: 105
# Signal Connections Created 56
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 56
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 25552.1270 Horizontal 14344.7482 Vertical 11207.3788
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 25552.1270 Horizontal 13812.9130 Vertical 11739.2140
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QUANGT~1/AppData/Local/Temp/#Taaaaej10460.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.001000 (direction x) (offset 0.000000)
grid wire 0.001000 (direction y) (offset 0.000000)
grid via 0.001000 (direction x) (offset 0.000000)
grid via 0.001000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
unselect layer BOTTOM
# <<WARNING:>> IRoute: Interactive layer(s) disabled for autorouting: BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Thu Apr 14 03:19:47 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 56
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 25552.1270 Horizontal 14344.7482 Vertical 11207.3788
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 25552.1270 Horizontal 13812.9130 Vertical 11739.2140
# Attempts 8 Successes 0 Failures 8 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 56
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 25552.1270 Horizontal 14344.7482 Vertical 11207.3788
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 25552.1270 Horizontal 13812.9130 Vertical 11739.2140
# <<WARNING:>> Smart Route: 100.00 percent of bus attempts failed.
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Thu Apr 14 03:19:47 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 56
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 25552.1270 Horizontal 14344.7482 Vertical 11207.3788
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 25552.1270 Horizontal 13812.9130 Vertical 11739.2140
# Start Route Pass 1 of 25
# Routing 56 wires.
# 11 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 28 (Cross: 28, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 56 Successes 56 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 68 wires.
# Total Conflicts: 20 (Cross: 20, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 65 Successes 65 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.2857
# End Pass 2 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 28 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 73 wires.
# Total Conflicts: 13 (Cross: 13, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 67 Successes 67 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Conflict Reduction  0.3500
# End Pass 3 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Start Route Pass 4 of 25
# Routing 73 wires.
# Total Conflicts: 9 (Cross: 9, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 67 Successes 67 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.3077
# End Pass 4 of 25
# 13 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Start Route Pass 5 of 25
# Routing 25 wires.
# Total Conflicts: 6 (Cross: 6, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 23 Successes 23 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 5 passes.
# Start Route Pass 6 of 25
# Routing 27 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 4 (Cross: 4, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 22 Successes 22 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 13 wires.
# Total Conflicts: 4 (Cross: 4, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 7 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 21 wires.
# Total Conflicts: 4 (Cross: 4, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 19 Successes 19 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 8 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 9 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 9 Successes 9 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 9 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 25
# Routing 14 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 10 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 25
# Routing 8 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 25
# Routing 13 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 25
# Routing 6 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 5 Successes 5 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 13 of 25
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 25
# Routing 10 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 14 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Start Route Pass 15 of 25
# Routing 5 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 15 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Start Route Pass 16 of 25
# Routing 15 wires.
# Total Conflicts: 6 (Cross: 4, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 14 Successes 14 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 16 of 25
# Smart Route: Smart_route progressing normally after 16 passes.
# Start Route Pass 17 of 25
# Routing 12 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 8 Successes 8 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 17 of 25
# Smart Route: Smart_route progressing normally after 17 passes.
# Start Route Pass 18 of 25
# Routing 19 wires.
# Total Conflicts: 5 (Cross: 5, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 18 Successes 18 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 18 of 25
# Smart Route: Smart_route progressing normally after 18 passes.
# Start Route Pass 19 of 25
# Routing 11 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 9 Successes 9 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 19 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Start Route Pass 20 of 25
# Routing 7 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 20 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Start Route Pass 21 of 25
# Routing 5 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 5 Successes 5 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 21 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Start Route Pass 22 of 25
# Routing 5 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 22 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Start Route Pass 23 of 25
# Routing 5 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 3 Successes 3 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 23 of 25
# Smart Route: Smart_route progressing normally after 23 passes.
# Start Route Pass 24 of 25
# Routing 8 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 8 Successes 8 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 24 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 24 passes.
# Start Route Pass 25 of 25
# Routing 5 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 5 Successes 5 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 25 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:09
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   8|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    28|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    20|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    13|     0|   0|    0|    0|    0|   0| 35|  0:00:00|  0:00:00|
# Route    |  4|     9|     0|   0|    0|    0|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  5|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  6|     4|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  7|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     3|     0|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 15|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     4|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     3|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 18|     5|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     2|     0|   0|    0|    0|    0|   0| 60|  0:00:00|  0:00:00|
# Route    | 20|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 25|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 31269.2580 Horizontal 17978.4429 Vertical 13290.8151
# Routed Length 34681.5950 Horizontal 19389.6690 Vertical 15291.9260
# Ratio Actual / Manhattan   1.1091
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Apr 14 03:19:57 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 31269.2580 Horizontal 17978.4429 Vertical 13290.8151
# Routed Length 34681.5950 Horizontal 19389.6690 Vertical 15291.9260
# Ratio Actual / Manhattan   1.1091
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 74 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 74 Successes 72 Failures 2 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 79 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 73 Successes 71 Failures 2 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   8|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    28|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    20|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    13|     0|   0|    0|    0|    0|   0| 35|  0:00:00|  0:00:00|
# Route    |  4|     9|     0|   0|    0|    0|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  5|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  6|     4|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  7|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     3|     0|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 15|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     4|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     3|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 18|     5|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     2|     0|   0|    0|    0|    0|   0| 60|  0:00:00|  0:00:00|
# Route    | 20|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 25|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 30332.3330 Horizontal 17276.3862 Vertical 13055.9468
# Routed Length 33937.7340 Horizontal 18724.5220 Vertical 15213.2120
# Ratio Actual / Manhattan   1.1189
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 50 route passes.
# Current time = Thu Apr 14 03:19:58 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 30332.3330 Horizontal 17276.3862 Vertical 13055.9468
# Routed Length 33937.7340 Horizontal 18724.5220 Vertical 15213.2120
# Ratio Actual / Manhattan   1.1189
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 50
# Routing 5 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 5 Successes 5 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   8|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    28|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    20|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    13|     0|   0|    0|    0|    0|   0| 35|  0:00:00|  0:00:00|
# Route    |  4|     9|     0|   0|    0|    0|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  5|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  6|     4|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  7|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     3|     0|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 15|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     4|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     3|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 18|     5|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     2|     0|   0|    0|    0|    0|   0| 60|  0:00:00|  0:00:00|
# Route    | 20|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 25|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 30170.3150 Horizontal 17174.9789 Vertical 12995.3361
# Routed Length 33236.4320 Horizontal 18152.0100 Vertical 15084.4220
# Ratio Actual / Manhattan   1.1016
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Thu Apr 14 03:19:58 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 30170.3150 Horizontal 17174.9789 Vertical 12995.3361
# Routed Length 33236.4320 Horizontal 18152.0100 Vertical 15084.4220
# Ratio Actual / Manhattan   1.1016
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 6 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 7 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 2 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 2 Successes 2 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 4 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 3 Successes 3 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 4 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   8|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    28|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    20|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    13|     0|   0|    0|    0|    0|   0| 35|  0:00:00|  0:00:00|
# Route    |  4|     9|     0|   0|    0|    0|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  5|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  6|     4|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  7|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     3|     0|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 15|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     4|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     3|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 18|     5|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     2|     0|   0|    0|    0|    0|   0| 60|  0:00:00|  0:00:00|
# Route    | 20|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 25|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 29|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 32|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 30599.6100 Horizontal 17447.1085 Vertical 13152.5015
# Routed Length 33557.7310 Horizontal 17992.9820 Vertical 15564.7490
# Ratio Actual / Manhattan   1.0967
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Thu Apr 14 03:20:00 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 30599.6100 Horizontal 17447.1085 Vertical 13152.5015
# Routed Length 33557.7310 Horizontal 17992.9820 Vertical 15564.7490
# Ratio Actual / Manhattan   1.0967
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 4 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 5 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 5 Successes 5 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 4 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 5 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 5 Successes 5 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 2 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 2 Successes 2 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   8|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    28|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    20|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    13|     0|   0|    0|    0|    0|   0| 35|  0:00:00|  0:00:00|
# Route    |  4|     9|     0|   0|    0|    0|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  5|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  6|     4|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  7|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     3|     0|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 15|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     4|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     3|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 18|     5|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     2|     0|   0|    0|    0|    0|   0| 60|  0:00:00|  0:00:00|
# Route    | 20|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 25|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 29|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 32|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 37|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 30116.8870 Horizontal 17144.0846 Vertical 12972.8024
# Routed Length 33615.4700 Horizontal 18245.9880 Vertical 15369.4820
# Ratio Actual / Manhattan   1.1162
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Thu Apr 14 03:20:02 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 30116.8870 Horizontal 17144.0846 Vertical 12972.8024
# Routed Length 33615.4700 Horizontal 18245.9880 Vertical 15369.4820
# Ratio Actual / Manhattan   1.1162
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 2 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 2 Successes 2 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 12 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 4 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 5 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 3 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 3 Successes 3 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   8|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    28|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    20|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    13|     0|   0|    0|    0|    0|   0| 35|  0:00:00|  0:00:00|
# Route    |  4|     9|     0|   0|    0|    0|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  5|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  6|     4|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  7|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     3|     0|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 15|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     4|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     3|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 18|     5|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     2|     0|   0|    0|    0|    0|   0| 60|  0:00:00|  0:00:00|
# Route    | 20|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 25|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 29|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 32|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 37|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 39|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 40|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 41|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 42|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 43|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 30674.7840 Horizontal 17494.1600 Vertical 13180.6240
# Routed Length 33408.8950 Horizontal 18012.3010 Vertical 15396.5940
# Ratio Actual / Manhattan   1.0891
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Thu Apr 14 03:20:05 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 30674.7840 Horizontal 17494.1600 Vertical 13180.6240
# Routed Length 33408.8950 Horizontal 18012.3010 Vertical 15396.5940
# Ratio Actual / Manhattan   1.0891
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 3 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 3 Successes 3 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 5 wires.
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 5 Successes 5 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 3 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 3 Successes 3 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 10 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 2 wires.
# 4 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 2 Successes 2 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   8|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    28|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    20|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    13|     0|   0|    0|    0|    0|   0| 35|  0:00:00|  0:00:00|
# Route    |  4|     9|     0|   0|    0|    0|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  5|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  6|     4|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  7|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     3|     0|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 15|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     4|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     3|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 18|     5|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     2|     0|   0|    0|    0|    0|   0| 60|  0:00:00|  0:00:00|
# Route    | 20|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 25|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 29|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 32|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 37|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 39|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 40|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 41|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 42|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 43|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 44|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 45|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 46|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:01|  0:00:01|
# Route    | 47|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 48|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 30221.2580 Horizontal 17210.2976 Vertical 13010.9604
# Routed Length 32753.0650 Horizontal 17505.4690 Vertical 15247.5960
# Ratio Actual / Manhattan   1.0838
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Thu Apr 14 03:20:07 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 30221.2580 Horizontal 17210.2976 Vertical 13010.9604
# Routed Length 32753.0650 Horizontal 17505.4690 Vertical 15247.5960
# Ratio Actual / Manhattan   1.0838
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 4 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 3 Successes 3 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 3 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 3 Successes 3 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 3 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 3 Successes 3 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 7 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 6 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 3 wires.
# 4 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 3 Successes 3 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   8|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    28|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    20|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    13|     0|   0|    0|    0|    0|   0| 35|  0:00:00|  0:00:00|
# Route    |  4|     9|     0|   0|    0|    0|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  5|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  6|     4|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  7|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     3|     0|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 15|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     4|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     3|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 18|     5|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     2|     0|   0|    0|    0|    0|   0| 60|  0:00:00|  0:00:00|
# Route    | 20|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 25|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 29|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 32|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 37|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 39|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 40|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 41|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 42|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 43|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 44|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 45|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 46|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:01|  0:00:01|
# Route    | 47|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 48|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 49|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 50|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 51|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 52|     1|     0|   1|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 53|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 29577.0410 Horizontal 16806.4040 Vertical 12770.6370
# Routed Length 32853.0650 Horizontal 17605.4690 Vertical 15247.5960
# Ratio Actual / Manhattan   1.1108
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Thu Apr 14 03:20:09 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 19, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 29577.0410 Horizontal 16806.4040 Vertical 12770.6370
# Routed Length 32853.0650 Horizontal 17605.4690 Vertical 15247.5960
# Ratio Actual / Manhattan   1.1108
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 4 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 3 Successes 3 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 9 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 8 Successes 8 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 3 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 3 Successes 3 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 7 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 4 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 4 Successes 4 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   8|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    28|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    20|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    13|     0|   0|    0|    0|    0|   0| 35|  0:00:00|  0:00:00|
# Route    |  4|     9|     0|   0|    0|    0|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  5|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  6|     4|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  7|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     3|     0|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 15|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     4|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     3|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 18|     5|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     2|     0|   0|    0|    0|    0|   0| 60|  0:00:00|  0:00:00|
# Route    | 20|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 25|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 29|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 32|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 37|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 39|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 40|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 41|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 42|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 43|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 44|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 45|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 46|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:01|  0:00:01|
# Route    | 47|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 48|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 49|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 50|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 51|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 52|     1|     0|   1|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 53|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 54|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 55|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 56|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 57|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 58|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 29826.4210 Horizontal 16958.8931 Vertical 12867.5279
# Routed Length 32884.0610 Horizontal 17650.9690 Vertical 15233.0920
# Ratio Actual / Manhattan   1.1025
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Thu Apr 14 03:20:11 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 0 Total Vias 0
# Percent Connected   96.43
# Manhattan Length 29826.4210 Horizontal 16958.8931 Vertical 12867.5279
# Routed Length 32884.0610 Horizontal 17650.9690 Vertical 15233.0920
# Ratio Actual / Manhattan   1.1025
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 7 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 6 Successes 5 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 1 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 1 Successes 0 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 1 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 1 Successes 0 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 1 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 1 Successes 0 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 1 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 1 Successes 0 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   8|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    28|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    20|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    13|     0|   0|    0|    0|    0|   0| 35|  0:00:00|  0:00:00|
# Route    |  4|     9|     0|   0|    0|    0|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  5|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  6|     4|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  7|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     3|     0|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 15|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     4|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     3|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 18|     5|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     2|     0|   0|    0|    0|    0|   0| 60|  0:00:00|  0:00:00|
# Route    | 20|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 25|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 29|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 32|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 37|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 39|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 40|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 41|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 42|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 43|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 44|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 45|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 46|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:01|  0:00:01|
# Route    | 47|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 48|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 49|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 50|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 51|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 52|     1|     0|   1|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 53|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 54|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 55|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 56|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 57|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 58|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   1|    1|    0|    0|   0|100|  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 0 Total Vias 0
# Percent Connected   98.21
# Manhattan Length 29784.0430 Horizontal 16932.3687 Vertical 12851.6743
# Routed Length 32660.2230 Horizontal 17530.1290 Vertical 15130.0940
# Ratio Actual / Manhattan   1.0966
# Unconnected Length 262.3390 Horizontal 120.8400 Vertical 141.4990
# <<ERROR:>> Smart Route: Unable to reach 100% with smart_route. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Thu Apr 14 03:20:12 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 0 Total Vias 0
# Percent Connected   98.21
# Manhattan Length 29784.0430 Horizontal 16932.3687 Vertical 12851.6743
# Routed Length 32660.2230 Horizontal 17530.1290 Vertical 15130.0940
# Ratio Actual / Manhattan   1.0966
# Unconnected Length 262.3390 Horizontal 120.8400 Vertical 141.4990
# Start Clean Pass 1 of 2
# Routing 75 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 74 Successes 73 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 79 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 76 Successes 75 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   8|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    28|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    20|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    13|     0|   0|    0|    0|    0|   0| 35|  0:00:00|  0:00:00|
# Route    |  4|     9|     0|   0|    0|    0|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  5|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  6|     4|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  7|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     3|     0|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 15|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     4|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     3|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 18|     5|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     2|     0|   0|    0|    0|    0|   0| 60|  0:00:00|  0:00:00|
# Route    | 20|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 25|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 29|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 32|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 37|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 39|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 40|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 41|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 42|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 43|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 44|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 45|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 46|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:01|  0:00:01|
# Route    | 47|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 48|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 49|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 50|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 51|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 52|     1|     0|   1|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 53|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 54|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 55|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 56|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 57|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 58|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   1|    1|    0|    0|   0|100|  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   1|    1|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 65|     0|     0|   1|    1|    0|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 0 Total Vias 0
# Percent Connected   98.21
# Manhattan Length 29594.6140 Horizontal 16814.9036 Vertical 12779.7104
# Routed Length 32499.8790 Horizontal 17367.6420 Vertical 15132.2370
# Ratio Actual / Manhattan   1.0982
# Unconnected Length 262.3390 Horizontal 120.8400 Vertical 141.4990
# Smart Route: Executing 2 clean passes.
# Current time = Thu Apr 14 03:20:14 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 0 Total Vias 0
# Percent Connected   98.21
# Manhattan Length 29594.6140 Horizontal 16814.9036 Vertical 12779.7104
# Routed Length 32499.8790 Horizontal 17367.6420 Vertical 15132.2370
# Ratio Actual / Manhattan   1.0982
# Unconnected Length 262.3390 Horizontal 120.8400 Vertical 141.4990
# Start Clean Pass 1 of 2
# Routing 76 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 76 Successes 75 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 76 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 76 Successes 75 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0010 with offset 0.0000, Width=15.0000, Clearance= 8.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   8|   56|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    28|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    20|     0|   0|    0|    0|    0|   0| 28|  0:00:00|  0:00:00|
# Route    |  3|    13|     0|   0|    0|    0|    0|   0| 35|  0:00:00|  0:00:00|
# Route    |  4|     9|     0|   0|    0|    0|    0|   0| 30|  0:00:00|  0:00:00|
# Route    |  5|     6|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  6|     4|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    |  7|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     4|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  9|     3|     0|   0|    0|    0|    0|   0| 25|  0:00:00|  0:00:00|
# Route    | 10|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 11|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 12|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     3|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     2|     0|   0|    0|    0|    0|   0| 33|  0:00:00|  0:00:00|
# Route    | 15|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     4|     2|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     3|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 18|     5|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     2|     0|   0|    0|    0|    0|   0| 60|  0:00:00|  0:00:00|
# Route    | 20|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 21|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 25|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 26|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 27|     1|     0|   2|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 28|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 29|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 30|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 31|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 32|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 33|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 34|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 35|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 36|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:00|  0:00:00|
# Route    | 37|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 38|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 39|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 40|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 41|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 42|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 43|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 44|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 45|     2|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 46|     1|     0|   0|    0|    0|    0|   0| 50|  0:00:01|  0:00:01|
# Route    | 47|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 48|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 49|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 50|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 51|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 52|     1|     0|   1|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 53|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 54|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 55|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 56|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 57|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 58|     1|     0|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   1|    1|    0|    0|   0|100|  0:00:00|  0:00:01|
# Route    | 60|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 61|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 63|     0|     0|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   1|    1|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 65|     0|     0|   1|    1|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   1|    1|    0|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   1|    1|    0|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro\PIC1823-RCSERVO-USB2SERIAL.dsn
# Nets 24 Connections 56 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 0 Total Vias 0
# Percent Connected   98.21
# Manhattan Length 29594.6140 Horizontal 16814.9036 Vertical 12779.7104
# Routed Length 32476.8790 Horizontal 17367.6420 Vertical 15109.2370
# Ratio Actual / Manhattan   1.0974
# Unconnected Length 262.3390 Horizontal 120.8400 Vertical 141.4990
# Smart Route: Smart_route finished, completion rate: 98.21.
write routes (changed_only) (reset_changed) C:/Users/QUANGT~1/AppData/Local/Temp/#Taaaaek10460.tmp
# Routing Written to File C:/Users/QUANGT~1/AppData/Local/Temp/#Taaaaek10460.tmp
quit
