
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max -32.63

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max -0.10

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.10

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: frontend/icache.invalidated$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: frontend/icache.data_arrays_0.data_arrays_0_0_ext.mem
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ frontend/icache.invalidated$_SDFFE_PN0P_/CK (DFF_X1)
     4    6.66    0.02    0.10    0.10 ^ frontend/icache.invalidated$_SDFFE_PN0P_/Q (DFF_X1)
                                         frontend/icache.invalidated (net)
                  0.02    0.00    0.10 ^ frontend/_5934_/A1 (NOR2_X1)
     1    5.00    0.01    0.02    0.11 v frontend/_5934_/ZN (NOR2_X1)
                                         frontend/icache._T_94 (net)
                  0.01    0.00    0.11 v frontend/icache.data_arrays_0.data_arrays_0_0_ext.mem/we_in (fakeram45_64x32)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ frontend/icache.data_arrays_0.data_arrays_0_0_ext.mem/clk (fakeram45_64x32)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: frontend/fq._T_1_0$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: frontend/fq._T_2_3_data[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ frontend/fq._T_1_0$_SDFF_PP0_/CK (DFF_X1)
     6   11.83    0.03    0.11    0.11 ^ frontend/fq._T_1_0$_SDFF_PP0_/Q (DFF_X1)
                                         frontend/fq._T_1_0 (net)
                  0.03    0.00    0.11 ^ frontend/_5978_/A (BUF_X4)
    10   19.20    0.01    0.03    0.14 ^ frontend/_5978_/Z (BUF_X4)
                                         frontend/_2182_ (net)
                  0.01    0.00    0.14 ^ frontend/_5983_/S (MUX2_X1)
     6   13.74    0.03    0.06    0.21 ^ frontend/_5983_/Z (MUX2_X1)
                                         core_io_imem_resp_bits_pc[1] (net)
                  0.03    0.00    0.21 ^ core/_18838_/A (HA_X1)
     1    3.40    0.01    0.04    0.25 ^ core/_18838_/CO (HA_X1)
                                         core/_10037_[0] (net)
                  0.01    0.00    0.25 ^ core/_10263_/A (BUF_X4)
     8   20.02    0.01    0.03    0.28 ^ core/_10263_/Z (BUF_X4)
                                         core/_04075_ (net)
                  0.01    0.00    0.28 ^ core/_10305_/S (MUX2_X1)
     2    3.63    0.01    0.06    0.34 v core/_10305_/Z (MUX2_X1)
                                         core/_04115_ (net)
                  0.01    0.00    0.34 v core/_10352_/B (MUX2_X1)
     2    4.91    0.01    0.07    0.41 v core/_10352_/Z (MUX2_X1)
                                         core/_04162_ (net)
                  0.01    0.00    0.41 v core/_10353_/A (BUF_X2)
    10   22.95    0.01    0.04    0.45 v core/_10353_/Z (BUF_X2)
                                         core/_04163_ (net)
                  0.01    0.00    0.45 v core/_10388_/A3 (NOR3_X2)
     6   12.25    0.06    0.09    0.54 ^ core/_10388_/ZN (NOR3_X2)
                                         core/_04198_ (net)
                  0.06    0.00    0.54 ^ core/_10656_/C1 (AOI221_X1)
     1    1.50    0.02    0.02    0.56 v core/_10656_/ZN (AOI221_X1)
                                         core/_04466_ (net)
                  0.02    0.00    0.56 v core/_10661_/A (AOI221_X1)
     1    1.78    0.04    0.08    0.64 ^ core/_10661_/ZN (AOI221_X1)
                                         core/_04471_ (net)
                  0.04    0.00    0.64 ^ core/_10662_/A (BUF_X2)
    10   20.35    0.03    0.05    0.69 ^ core/_10662_/Z (BUF_X2)
                                         core/_04472_ (net)
                  0.03    0.00    0.69 ^ core/_10663_/A2 (NAND2_X1)
     4    6.87    0.02    0.03    0.72 v core/_10663_/ZN (NAND2_X1)
                                         core/_04473_ (net)
                  0.02    0.00    0.72 v core/_10720_/A1 (OAI33_X1)
     4    6.73    0.10    0.08    0.80 ^ core/_10720_/ZN (OAI33_X1)
                                         core/_04530_ (net)
                  0.10    0.00    0.80 ^ core/_10822_/A1 (NOR3_X1)
     1    3.50    0.02    0.02    0.82 v core/_10822_/ZN (NOR3_X1)
                                         core/_04627_ (net)
                  0.02    0.00    0.82 v core/_11017_/A4 (NOR4_X2)
     1    3.09    0.04    0.08    0.90 ^ core/_11017_/ZN (NOR4_X2)
                                         core/_04820_ (net)
                  0.04    0.00    0.90 ^ core/_11073_/A1 (AND3_X4)
     5   15.16    0.01    0.06    0.95 ^ core/_11073_/ZN (AND3_X4)
                                         core/_04876_ (net)
                  0.01    0.00    0.95 ^ core/_18303_/A2 (NAND2_X2)
     2    4.95    0.02    0.02    0.97 v core/_18303_/ZN (NAND2_X2)
                                         core/_03684_ (net)
                  0.02    0.00    0.97 v core/_18740_/A (AOI221_X2)
     1    3.40    0.04    0.07    1.04 ^ core/_18740_/ZN (AOI221_X2)
                                         core_io_imem_resp_ready (net)
                  0.04    0.00    1.04 ^ frontend/_3772_/A (BUF_X4)
    10   31.94    0.02    0.04    1.09 ^ frontend/_3772_/Z (BUF_X4)
                                         frontend/_0596_ (net)
                  0.02    0.00    1.09 ^ frontend/_3778_/A (INV_X8)
     6   28.04    0.01    0.01    1.10 v frontend/_3778_/ZN (INV_X8)
                                         frontend/_0602_ (net)
                  0.01    0.00    1.10 v frontend/_4288_/B1 (OAI22_X4)
     2    8.36    0.03    0.04    1.14 ^ frontend/_4288_/ZN (OAI22_X4)
                                         frontend/_0917_ (net)
                  0.03    0.00    1.14 ^ frontend/_4289_/A (BUF_X8)
    10   42.53    0.02    0.04    1.18 ^ frontend/_4289_/Z (BUF_X8)
                                         frontend/_0918_ (net)
                  0.02    0.00    1.18 ^ frontend/_4290_/A (BUF_X8)
    10   19.20    0.01    0.03    1.20 ^ frontend/_4290_/Z (BUF_X8)
                                         frontend/_0919_ (net)
                  0.01    0.00    1.20 ^ frontend/_4291_/S (MUX2_X1)
     1    1.06    0.01    0.06    1.26 v frontend/_4291_/Z (MUX2_X1)
                                         frontend/_0207_ (net)
                  0.01    0.00    1.26 v frontend/fq._T_2_3_data[0]$_DFFE_PP_/D (DFF_X1)
                                  1.26   data arrival time

                  0.00    1.20    1.20   clock core_clock (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ frontend/fq._T_2_3_data[0]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    1.16   library setup time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: frontend/fq._T_1_0$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: frontend/fq._T_2_3_data[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ frontend/fq._T_1_0$_SDFF_PP0_/CK (DFF_X1)
     6   11.83    0.03    0.11    0.11 ^ frontend/fq._T_1_0$_SDFF_PP0_/Q (DFF_X1)
                                         frontend/fq._T_1_0 (net)
                  0.03    0.00    0.11 ^ frontend/_5978_/A (BUF_X4)
    10   19.20    0.01    0.03    0.14 ^ frontend/_5978_/Z (BUF_X4)
                                         frontend/_2182_ (net)
                  0.01    0.00    0.14 ^ frontend/_5983_/S (MUX2_X1)
     6   13.74    0.03    0.06    0.21 ^ frontend/_5983_/Z (MUX2_X1)
                                         core_io_imem_resp_bits_pc[1] (net)
                  0.03    0.00    0.21 ^ core/_18838_/A (HA_X1)
     1    3.40    0.01    0.04    0.25 ^ core/_18838_/CO (HA_X1)
                                         core/_10037_[0] (net)
                  0.01    0.00    0.25 ^ core/_10263_/A (BUF_X4)
     8   20.02    0.01    0.03    0.28 ^ core/_10263_/Z (BUF_X4)
                                         core/_04075_ (net)
                  0.01    0.00    0.28 ^ core/_10305_/S (MUX2_X1)
     2    3.63    0.01    0.06    0.34 v core/_10305_/Z (MUX2_X1)
                                         core/_04115_ (net)
                  0.01    0.00    0.34 v core/_10352_/B (MUX2_X1)
     2    4.91    0.01    0.07    0.41 v core/_10352_/Z (MUX2_X1)
                                         core/_04162_ (net)
                  0.01    0.00    0.41 v core/_10353_/A (BUF_X2)
    10   22.95    0.01    0.04    0.45 v core/_10353_/Z (BUF_X2)
                                         core/_04163_ (net)
                  0.01    0.00    0.45 v core/_10388_/A3 (NOR3_X2)
     6   12.25    0.06    0.09    0.54 ^ core/_10388_/ZN (NOR3_X2)
                                         core/_04198_ (net)
                  0.06    0.00    0.54 ^ core/_10656_/C1 (AOI221_X1)
     1    1.50    0.02    0.02    0.56 v core/_10656_/ZN (AOI221_X1)
                                         core/_04466_ (net)
                  0.02    0.00    0.56 v core/_10661_/A (AOI221_X1)
     1    1.78    0.04    0.08    0.64 ^ core/_10661_/ZN (AOI221_X1)
                                         core/_04471_ (net)
                  0.04    0.00    0.64 ^ core/_10662_/A (BUF_X2)
    10   20.35    0.03    0.05    0.69 ^ core/_10662_/Z (BUF_X2)
                                         core/_04472_ (net)
                  0.03    0.00    0.69 ^ core/_10663_/A2 (NAND2_X1)
     4    6.87    0.02    0.03    0.72 v core/_10663_/ZN (NAND2_X1)
                                         core/_04473_ (net)
                  0.02    0.00    0.72 v core/_10720_/A1 (OAI33_X1)
     4    6.73    0.10    0.08    0.80 ^ core/_10720_/ZN (OAI33_X1)
                                         core/_04530_ (net)
                  0.10    0.00    0.80 ^ core/_10822_/A1 (NOR3_X1)
     1    3.50    0.02    0.02    0.82 v core/_10822_/ZN (NOR3_X1)
                                         core/_04627_ (net)
                  0.02    0.00    0.82 v core/_11017_/A4 (NOR4_X2)
     1    3.09    0.04    0.08    0.90 ^ core/_11017_/ZN (NOR4_X2)
                                         core/_04820_ (net)
                  0.04    0.00    0.90 ^ core/_11073_/A1 (AND3_X4)
     5   15.16    0.01    0.06    0.95 ^ core/_11073_/ZN (AND3_X4)
                                         core/_04876_ (net)
                  0.01    0.00    0.95 ^ core/_18303_/A2 (NAND2_X2)
     2    4.95    0.02    0.02    0.97 v core/_18303_/ZN (NAND2_X2)
                                         core/_03684_ (net)
                  0.02    0.00    0.97 v core/_18740_/A (AOI221_X2)
     1    3.40    0.04    0.07    1.04 ^ core/_18740_/ZN (AOI221_X2)
                                         core_io_imem_resp_ready (net)
                  0.04    0.00    1.04 ^ frontend/_3772_/A (BUF_X4)
    10   31.94    0.02    0.04    1.09 ^ frontend/_3772_/Z (BUF_X4)
                                         frontend/_0596_ (net)
                  0.02    0.00    1.09 ^ frontend/_3778_/A (INV_X8)
     6   28.04    0.01    0.01    1.10 v frontend/_3778_/ZN (INV_X8)
                                         frontend/_0602_ (net)
                  0.01    0.00    1.10 v frontend/_4288_/B1 (OAI22_X4)
     2    8.36    0.03    0.04    1.14 ^ frontend/_4288_/ZN (OAI22_X4)
                                         frontend/_0917_ (net)
                  0.03    0.00    1.14 ^ frontend/_4289_/A (BUF_X8)
    10   42.53    0.02    0.04    1.18 ^ frontend/_4289_/Z (BUF_X8)
                                         frontend/_0918_ (net)
                  0.02    0.00    1.18 ^ frontend/_4290_/A (BUF_X8)
    10   19.20    0.01    0.03    1.20 ^ frontend/_4290_/Z (BUF_X8)
                                         frontend/_0919_ (net)
                  0.01    0.00    1.20 ^ frontend/_4291_/S (MUX2_X1)
     1    1.06    0.01    0.06    1.26 v frontend/_4291_/Z (MUX2_X1)
                                         frontend/_0207_ (net)
                  0.01    0.00    1.26 v frontend/fq._T_2_3_data[0]$_DFFE_PP_/D (DFF_X1)
                                  1.26   data arrival time

                  0.00    1.20    1.20   clock core_clock (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ frontend/fq._T_2_3_data[0]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    1.16   library setup time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.09e-02   2.51e-03   3.10e-04   3.37e-02  44.3%
Combinational          2.11e-02   1.68e-02   6.66e-04   3.85e-02  50.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  3.66e-03   0.00e+00   1.63e-04   3.82e-03   5.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.56e-02   1.93e-02   1.14e-03   7.61e-02 100.0%
                          73.1%      25.4%       1.5%
