Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Thu Jun 21 15:21:07 2018
| Host             : Jack-GL552VW running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 82.984 (Junction temp exceeded!) |
| Dynamic (W)              | 82.457                           |
| Device Static (W)        | 0.527                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    21.921 |     3028 |       --- |             --- |
|   LUT as Logic |    20.637 |     1922 |     20800 |            9.24 |
|   CARRY4       |     1.115 |      238 |      8150 |            2.92 |
|   Register     |     0.116 |      341 |     41600 |            0.82 |
|   BUFG         |     0.029 |        3 |        32 |            9.38 |
|   F7/F8 Muxes  |     0.024 |       28 |     32600 |            0.09 |
|   Others       |     0.000 |       71 |       --- |             --- |
| Signals        |    18.835 |     2740 |       --- |             --- |
| Block RAM      |     2.384 |     26.5 |        50 |           53.00 |
| DSPs           |     0.988 |        5 |        90 |            5.56 |
| I/O            |    38.328 |       56 |       106 |           52.83 |
| Static Power   |     0.527 |          |           |                 |
| Total          |    82.984 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    44.317 |      43.955 |      0.361 |
| Vccaux    |       1.800 |     1.457 |       1.403 |      0.053 |
| Vcco33    |       3.300 |    10.839 |      10.838 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.241 |       0.210 |      0.031 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| top                                          |    82.457 |
|   U_led                                      |     0.042 |
|   U_pt                                       |    18.081 |
|   U_sp                                       |     0.759 |
|     Ufd                                      |     0.095 |
|     Ung                                      |     0.236 |
|     Unt                                      |     0.023 |
|     Usc                                      |     0.261 |
|     Uvl                                      |     0.144 |
|   Ukb                                        |     0.220 |
|   Urandom                                    |     4.159 |
|   blk_mem_gen_0_inst                         |     2.964 |
|     U0                                       |     2.964 |
|       inst_blk_mem_gen                       |     2.964 |
|         gnbram.gnativebmg.native_blk_mem_gen |     2.964 |
|           valid.cstr                         |     2.964 |
|             bindec_a.bindec_inst_a           |     0.029 |
|             has_mux_a.A                      |     0.401 |
|             ramloop[0].ram.r                 |     0.693 |
|               prim_init.ram                  |     0.693 |
|             ramloop[10].ram.r                |     0.001 |
|               prim_init.ram                  |     0.001 |
|             ramloop[11].ram.r                |     0.004 |
|               prim_init.ram                  |     0.004 |
|             ramloop[12].ram.r                |     0.001 |
|               prim_init.ram                  |     0.001 |
|             ramloop[13].ram.r                |     0.013 |
|               prim_init.ram                  |     0.013 |
|             ramloop[14].ram.r                |     0.001 |
|               prim_init.ram                  |     0.001 |
|             ramloop[15].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[16].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[17].ram.r                |     0.001 |
|               prim_init.ram                  |     0.001 |
|             ramloop[18].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[19].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |     0.008 |
|               prim_init.ram                  |     0.008 |
|             ramloop[20].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[21].ram.r                |     0.015 |
|               prim_init.ram                  |     0.015 |
|             ramloop[22].ram.r                |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[23].ram.r                |     0.002 |
|               prim_init.ram                  |     0.002 |
|             ramloop[2].ram.r                 |     0.683 |
|               prim_init.ram                  |     0.683 |
|             ramloop[3].ram.r                 |     0.010 |
|               prim_init.ram                  |     0.010 |
|             ramloop[4].ram.r                 |     0.680 |
|               prim_init.ram                  |     0.680 |
|             ramloop[5].ram.r                 |     0.383 |
|               prim_init.ram                  |     0.383 |
|             ramloop[6].ram.r                 |     0.013 |
|               prim_init.ram                  |     0.013 |
|             ramloop[7].ram.r                 |     0.011 |
|               prim_init.ram                  |     0.011 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[9].ram.r                 |     0.010 |
|               prim_init.ram                  |     0.010 |
|   clk_wiz_0_inst                             |     0.343 |
|   mem_addr_gen_inst                          |    13.067 |
|   nolabel_line101                            |     0.756 |
|   vga_inst                                   |     0.883 |
+----------------------------------------------+-----------+


