[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PatternAssignInteger/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<76> s<75> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<23> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<23> s<22> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<19> s<18> l<1:12> el<1:18>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<1:19> el<1:24>
n<7> u<6> t<IntConst> p<7> l<1:25> el<1:26>
n<> u<7> t<Primary_literal> p<8> c<6> l<1:25> el<1:26>
n<> u<8> t<Constant_primary> p<9> c<7> l<1:25> el<1:26>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<1:25> el<1:26>
n<0> u<10> t<IntConst> p<11> l<1:27> el<1:28>
n<> u<11> t<Primary_literal> p<12> c<10> l<1:27> el<1:28>
n<> u<12> t<Constant_primary> p<13> c<11> l<1:27> el<1:28>
n<> u<13> t<Constant_expression> p<14> c<12> l<1:27> el<1:28>
n<> u<14> t<Constant_range> p<15> c<9> l<1:25> el<1:28>
n<> u<15> t<Packed_dimension> p<16> c<14> l<1:24> el<1:29>
n<> u<16> t<Data_type> p<17> c<5> l<1:19> el<1:29>
n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<1:19> el<1:29>
n<> u<18> t<Net_port_type> p<19> c<17> l<1:19> el<1:29>
n<> u<19> t<Net_port_header> p<21> c<4> s<20> l<1:12> el<1:29>
n<o> u<20> t<StringConst> p<21> l<1:30> el<1:31>
n<> u<21> t<Ansi_port_declaration> p<22> c<19> l<1:12> el<1:31>
n<> u<22> t<List_of_port_declarations> p<23> c<21> l<1:11> el<1:32>
n<> u<23> t<Module_ansi_header> p<73> c<2> s<71> l<1:1> el<1:33>
n<o> u<24> t<StringConst> p<25> l<2:11> el<2:12>
n<> u<25> t<Ps_or_hierarchical_identifier> p<28> c<24> s<27> l<2:11> el<2:12>
n<> u<26> t<Constant_bit_select> p<27> l<2:13> el<2:13>
n<> u<27> t<Constant_select> p<28> c<26> l<2:13> el<2:13>
n<> u<28> t<Net_lvalue> p<66> c<25> s<65> l<2:11> el<2:12>
n<0> u<29> t<IntConst> p<30> l<2:17> el<2:18>
n<> u<30> t<Primary_literal> p<31> c<29> l<2:17> el<2:18>
n<> u<31> t<Constant_primary> p<32> c<30> l<2:17> el<2:18>
n<> u<32> t<Constant_expression> p<33> c<31> l<2:17> el<2:18>
n<> u<33> t<Array_pattern_key> p<62> c<32> s<37> l<2:17> el<2:18>
n<1> u<34> t<IntConst> p<35> l<2:19> el<2:20>
n<> u<35> t<Primary_literal> p<36> c<34> l<2:19> el<2:20>
n<> u<36> t<Primary> p<37> c<35> l<2:19> el<2:20>
n<> u<37> t<Expression> p<62> c<36> s<42> l<2:19> el<2:20>
n<3> u<38> t<IntConst> p<39> l<2:22> el<2:23>
n<> u<39> t<Primary_literal> p<40> c<38> l<2:22> el<2:23>
n<> u<40> t<Constant_primary> p<41> c<39> l<2:22> el<2:23>
n<> u<41> t<Constant_expression> p<42> c<40> l<2:22> el<2:23>
n<> u<42> t<Array_pattern_key> p<62> c<41> s<46> l<2:22> el<2:23>
n<1> u<43> t<IntConst> p<44> l<2:24> el<2:25>
n<> u<44> t<Primary_literal> p<45> c<43> l<2:24> el<2:25>
n<> u<45> t<Primary> p<46> c<44> l<2:24> el<2:25>
n<> u<46> t<Expression> p<62> c<45> s<51> l<2:24> el<2:25>
n<7> u<47> t<IntConst> p<48> l<2:27> el<2:28>
n<> u<48> t<Primary_literal> p<49> c<47> l<2:27> el<2:28>
n<> u<49> t<Constant_primary> p<50> c<48> l<2:27> el<2:28>
n<> u<50> t<Constant_expression> p<51> c<49> l<2:27> el<2:28>
n<> u<51> t<Array_pattern_key> p<62> c<50> s<55> l<2:27> el<2:28>
n<1> u<52> t<IntConst> p<53> l<2:29> el<2:30>
n<> u<53> t<Primary_literal> p<54> c<52> l<2:29> el<2:30>
n<> u<54> t<Primary> p<55> c<53> l<2:29> el<2:30>
n<> u<55> t<Expression> p<62> c<54> s<57> l<2:29> el<2:30>
n<> u<56> t<Assignment_pattern_key> p<57> l<2:32> el<2:39>
n<> u<57> t<Array_pattern_key> p<62> c<56> s<61> l<2:32> el<2:39>
n<0> u<58> t<IntConst> p<59> l<2:40> el<2:41>
n<> u<59> t<Primary_literal> p<60> c<58> l<2:40> el<2:41>
n<> u<60> t<Primary> p<61> c<59> l<2:40> el<2:41>
n<> u<61> t<Expression> p<62> c<60> l<2:40> el<2:41>
n<> u<62> t<Assignment_pattern> p<63> c<33> l<2:15> el<2:42>
n<> u<63> t<Assignment_pattern_expression> p<64> c<62> l<2:15> el<2:42>
n<> u<64> t<Primary> p<65> c<63> l<2:15> el<2:42>
n<> u<65> t<Expression> p<66> c<64> l<2:15> el<2:42>
n<> u<66> t<Net_assignment> p<67> c<28> l<2:11> el<2:42>
n<> u<67> t<List_of_net_assignments> p<68> c<66> l<2:11> el<2:42>
n<> u<68> t<Continuous_assign> p<69> c<67> l<2:4> el<2:43>
n<> u<69> t<Module_common_item> p<70> c<68> l<2:4> el<2:43>
n<> u<70> t<Module_or_generate_item> p<71> c<69> l<2:4> el<2:43>
n<> u<71> t<Non_port_module_item> p<73> c<70> s<72> l<2:4> el<2:43>
n<> u<72> t<ENDMODULE> p<73> l<3:1> el<3:10>
n<> u<73> t<Module_declaration> p<74> c<23> l<1:1> el<3:10>
n<> u<74> t<Description> p<75> c<73> l<1:1> el<3:10>
n<> u<75> t<Source_text> p<76> c<74> l<1:1> el<3:10>
n<> u<76> t<Top_level_rule> c<1> l<1:1> el<3:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv:1:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv:1:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              17
cont_assign                                            2
design                                                 1
integer_typespec                                       6
logic_net                                              2
logic_typespec                                         3
module_inst                                            4
operation                                              2
port                                                   2
range                                                  4
ref_obj                                                4
ref_typespec                                          11
string_typespec                                        2
tagged_pattern                                         8
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              17
cont_assign                                            3
design                                                 1
integer_typespec                                       6
logic_net                                              2
logic_typespec                                         3
module_inst                                            4
operation                                              2
port                                                   3
range                                                  4
ref_obj                                                6
ref_typespec                                          12
string_typespec                                        2
tagged_pattern                                         8
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PatternAssignInteger/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PatternAssignInteger/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PatternAssignInteger/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.o), line:1:30, endln:1:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiPort:
  \_Port: (o), line:1:30, endln:1:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@top.o.o), line:1:30, endln:1:31
      |vpiParent:
      \_Port: (o), line:1:30, endln:1:31
      |vpiName:o
      |vpiFullName:work@top.o.o
      |vpiActual:
      \_LogicNet: (work@top.o), line:1:30, endln:1:31
    |vpiTypedef:
    \_RefTypespec: (work@top.o)
      |vpiParent:
      \_Port: (o), line:1:30, endln:1:31
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:1:19, endln:1:29
  |vpiContAssign:
  \_ContAssign: , line:2:11, endln:2:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_Operation: , line:2:15, endln:2:42
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:42
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:2:19, endln:2:20
        |vpiParent:
        \_Operation: , line:2:15, endln:2:42
        |vpiPattern:
        \_Constant: , line:2:19, endln:2:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@top)
          |vpiParent:
          \_TaggedPattern: , line:2:19, endln:2:20
          |vpiFullName:work@top
          |vpiActual:
          \_IntegerTypespec: , line:2:17, endln:2:18
      |vpiOperand:
      \_TaggedPattern: , line:2:24, endln:2:25
        |vpiParent:
        \_Operation: , line:2:15, endln:2:42
        |vpiPattern:
        \_Constant: , line:2:24, endln:2:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@top)
          |vpiParent:
          \_TaggedPattern: , line:2:24, endln:2:25
          |vpiFullName:work@top
          |vpiActual:
          \_IntegerTypespec: , line:2:22, endln:2:23
      |vpiOperand:
      \_TaggedPattern: , line:2:29, endln:2:30
        |vpiParent:
        \_Operation: , line:2:15, endln:2:42
        |vpiPattern:
        \_Constant: , line:2:29, endln:2:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@top)
          |vpiParent:
          \_TaggedPattern: , line:2:29, endln:2:30
          |vpiFullName:work@top
          |vpiActual:
          \_IntegerTypespec: , line:2:27, endln:2:28
      |vpiOperand:
      \_TaggedPattern: , line:2:40, endln:2:41
        |vpiParent:
        \_Operation: , line:2:15, endln:2:42
        |vpiPattern:
        \_Constant: , line:2:40, endln:2:41
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@top)
          |vpiParent:
          \_TaggedPattern: , line:2:40, endln:2:41
          |vpiFullName:work@top
          |vpiActual:
          \_StringTypespec: (default), line:2:32, endln:2:39
    |vpiLhs:
    \_RefObj: (work@top.o), line:2:11, endln:2:12
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:42
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicNet: (work@top.o), line:1:30, endln:1:31
|uhdmtopModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_LogicNet: (work@top.o), line:1:30, endln:1:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o)
      |vpiParent:
      \_LogicNet: (work@top.o), line:1:30, endln:1:31
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:1:19, endln:1:29
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_Port: (o), line:1:30, endln:1:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@top.o), line:1:30, endln:1:31
      |vpiParent:
      \_Port: (o), line:1:30, endln:1:31
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicNet: (work@top.o), line:1:30, endln:1:31
    |vpiTypedef:
    \_RefTypespec: (work@top.o)
      |vpiParent:
      \_Port: (o), line:1:30, endln:1:31
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:1:19, endln:1:29
    |vpiInstance:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
  |vpiContAssign:
  \_ContAssign: , line:2:11, endln:2:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_Constant: , line:2:15, endln:2:42
      |vpiDecompile:8'd137
      |vpiSize:8
      |UINT:137
    |vpiLhs:
    \_RefObj: (work@top.o), line:2:11, endln:2:12
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:42
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicNet: (work@top.o), line:1:30, endln:1:31
\_weaklyReferenced:
\_IntegerTypespec: , line:2:17, endln:2:18
  |INT:0
\_IntegerTypespec: , line:2:22, endln:2:23
  |INT:3
\_IntegerTypespec: , line:2:27, endln:2:28
  |INT:7
\_StringTypespec: (default), line:2:32, endln:2:39
  |vpiParent:
  \_TaggedPattern: , line:2:40, endln:2:41
  |vpiName:default
\_LogicTypespec: , line:1:19, endln:1:29
  |vpiRange:
  \_Range: , line:1:24, endln:1:29
    |vpiParent:
    \_LogicTypespec: , line:1:19, endln:1:29
    |vpiLeftRange:
    \_Constant: , line:1:25, endln:1:26
      |vpiParent:
      \_Range: , line:1:24, endln:1:29
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:1:27, endln:1:28
      |vpiParent:
      \_Range: , line:1:24, endln:1:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: , line:1:19, endln:1:29
  |vpiRange:
  \_Range: , line:1:24, endln:1:29
    |vpiParent:
    \_LogicTypespec: , line:1:19, endln:1:29
    |vpiLeftRange:
    \_Constant: , line:1:25, endln:1:26
      |vpiParent:
      \_Range: , line:1:24, endln:1:29
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:1:27, endln:1:28
      |vpiParent:
      \_Range: , line:1:24, endln:1:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: , line:1:19, endln:1:29
  |vpiRange:
  \_Range: , line:1:24, endln:1:29
    |vpiParent:
    \_LogicTypespec: , line:1:19, endln:1:29
    |vpiLeftRange:
    \_Constant: , line:1:25, endln:1:26
      |vpiParent:
      \_Range: , line:1:24, endln:1:29
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:1:27, endln:1:28
      |vpiParent:
      \_Range: , line:1:24, endln:1:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/PatternAssignInteger/dut.sv | ${SURELOG_DIR}/build/regression/PatternAssignInteger/roundtrip/dut_000.sv | 1 | 3 |
============================== End RoundTrip Results ==============================
