ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/pkg/core/peripheral_dbg_pu_riscv_pkg.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/peripheral/wb/peripheral_dbg_pu_riscv_jsp_wb_wb.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/peripheral/wb/peripheral_dbg_pu_riscv_jsp_module_wb.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/peripheral/wb/peripheral_dbg_pu_riscv_top_wb.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/peripheral/wb/peripheral_dbg_pu_riscv_wb_wb.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/peripheral/wb/peripheral_dbg_pu_riscv_module_wb.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_bus_module_core.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_bytefifo.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_crc32.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_jsp_module_core.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_wb.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_module.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_status_reg.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_syncflop.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_syncreg.vhd
ghdl -a --std=08 ../../../../../../../bench/pu/riscv/vhdl/code/tests/wb/peripheral_dbg_testbench.vhd
