<project name="alu_rnode">
  <requires>rnet</requires>
  <requires>storage</requires>
  <requires>retry</requires>
  <asic frequency="500" tech="32" suite="dct"/>
  <asic base="alu_ref_design"/>
  <asic base="rnode_alu"/>
  <catalyst base="alu_ref_design" test=""/>
  <verify base="alu"/>
  <fpga base="alu_ref_design" tool="synplify"/>

  <testbench base="alu_ref_design_tb" suite="vcs" ttb="alu_ref_design.v">
    <verilog>tests/alu_ref_design_tb.v</verilog>
    <source>
    tests/alu_ref_design_tb.cpp
    tests/alu_ref_design_ttb.cpp
    </source>
    <tab>tests/alu_ref_design_ttb.tab</tab>
  </testbench>

  <regression target="test"> alu_ref_design_tb </regression>
  <regression target="asic"> alu_ref_design </regression>
  <regression target="fpga"> alu_ref_design </regression>
</project>
