<profile>

<section name = "Vivado HLS Report for 'dense_array_array_ap_fixed_27_9_5_3_0_12u_config11_s'" level="0">
<item name = "Date">Sat Aug  8 08:23:10 2020
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.370 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">20, 20, 0.100 us, 0.100 us, 20, 20, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476">dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s, 1, 1, 5.000 ns, 5.000 ns, 1, 1, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DataPrepare">16, 16, 2, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 38, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 8, 1325, 19430, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 321, -</column>
<column name="Register">-, -, 1692, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, 4, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476">dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s, 0, 8, 1325, 19430, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_in_fu_548_p2">+, 0, 0, 15, 5, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op170">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op315">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln41_fu_542_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="data_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="i_in_0_reg_465">9, 2, 5, 10</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_9_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="data_240_V_1_fu_348">27, 0, 27, 0</column>
<column name="data_240_V_2_fu_352">27, 0, 27, 0</column>
<column name="data_240_V_3_fu_356">27, 0, 27, 0</column>
<column name="data_240_V_4_fu_360">27, 0, 27, 0</column>
<column name="data_240_V_5_fu_364">27, 0, 27, 0</column>
<column name="data_240_V_6_fu_368">27, 0, 27, 0</column>
<column name="data_240_V_7_fu_372">27, 0, 27, 0</column>
<column name="data_240_V_8_fu_376">27, 0, 27, 0</column>
<column name="data_240_V_9_fu_380">27, 0, 27, 0</column>
<column name="data_240_V_fu_344">27, 0, 27, 0</column>
<column name="data_243_V_10_fu_316">27, 0, 27, 0</column>
<column name="data_243_V_11_fu_332">27, 0, 27, 0</column>
<column name="data_243_V_12_fu_340">27, 0, 27, 0</column>
<column name="data_243_V_1_fu_144">27, 0, 27, 0</column>
<column name="data_243_V_2_fu_156">27, 0, 27, 0</column>
<column name="data_243_V_3_fu_184">27, 0, 27, 0</column>
<column name="data_243_V_4_fu_200">27, 0, 27, 0</column>
<column name="data_243_V_5_fu_232">27, 0, 27, 0</column>
<column name="data_243_V_6_fu_268">27, 0, 27, 0</column>
<column name="data_243_V_7_fu_272">27, 0, 27, 0</column>
<column name="data_243_V_8_fu_292">27, 0, 27, 0</column>
<column name="data_243_V_9_fu_312">27, 0, 27, 0</column>
<column name="data_243_V_fu_136">27, 0, 27, 0</column>
<column name="data_247_V_10_fu_284">27, 0, 27, 0</column>
<column name="data_247_V_11_fu_288">27, 0, 27, 0</column>
<column name="data_247_V_12_fu_308">27, 0, 27, 0</column>
<column name="data_247_V_13_fu_320">27, 0, 27, 0</column>
<column name="data_247_V_14_fu_328">27, 0, 27, 0</column>
<column name="data_247_V_15_fu_336">27, 0, 27, 0</column>
<column name="data_247_V_1_fu_160">27, 0, 27, 0</column>
<column name="data_247_V_2_fu_180">27, 0, 27, 0</column>
<column name="data_247_V_3_fu_196">27, 0, 27, 0</column>
<column name="data_247_V_4_fu_212">27, 0, 27, 0</column>
<column name="data_247_V_5_fu_220">27, 0, 27, 0</column>
<column name="data_247_V_6_fu_228">27, 0, 27, 0</column>
<column name="data_247_V_7_fu_236">27, 0, 27, 0</column>
<column name="data_247_V_8_fu_252">27, 0, 27, 0</column>
<column name="data_247_V_9_fu_264">27, 0, 27, 0</column>
<column name="data_247_V_fu_152">27, 0, 27, 0</column>
<column name="data_249_V_10_fu_296">27, 0, 27, 0</column>
<column name="data_249_V_11_fu_304">27, 0, 27, 0</column>
<column name="data_249_V_12_fu_324">27, 0, 27, 0</column>
<column name="data_249_V_1_fu_168">27, 0, 27, 0</column>
<column name="data_249_V_2_fu_176">27, 0, 27, 0</column>
<column name="data_249_V_3_fu_192">27, 0, 27, 0</column>
<column name="data_249_V_4_fu_208">27, 0, 27, 0</column>
<column name="data_249_V_5_fu_224">27, 0, 27, 0</column>
<column name="data_249_V_6_fu_240">27, 0, 27, 0</column>
<column name="data_249_V_7_fu_248">27, 0, 27, 0</column>
<column name="data_249_V_8_fu_260">27, 0, 27, 0</column>
<column name="data_249_V_9_fu_280">27, 0, 27, 0</column>
<column name="data_249_V_fu_148">27, 0, 27, 0</column>
<column name="data_250_V_1_fu_164">27, 0, 27, 0</column>
<column name="data_250_V_2_fu_172">27, 0, 27, 0</column>
<column name="data_250_V_3_fu_188">27, 0, 27, 0</column>
<column name="data_250_V_4_fu_204">27, 0, 27, 0</column>
<column name="data_250_V_5_fu_216">27, 0, 27, 0</column>
<column name="data_250_V_6_fu_244">27, 0, 27, 0</column>
<column name="data_250_V_7_fu_256">27, 0, 27, 0</column>
<column name="data_250_V_8_fu_276">27, 0, 27, 0</column>
<column name="data_250_V_9_fu_300">27, 0, 27, 0</column>
<column name="data_250_V_fu_140">27, 0, 27, 0</column>
<column name="grp_dense_wrapper_ap_fixed_ap_fixed_27_9_5_3_0_config11_s_fu_476_ap_start_reg">1, 0, 1, 0</column>
<column name="i_in_0_reg_465">5, 0, 5, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln203_reg_1552">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;27,9,5,3,0&gt;,12u&gt;,config11&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;27,9,5,3,0&gt;,12u&gt;,config11&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;27,9,5,3,0&gt;,12u&gt;,config11&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;27,9,5,3,0&gt;,12u&gt;,config11&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;27,9,5,3,0&gt;,12u&gt;,config11&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;27,9,5,3,0&gt;,12u&gt;,config11&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;27,9,5,3,0&gt;,12u&gt;,config11&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;27,9,5,3,0&gt;,12u&gt;,config11&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;27,9,5,3,0&gt;,12u&gt;,config11&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;27,9,5,3,0&gt;,12u&gt;,config11&gt;, return value</column>
<column name="data_stream_V_data_0_V_dout">in, 27, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_0_V_empty_n">in, 1, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_0_V_read">out, 1, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_1_V_dout">in, 27, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_1_V_empty_n">in, 1, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_1_V_read">out, 1, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_2_V_dout">in, 27, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_2_V_empty_n">in, 1, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_2_V_read">out, 1, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_3_V_dout">in, 27, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_3_V_empty_n">in, 1, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_3_V_read">out, 1, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_4_V_dout">in, 27, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_4_V_empty_n">in, 1, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_4_V_read">out, 1, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_5_V_dout">in, 27, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_5_V_empty_n">in, 1, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_5_V_read">out, 1, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_6_V_dout">in, 27, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_6_V_empty_n">in, 1, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_6_V_read">out, 1, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_7_V_dout">in, 27, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="data_stream_V_data_7_V_empty_n">in, 1, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="data_stream_V_data_7_V_read">out, 1, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="data_stream_V_data_8_V_dout">in, 27, ap_fifo, data_stream_V_data_8_V, pointer</column>
<column name="data_stream_V_data_8_V_empty_n">in, 1, ap_fifo, data_stream_V_data_8_V, pointer</column>
<column name="data_stream_V_data_8_V_read">out, 1, ap_fifo, data_stream_V_data_8_V, pointer</column>
<column name="data_stream_V_data_9_V_dout">in, 27, ap_fifo, data_stream_V_data_9_V, pointer</column>
<column name="data_stream_V_data_9_V_empty_n">in, 1, ap_fifo, data_stream_V_data_9_V, pointer</column>
<column name="data_stream_V_data_9_V_read">out, 1, ap_fifo, data_stream_V_data_9_V, pointer</column>
<column name="data_stream_V_data_10_V_dout">in, 27, ap_fifo, data_stream_V_data_10_V, pointer</column>
<column name="data_stream_V_data_10_V_empty_n">in, 1, ap_fifo, data_stream_V_data_10_V, pointer</column>
<column name="data_stream_V_data_10_V_read">out, 1, ap_fifo, data_stream_V_data_10_V, pointer</column>
<column name="data_stream_V_data_11_V_dout">in, 27, ap_fifo, data_stream_V_data_11_V, pointer</column>
<column name="data_stream_V_data_11_V_empty_n">in, 1, ap_fifo, data_stream_V_data_11_V, pointer</column>
<column name="data_stream_V_data_11_V_read">out, 1, ap_fifo, data_stream_V_data_11_V, pointer</column>
<column name="data_stream_V_data_12_V_dout">in, 27, ap_fifo, data_stream_V_data_12_V, pointer</column>
<column name="data_stream_V_data_12_V_empty_n">in, 1, ap_fifo, data_stream_V_data_12_V, pointer</column>
<column name="data_stream_V_data_12_V_read">out, 1, ap_fifo, data_stream_V_data_12_V, pointer</column>
<column name="data_stream_V_data_13_V_dout">in, 27, ap_fifo, data_stream_V_data_13_V, pointer</column>
<column name="data_stream_V_data_13_V_empty_n">in, 1, ap_fifo, data_stream_V_data_13_V, pointer</column>
<column name="data_stream_V_data_13_V_read">out, 1, ap_fifo, data_stream_V_data_13_V, pointer</column>
<column name="data_stream_V_data_14_V_dout">in, 27, ap_fifo, data_stream_V_data_14_V, pointer</column>
<column name="data_stream_V_data_14_V_empty_n">in, 1, ap_fifo, data_stream_V_data_14_V, pointer</column>
<column name="data_stream_V_data_14_V_read">out, 1, ap_fifo, data_stream_V_data_14_V, pointer</column>
<column name="data_stream_V_data_15_V_dout">in, 27, ap_fifo, data_stream_V_data_15_V, pointer</column>
<column name="data_stream_V_data_15_V_empty_n">in, 1, ap_fifo, data_stream_V_data_15_V, pointer</column>
<column name="data_stream_V_data_15_V_read">out, 1, ap_fifo, data_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_0_V_din">out, 27, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 27, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 27, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 27, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 27, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 27, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 27, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 27, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_8_V_din">out, 27, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_full_n">in, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_write">out, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_9_V_din">out, 27, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_full_n">in, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_write">out, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_10_V_din">out, 27, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_full_n">in, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_write">out, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_11_V_din">out, 27, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_full_n">in, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_write">out, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
</table>
</item>
</section>
</profile>
