# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do _dff_r_sync_async_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week5/_dff_r_sync_async {C:/Users/kk200/verilog/week5/_dff_r_sync_async/_dff_r_sync.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:21 on Oct 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week5/_dff_r_sync_async" C:/Users/kk200/verilog/week5/_dff_r_sync_async/_dff_r_sync.v 
# -- Compiling module _dff_r_sync
# 
# Top level modules:
# 	_dff_r_sync
# End time: 13:25:21 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week5/_dff_r_sync_async {C:/Users/kk200/verilog/week5/_dff_r_sync_async/_dff_r_async.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:21 on Oct 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week5/_dff_r_sync_async" C:/Users/kk200/verilog/week5/_dff_r_sync_async/_dff_r_async.v 
# -- Compiling module _dff_r_async
# 
# Top level modules:
# 	_dff_r_async
# End time: 13:25:21 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week5/_dff_r_sync_async {C:/Users/kk200/verilog/week5/_dff_r_sync_async/_dff_r_sync_async.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:21 on Oct 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week5/_dff_r_sync_async" C:/Users/kk200/verilog/week5/_dff_r_sync_async/_dff_r_sync_async.v 
# -- Compiling module _dff_r_sync_async
# 
# Top level modules:
# 	_dff_r_sync_async
# End time: 13:25:21 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week5/_dff_r_sync_async {C:/Users/kk200/verilog/week5/_dff_r_sync_async/tb_dff_r_sync_async.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:25:21 on Oct 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week5/_dff_r_sync_async" C:/Users/kk200/verilog/week5/_dff_r_sync_async/tb_dff_r_sync_async.v 
# -- Compiling module tb_dff_r_sync_async
# 
# Top level modules:
# 	tb_dff_r_sync_async
# End time: 13:25:21 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_dff_r_sync_async
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_dff_r_sync_async 
# Start time: 13:25:22 on Oct 16,2023
# Loading work.tb_dff_r_sync_async
# Loading work._dff_r_sync_async
# Loading work._dff_r_sync
# Loading work._dff_r_async
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/kk200/verilog/week5/_dff_r_sync_async/tb_dff_r_sync_async.v(25)
#    Time: 102 ns  Iteration: 0  Instance: /tb_dff_r_sync_async
# Break in Module tb_dff_r_sync_async at C:/Users/kk200/verilog/week5/_dff_r_sync_async/tb_dff_r_sync_async.v line 25
# End time: 13:36:04 on Oct 16,2023, Elapsed time: 0:10:42
# Errors: 0, Warnings: 0
