#pragma once

#include <vector>
#include <cstdint>


namespace hw_interface {

enum switch_id : uint32_t;
enum stream_id : uint32_t;
struct switch_translation;

struct switch_info {
  enum switch_id switch_id;
  char const *name;
  uint8_t bit_length;
  uint8_t bit_position;
  enum stream_id stream_id;
  uint32_t type;
  uint8_t state_max_count;
  const std::vector<switch_translation> *translation;
  uint32_t continuous_min;
  uint32_t continuous_max;
};


struct switch_translation {
  char const *name;
  uint32_t id;
  uint16_t bitstream_value;
};


enum interface_mode {
  IO_PORTS,
  MMIO,
  I2C,
  THREE_WIRE
};


enum access_width {
  BYTE,
  WORD,
  DWORD,
};


struct stream_info {
  enum stream_id stream_id;
  char const *name;
  uint8_t flag;
  uint8_t length;
  uint32_t data;
  enum interface_mode interface_mode;
  uint32_t address;
  enum access_width access_width;
};


extern const std::vector<switch_info> switch_infos;
extern const std::vector<stream_info> stream_infos;
enum switch_id : uint32_t {
  HSD_SW_REF_DIAG_SEL=0,
  HSD_SW_REF_DIAG=1,
  HSD_SW_REF_TCXO=2,
  HSD_SW_REF_OCXO=3,
  HSD_SW_REF_REF_FREQ_INPUT_SEL=4,
  HSD_SW_REF_EXT_REF=5,
  HSD_SW_REF_PRESCALAR=6,
  HSD_SW_REF_TIME_SEL=7,
  HSD_SW_REF_RESFREQ_OUTPUT=8,
  HSD_SW_REF_110_8_MHZ_OUTPUT_1=9,
  HSD_SW_REF_110_8_MHZ_OUTPUT_2=10,
  HSD_SW_REF_110_8_MHZ_OUTPUT_3=11,
  HSD_SW_REF_NET_CLK_1_DDS=12,
  HSD_SW_REF_NET_CLK_1_OSCILLATOR=13,
  HSD_SW_REF_NET_CLK_1_N_DIVIDER=14,
  HSD_SW_REF_NET_CLK_1_OUTPUT_FREQ_DIVIDER=15,
  HSD_SW_REF_NET_CLK_1_DDS_RESET=16,
  HSD_SW_REF_NET_CLK_1_DDS_FREQ_REG_ACTIVATE=17,
  HSD_SW_REF_NET_CLK_1_DDS_PHASE_REG_ACTIVATE=18,
  HSD_SW_REF_NET_CLK_1_N_FRAC_DIVIDER=19,
  HSD_SW_REF_NET_CLK_1_N_MAIN_DIVIDER=20,
  HSD_SW_REF_NET_CLK_2_DDS=21,
  HSD_SW_REF_NET_CLK_2_OSCILLATOR=22,
  HSD_SW_REF_NET_CLK_2_N_DIVIDER=23,
  HSD_SW_REF_NET_CLK_2_OUTPUT_FREQ_DIVIDER=24,
  HSD_SW_REF_NET_CLK_2_DDS_RESET=25,
  HSD_SW_REF_NET_CLK_2_DDS_FREQ_REG_ACTIVATE=26,
  HSD_SW_REF_NET_CLK_2_DDS_PHASE_REG_ACTIVATE=27,
  HSD_SW_REF_NET_CLK_2_N_FRAC_DIVIDER=28,
  HSD_SW_REF_NET_CLK_2_N_MAIN_DIVIDER=29,
  HSD_SW_REF_NET_CLK_DDS_ADR_SEL=30,
  HSD_SW_REF_NET_CLK_1_WR=31,
  HSD_SW_REF_NET_CLK_2_WR=32,
  HSD_SW_REF_NET_CLK_DATA_LSB=33,
  HSD_SW_REF_NET_CLK_DATA_MSB=34,
  HSD_SW_REF_I2C_SDA=35,
  HSD_SW_REF_I2C_SCL=36,
  HSD_SW_REF_3_WIRE_DATA=37,
  HSD_SW_REF_3_WIRE_CLOCK=38,
  HSD_SW_REF_3_WIRE_ENABLE=39,
  HSD_SW_REF_I2C_SIN=40,
  HSD_SW_REF_110_8_MLOCK_A=41,
  HSD_SW_REF_OPT_POL_OCXO1=42,
  HSD_SW_REF_OPT_POL_OCXO2=43,
  HSD_SW_REF_RG_R_COUNT_ADDRESS=44,
  HSD_SW_REF_RG_R_COUNT=45,
  HSD_SW_REF_RG_N_COUNT_SINGLE_ADDRESS=46,
  HSD_SW_REF_RG_N_COUNT_SINGLE=47,
  HSD_SW_REF_RG_N_COUNT_DUAL_ADDRESS=48,
  HSD_SW_REF_RG_N_COUNT_DUAL=49,
  HSD_SW_REF_RG_A_COUNT_DUAL=50,
  HSD_SW_REF_RG_STAT_ADDRESS=51,
  HSD_SW_REF_RG_PD_CURRENT=52,
  HSD_SW_REF_RG_RESOLUTION=53,
  HSD_SW_REF_RG_TEST_MODE=54,
  HSD_SW_FE_CON_1_SEL=55,
  HSD_SW_FE_CON_2_SEL=56,
  HSD_SW_FE_RF_TX_1_SEL=57,
  HSD_SW_FE_RF_TX_2_SEL=58,
  HSD_SW_FE_RF_RX_1_SEL=59,
  HSD_SW_FE_RF_RX_2_SEL=60,
  HSD_SW_FE_ATT_30_DB_TX_1=61,
  HSD_SW_FE_ATT_30_DB_TX_2=62,
  HSD_SW_FE_DIODE_SEL=63,
  HSD_SW_FE_PEAK_DET_CTRL=64,
  HSD_SW_FE_S_H_CTRL=65,
  HSD_SW_FE_DIODE_TIME_CONST_SEL=66,
  HSD_SW_FE_DIAG_SEL=67,
  HSD_SW_FE_FAN=68,
  HSD_SW_FE_ATT_CTRL=69,
  HSD_SW_FE_AMP_22_DB_RX=70,
  HSD_SW_FE_RF_POWER_INT_THRESHOLD=71,
  HSD_SW_CO_FE_I2C_SDA=72,
  HSD_SW_CO_FE_I2C_SCL=73,
  HSD_SW_CO_FE_I2C_SIN=74,
  HSD_SW_DIG_XIL_AT_DSP=75,
  HSD_SW_DIG_XIL_LINK=76,
  HSD_SW_DIG_XIL_MOD_DEMOD=77,
  HSD_SW_DIG_DSP_RX_1=78,
  HSD_SW_DIG_DSP_RX_2=79,
  HSD_SW_DIG_DSP_TX_1=80,
  HSD_SW_DIG_DSP_TX_2=81,
  HSD_SW_DIG_LOAD_XIL_AT_DSP=82,
  HSD_SW_DIG_LOAD_XIL_LINK=83,
  HSD_SW_DIG_CPLD_DDC1_ISP=84,
  HSD_SW_DIG_CPLD_DDC2_ISP=85,
  HSD_SW_DIG_CPLD_TX_DSP1_ISP=86,
  HSD_SW_DIG_CPLD_TX_DSP2_ISP=87,
  HSD_SW_DIG_CPLD_ISP_CLK=88,
  HSD_SW_DIG_CPLD_ISP_DATA_WR=89,
  HSD_SW_DIG_RX_TX_1=90,
  HSD_SW_DIG_RX_TX_2=91,
  HSD_SW_DIG_LED_RF_1_OUT=92,
  HSD_SW_DIG_LED_RF_1_IN=93,
  HSD_SW_DIG_LED_RF_2_OUT=94,
  HSD_SW_DIG_LED_RF_2_IN=95,
  HSD_SW_DIG_LED_RF_3_OUT=96,
  HSD_SW_DIG_LED_RF_4_IN=97,
  HSD_SW_DIG_FAN_SPEED_LOW=98,
  HSD_SW_DIG_FAN_SPEED=99,
  HSD_SW_DIG_SEL_REF_OUT_2_SRC=100,
  HSD_SW_DIG_SEL_PROG_NET_CLK_SRC=101,
  HSD_SW_DIG_SEL_AUDIO_NET_CLK_SRC=102,
  HSD_SW_DIG_LH_1_NET_CLK_SRC=103,
  HSD_SW_DIG_LH_2_NET_CLK_SRC=104,
  HSD_SW_DIG_ADC_SEL=105,
  HSD_SW_DIG_DEM_SER_ROUTE=106,
  HSD_SW_DIG_NOISE_ENABLE=107,
  HSD_SW_DIG_MOD_DITHER=108,
  HSD_SW_DIG_SUM_AUC_1=109,
  HSD_SW_DIG_SUM_AUC_2=110,
  HSD_SW_DIG_NET_CLK_1_DIV=111,
  HSD_SW_DIG_NET_CLK_1_DIV_RESET=112,
  HSD_SW_DIG_DDC_1_NET_CLK_SRC=113,
  HSD_SW_DIG_NET_CLK_1_EXTEND_PULSE=114,
  HSD_SW_DIG_NET_CLK_2_DIV=115,
  HSD_SW_DIG_NET_CLK_2_DIV_RESET=116,
  HSD_SW_DIG_DDC_2_NET_CLK_SRC=117,
  HSD_SW_DIG_NET_CLK_2_EXTEND_PULSE=118,
  HSD_SW_DIG_FE_ADC_CAL=119,
  HSD_SW_DIG_DIAG_ADC_CAL=120,
  HSD_SW_DIG_DIAG_ADC_CONV=121,
  HSD_SW_DIG_DIAG_ADC_POL=122,
  HSD_SW_DIG_FE_ADC_CONV=123,
  HSD_SW_DIG_FM1_ENABLE=124,
  HSD_SW_DIG_FM2_ENABLE=125,
  HSD_SW_DIG_DIAG_SEL=126,
  HSD_SW_DIG_DIAG_LINE_RESET=127,
  HSD_SW_DIG_IQ_SRC_AUC_1_MUX_1=128,
  HSD_SW_DIG_IQ_SRC_AUC_1_MUX_1_STATE=129,
  HSD_SW_DIG_IQ_SRC_AUC_1_MUX_2=130,
  HSD_SW_DIG_IQ_SRC_AUC_1_MUX_2_STATE=131,
  HSD_SW_DIG_IQ_SRC_AUC_2_MUX_1=132,
  HSD_SW_DIG_IQ_SRC_AUC_2_MUX_1_STATE=133,
  HSD_SW_DIG_IQ_SRC_AUC_2_MUX_2=134,
  HSD_SW_DIG_IQ_SRC_AUC_2_MUX_2_STATE=135,
  HSD_SW_DIG_AUC_1_FILT_SEL=136,
  HSD_SW_DIG_AUC_2_FILT_SEL=137,
  HSD_SW_DIG_AUC_1_IQ_INV_SEL=138,
  HSD_SW_DIG_AUC_2_IQ_INV_SEL=139,
  HSD_SW_DIG_TX_DSP_1_SAMPLE_CLK=140,
  HSD_SW_DIG_TX_DSP_2_SAMPLE_CLK=141,
  HSD_SW_DIG_AUC_DATA_WR=142,
  HSD_SW_DIG_LH_1_SRC_ROUTE_LOW=143,
  HSD_SW_DIG_LH_2_SRC_ROUTE_LOW=144,
  HSD_SW_DIG_LH_1_SRC_ROUTE_HIGH=145,
  HSD_SW_DIG_LH_2_SRC_ROUTE_HIGH=146,
  HSD_SW_DIG_LH_1_CLK_SEL=147,
  HSD_SW_DIG_LH_2_CLK_SEL=148,
  HSD_SW_DIG_LH_1_CLK_EN=149,
  HSD_SW_DIG_LH_2_CLK_EN=150,
  HSD_SW_DIG_DUC_1_SRC_ROUTE_LOW=151,
  HSD_SW_DIG_DUC_2_SRC_ROUTE_LOW=152,
  HSD_SW_DIG_DUC_1_SRC_ROUTE_HIGH=153,
  HSD_SW_DIG_DUC_2_SRC_ROUTE_HIGH=154,
  HSD_SW_DIG_DUC_1_CLK_EN=155,
  HSD_SW_DIG_DUC_2_CLK_EN=156,
  HSD_SW_DIG_I2C_FE_DATA_WR=157,
  HSD_SW_DIG_I2C_FE_CLK=158,
  HSD_SW_DIG_I2C_AUX_DATA_WR=159,
  HSD_SW_DIG_I2C_AUX_CLK=160,
  HSD_SW_DIG_DSP_RX_1_INT_REQ=161,
  HSD_SW_DIG_DSP_RX_2_INT_REQ=162,
  HSD_SW_DIG_DSP_TX_1_INT_REQ=163,
  HSD_SW_DIG_DSP_TX_2_INT_REQ=164,
  HSD_SW_DIG_RX_TX_1_DPRAM_INT_REQ=165,
  HSD_SW_DIG_RX_TX_2_DPRAM_INT_REQ=166,
  HSD_SW_DIG_DSP_RX_1_QUIT=167,
  HSD_SW_DIG_DSP_RX_2_QUIT=168,
  HSD_SW_DIG_DSP_TX_1_QUIT=169,
  HSD_SW_DIG_DSP_TX_2_QUIT=170,
  HSD_SW_DIG_RX_TX_1_DPRAM_INT_QUIT=171,
  HSD_SW_DIG_RX_TX_2_DPRAM_INT_QUIT=172,
  HSD_SW_DIG_LH1_INT_REQ=173,
  HSD_SW_DIG_LH2_INT_REQ=174,
  HSD_SW_DIG_FE_ADC_INT_REQ=175,
  HSD_SW_DIG_DIAG_ADC_INT_REQ=176,
  HSD_SW_DIG_FIFO1_PAF_INT_REQ=177,
  HSD_SW_DIG_FIFO2_PAF_INT_REQ=178,
  HSD_SW_DIG_LH1_INT_QUIT=179,
  HSD_SW_DIG_LH2_INT_QUIT=180,
  HSD_SW_DIG_FE_ADC_INT_QUIT=181,
  HSD_SW_DIG_DIAG_ADC_INT_QUIT=182,
  HSD_SW_DIG_FIFO1_PAF_INT_QUIT=183,
  HSD_SW_DIG_FIFO2_PAF_INT_QUIT=184,
  HSD_SW_DIG_PFC_INT_REQ=185,
  HSD_SW_LH1_SIG_INT_REQ=186,
  HSD_SW_LH2_SIG_INT_REQ=187,
  HSD_SW_DIG_FE_POW_INT_REQ=188,
  HSD_SW_DIG_RXTX1_POW_INT_REQ=189,
  HSD_SW_DIG_RXTX2_POW_INT_REQ=190,
  HSD_SW_DIG_PFC_INT_QUIT=191,
  HSD_SW_LH1_SIG_INT_QUIT=192,
  HSD_SW_LH2_SIG_INT_QUIT=193,
  HSD_SW_DIG_FE_POW_INT_QUIT=194,
  HSD_SW_DIG_RXTX1_POW_INT_QUIT=195,
  HSD_SW_DIG_RXTX2_POW_INT_QUIT=196,
  HSD_SW_DIG_DSP_AUDIO_INT_REQ=197,
  HSD_SW_DIG_DSP_AUDIO_QUIT=198,
  HSD_SW_DIG_SAMPLE_CLK_1_DIV=199,
  HSD_SW_DIG_SAMPLE_CLK_1_SRC=200,
  HSD_SW_DIG_SLOT_CLK_1_DIV=201,
  HSD_SW_DIG_SAMPLE_CLK_2_DIV=202,
  HSD_SW_DIG_SAMPLE_CLK_2_SRC=203,
  HSD_SW_DIG_SLOT_CLK_2_DIV=204,
  HSD_SW_DIG_I2C_FE_AUXTX_PRESENT=205,
  HSD_SW_DIG_LH_SCI_SEL=206,
  HSD_SW_DIG_DUC1_PRESENT=207,
  HSD_SW_DIG_DUC2_PRESENT=208,
  HSD_SW_DIG_LH1_DEC_10BIT=209,
  HSD_SW_DIG_LH2_DEC_10BIT=210,
  HSD_SW_DIG_HW_CODE_1=211,
  HSD_SW_DIG_XREF_OUT_2_DIV=212,
  HSD_SW_DIG_XREF_OUT_2_CLK_SRC=213,
  HSD_SW_DIG_XPROG_NET_CLK_DIV=214,
  HSD_SW_DIG_XPROG_NET_CLK_SRC=215,
  HSD_SW_DIG_HW_CODE_2=216,
  HSD_SW_DIG_XIL_AT_DSP_DONE=217,
  HSD_SW_DIG_XIL_AT_DSP_INIT=218,
  HSD_SW_DIG_XIL_AT_DSP_BUSY=219,
  HSD_SW_DIG_XIL_LINK_DONE=220,
  HSD_SW_DIG_XIL_LINK_INIT=221,
  HSD_SW_DIG_XIL_LINK_BUSY=222,
  HSD_SW_DIG_XIL_MOD_DEMOD_INIT=223,
  HSD_SW_DIG_XIL_MOD_DONE=224,
  HSD_SW_DIG_XIL_DEMOD_DONE=225,
  HSD_SW_DIG_DIG_OPT_POLL_0=226,
  HSD_SW_DIG_DIG_OPT_POLL_1=227,
  HSD_SW_DIG_DIG_OPT_POLL_2=228,
  HSD_SW_DIG_DIG_OPT_POLL_3=229,
  HSD_SW_DIG_DIG_OPT_POLL_4=230,
  HSD_SW_DIG_CPLD_ISP_DATA_RD=231,
  HSD_SW_DIG_ADC_1_OPT_POLL_0=232,
  HSD_SW_DIG_ADC_1_OPT_POLL_1=233,
  HSD_SW_DIG_ADC_1_OPT_POLL_2=234,
  HSD_SW_DIG_DDC_1_OPT_POLL_0=235,
  HSD_SW_DIG_DDC_1_OPT_POLL_1=236,
  HSD_SW_DIG_DDC_1_OPT_POLL_2=237,
  HSD_SW_DIG_DDC_1_OPT_POLL_3=238,
  HSD_SW_DIG_ADC_2_OPT_POLL_0=239,
  HSD_SW_DIG_ADC_2_OPT_POLL_1=240,
  HSD_SW_DIG_ADC_2_OPT_POLL_2=241,
  HSD_SW_DIG_DDC_2_OPT_POLL_0=242,
  HSD_SW_DIG_DDC_2_OPT_POLL_1=243,
  HSD_SW_DIG_DDC_2_OPT_POLL_2=244,
  HSD_SW_DIG_DDC_2_OPT_POLL_3=245,
  HSD_SW_DIG_AUC_1_OPT_POLL_0=246,
  HSD_SW_DIG_AUC_1_OPT_POLL_1=247,
  HSD_SW_DIG_AUC_1_OPT_POLL_2=248,
  HSD_SW_DIG_TX_DSP_1_OPT_POLL_0=249,
  HSD_SW_DIG_TX_DSP_1_OPT_POLL_1=250,
  HSD_SW_DIG_TX_DSP_1_OPT_POLL_2=251,
  HSD_SW_DIG_TX_DSP_1_OPT_POLL_3=252,
  HSD_SW_DIG_AUC_2_OPT_POLL_0=253,
  HSD_SW_DIG_AUC_2_OPT_POLL_1=254,
  HSD_SW_DIG_AUC_2_OPT_POLL_2=255,
  HSD_SW_DIG_TX_DSP_2_OPT_POLL_0=256,
  HSD_SW_DIG_TX_DSP_2_OPT_POLL_1=257,
  HSD_SW_DIG_TX_DSP_2_OPT_POLL_2=258,
  HSD_SW_DIG_TX_DSP_2_OPT_POLL_3=259,
  HSD_SW_DIG_XIL_AT_DSP_VERSION=260,
  HSD_SW_DIG_DSP_RX_1_INT=261,
  HSD_SW_DIG_DSP_RX_2_INT=262,
  HSD_SW_DIG_DSP_TX_1_INT=263,
  HSD_SW_DIG_DSP_TX_2_INT=264,
  HSD_SW_DIG_RX_TX_1_DPRAM_INT=265,
  HSD_SW_DIG_RX_TX_2_DPRAM_INT=266,
  HSD_SW_LH1_INT=267,
  HSD_SW_LH2_INT=268,
  HSD_SW_DIG_FE_ADC_INT=269,
  HSD_SW_DIG_DIAG_ADC_INT=270,
  HSD_SW_DIG_FIFO1_PAF_INT=271,
  HSD_SW_DIG_FIFO2_PAF_INT=272,
  HSD_SW_DIG_PFC_INT=273,
  HSD_SW_LH1_SIG_INT=274,
  HSD_SW_LH2_SIG_INT=275,
  HSD_SW_DIG_FE_POW_INT=276,
  HSD_SW_DIG_RXTX1_POW_INT=277,
  HSD_SW_DIG_RXTX2_POW_INT=278,
  HSD_SW_DIG_DSP_AUDIO_INT=279,
  HSD_SW_DIG_I2C_FE_DATA_RD=280,
  HSD_SW_DIG_I2C_AUX_DATA_RD=281,
  HSD_SW_DIG_AUC_DATA_BUSY=282,
  HSD_SW_DIG_MOD_DEMOD_XIL_DATA_BUSY=283,
  HSD_SW_DIG_I2C_FE_CLK_RD=284,
  HSD_SW_DIG_I2C_AUX_CLK_RD=285,
  HSD_SW_DIG_FE_ADC_RD=286,
  HSD_SW_DIG_DIAG_ADC_RD=287,
  HSD_SW_DIG_XIL_LINK_VERSION=288,
  HSD_SW_LH_1_RESET=289,
  HSD_SW_LH_1_ENABLE=290,
  HSD_SW_LH_1_XILINX=291,
  HSD_SW_LH_1_DSP_0=292,
  HSD_SW_LH_1_DSP_1_RESET_ISP_DATA_WR=293,
  HSD_SW_LH_1_DSP_2_RESET_ISP_MOD=294,
  HSD_SW_LH_1_DSP_3_RESET_ISP_CLK=295,
  HSD_SW_LH_1_ISP=296,
  HSD_SW_LH_2_RESET=297,
  HSD_SW_LH_2_ENABLE=298,
  HSD_SW_LH_2_XILINX=299,
  HSD_SW_LH_2_DSP_0=300,
  HSD_SW_LH_2_DSP_1_RESET_ISP_DATA_WR=301,
  HSD_SW_LH_2_DSP_2_RESET_ISP_MOD=302,
  HSD_SW_LH_2_DSP_3_RESET_ISP_CLK=303,
  HSD_SW_LH_2_ISP=304,
  HSD_SW_LH_1_DONE=305,
  HSD_SW_LH_1_INT_AT_DP_RAM=306,
  HSD_SW_LH_1_IRQ_3_INIT=307,
  HSD_SW_LH_1_OPT_SHARED_MEM=308,
  HSD_SW_LH_1_OPT_LOG_MEM_0=309,
  HSD_SW_LH_1_OPT_LOG_MEM_1=310,
  HSD_SW_LH_1_MOD_MODULE_0=311,
  HSD_SW_LH_1_MOD_MODULE_1=312,
  HSD_SW_LH_2_DONE=313,
  HSD_SW_LH_2_INT_AT_DP_RAM=314,
  HSD_SW_LH_2_IRQ_3_INIT=315,
  HSD_SW_LH_2_OPT_SHARED_MEM=316,
  HSD_SW_LH_2_OPT_LOG_MEM_0=317,
  HSD_SW_LH_2_OPT_LOG_MEM_1=318,
  HSD_SW_LH_2_MOD_MODULE_0=319,
  HSD_SW_LH_2_MOD_MODULE_1=320,
  HSD_SW_DIG_RX1_HOST_FIFO_EMPTY=321,
  HSD_SW_DIG_RX1_HOST_FIFO_ALMOST_EMPTY=322,
  HSD_SW_DIG_RX1_HOST_FIFO_ALMOST_FULL=323,
  HSD_SW_DIG_RX1_HOST_FIFO_FULL=324,
  HSD_SW_DIG_RX2_HOST_FIFO_EMPTY=325,
  HSD_SW_DIG_RX2_HOST_FIFO_ALMOST_EMPTY=326,
  HSD_SW_DIG_RX2_HOST_FIFO_ALMOST_FULL=327,
  HSD_SW_DIG_RX2_HOST_FIFO_FULL=328,
  HSD_SW_DIG_RX1_SAMPLETRIG_SEL=329,
  HSD_SW_DIG_RX1_SAMPLETRIG_INV=330,
  HSD_SW_DIG_RX2_SAMPLETRIG_SEL=331,
  HSD_SW_DIG_RX2_SAMPLETRIG_INV=332,
  HSD_SW_DIG_DSP_TX_1_SER=333,
  HSD_SW_DIG_DSP_RX_1_SER=334,
  HSD_SW_DIG_DSP_TX_2_SER=335,
  HSD_SW_DIG_DSP_RX_2_SER=336,
  HSD_SW_DIG_DSP_RX_SER_ROUTE=337,
  HSD_SW_DIG_DSP_TX_SER_ROUTE=338,
  HSD_SW_DIG_LH1_SER_PRI_TX=339,
  HSD_SW_DIG_LH1_SER_PRI_RX=340,
  HSD_SW_DIG_LH1_SER_SEC_TX=341,
  HSD_SW_DIG_LH1_SER_SEC_RX=342,
  HSD_SW_DIG_LH2_SER_PRI_TX=343,
  HSD_SW_DIG_LH2_SER_PRI_RX=344,
  HSD_SW_DIG_LH2_SER_SEC_TX=345,
  HSD_SW_DIG_LH2_SER_SEC_RX=346,
  HSD_SW_AB_RESET=347,
  HSD_SW_AB_CBT_MUX_SPDIF_TX=348,
  HSD_SW_AB_CBT_MUX_DSP_ESSI1=349,
  HSD_SW_AB_CBT_MUX_FPGA=350,
  HSD_SW_DIG_FIXED_CLOCK_PRESENT=351,
  HSD_SW_DIG_NET_CLK_1_PRESENT=352,
  HSD_SW_DIG_NET_CLK_2_PRESENT=353,
  HSD_SW_DIG_DDC1_IQ_DEC=354,
  HSD_SW_DIG_DDC2_IQ_DEC=355,
  HSD_SW_AUDIO_I2C_SCL=356,
  HSD_SW_AUDIO_I2C_SDA=357,
  HSD_SW_AUDIO_I2C_BUSY_WRITE=358,
  HSD_SW_AUDIO_I2C_SIN=359,
  HSD_SW_AUDIO_I2C_BUSY_READ=360,
  HSD_SW_CRTC_LH_1_DIAG_SEL=361,
  HSD_SW_CRTC_LH_1_I2C_SRC=362,
  HSD_SW_CRTC_LH_2_DIAG_SEL=363,
  HSD_SW_CRTC_LH_2_I2C_SRC=364,
  HSD_SW_MAC_DIAG_SEL=365,
  HSD_SW_MAC_DIAG=366,
  HSD_SW_MAC_MAC_MAIN_OPT_POLL_0=367,
  HSD_SW_MAC_MAC_MAIN_OPT_POLL_1=368,
  HSD_SW_MAC_MAC_MAIN_OPT_POLL_2=369,
  HSD_SW_MAC_MAC_MAIN_OPT_POLL_3=370,
  HSD_SW_MAC_MAC_AUX_OPT_POLL_0=371,
  HSD_SW_MAC_MAC_AUX_OPT_POLL_1=372,
  HSD_SW_MAC_MAC_AUX_OPT_POLL_2=373,
  HSD_SW_MAC_MAC_AUX_OPT_POLL_3=374,
  HSD_SW_MAC_MDSP_MAIN_OPT_POLL_0=375,
  HSD_SW_MAC_MDSP_MAIN_OPT_POLL_1=376,
  HSD_SW_MAC_MDSP_MAIN_OPT_POLL_2=377,
  HSD_SW_MAC_MDSP_MAIN_OPT_POLL_3=378,
  HSD_SW_MAC_MDSP_AUX_OPT_POLL_0=379,
  HSD_SW_MAC_MDSP_AUX_OPT_POLL_1=380,
  HSD_SW_MAC_MDSP_AUX_OPT_POLL_2=381,
  HSD_SW_MAC_MDSP_AUX_OPT_POLL_3=382,
  HSD_SW_IQIF_RX1_MOD_FILT_SEL=383,
  HSD_SW_IQIF_TX1_MOD_FILT_SEL=384,
  HSD_SW_IQIF_RX1_SW1=385,
  HSD_SW_IQIF_RX1_SW2=386,
  HSD_SW_IQIF_TX1_SW1=387,
  HSD_SW_IQIF_TX1_SW2=388,
  HSD_SW_IQIF_RX2_MOD_FILT_SEL=389,
  HSD_SW_IQIF_TX2_MOD_FILT_SEL=390,
  HSD_SW_IQIF_RX2_SW1=391,
  HSD_SW_IQIF_RX2_SW2=392,
  HSD_SW_IQIF_TX2_SW1=393,
  HSD_SW_IQIF_TX2_SW2=394,
  HSD_SW_IQIF_DIAG_SEL=395,
  HSD_SW_IQIF_DIAG=396,
  HSD_SW_IQIF_RX1_FILT_SEL=397,
  HSD_SW_IQIF_TX1_FILT_SEL=398,
  HSD_SW_IQIF_RX1_LO_ENABLE=399,
  HSD_SW_IQIF_TX1_LO_ENABLE=400,
  HSD_SW_IQIF_TX1_SW3=401,
  HSD_SW_IQIF_RX2_FILT_SEL=402,
  HSD_SW_IQIF_TX2_FILT_SEL=403,
  HSD_SW_IQIF_RX2_LO_ENABLE=404,
  HSD_SW_IQIF_TX2_LO_ENABLE=405,
  HSD_SW_IQIF_TX2_SW3=406,
  HSD_SW_IQIF_TX2_FM_ENABLE=407,
  HSD_SW_IQIF_RX1_DIV=408,
  HSD_SW_IQIF_TX1_DIV=409,
  HSD_SW_IQIF_RX2_DIV=410,
  HSD_SW_IQIF_TX2_DIV=411,
  HSD_SW_IQIF_10_M_DIV=412,
  HSD_SW_IQIF_10_M_LO_ENABLE=413,
  HSD_SW_IQIF_TX1_FM_ENABLE=414,
  HSD_SW_IQIF_5_V_SUPPLY_1=415,
  HSD_SW_IQIF_5_V_SUPPLY_2=416,
  HSD_SW_IQIF_RX1_LINK=417,
  HSD_SW_IQIF_RX2_LINK=418,
  HSD_SW_IQIF_TX_6_DB_SUM=419,
  HSD_SW_IQIF_RX_SPLIT=420,
  HSD_SW_FE_TRIG_0_SEL=421,
  HSD_SW_FE_TRIG_1_SEL=422,
  HSD_SW_FE_TESTOSCILLATOR=423,
  HSD_SW_FE_THRESHOLD_DIAG_MUX=424,
  HSD_SW_IQIF_PMB_EN_1=425,
  HSD_SW_IQIF_PMB_EN_2=426,
  HSD_SW_IQIF_PMB_EN_3=427,
  HSD_SW_IQIF_PMB_EN_4=428,
  HSD_SW_IQIF_PMB_EN_5=429,
  HSD_SW_IQIF_PMB_CLK=430,
  HSD_SW_IQIF_PMB_DAT=431,
  HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_0=432,
  HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_1=433,
  HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_2=434,
  HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_3=435,
  HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_0=436,
  HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_1=437,
  HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_2=438,
  HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_3=439,
  HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_0=440,
  HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_1=441,
  HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_2=442,
  HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_3=443,
  HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_0=444,
  HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_1=445,
  HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_2=446,
  HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_3=447,
  HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_0=448,
  HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_1=449,
  HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_2=450,
  HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_3=451,
  HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_0=452,
  HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_1=453,
  HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_2=454,
  HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_3=455,
  HSD_SW_CRTC_LH_1_VERSION=456,
  HSD_SW_CRTC_LH_1_IDENT1=457,
  HSD_SW_CRTC_LH_1_IDENT2=458,
  HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_0=459,
  HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_1=460,
  HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_2=461,
  HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_3=462,
  HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_0=463,
  HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_1=464,
  HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_2=465,
  HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_3=466,
  HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_0=467,
  HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_1=468,
  HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_2=469,
  HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_3=470,
  HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_0=471,
  HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_1=472,
  HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_2=473,
  HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_3=474,
  HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_0=475,
  HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_1=476,
  HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_2=477,
  HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_3=478,
  HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_0=479,
  HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_1=480,
  HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_2=481,
  HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_3=482,
  HSD_SW_CRTC_LH_2_VERSION=483,
  HSD_SW_CRTC_LH_2_IDENT1=484,
  HSD_SW_CRTC_LH_2_IDENT2=485,
  HSD_SW_CRTC_LH_1_I2C_SCL_RD=486,
  HSD_SW_CRTC_LH_1_I2C_SDA_RD=487,
  HSD_SW_CRTC_LH_1_I2C_DSP_BUSY_RD=488,
  HSD_SW_CRTC_LH_1_I2C_SCL_WR=489,
  HSD_SW_CRTC_LH_1_I2C_SDA_WR=490,
  HSD_SW_CRTC_LH_1_I2C_PC_BUSY_WR=491,
  HSD_SW_CRTC_LH_2_I2C_SCL_RD=492,
  HSD_SW_CRTC_LH_2_I2C_SDA_RD=493,
  HSD_SW_CRTC_LH_2_I2C_DSP_BUSY_RD=494,
  HSD_SW_CRTC_LH_2_I2C_SCL_WR=495,
  HSD_SW_CRTC_LH_2_I2C_SDA_WR=496,
  HSD_SW_CRTC_LH_2_I2C_PC_BUSY_WR=497,
  HSD_SW_IQIF_TX1_OUT_I_OFS=498,
  HSD_SW_IQIF_TX1_OUT_Q_OFS=499,
  HSD_SW_IQIF_TX1_IN_I_OFS=500,
  HSD_SW_IQIF_TX1_IN_Q_OFS=501,
  HSD_SW_IQIF_RX1_OUT_I_OFS=502,
  HSD_SW_IQIF_RX1_OUT_Q_OFS=503,
  HSD_SW_IQIF_RX1_IN_I_OFS=504,
  HSD_SW_IQIF_RX1_IN_Q_OFS=505,
  HSD_SW_IQIF_TX1_OUT_I_GAIN=506,
  HSD_SW_IQIF_TX1_OUT_Q_GAIN=507,
  HSD_SW_IQIF_TX1_IN_I_GAIN=508,
  HSD_SW_IQIF_TX1_IN_Q_GAIN=509,
  HSD_SW_IQIF_RX1_OUT_I_GAIN=510,
  HSD_SW_IQIF_RX1_OUT_Q_GAIN=511,
  HSD_SW_IQIF_RX1_IN_I_GAIN=512,
  HSD_SW_IQIF_RX1_IN_Q_GAIN=513,
  HSD_SW_IQIF_TX1_OUT_PH=514,
  HSD_SW_IQIF_TX1_IN_PH=515,
  HSD_SW_IQIF_RX1_OUT_PH=516,
  HSD_SW_IQIF_RX1_IN_PH=517,
  HSD_SW_IQIF_TX2_OUT_PH=518,
  HSD_SW_IQIF_TX2_IN_PH=519,
  HSD_SW_IQIF_RX2_OUT_PH=520,
  HSD_SW_IQIF_RX2_IN_PH=521,
  HSD_SW_IQIF_TX2_OUT_I_OFS=522,
  HSD_SW_IQIF_TX2_OUT_Q_OFS=523,
  HSD_SW_IQIF_TX2_IN_I_OFS=524,
  HSD_SW_IQIF_TX2_IN_Q_OFS=525,
  HSD_SW_IQIF_RX2_OUT_I_OFS=526,
  HSD_SW_IQIF_RX2_OUT_Q_OFS=527,
  HSD_SW_IQIF_RX2_IN_I_OFS=528,
  HSD_SW_IQIF_RX2_IN_Q_OFS=529,
  HSD_SW_IQIF_TX2_OUT_I_GAIN=530,
  HSD_SW_IQIF_TX2_OUT_Q_GAIN=531,
  HSD_SW_IQIF_TX2_IN_I_GAIN=532,
  HSD_SW_IQIF_TX2_IN_Q_GAIN=533,
  HSD_SW_IQIF_RX2_OUT_I_GAIN=534,
  HSD_SW_IQIF_RX2_OUT_Q_GAIN=535,
  HSD_SW_IQIF_RX2_IN_I_GAIN=536,
  HSD_SW_IQIF_RX2_IN_Q_GAIN=537,
  HSD_SW_IQIF_CH1_OFS_DAC_SCR_SCLR=538,
  HSD_SW_IQIF_CH1_OFS_DAC_SCR_SSTBY=539,
  HSD_SW_IQIF_CH1_OFS_DAC_SCR_PD=540,
  HSD_SW_IQIF_CH1_OFS_DAC_SCR_COD=541,
  HSD_SW_IQIF_CH1_OFS_DAC_SCR_DATFMT=542,
  HSD_SW_IQIF_CH1_GAIN_DAC_SCR_SCLR=543,
  HSD_SW_IQIF_CH1_GAIN_DAC_SCR_SSTBY=544,
  HSD_SW_IQIF_CH1_GAIN_DAC_SCR_PD=545,
  HSD_SW_IQIF_CH1_GAIN_DAC_SCR_COD=546,
  HSD_SW_IQIF_CH1_GAIN_DAC_SCR_DATFMT=547,
  HSD_SW_IQIF_PH_DAC_SCR_SCLR=548,
  HSD_SW_IQIF_PH_DAC_SCR_SSTBY=549,
  HSD_SW_IQIF_PH_DAC_SCR_PD=550,
  HSD_SW_IQIF_PH_DAC_SCR_COD=551,
  HSD_SW_IQIF_PH_DAC_SCR_DATFMT=552,
  HSD_SW_IQIF_CH2_OFS_DAC_SCR_SCLR=553,
  HSD_SW_IQIF_CH2_OFS_DAC_SCR_SSTBY=554,
  HSD_SW_IQIF_CH2_OFS_DAC_SCR_PD=555,
  HSD_SW_IQIF_CH2_OFS_DAC_SCR_COD=556,
  HSD_SW_IQIF_CH2_OFS_DAC_SCR_DATFMT=557,
  HSD_SW_IQIF_CH2_GAIN_DAC_SCR_SCLR=558,
  HSD_SW_IQIF_CH2_GAIN_DAC_SCR_SSTBY=559,
  HSD_SW_IQIF_CH2_GAIN_DAC_SCR_PD=560,
  HSD_SW_IQIF_CH2_GAIN_DAC_SCR_COD=561,
  HSD_SW_IQIF_CH2_GAIN_DAC_SCR_DATFMT=562,
  HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_CLR=563,
  HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_STBY=564,
  HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_DAC_SEL=565,
  HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_MX=566,
  HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_CLR=567,
  HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_STBY=568,
  HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_DAC_SEL=569,
  HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_MX=570,
  HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_CLR=571,
  HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_STBY=572,
  HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_DAC_SEL=573,
  HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_MX=574,
  HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_CLR=575,
  HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_STBY=576,
  HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_DAC_SEL=577,
  HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_MX=578,
  HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_CLR=579,
  HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_STBY=580,
  HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_DAC_SEL=581,
  HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_MX=582,
  HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_CLR=583,
  HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_STBY=584,
  HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_DAC_SEL=585,
  HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_MX=586,
  HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_CLR=587,
  HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_STBY=588,
  HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_DAC_SEL=589,
  HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_MX=590,
  HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_CLR=591,
  HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_STBY=592,
  HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_DAC_SEL=593,
  HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_MX=594,
  HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_CLR=595,
  HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_STBY=596,
  HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_DAC_SEL=597,
  HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_MX=598,
  HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_CLR=599,
  HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_STBY=600,
  HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_DAC_SEL=601,
  HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_MX=602,
  HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_CLR=603,
  HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_STBY=604,
  HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_DAC_SEL=605,
  HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_MX=606,
  HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_CLR=607,
  HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_STBY=608,
  HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_DAC_SEL=609,
  HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_MX=610,
  HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_CLR=611,
  HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_STBY=612,
  HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_DAC_SEL=613,
  HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_MX=614,
  HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_CLR=615,
  HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_STBY=616,
  HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_DAC_SEL=617,
  HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_MX=618,
  HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_CLR=619,
  HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_STBY=620,
  HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_DAC_SEL=621,
  HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_MX=622,
  HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_CLR=623,
  HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_STBY=624,
  HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_DAC_SEL=625,
  HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_MX=626,
  HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_CLR=627,
  HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_STBY=628,
  HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_DAC_SEL=629,
  HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_MX=630,
  HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_CLR=631,
  HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_STBY=632,
  HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_DAC_SEL=633,
  HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_MX=634,
  HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_CLR=635,
  HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_STBY=636,
  HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_DAC_SEL=637,
  HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_MX=638,
  HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_CLR=639,
  HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_STBY=640,
  HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_DAC_SEL=641,
  HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_MX=642,
  HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_CLR=643,
  HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_STBY=644,
  HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_DAC_SEL=645,
  HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_MX=646,
  HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_CLR=647,
  HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_STBY=648,
  HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_DAC_SEL=649,
  HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_MX=650,
  HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_CLR=651,
  HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_STBY=652,
  HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_DAC_SEL=653,
  HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_MX=654,
  HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_CLR=655,
  HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_STBY=656,
  HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_DAC_SEL=657,
  HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_MX=658,
  HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_CLR=659,
  HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_STBY=660,
  HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_DAC_SEL=661,
  HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_MX=662,
  HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_CLR=663,
  HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_STBY=664,
  HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_DAC_SEL=665,
  HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_MX=666,
  HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_CLR=667,
  HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_STBY=668,
  HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_DAC_SEL=669,
  HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_MX=670,
  HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_CLR=671,
  HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_STBY=672,
  HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_DAC_SEL=673,
  HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_MX=674,
  HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_CLR=675,
  HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_STBY=676,
  HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_DAC_SEL=677,
  HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_MX=678,
  HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_CLR=679,
  HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_STBY=680,
  HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_DAC_SEL=681,
  HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_MX=682,
  HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_CLR=683,
  HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_STBY=684,
  HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_DAC_SEL=685,
  HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_MX=686,
  HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_CLR=687,
  HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_STBY=688,
  HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_DAC_SEL=689,
  HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_MX=690,
  HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_CLR=691,
  HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_STBY=692,
  HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_DAC_SEL=693,
  HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_MX=694,
  HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_CLR=695,
  HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_STBY=696,
  HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_DAC_SEL=697,
  HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_MX=698,
  HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_CLR=699,
  HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_STBY=700,
  HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_DAC_SEL=701,
  HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_MX=702,
  HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_CLR=703,
  HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_STBY=704,
  HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_DAC_SEL=705,
  HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_MX=706,
  HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_CLR=707,
  HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_STBY=708,
  HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_DAC_SEL=709,
  HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_MX=710,
  HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_CLR=711,
  HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_STBY=712,
  HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_DAC_SEL=713,
  HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_MX=714,
  HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_CLR=715,
  HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_STBY=716,
  HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_DAC_SEL=717,
  HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_MX=718,
  HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_CLR=719,
  HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_STBY=720,
  HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_DAC_SEL=721,
  HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_MX=722,
  HSD_SW_IQIF_OPT_POLL_0=723,
  HSD_SW_IQIF_OPT_POLL_1=724,
  HSD_SW_IQIF_OPT_POLL_2=725,
  HSD_SW_IQIF_OPT_POLL_3=726,
  HSD_SW_DIG_TBUS_REG_SEL=727,
  HSD_SW_DIG_EXTTBUS_1_SRC_SEL=728,
  HSD_SW_DIG_EXTTBUS_1_DELAY_SEL=729,
  HSD_SW_DIG_EXTTBUS_1_INV=730,
  HSD_SW_DIG_EXTTBUS_2_SRC_SEL=731,
  HSD_SW_DIG_EXTTBUS_2_DELAY_SEL=732,
  HSD_SW_DIG_EXTTBUS_2_INV=733,
  HSD_SW_DIG_EXTTBUS_3_SRC_SEL=734,
  HSD_SW_DIG_EXTTBUS_3_DELAY_SEL=735,
  HSD_SW_DIG_EXTTBUS_3_INV=736,
  HSD_SW_DIG_EXTTBUS_4_SRC_SEL=737,
  HSD_SW_DIG_EXTTBUS_4_DELAY_SEL=738,
  HSD_SW_DIG_EXTTBUS_4_INV=739,
  HSD_SW_DIG_EXTTBUS_13_SRC_SEL=740,
  HSD_SW_DIG_EXTTBUS_13_ENABLE=741,
  HSD_SW_DIG_EXTTBUS_13_INV=742,
  HSD_SW_DIG_EXTTBUS_14_SRC_SEL=743,
  HSD_SW_DIG_EXTTBUS_14_ENABLE=744,
  HSD_SW_DIG_EXTTBUS_14_INV=745,
  HSD_SW_DIG_RXDSP_1_TBUS_TRIG_SRC_SEL=746,
  HSD_SW_DIG_RXDSP_1_DELAY_ENABLE=747,
  HSD_SW_DIG_RXDSP_2_TBUS_TRIG_SRC_SEL=748,
  HSD_SW_DIG_RXDSP_2_DELAY_ENABLE=749,
  HSD_SW_DIG_LH_1_TRIG_SRC_SEL=750,
  HSD_SW_DIG_LH_1_DELAY_ENABLE=751,
  HSD_SW_DIG_LH_1_TRIG_INV=752,
  HSD_SW_DIG_LH_2_TRIG_SRC_SEL=753,
  HSD_SW_DIG_LH_2_DELAY_ENABLE=754,
  HSD_SW_DIG_LH_2_TRIG_INV=755,
  HSD_SW_DIG_EXTTBUS_DELAY_1_SRC=756,
  HSD_SW_DIG_EXTTBUS_DELAY_2_SRC=757,
  HSD_SW_DIG_EXTTBUS_DELAY_1_LOW=758,
  HSD_SW_DIG_EXTTBUS_DELAY_1_HIGH=759,
  HSD_SW_DIG_EXTTBUS_DELAY_2_LOW=760,
  HSD_SW_DIG_EXTTBUS_DELAY_2_HIGH=761,
  HSD_SW_DIG_RXDSP_1_DELAY_LOW=762,
  HSD_SW_DIG_RXDSP_1_DELAY_HIGH=763,
  HSD_SW_DIG_RXDSP_2_DELAY_LOW=764,
  HSD_SW_DIG_RXDSP_2_DELAY_HIGH=765,
  HSD_SW_DIG_LH_1_DELAY_LOW=766,
  HSD_SW_DIG_LH_1_DELAY_HIGH=767,
  HSD_SW_DIG_LH_2_DELAY_LOW=768,
  HSD_SW_DIG_LH_2_DELAY_HIGH=769,
  HSD_SW_CRTC_LH_1_MASTER_CLK_SEL=770,
  HSD_SW_CRTC_LH_1_BIT_CLK_SEL=771,
  HSD_SW_CRTC_LH_1_DSP_TRIG_SEL=772,
  HSD_SW_CRTC_LH_2_MASTER_CLK_SEL=773,
  HSD_SW_CRTC_LH_2_BIT_CLK_SEL=774,
  HSD_SW_CRTC_LH_2_DSP_TRIG_SEL=775,
  HSD_SW_CRTC_LH_1_RS232_TEST=776,
  HSD_SW_CRTC_LH_1_MST_ON=777,
  HSD_SW_CRTC_LH_1_TRIG_TEST=778,
  HSD_SW_CRTC_LH_1_SINGLE_TEST=779,
  HSD_SW_CRTC_LH_1_SPECIAL_TEST=780,
  HSD_SW_CRTC_LH_2_RS232_TEST=781,
  HSD_SW_CRTC_LH_2_MST_ON=782,
  HSD_SW_CRTC_LH_2_TRIG_TEST=783,
  HSD_SW_CRTC_LH_2_SINGLE_TEST=784,
  HSD_SW_CRTC_LH_2_SPECIAL_TEST=785,
  HSD_SW_IQIF_DIAG_SEL_3=786,
  HSD_SW_IQIF_DIAG_3=787,
  HSD_SW_USU1_I2C_SDA=788,
  HSD_SW_USU1_I2C_SCL=789,
  HSD_SW_USU1_I2C_SIN=790,
  HSD_SW_USU1_CODEC_RESET=791,
  HSD_SW_USU1_CODEC_MUX_ENABLE=792,
  HSD_SW_USU1_SP_DSP_RESET=793,
  HSD_SW_USU1_CODEC_MUX_BT_SEL=794,
  HSD_SW_USU1_SP_HOST_SEL=795,
  HSD_SW_USU1_I2C_SP_ENABLE=796,
  HSD_SW_USU1_BT_MOT_RESET=797,
  HSD_SW_USU1_BT_CPLD_RESET=798,
  HSD_SW_USU1_BT_HOST_SEL=799,
  HSD_SW_USU1_MC_ON=800,
  HSD_SW_USU1_CPDSP_RESET=801,
  HSD_SW_USU1_CPDSP_ON=802,
  HSD_SW_USU1_I2C_PPC_ENABLE=803,
  HSD_SW_USU1_PPC_RESET=804,
  HSD_SW_USU1_PPC_CLK_ENABLE=805,
  HSD_SW_USU1_DIAG_SEL=806,
  HSD_SW_USU1_I2C_SOURCE=807,
  HSD_SW_USU2_I2C_SDA=808,
  HSD_SW_USU2_I2C_SCL=809,
  HSD_SW_USU2_I2C_SIN=810,
  HSD_SW_USU2_CODEC_RESET=811,
  HSD_SW_USU2_CODEC_MUX_ENABLE=812,
  HSD_SW_USU2_SP_DSP_RESET=813,
  HSD_SW_USU2_CODEC_MUX_BT_SEL=814,
  HSD_SW_USU2_SP_HOST_SEL=815,
  HSD_SW_USU2_I2C_SP_ENABLE=816,
  HSD_SW_USU2_BT_MOT_RESET=817,
  HSD_SW_USU2_BT_CPLD_RESET=818,
  HSD_SW_USU2_BT_HOST_SEL=819,
  HSD_SW_USU2_MC_ON=820,
  HSD_SW_USU2_CPDSP_RESET=821,
  HSD_SW_USU2_CPDSP_ON=822,
  HSD_SW_USU2_I2C_PPC_ENABLE=823,
  HSD_SW_USU2_PPC_RESET=824,
  HSD_SW_USU2_PPC_CLK_ENABLE=825,
  HSD_SW_USU2_DIAG_SEL=826,
  HSD_SW_USU2_I2C_SOURCE=827,
  HSD_SW_MAC_I2C_SCL_RD=828,
  HSD_SW_MAC_I2C_SDA_RD=829,
  HSD_SW_MAC_DSP_BUSY=830,
  HSD_SW_MAC_I2C_SCL_WR=831,
  HSD_SW_MAC_I2C_SDA_WR=832,
  HSD_SW_MAC_PC_BUSY=833,
  HSD_SW_MAC_CONTROL_RX_FIFO_RESET=834,
  HSD_SW_MAC_CONTROL_RX_FIFO_LOAD=835,
  HSD_SW_MAC_CONTROL_IRQD_FOR_MAC_MAIN_DSP=836,
  HSD_SW_MAC_CONTROL_LED1=837,
  HSD_SW_MAC_CONTROL_LED2=838,
  HSD_SW_MAC_CONTROL_LED3=839,
  HSD_SW_MAC_CONTROL_LED4=840,
  HSD_SW_MAC_CONTROL_LED5=841,
  HSD_SW_MAC_MUX_SSIMUX=842,
  HSD_SW_MAC_MUX_I2CMUX=843,
  HSD_SW_EVDO_LH_1_MODDSP_RESET=844,
  HSD_SW_EVDO_LH_1_ISA_RESET=845,
  HSD_SW_EVDO_LH_1_HOST_SEL=846,
  HSD_SW_EVDO_LH_2_MODDSP_RESET=847,
  HSD_SW_EVDO_LH_2_ISA_RESET=848,
  HSD_SW_EVDO_LH_2_HOST_SEL=849,
  HSD_SW_FPGA_EVDO_LH_1_RESET=850,
  HSD_SW_FPGA_EVDO_LH_2_RESET=851,
  HSD_SW_DIG_WCDMA_TRIGGER=852,
  HSD_SW_DIG_ESSI_MODE_CH_1=853,
  HSD_SW_DIG_ESSI_MODE_CH_2=854,
  HSD_SW_DIG_RXDSP_1_DEBOUNCE_COUNTER=855,
  HSD_SW_DIG_RXDSP_1_DEBOUNCE_MODE=856,
  HSD_SW_DIG_RXDSP_2_DEBOUNCE_COUNTER=857,
  HSD_SW_DIG_RXDSP_2_DEBOUNCE_MODE=858,
  HSD_SW_CBT_OPT_POLL_DDC_0=859,
  HSD_SW_CBT_OPT_POLL_DDC_1=860,
  HSD_SW_CBT_OPT_POLL_DDC_2=861,
  HSD_SW_CBT_OPT_POLL_DDC_3=862,
  HSD_SW_CBT_OPT_POLL_BT=863,
  HSD_SW_CBT_RESET_BT_ADSP=864,
  HSD_SW_CBT_RESET_BT_MOT=865,
  HSD_SW_CBT_RESET_DDC=866,
  HSD_SW_CBT_RESET_RF_FPGA=867,
  HSD_SW_CBT_RESET_AUDIO=868,
  HSD_SW_CBT_RESET_CODEC=869,
  HSD_SW_CBT_RESET_DIAG_ADC=870,
  HSD_SW_CBT_SIGNALLING_MODE=871,
  HSD_SW_CBT_DIRTY_TX_MODE=872,
  HSD_SW_CBT_DIRTY_TX=873,
  HSD_SW_CBT_DIRTY_TX_DRIFT=874,
  HSD_SW_CBT_TRIGGER_SEL=875,
  HSD_SW_CBT_PACKET_TYPE=876,
  HSD_SW_CBT_BIT_PATTERN=877,
  HSD_SW_CBT_AUDIO_AB_TO_BTM=878,
  HSD_SW_CBT_AUDIO_LOOPBACK=879,
  HSD_SW_CBT_AUDIO_BTM_TO_AB=880,
  HSD_SW_CBT_AUDIO_SYNC=881,
  HSD_SW_COPRO1_I2C_SDA=882,
  HSD_SW_COPRO1_I2C_SCL=883,
  HSD_SW_COPRO1_I2C_SEL=884,
  HSD_SW_COPRO1_I2C_SIN=885,
  HSD_SW_COPRO2_I2C_SDA=886,
  HSD_SW_COPRO2_I2C_SCL=887,
  HSD_SW_COPRO2_I2C_SEL=888,
  HSD_SW_COPRO2_I2C_SIN=889,
};


enum stream_id : uint32_t {
  HSD_STRM_REF_DIAG=0,
  HSD_STRM_REF_FREQ_INPUT_OUTPUT_SEL=1,
  HSD_STRM_REF_REF_OSZ_CTRL=2,
  HSD_STRM_REF_NET_CLK_1_CTRL=3,
  HSD_STRM_REF_NET_CLK_1_N_DIV=4,
  HSD_STRM_REF_NET_CLK_2_CTRL=5,
  HSD_STRM_REF_NET_CLK_2_N_DIV=6,
  HSD_STRM_REF_NET_CLK_DDS_ADR_SEL=7,
  HSD_STRM_REF_DDS_DATA_LSB=8,
  HSD_STRM_REF_DDS_DATA_MSB=9,
  HSD_STRM_REF_I2C_AND_3_WIRE_BUS=10,
  HSD_STRM_REF_READ=11,
  HSD_STRM_REF_RG_R_COUNT=12,
  HSD_STRM_REF_RG_N_COUNT_SINGLE=13,
  HSD_STRM_REF_RG_N_COUNT_DUAL=14,
  HSD_STRM_REF_RG_STAT=15,
  HSD_STRM_FE_D_21=16,
  HSD_STRM_FE_D_25=17,
  HSD_STRM_FE_D_23=18,
  HSD_STRM_FE_D_22=19,
  HSD_STRM_FE_D_30=20,
  HSD_STRM_CO_FE_I2C_BUS_DATA_OUT=21,
  HSD_STRM_CO_FE_I2C_BUS_CLK_OUT=22,
  HSD_STRM_CO_FE_I2C_BUS_IN=23,
  HSD_STRM_DIG_RESET=24,
  HSD_STRM_DIG_LOAD_XIL_AT_DSP=25,
  HSD_STRM_DIG_LOAD_XIL_LINK=26,
  HSD_STRM_DIG_RX_TX_RESET=27,
  HSD_STRM_DIG_LED=28,
  HSD_STRM_DIG_FAN_SPEED=29,
  HSD_STRM_DIG_CLK_ROUTE_1=30,
  HSD_STRM_DIG_CLK_ROUTE_2=31,
  HSD_STRM_DIG_MOD_DEMOD_ROUTE=32,
  HSD_STRM_DIG_NET_CLK_1_DIV=33,
  HSD_STRM_DIG_NET_CLK_2_DIV=34,
  HSD_STRM_DIG_ADC=35,
  HSD_STRM_DIG_DIAG=36,
  HSD_STRM_DIG_IQ_AUC_1=37,
  HSD_STRM_DIG_IQ_AUC_2=38,
  HSD_STRM_DIG_IQ_FILT=39,
  HSD_STRM_DIG_SAMPLE=40,
  HSD_STRM_DIG_AUC_DATA_WR=41,
  HSD_STRM_DIG_DEMOD_SW=42,
  HSD_STRM_DIG_MOD_SW=43,
  HSD_STRM_DIG_I2C_WR=44,
  HSD_STRM_DIG_IRQ_10_0_CTRL=45,
  HSD_STRM_DIG_IRQ_10_0_QUIT=46,
  HSD_STRM_DIG_IRQ_10_1_CTRL=47,
  HSD_STRM_DIG_IRQ_10_1_QUIT=48,
  HSD_STRM_DIG_IRQ_10_2_CTRL=49,
  HSD_STRM_DIG_IRQ_10_2_QUIT=50,
  HSD_STRM_DIG_IRQ_10_3_CTRL=51,
  HSD_STRM_DIG_IRQ_10_3_QUIT=52,
  HSD_STRM_DIG_SAMPLE_CLK_1_DIV=53,
  HSD_STRM_DIG_SLOT_CLK_1_DIV=54,
  HSD_STRM_DIG_SAMPLE_CLK_2_DIV=55,
  HSD_STRM_DIG_SLOT_CLK_2_DIV=56,
  HSD_STRM_DIG_MODE_SEL_1=57,
  HSD_STRM_DIG_XREF_OUT_2_DIV=58,
  HSD_STRM_DIG_XPROG_NET_CLK_DIV=59,
  HSD_STRM_DIG_MODE_SEL_2=60,
  HSD_STRM_DIG_XIL_READ_PROG=61,
  HSD_STRM_DIG_DIG_OPT_POLL=62,
  HSD_STRM_DIG_RX_1_OPT_POLL=63,
  HSD_STRM_DIG_RX_2_OPT_POLL=64,
  HSD_STRM_DIG_TX_1_OPT_POLL=65,
  HSD_STRM_DIG_TX_2_OPT_POLL=66,
  HSD_STRM_DIG_VERS_XIL_AT_DSP=67,
  HSD_STRM_DIG_IRQ_10_0_STATE=68,
  HSD_STRM_DIG_IRQ_10_1_STATE=69,
  HSD_STRM_DIG_IRQ_10_2_STATE=70,
  HSD_STRM_DIG_IRQ_10_3_STATE=71,
  HSD_STRM_DIG_SERIAL_RD=72,
  HSD_STRM_DIG_FE_ADC_RD=73,
  HSD_STRM_DIG_DIAG_ADC_RD=74,
  HSD_STRM_DIG_VERS_XIL_LINK=75,
  HSD_STRM_LH_1_CTRL_WR=76,
  HSD_STRM_LH_2_CTRL_WR=77,
  HSD_STRM_LH_1_CTRL_RD=78,
  HSD_STRM_LH_2_CTRL_RD=79,
  HSD_STRM_DIG_HOST_FIFO_STATE=80,
  HSD_STRM_DIG_RX_SAMPLETRIG=81,
  HSD_STRM_DIG_DSP_SERIAL_ROUTE=82,
  HSD_STRM_DIG_LH1_SERIAL_ROUTE=83,
  HSD_STRM_DIG_LH2_SERIAL_ROUTE=84,
  HSD_STRM_AB_CTRL_WR=85,
  HSD_STRM_GENERAL_STATUS=86,
  HSD_STRM_DIG_DEMOD_SW_REG1=87,
  HSD_STRM_AUDIO_I2C_WRITE_BUS=88,
  HSD_STRM_AUDIO_I2C_READ_BUS=89,
  HSD_STRM_CRTC_LH_1_DIAG=90,
  HSD_STRM_CRTC_LH_2_DIAG=91,
  HSD_STRM_MAC_DIAG=92,
  HSD_STRM_MAC_MAC_OPT_POLL=93,
  HSD_STRM_MAC_MDSP_OPT_POLL=94,
  HSD_STRM_IQIF_RX1TX1_1=95,
  HSD_STRM_IQIF_RX2TX2_1=96,
  HSD_STRM_IQIF_DIAG=97,
  HSD_STRM_IQIF_RX1TX1_2=98,
  HSD_STRM_IQIF_RX2TX2_2=99,
  HSD_STRM_IQIF_RX1TX1_3=100,
  HSD_STRM_IQIF_RX2TX2_3=101,
  HSD_STRM_IQIF_MISC=102,
  HSD_STRM_IQIF_SWITCH=103,
  HSD_STRM_FE_D_43=104,
  HSD_STRM_IQIF_PMB_EN=105,
  HSD_STRM_IQIF_PMB_CLK=106,
  HSD_STRM_IQIF_PMB_DAT=107,
  HSD_STRM_CRTC_LH_1_OPT_DSP01=108,
  HSD_STRM_CRTC_LH_1_OPT_DSP23=109,
  HSD_STRM_CRTC_LH_1_OPT_DSP45=110,
  HSD_STRM_CRTC_LH_1_IDENT1=111,
  HSD_STRM_CRTC_LH_1_IDENT2=112,
  HSD_STRM_CRTC_LH_2_OPT_DSP01=113,
  HSD_STRM_CRTC_LH_2_OPT_DSP23=114,
  HSD_STRM_CRTC_LH_2_OPT_DSP45=115,
  HSD_STRM_CRTC_LH_2_IDENT1=116,
  HSD_STRM_CRTC_LH_2_IDENT2=117,
  HSD_STRM_CRTC_LH_1_I2C_RD=118,
  HSD_STRM_CRTC_LH_1_I2C_WR=119,
  HSD_STRM_CRTC_LH_2_I2C_RD=120,
  HSD_STRM_CRTC_LH_2_I2C_WR=121,
  HSD_STRM_IQIF_TX1_OUT_I_OFS=122,
  HSD_STRM_IQIF_TX1_OUT_Q_OFS=123,
  HSD_STRM_IQIF_TX1_IN_I_OFS=124,
  HSD_STRM_IQIF_TX1_IN_Q_OFS=125,
  HSD_STRM_IQIF_RX1_OUT_I_OFS=126,
  HSD_STRM_IQIF_RX1_OUT_Q_OFS=127,
  HSD_STRM_IQIF_RX1_IN_I_OFS=128,
  HSD_STRM_IQIF_RX1_IN_Q_OFS=129,
  HSD_STRM_IQIF_TX1_OUT_I_GAIN=130,
  HSD_STRM_IQIF_TX1_OUT_Q_GAIN=131,
  HSD_STRM_IQIF_TX1_IN_I_GAIN=132,
  HSD_STRM_IQIF_TX1_IN_Q_GAIN=133,
  HSD_STRM_IQIF_RX1_OUT_I_GAIN=134,
  HSD_STRM_IQIF_RX1_OUT_Q_GAIN=135,
  HSD_STRM_IQIF_RX1_IN_I_GAIN=136,
  HSD_STRM_IQIF_RX1_IN_Q_GAIN=137,
  HSD_STRM_IQIF_TX1_OUT_PH=138,
  HSD_STRM_IQIF_TX1_IN_PH=139,
  HSD_STRM_IQIF_RX1_OUT_PH=140,
  HSD_STRM_IQIF_RX1_IN_PH=141,
  HSD_STRM_IQIF_TX2_OUT_PH=142,
  HSD_STRM_IQIF_TX2_IN_PH=143,
  HSD_STRM_IQIF_RX2_OUT_PH=144,
  HSD_STRM_IQIF_RX2_IN_PH=145,
  HSD_STRM_IQIF_TX2_OUT_I_OFS=146,
  HSD_STRM_IQIF_TX2_OUT_Q_OFS=147,
  HSD_STRM_IQIF_TX2_IN_I_OFS=148,
  HSD_STRM_IQIF_TX2_IN_Q_OFS=149,
  HSD_STRM_IQIF_RX2_OUT_I_OFS=150,
  HSD_STRM_IQIF_RX2_OUT_Q_OFS=151,
  HSD_STRM_IQIF_RX2_IN_I_OFS=152,
  HSD_STRM_IQIF_RX2_IN_Q_OFS=153,
  HSD_STRM_IQIF_TX2_OUT_I_GAIN=154,
  HSD_STRM_IQIF_TX2_OUT_Q_GAIN=155,
  HSD_STRM_IQIF_TX2_IN_I_GAIN=156,
  HSD_STRM_IQIF_TX2_IN_Q_GAIN=157,
  HSD_STRM_IQIF_RX2_OUT_I_GAIN=158,
  HSD_STRM_IQIF_RX2_OUT_Q_GAIN=159,
  HSD_STRM_IQIF_RX2_IN_I_GAIN=160,
  HSD_STRM_IQIF_RX2_IN_Q_GAIN=161,
  HSD_STRM_IQIF_CH1_OFS_DAC_SCR=162,
  HSD_STRM_IQIF_CH1_GAIN_DAC_SCR=163,
  HSD_STRM_IQIF_PH_DAC_SCR=164,
  HSD_STRM_IQIF_CH2_OFS_DAC_SCR=165,
  HSD_STRM_IQIF_CH2_GAIN_DAC_SCR=166,
  HSD_STRM_IQIF_TX1_OUT_I_OFS_DAC_CCR=167,
  HSD_STRM_IQIF_TX1_OUT_Q_OFS_DAC_CCR=168,
  HSD_STRM_IQIF_TX1_IN_I_OFS_DAC_CCR=169,
  HSD_STRM_IQIF_TX1_IN_Q_OFS_DAC_CCR=170,
  HSD_STRM_IQIF_RX1_OUT_I_OFS_DAC_CCR=171,
  HSD_STRM_IQIF_RX1_OUT_Q_OFS_DAC_CCR=172,
  HSD_STRM_IQIF_RX1_IN_I_OFS_DAC_CCR=173,
  HSD_STRM_IQIF_RX1_IN_Q_OFS_DAC_CCR=174,
  HSD_STRM_IQIF_TX1_OUT_I_GAIN_DAC_CCR=175,
  HSD_STRM_IQIF_TX1_OUT_Q_GAIN_DAC_CCR=176,
  HSD_STRM_IQIF_TX1_IN_I_GAIN_DAC_CCR=177,
  HSD_STRM_IQIF_TX1_IN_Q_GAIN_DAC_CCR=178,
  HSD_STRM_IQIF_RX1_OUT_I_GAIN_DAC_CCR=179,
  HSD_STRM_IQIF_RX1_OUT_Q_GAIN_DAC_CCR=180,
  HSD_STRM_IQIF_RX1_IN_I_GAIN_DAC_CCR=181,
  HSD_STRM_IQIF_RX1_IN_Q_GAIN_DAC_CCR=182,
  HSD_STRM_IQIF_TX1_OUT_PH_DAC_CCR=183,
  HSD_STRM_IQIF_TX1_IN_PH_DAC_CCR=184,
  HSD_STRM_IQIF_RX1_OUT_PH_DAC_CCR=185,
  HSD_STRM_IQIF_RX1_IN_PH_DAC_CCR=186,
  HSD_STRM_IQIF_TX2_OUT_PH_DAC_CCR=187,
  HSD_STRM_IQIF_TX2_IN_PH_DAC_CCR=188,
  HSD_STRM_IQIF_RX2_OUT_PH_DAC_CCR=189,
  HSD_STRM_IQIF_RX2_IN_PH_DAC_CCR=190,
  HSD_STRM_IQIF_TX2_OUT_I_OFS_DAC_CCR=191,
  HSD_STRM_IQIF_TX2_OUT_Q_OFS_DAC_CCR=192,
  HSD_STRM_IQIF_TX2_IN_I_OFS_DAC_CCR=193,
  HSD_STRM_IQIF_TX2_IN_Q_OFS_DAC_CCR=194,
  HSD_STRM_IQIF_RX2_OUT_I_OFS_DAC_CCR=195,
  HSD_STRM_IQIF_RX2_OUT_Q_OFS_DAC_CCR=196,
  HSD_STRM_IQIF_RX2_IN_I_OFS_DAC_CCR=197,
  HSD_STRM_IQIF_RX2_IN_Q_OFS_DAC_CCR=198,
  HSD_STRM_IQIF_TX2_OUT_I_GAIN_DAC_CCR=199,
  HSD_STRM_IQIF_TX2_OUT_Q_GAIN_DAC_CCR=200,
  HSD_STRM_IQIF_TX2_IN_I_GAIN_DAC_CCR=201,
  HSD_STRM_IQIF_TX2_IN_Q_GAIN_DAC_CCR=202,
  HSD_STRM_IQIF_RX2_OUT_I_GAIN_DAC_CCR=203,
  HSD_STRM_IQIF_RX2_OUT_Q_GAIN_DAC_CCR=204,
  HSD_STRM_IQIF_RX2_IN_I_GAIN_DAC_CCR=205,
  HSD_STRM_IQIF_RX2_IN_Q_GAIN_DAC_CCR=206,
  HSD_STRM_IQIF_OPT_POLL=207,
  HSD_STRM_DIG_TBUS_REG_SEL=208,
  HSD_STRM_DIG_EXTTBUS_1_SEL=209,
  HSD_STRM_DIG_EXTTBUS_2_SEL=210,
  HSD_STRM_DIG_EXTTBUS_3_SEL=211,
  HSD_STRM_DIG_EXTTBUS_4_SEL=212,
  HSD_STRM_DIG_EXTTBUS_13_SEL=213,
  HSD_STRM_DIG_EXTTBUS_14_SEL=214,
  HSD_STRM_DIG_RXDSP_1_TRIG_TBUS_SEL=215,
  HSD_STRM_DIG_RXDSP_2_TRIG_TBUS_SEL=216,
  HSD_STRM_DIG_LH_1_TRIG_SEL=217,
  HSD_STRM_DIG_LH_2_TRIG_SEL=218,
  HSD_STRM_DIG_EXTTBUS_DLY_CNT_SRC=219,
  HSD_STRM_DIG_EXTTBUS_DELAY_1_LOW=220,
  HSD_STRM_DIG_EXTTBUS_DELAY_1_HIGH=221,
  HSD_STRM_DIG_EXTTBUS_DELAY_2_LOW=222,
  HSD_STRM_DIG_EXTTBUS_DELAY_2_HIGH=223,
  HSD_STRM_DIG_RXDSP_1_DELAY_LOW=224,
  HSD_STRM_DIG_RXDSP_1_DELAY_HIGH=225,
  HSD_STRM_DIG_RXDSP_2_DELAY_LOW=226,
  HSD_STRM_DIG_RXDSP_2_DELAY_HIGH=227,
  HSD_STRM_DIG_LH_1_DELAY_LOW=228,
  HSD_STRM_DIG_LH_1_DELAY_HIGH=229,
  HSD_STRM_DIG_LH_2_DELAY_LOW=230,
  HSD_STRM_DIG_LH_2_DELAY_HIGH=231,
  HSD_STRM_CRTC_LH_1_CLK_SEL=232,
  HSD_STRM_CRTC_LH_2_CLK_SEL=233,
  HSD_STRM_CRTC_LH_1_TEST_SEL=234,
  HSD_STRM_CRTC_LH_2_TEST_SEL=235,
  HSD_STRM_IQIF_DIAG_SEL3=236,
  HSD_STRM_USU1_FPGA_WR_I2C_BUS=237,
  HSD_STRM_USU1_FPGA_RD_I2C_BUS=238,
  HSD_STRM_USU1_FPGA_REG1=239,
  HSD_STRM_USU1_FPGA_REG2=240,
  HSD_STRM_USU1_CTRL_REG1=241,
  HSD_STRM_USU2_FPGA_WR_I2C_BUS=242,
  HSD_STRM_USU2_FPGA_RD_I2C_BUS=243,
  HSD_STRM_USU2_FPGA_REG1=244,
  HSD_STRM_USU2_FPGA_REG2=245,
  HSD_STRM_USU2_CTRL_REG1=246,
  HSD_STRM_MAC_I2C_RD=247,
  HSD_STRM_MAC_I2C_WR=248,
  HSD_STRM_MAC_CONTROL_WR=249,
  HSD_STRM_MAC_MUX_WR=250,
  HSD_STRM_EVDO_CTRL_REG_LH_1=251,
  HSD_STRM_EVDO_CTRL_REG_LH_2=252,
  HSD_STRM_FPGA_EVDO_RESET_REG_LH_1=253,
  HSD_STRM_FPGA_EVDO_RESET_REG_LH_2=254,
  HSD_STRM_DIG_WCDMA_TRIGGER=255,
  HSD_STRM_DIG_ESSI_CH_1=256,
  HSD_STRM_DIG_ESSI_CH_2=257,
  HSD_STRM_DIG_RXDSP_1_DEBOUNCE_COUNTER=258,
  HSD_STRM_DIG_RXDSP_2_DEBOUNCE_COUNTER=259,
  HSD_STRM_CBT_OPT_POLL=260,
  HSD_STRM_CBT_RESET=261,
  HSD_STRM_CBT_TIMING=262,
  HSD_STRM_COPRO1_LOCAL_DATA_WR=263,
  HSD_STRM_COPRO1_LOCAL_DATA_RD=264,
  HSD_STRM_COPRO2_LOCAL_DATA_WR=265,
  HSD_STRM_COPRO2_LOCAL_DATA_RD=266,
};

}; // namespace hw_interface