$date
	Mon Sep  1 03:31:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comparator_tb $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var reg 1 # eq $end
$var reg 1 " gt $end
$var reg 1 ! lt $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 '
b101 &
b11 %
b101 $
0#
1"
0!
$end
#10000
0"
1!
b110 %
b110 '
b10 $
b10 &
#20000
1#
0!
b1010 %
b1010 '
b1010 $
b1010 &
#30000
