<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/lsu/el2_lsu.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL toggle coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/lsu</a> - el2_lsu.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">145</td>
            <td class="headerCovTableEntry">198</td>
            <td class="headerCovTableEntryLo">73.2 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:16</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : //********************************************************************************</a>
<a name="17"><span class="lineNum">      17 </span>            : // $Id$</a>
<a name="18"><span class="lineNum">      18 </span>            : //</a>
<a name="19"><span class="lineNum">      19 </span>            : //</a>
<a name="20"><span class="lineNum">      20 </span>            : // Function: Top level file for load store unit</a>
<a name="21"><span class="lineNum">      21 </span>            : // Comments:</a>
<a name="22"><span class="lineNum">      22 </span>            : //</a>
<a name="23"><span class="lineNum">      23 </span>            : //</a>
<a name="24"><span class="lineNum">      24 </span>            : // DC1 -&gt; DC2 -&gt; DC3 -&gt; DC4 (Commit)</a>
<a name="25"><span class="lineNum">      25 </span>            : //</a>
<a name="26"><span class="lineNum">      26 </span>            : //********************************************************************************</a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            : module el2_lsu</a>
<a name="29"><span class="lineNum">      29 </span>            : import el2_pkg::*;</a>
<a name="30"><span class="lineNum">      30 </span>            : #(</a>
<a name="31"><span class="lineNum">      31 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            :  )</a>
<a name="33"><span class="lineNum">      33 </span>            : (</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span><span class="lineNoCov">          0 :    input logic                             clk_override,             // Override non-functional clock gating</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">      35814 :    input logic                             dec_tlu_flush_lower_r,    // I0/I1 writeback flush. This is used to flush the old packets only</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">      15822 :    input logic                             dec_tlu_i0_kill_writeb_r, // I0 is flushed, don't writeback any results to arch state</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineNoCov">          0 :    input logic                             dec_tlu_force_halt,       // This will be high till TLU goes to debug halt</span></a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            :    // chicken signals</a>
<a name="41"><span class="lineNum">      41 </span><span class="lineNoCov">          0 :    input logic                             dec_tlu_external_ldfwd_disable,     // disable load to load forwarding for externals</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">          2 :    input logic                             dec_tlu_wb_coalescing_disable,     // disable the write buffer coalesce</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">        147 :    input logic                             dec_tlu_sideeffect_posted_disable, // disable the posted sideeffect load store to the bus</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 :    input logic                             dec_tlu_core_ecc_disable,          // disable the generation of the ecc</span></a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">     362288 :    input logic [31:0]                      exu_lsu_rs1_d,        // address rs operand</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">      59206 :    input logic [31:0]                      exu_lsu_rs2_d,        // store data</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">     155198 :    input logic [11:0]                      dec_lsu_offset_d,     // address offset operand</span></a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span><span class="lineCov">     562380 :    input                                   el2_lsu_pkt_t lsu_p,  // lsu control packet</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">    1966994 :    input logic                             dec_lsu_valid_raw_d,   // Raw valid for address computation</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineNoCov">          0 :    input logic [31:0]                      dec_tlu_mrac_ff,       // CSR for memory region control</span></a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">      33661 :    output logic [31:0]                     lsu_result_m,          // lsu load data</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">      23646 :    output logic [31:0]                     lsu_result_corr_r,     // This is the ECC corrected data going to RF</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">      33358 :    output logic                            lsu_load_stall_any,    // This is for blocking loads in the decode</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineCov">      43348 :    output logic                            lsu_store_stall_any,   // This is for blocking stores in the decode</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :    output logic                            lsu_fastint_stall_any, // Stall the fastint in decode-1 stage</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">    1073899 :    output logic                            lsu_idle_any,          // lsu buffers are empty and no instruction in the pipeline. Doesn't include DMA</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">    1073737 :    output logic                            lsu_active,            // Used to turn off top level clk</span></a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span><span class="lineCov">      24568 :    output logic [31:1]                     lsu_fir_addr,        // fast interrupt address</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 :    output logic [1:0]                      lsu_fir_error,       // Error during fast interrupt lookup</span></a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :    output logic                            lsu_single_ecc_error_incr,     // Increment the ecc counter</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :    output el2_lsu_error_pkt_t             lsu_error_pkt_r,               // lsu exception packet</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :    output logic                            lsu_imprecise_error_load_any,  // bus load imprecise error</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :    output logic                            lsu_imprecise_error_store_any, // bus store imprecise error</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">        143 :    output logic [31:0]                     lsu_imprecise_error_addr_any,  // bus store imprecise error address</span></a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span>            :    // Non-blocking loads</a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">     763650 :    output logic                               lsu_nonblock_load_valid_m,      // there is an external load -&gt; put in the cam</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">     454925 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_tag_m,        // the tag of the external non block load</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :    output logic                               lsu_nonblock_load_inv_r,        // invalidate signal for the cam entry for non block loads</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">     454866 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_inv_tag_r,    // tag of the enrty which needs to be invalidated</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">     778952 :    output logic                               lsu_nonblock_load_data_valid,   // the non block is valid - sending information back to the cam</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 :    output logic                               lsu_nonblock_load_data_error,   // non block load has an error</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">      29768 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_data_tag,     // the tag of the non block load sending the data/error</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">      57624 :    output logic [31:0]                        lsu_nonblock_load_data,         // Data of the non block load</span></a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span><span class="lineCov">     771034 :    output logic                            lsu_pmu_load_external_m,        // PMU : Bus loads</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">     626398 :    output logic                            lsu_pmu_store_external_m,       // PMU : Bus loads</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">      11298 :    output logic                            lsu_pmu_misaligned_m,           // PMU : misaligned</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">    1340253 :    output logic                            lsu_pmu_bus_trxn,               // PMU : bus transaction</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">       8618 :    output logic                            lsu_pmu_bus_misaligned,         // PMU : misaligned access going to the bus</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :    output logic                            lsu_pmu_bus_error,              // PMU : bus sending error back</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">      16110 :    output logic                            lsu_pmu_bus_busy,               // PMU : bus is not ready</span></a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            :    // Trigger signals</a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :    input                                   el2_trigger_pkt_t [3:0] trigger_pkt_any, // Trigger info from the decode</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineNoCov">          0 :    output logic [3:0]                      lsu_trigger_match_m,                      // lsu trigger hit (one bit per trigger)</span></a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span>            :    // DCCM ports</a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">     260730 :    output logic                            dccm_wren,       // DCCM write enable</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">     554328 :    output logic                            dccm_rden,       // DCCM read enable</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">      18506 :    output logic [pt.DCCM_BITS-1:0]         dccm_wr_addr_lo, // DCCM write address low bank</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">      18506 :    output logic [pt.DCCM_BITS-1:0]         dccm_wr_addr_hi, // DCCM write address hi bank</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">     385512 :    output logic [pt.DCCM_BITS-1:0]         dccm_rd_addr_lo, // DCCM read address low bank</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">     923126 :    output logic [pt.DCCM_BITS-1:0]         dccm_rd_addr_hi, // DCCM read address hi bank (hi and low same if aligned read)</span></a>
<a name="100"><span class="lineNum">     100 </span><span class="lineCov">       5172 :    output logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_lo, // DCCM write data for lo bank</span></a>
<a name="101"><span class="lineNum">     101 </span><span class="lineCov">       5172 :    output logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_hi, // DCCM write data for hi bank</span></a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">      46954 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]   dccm_rd_data_lo, // DCCM read data low bank</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">      46954 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]   dccm_rd_data_hi, // DCCM read data hi bank</span></a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span>            :    // PIC ports</a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :    output logic                            picm_wren,    // PIC memory write enable</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 :    output logic                            picm_rden,    // PIC memory read enable</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :    output logic                            picm_mken,    // Need to read the mask for stores to determine which bits to write/forward</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">        158 :    output logic [31:0]                     picm_rdaddr,  // address for pic read access</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">        158 :    output logic [31:0]                     picm_wraddr,  // address for pic write access</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineCov">      77598 :    output logic [31:0]                     picm_wr_data, // PIC memory write data</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :    input logic [31:0]                      picm_rd_data, // PIC memory read/mask data</span></a>
<a name="114"><span class="lineNum">     114 </span>            : </a>
<a name="115"><span class="lineNum">     115 </span>            :    // AXI Write Channels</a>
<a name="116"><span class="lineNum">     116 </span><span class="lineCov">     665765 :    output logic                            lsu_axi_awvalid,</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineCov">     440951 :    input  logic                            lsu_axi_awready,</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :    output logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_awid,</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineCov">        144 :    output logic [31:0]                     lsu_axi_awaddr,</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">        161 :    output logic [3:0]                      lsu_axi_awregion,</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineCov">    1005280 :    output logic [7:0]                      lsu_axi_awlen,</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :    output logic [2:0]                      lsu_axi_awsize,</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineCov">        161 :    output logic [1:0]                      lsu_axi_awburst,</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">    1005280 :    output logic                            lsu_axi_awlock,</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">       2758 :    output logic [3:0]                      lsu_axi_awcache,</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineCov">        161 :    output logic [2:0]                      lsu_axi_awprot,</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">    1005280 :    output logic [3:0]                      lsu_axi_awqos,</span></a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">     665765 :    output logic                            lsu_axi_wvalid,</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineCov">     440951 :    input  logic                            lsu_axi_wready,</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">      23392 :    output logic [63:0]                     lsu_axi_wdata,</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">     185663 :    output logic [7:0]                      lsu_axi_wstrb,</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">        162 :    output logic                            lsu_axi_wlast,</span></a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">     669516 :    input  logic                            lsu_axi_bvalid,</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">        162 :    output logic                            lsu_axi_bready,</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :    input  logic [1:0]                      lsu_axi_bresp,</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :    input  logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_bid,</span></a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span>            :    // AXI Read Channels</a>
<a name="141"><span class="lineNum">     141 </span><span class="lineCov">     760230 :    output logic                            lsu_axi_arvalid,</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">     436847 :    input  logic                            lsu_axi_arready,</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :    output logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_arid,</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">        144 :    output logic [31:0]                     lsu_axi_araddr,</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">        161 :    output logic [3:0]                      lsu_axi_arregion,</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">    1005280 :    output logic [7:0]                      lsu_axi_arlen,</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 :    output logic [2:0]                      lsu_axi_arsize,</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">        161 :    output logic [1:0]                      lsu_axi_arburst,</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">    1005280 :    output logic                            lsu_axi_arlock,</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">       2758 :    output logic [3:0]                      lsu_axi_arcache,</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">        161 :    output logic [2:0]                      lsu_axi_arprot,</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">    1005280 :    output logic [3:0]                      lsu_axi_arqos,</span></a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span><span class="lineCov">     778942 :    input  logic                            lsu_axi_rvalid,</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">        162 :    output logic                            lsu_axi_rready,</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 :    input  logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_rid,</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">      24976 :    input  logic [63:0]                     lsu_axi_rdata,</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :    input  logic [1:0]                      lsu_axi_rresp,</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">        161 :    input  logic                            lsu_axi_rlast,</span></a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">        161 :    input logic                             lsu_bus_clk_en,    // external drives a clock_en to control bus ratio</span></a>
<a name="162"><span class="lineNum">     162 </span>            : </a>
<a name="163"><span class="lineNum">     163 </span>            :    // DMA slave</a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :    input logic                             dma_dccm_req,       // DMA read/write to dccm</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">          4 :    input logic [2:0]                       dma_mem_tag,        // DMA request tag</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :    input logic [31:0]                      dma_mem_addr,       // DMA address</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :    input logic [2:0]                       dma_mem_sz,         // DMA access size</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">          9 :    input logic                             dma_mem_write,      // DMA access is a write</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">          4 :    input logic [63:0]                      dma_mem_wdata,      // DMA write data</span></a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :    output logic                            dccm_dma_rvalid,     // lsu data valid for DMA dccm read</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :    output logic                            dccm_dma_ecc_error,  // DMA load had ecc error</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineCov">          4 :    output logic [2:0]                      dccm_dma_rtag,       // DMA request tag</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">      39382 :    output logic [63:0]                     dccm_dma_rdata,      // lsu data for DMA dccm read</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineCov">    1916480 :    output logic                            dccm_ready,          // lsu ready for DMA access</span></a>
<a name="176"><span class="lineNum">     176 </span>            : </a>
<a name="177"><span class="lineNum">     177 </span>            :    // DCCM ECC status</a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :    output logic                            lsu_dccm_rd_ecc_single_err,</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineNoCov">          0 :    output logic                            lsu_dccm_rd_ecc_double_err,</span></a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span><span class="lineCov">    1005280 :    input logic                             scan_mode,           // scan mode</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">   79593483 :    input logic                             clk,                 // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">   79593483 :    input logic                             active_clk,          // Clock only while core active.  Through two clock headers. For flops without second clock header built in.</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">        161 :     input logic                             rst_l,               // reset, active low</span></a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span><span class="lineCov">     463826 :     output logic [31:0] lsu_pmp_addr_start,</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">     463826 :     output logic [31:0] lsu_pmp_addr_end,</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">     158354 :     input  logic        lsu_pmp_error_start,</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">     158354 :     input  logic        lsu_pmp_error_end,</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">     883334 :     output logic        lsu_pmp_we,</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineCov">    1298254 :     output logic        lsu_pmp_re</span></a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span>            :    );</a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">     554328 :    logic        lsu_dccm_rden_m;</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineCov">     554328 :    logic        lsu_dccm_rden_r;</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineCov">      59206 :    logic [31:0] store_data_m;</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineCov">      44936 :    logic [31:0] store_data_r;</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">      77076 :    logic [31:0] store_data_hi_r, store_data_lo_r;</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineCov">      48364 :    logic [31:0] store_datafn_hi_r, store_datafn_lo_r;</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineCov">      47325 :    logic [31:0] sec_data_lo_m, sec_data_hi_m;</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 :    logic [31:0] sec_data_lo_r, sec_data_hi_r;</span></a>
<a name="203"><span class="lineNum">     203 </span>            : </a>
<a name="204"><span class="lineNum">     204 </span><span class="lineCov">      54276 :    logic [31:0] lsu_ld_data_m;</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineCov">      47325 :    logic [31:0] dccm_rdata_hi_m, dccm_rdata_lo_m;</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineCov">     151925 :    logic [6:0]  dccm_data_ecc_hi_m, dccm_data_ecc_lo_m;</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :    logic        lsu_single_ecc_error_m;</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :    logic        lsu_double_ecc_error_m;</span></a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :    logic [31:0] lsu_ld_data_r;</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineCov">      24568 :    logic [31:0] lsu_ld_data_corr_r;</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :    logic [31:0] dccm_rdata_hi_r, dccm_rdata_lo_r;</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :    logic [6:0]  dccm_data_ecc_hi_r, dccm_data_ecc_lo_r;</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :    logic        single_ecc_error_hi_r, single_ecc_error_lo_r;</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :    logic        lsu_single_ecc_error_r;</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :    logic        lsu_double_ecc_error_r;</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :    logic        ld_single_ecc_error_r, ld_single_ecc_error_r_ff;</span></a>
<a name="218"><span class="lineNum">     218 </span>            :    assign lsu_dccm_rd_ecc_single_err = lsu_single_ecc_error_r;</a>
<a name="219"><span class="lineNum">     219 </span>            :    assign lsu_dccm_rd_ecc_double_err = lsu_double_ecc_error_r;</a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :    logic [31:0] picm_mask_data_m;</span></a>
<a name="222"><span class="lineNum">     222 </span>            : </a>
<a name="223"><span class="lineNum">     223 </span><span class="lineCov">     463791 :    logic [31:0] lsu_addr_d, lsu_addr_m, lsu_addr_r;</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineCov">     463891 :    logic [31:0] end_addr_d, end_addr_m, end_addr_r;</span></a>
<a name="225"><span class="lineNum">     225 </span>            :   assign lsu_pmp_addr_start = lsu_addr_d;</a>
<a name="226"><span class="lineNum">     226 </span>            :   assign lsu_pmp_addr_end   = end_addr_d;</a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span><span class="lineCov">     434292 :    el2_lsu_pkt_t    lsu_pkt_d, lsu_pkt_m, lsu_pkt_r;</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :    logic        lsu_i0_valid_d, lsu_i0_valid_m, lsu_i0_valid_r;</span></a>
<a name="230"><span class="lineNum">     230 </span>            :   assign lsu_pmp_we = lsu_pkt_d.store &amp; lsu_pkt_d.valid;</a>
<a name="231"><span class="lineNum">     231 </span>            :   assign lsu_pmp_re = lsu_pkt_d.load &amp; lsu_pkt_d.valid;</a>
<a name="232"><span class="lineNum">     232 </span>            : </a>
<a name="233"><span class="lineNum">     233 </span>            :    // Store Buffer signals</a>
<a name="234"><span class="lineNum">     234 </span><span class="lineCov">     256848 :    logic        store_stbuf_reqvld_r;</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineCov">     256848 :    logic        ldst_stbuf_reqvld_r;</span></a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span><span class="lineCov">    1972879 :    logic        lsu_commit_r;</span></a>
<a name="238"><span class="lineNum">     238 </span><span class="lineCov">         72 :    logic        lsu_exc_m;</span></a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span><span class="lineCov">     607110 :    logic        addr_in_dccm_d, addr_in_dccm_m, addr_in_dccm_r;</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :    logic        addr_in_pic_d, addr_in_pic_m, addr_in_pic_r;</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineCov">       8748 :    logic        ldst_dual_d, ldst_dual_m, ldst_dual_r;</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineCov">     607271 :    logic        addr_external_m;</span></a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">     256364 :    logic                          stbuf_reqvld_any;</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :    logic                          stbuf_reqvld_flushed_any;</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">      18506 :    logic [pt.LSU_SB_BITS-1:0]     stbuf_addr_any;</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineCov">       7372 :    logic [pt.DCCM_DATA_WIDTH-1:0] stbuf_data_any;</span></a>
<a name="249"><span class="lineNum">     249 </span><span class="lineCov">      49624 :    logic [pt.DCCM_ECC_WIDTH-1:0]  stbuf_ecc_any;</span></a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :    logic [pt.DCCM_DATA_WIDTH-1:0] sec_data_lo_r_ff, sec_data_hi_r_ff;</span></a>
<a name="251"><span class="lineNum">     251 </span><span class="lineCov">      49624 :    logic [pt.DCCM_ECC_WIDTH-1:0]  sec_data_ecc_hi_r_ff, sec_data_ecc_lo_r_ff;</span></a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span><span class="lineCov">     607118 :    logic                          lsu_cmpen_m;</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineCov">       4882 :    logic [pt.DCCM_DATA_WIDTH-1:0] stbuf_fwddata_hi_m;</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineCov">       4882 :    logic [pt.DCCM_DATA_WIDTH-1:0] stbuf_fwddata_lo_m;</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineCov">       4300 :    logic [pt.DCCM_BYTE_WIDTH-1:0] stbuf_fwdbyteen_hi_m;</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineCov">       4300 :    logic [pt.DCCM_BYTE_WIDTH-1:0] stbuf_fwdbyteen_lo_m;</span></a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span><span class="lineCov">     260730 :    logic        lsu_stbuf_commit_any;</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineCov">     256526 :    logic        lsu_stbuf_empty_any;   // This is for blocking loads</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineCov">       9990 :    logic        lsu_stbuf_full_any;</span></a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span>            :     // Bus signals</a>
<a name="264"><span class="lineNum">     264 </span><span class="lineCov">    1361825 :    logic        lsu_busreq_r;</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineCov">     621808 :    logic        lsu_bus_buffer_pend_any;</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineCov">     941147 :    logic        lsu_bus_buffer_empty_any;</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineCov">      33358 :    logic        lsu_bus_buffer_full_any;</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineCov">    1369178 :    logic        lsu_busreq_m;</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineCov">        164 :    logic [31:0] bus_read_data_m;</span></a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span><span class="lineCov">      15822 :    logic        flush_m_up, flush_r;</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineCov">      13490 :    logic        is_sideeffects_m;</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineCov">          4 :    logic [2:0]  dma_mem_tag_d, dma_mem_tag_m;</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineCov">     256848 :    logic        ldst_nodma_mtor;</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :    logic        dma_dccm_wen, dma_pic_wen;</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :    logic [31:0] dma_dccm_wdata_lo, dma_dccm_wdata_hi;</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :    logic [pt.DCCM_ECC_WIDTH-1:0] dma_dccm_wdata_ecc_lo, dma_dccm_wdata_ecc_hi;</span></a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            :    // Clocks</a>
<a name="280"><span class="lineNum">     280 </span><span class="lineCov">     877147 :    logic        lsu_busm_clken;</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineCov">    1705785 :    logic        lsu_bus_obuf_c1_clken;</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineCov">   79593483 :    logic        lsu_c1_m_clk, lsu_c1_r_clk;</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineCov">   79593483 :    logic        lsu_c2_m_clk, lsu_c2_r_clk;</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineCov">   79593483 :    logic        lsu_store_c1_m_clk, lsu_store_c1_r_clk;</span></a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span><span class="lineCov">   79593483 :    logic        lsu_stbuf_c1_clk;</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineCov">    1005304 :    logic        lsu_bus_ibuf_c1_clk, lsu_bus_obuf_c1_clk, lsu_bus_buf_c1_clk;</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineCov">    1005280 :    logic        lsu_busm_clk;</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineCov">   79593483 :    logic        lsu_free_c2_clk;</span></a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span><span class="lineCov">      18870 :    logic        lsu_raw_fwd_lo_m, lsu_raw_fwd_hi_m;</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineCov">      18866 :    logic        lsu_raw_fwd_lo_r, lsu_raw_fwd_hi_r;</span></a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span>            :    assign       lsu_raw_fwd_lo_m = (|stbuf_fwdbyteen_lo_m[pt.DCCM_BYTE_WIDTH-1:0]);</a>
<a name="295"><span class="lineNum">     295 </span>            :    assign       lsu_raw_fwd_hi_m = (|stbuf_fwdbyteen_hi_m[pt.DCCM_BYTE_WIDTH-1:0]);</a>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<a name="297"><span class="lineNum">     297 </span>            :    el2_lsu_lsc_ctl #(.pt(pt)) lsu_lsc_ctl (.*);</a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span>            :    // block stores in decode  - for either bus or stbuf reasons</a>
<a name="300"><span class="lineNum">     300 </span>            :    assign lsu_store_stall_any = lsu_stbuf_full_any | lsu_bus_buffer_full_any | ld_single_ecc_error_r_ff;</a>
<a name="301"><span class="lineNum">     301 </span>            :    assign lsu_load_stall_any = lsu_bus_buffer_full_any | ld_single_ecc_error_r_ff;</a>
<a name="302"><span class="lineNum">     302 </span>            :    assign lsu_fastint_stall_any = ld_single_ecc_error_r;    // Stall the fastint in decode-1 stage</a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span>            :    // Ready to accept dma trxns</a>
<a name="305"><span class="lineNum">     305 </span>            :    // There can't be any inpipe forwarding from non-dma packet to dma packet since they can be flushed so we can't have st in r when dma is in m</a>
<a name="306"><span class="lineNum">     306 </span>            :    assign dma_mem_tag_d[2:0]   = dma_mem_tag[2:0];</a>
<a name="307"><span class="lineNum">     307 </span>            :    assign ldst_nodma_mtor = (lsu_pkt_m.valid &amp; ~lsu_pkt_m.dma &amp; (addr_in_dccm_m | addr_in_pic_m) &amp; lsu_pkt_m.store);</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span>            :    assign dccm_ready = ~(dec_lsu_valid_raw_d | ldst_nodma_mtor | ld_single_ecc_error_r_ff);</a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span>            :    assign dma_dccm_wen = dma_dccm_req &amp; dma_mem_write &amp; addr_in_dccm_d &amp; dma_mem_sz[1];   // Perform DMA writes only for word/dword</a>
<a name="312"><span class="lineNum">     312 </span>            :    assign dma_pic_wen  = dma_dccm_req &amp; dma_mem_write &amp; addr_in_pic_d;</a>
<a name="313"><span class="lineNum">     313 </span>            :    assign {dma_dccm_wdata_hi[31:0], dma_dccm_wdata_lo[31:0]} = 64'(dma_mem_wdata[63:0] &gt;&gt; {dma_mem_addr[2:0], 3'b000});   // Shift the dma data to lower bits to make it consistent to lsu stores</a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span>            : </a>
<a name="316"><span class="lineNum">     316 </span>            :    // Generate per cycle flush signals</a>
<a name="317"><span class="lineNum">     317 </span>            :    assign flush_m_up = dec_tlu_flush_lower_r;</a>
<a name="318"><span class="lineNum">     318 </span>            :    assign flush_r    = dec_tlu_i0_kill_writeb_r;</a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span>            :    // lsu idle</a>
<a name="321"><span class="lineNum">     321 </span>            :    // lsu halt idle. This is used for entering the halt mode. Also, DMA accesses are allowed during fence.</a>
<a name="322"><span class="lineNum">     322 </span>            :    // Indicates non-idle if there is a instruction valid in d-r or read/write buffers are non-empty since they can come with error</a>
<a name="323"><span class="lineNum">     323 </span>            :    // Store buffer now have only non-dma dccm stores</a>
<a name="324"><span class="lineNum">     324 </span>            :    // stbuf_empty not needed since it has only dccm stores</a>
<a name="325"><span class="lineNum">     325 </span>            :    assign lsu_idle_any = ~((lsu_pkt_m.valid &amp; ~lsu_pkt_m.dma) |</a>
<a name="326"><span class="lineNum">     326 </span>            :                                                       (lsu_pkt_r.valid &amp; ~lsu_pkt_r.dma)) &amp;</a>
<a name="327"><span class="lineNum">     327 </span>            :                                                       lsu_bus_buffer_empty_any;</a>
<a name="328"><span class="lineNum">     328 </span>            : </a>
<a name="329"><span class="lineNum">     329 </span>            :    assign lsu_active = (lsu_pkt_m.valid | lsu_pkt_r.valid | ld_single_ecc_error_r_ff) | ~lsu_bus_buffer_empty_any;  // This includes DMA. Used for gating top clock</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span>            :    // Instantiate the store buffer</a>
<a name="332"><span class="lineNum">     332 </span>            :    assign store_stbuf_reqvld_r = lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; addr_in_dccm_r &amp; ~flush_r &amp; (~lsu_pkt_r.dma | ((lsu_pkt_r.by | lsu_pkt_r.half) &amp; ~lsu_double_ecc_error_r));</a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span>            :    // Disable Forwarding for now</a>
<a name="335"><span class="lineNum">     335 </span>            :    assign lsu_cmpen_m = lsu_pkt_m.valid &amp; (lsu_pkt_m.load | lsu_pkt_m.store) &amp; (addr_in_dccm_m | addr_in_pic_m);</a>
<a name="336"><span class="lineNum">     336 </span>            : </a>
<a name="337"><span class="lineNum">     337 </span>            :    // Bus signals</a>
<a name="338"><span class="lineNum">     338 </span>            :    assign lsu_busreq_m = lsu_pkt_m.valid &amp; ((lsu_pkt_m.load | lsu_pkt_m.store) &amp; addr_external_m) &amp; ~flush_m_up &amp; ~lsu_exc_m &amp; ~lsu_pkt_m.fast_int;</a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span>            :    // Dual signals</a>
<a name="341"><span class="lineNum">     341 </span>            :    assign ldst_dual_d  = (lsu_addr_d[2] != end_addr_d[2]);</a>
<a name="342"><span class="lineNum">     342 </span>            :    assign ldst_dual_m  = (lsu_addr_m[2] != end_addr_m[2]);</a>
<a name="343"><span class="lineNum">     343 </span>            :    assign ldst_dual_r  = (lsu_addr_r[2] != end_addr_r[2]);</a>
<a name="344"><span class="lineNum">     344 </span>            : </a>
<a name="345"><span class="lineNum">     345 </span>            :    // PMU signals</a>
<a name="346"><span class="lineNum">     346 </span>            :    assign lsu_pmu_misaligned_m     = lsu_pkt_m.valid &amp; ((lsu_pkt_m.half &amp; lsu_addr_m[0]) | (lsu_pkt_m.word &amp; (|lsu_addr_m[1:0])));</a>
<a name="347"><span class="lineNum">     347 </span>            :    assign lsu_pmu_load_external_m  = lsu_pkt_m.valid &amp; lsu_pkt_m.load &amp; addr_external_m;</a>
<a name="348"><span class="lineNum">     348 </span>            :    assign lsu_pmu_store_external_m = lsu_pkt_m.valid &amp; lsu_pkt_m.store &amp; addr_external_m;</a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span>            :    el2_lsu_dccm_ctl #(.pt(pt)) dccm_ctl (</a>
<a name="351"><span class="lineNum">     351 </span>            :       .lsu_addr_d(lsu_addr_d[31:0]),</a>
<a name="352"><span class="lineNum">     352 </span>            :       .end_addr_d(end_addr_d[pt.DCCM_BITS-1:0]),</a>
<a name="353"><span class="lineNum">     353 </span>            :       .lsu_addr_m(lsu_addr_m[pt.DCCM_BITS-1:0]),</a>
<a name="354"><span class="lineNum">     354 </span>            :       .lsu_addr_r(lsu_addr_r[31:0]),</a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span>            :       .end_addr_m(end_addr_m[pt.DCCM_BITS-1:0]),</a>
<a name="357"><span class="lineNum">     357 </span>            :       .end_addr_r(end_addr_r[pt.DCCM_BITS-1:0]),</a>
<a name="358"><span class="lineNum">     358 </span>            :       .*</a>
<a name="359"><span class="lineNum">     359 </span>            :    );</a>
<a name="360"><span class="lineNum">     360 </span>            : </a>
<a name="361"><span class="lineNum">     361 </span>            :    el2_lsu_stbuf #(.pt(pt)) stbuf (</a>
<a name="362"><span class="lineNum">     362 </span>            :       .lsu_addr_d(lsu_addr_d[pt.LSU_SB_BITS-1:0]),</a>
<a name="363"><span class="lineNum">     363 </span>            :       .end_addr_d(end_addr_d[pt.LSU_SB_BITS-1:0]),</a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span>            :       .*</a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span>            :    );</a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span>            :    el2_lsu_ecc #(.pt(pt)) ecc (</a>
<a name="370"><span class="lineNum">     370 </span>            :       .lsu_addr_r(lsu_addr_r[pt.DCCM_BITS-1:0]),</a>
<a name="371"><span class="lineNum">     371 </span>            :       .end_addr_r(end_addr_r[pt.DCCM_BITS-1:0]),</a>
<a name="372"><span class="lineNum">     372 </span>            :       .lsu_addr_m(lsu_addr_m[pt.DCCM_BITS-1:0]),</a>
<a name="373"><span class="lineNum">     373 </span>            :       .end_addr_m(end_addr_m[pt.DCCM_BITS-1:0]),</a>
<a name="374"><span class="lineNum">     374 </span>            :       .*</a>
<a name="375"><span class="lineNum">     375 </span>            :    );</a>
<a name="376"><span class="lineNum">     376 </span>            : </a>
<a name="377"><span class="lineNum">     377 </span>            :    el2_lsu_trigger #(.pt(pt)) trigger (</a>
<a name="378"><span class="lineNum">     378 </span>            :       .store_data_m(store_data_m[31:0]),</a>
<a name="379"><span class="lineNum">     379 </span>            :       .*</a>
<a name="380"><span class="lineNum">     380 </span>            :    );</a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span>            :    // Clk domain</a>
<a name="383"><span class="lineNum">     383 </span>            :    el2_lsu_clkdomain #(.pt(pt)) clkdomain (.*);</a>
<a name="384"><span class="lineNum">     384 </span>            : </a>
<a name="385"><span class="lineNum">     385 </span>            :    // Bus interface</a>
<a name="386"><span class="lineNum">     386 </span>            :    el2_lsu_bus_intf #(.pt(pt)) bus_intf (</a>
<a name="387"><span class="lineNum">     387 </span>            :       .lsu_addr_m(lsu_addr_m[31:0] &amp; {32{addr_external_m &amp; lsu_pkt_m.valid}}),</a>
<a name="388"><span class="lineNum">     388 </span>            :       .lsu_addr_r(lsu_addr_r[31:0] &amp; {32{lsu_busreq_r}}),</a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span>            :       .end_addr_m(end_addr_m[31:0] &amp; {32{addr_external_m &amp; lsu_pkt_m.valid}}),</a>
<a name="391"><span class="lineNum">     391 </span>            :       .end_addr_r(end_addr_r[31:0] &amp; {32{lsu_busreq_r}}),</a>
<a name="392"><span class="lineNum">     392 </span>            : </a>
<a name="393"><span class="lineNum">     393 </span>            :       .store_data_r(store_data_r[31:0] &amp; {32{lsu_busreq_r}}),</a>
<a name="394"><span class="lineNum">     394 </span>            :       .*</a>
<a name="395"><span class="lineNum">     395 </span>            :    );</a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span>            :    //Flops</a>
<a name="398"><span class="lineNum">     398 </span>            :    rvdff #(3) dma_mem_tag_mff     (.*, .din(dma_mem_tag_d[2:0]), .dout(dma_mem_tag_m[2:0]), .clk(lsu_c1_m_clk));</a>
<a name="399"><span class="lineNum">     399 </span>            :    rvdff #(2) lsu_raw_fwd_r_ff    (.*, .din({lsu_raw_fwd_hi_m, lsu_raw_fwd_lo_m}),     .dout({lsu_raw_fwd_hi_r, lsu_raw_fwd_lo_r}),     .clk(lsu_c2_r_clk));</a>
<a name="400"><span class="lineNum">     400 </span>            : </a>
<a name="401"><span class="lineNum">     401 </span>            : `ifdef RV_ASSERT_ON</a>
<a name="402"><span class="lineNum">     402 </span>            :    logic [1:0] store_data_bypass_sel;</a>
<a name="403"><span class="lineNum">     403 </span>            :    assign store_data_bypass_sel[1:0] =  {lsu_p.store_data_bypass_d, lsu_p.store_data_bypass_m};</a>
<a name="404"><span class="lineNum">     404 </span>            : </a>
<a name="405"><span class="lineNum">     405 </span>            :    property exception_no_lsu_flush;</a>
<a name="406"><span class="lineNum">     406 </span>            :       @(posedge clk)  disable iff(~rst_l) lsu_lsc_ctl.lsu_error_pkt_m.exc_valid |-&gt; ##[1:2] (flush_r );</a>
<a name="407"><span class="lineNum">     407 </span>            :    endproperty</a>
<a name="408"><span class="lineNum">     408 </span>            :    assert_exception_no_lsu_flush: assert property (exception_no_lsu_flush) else</a>
<a name="409"><span class="lineNum">     409 </span>            :       $display(&quot;No flush within 2 cycles of exception&quot;);</a>
<a name="410"><span class="lineNum">     410 </span>            : </a>
<a name="411"><span class="lineNum">     411 </span>            :    // offset should be zero for fast interrupt</a>
<a name="412"><span class="lineNum">     412 </span>            :    property offset_0_fastint;</a>
<a name="413"><span class="lineNum">     413 </span>            :       @(posedge clk) disable iff(~rst_l) (lsu_p.valid &amp; lsu_p.fast_int) |-&gt; (dec_lsu_offset_d[11:0] == 12'b0);</a>
<a name="414"><span class="lineNum">     414 </span>            :    endproperty</a>
<a name="415"><span class="lineNum">     415 </span>            :    assert_offset_0_fastint: assert property (offset_0_fastint) else</a>
<a name="416"><span class="lineNum">     416 </span>            :       $display(&quot;dec_tlu_offset_d not zero for fast interrupt redirect&quot;);</a>
<a name="417"><span class="lineNum">     417 </span>            : </a>
<a name="418"><span class="lineNum">     418 </span>            :    // DMA req should assert dccm rden/wren</a>
<a name="419"><span class="lineNum">     419 </span>            :    property dmareq_dccm_wren_or_rden;</a>
<a name="420"><span class="lineNum">     420 </span>            :       @(posedge clk) disable iff(~rst_l) dma_dccm_req |-&gt; (dccm_rden | dccm_wren | addr_in_pic_d);</a>
<a name="421"><span class="lineNum">     421 </span>            :    endproperty</a>
<a name="422"><span class="lineNum">     422 </span>            :    assert_dmareq_dccm_wren_or_rden: assert property(dmareq_dccm_wren_or_rden) else</a>
<a name="423"><span class="lineNum">     423 </span>            :       $display(&quot;dccm rden or wren not asserted during DMA request&quot;);</a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span>            :    // fastint_stall should cause load/store stall next cycle</a>
<a name="426"><span class="lineNum">     426 </span>            :    property fastint_stall_imply_loadstore_stall;</a>
<a name="427"><span class="lineNum">     427 </span>            :       @(posedge clk) disable iff(~rst_l) (lsu_fastint_stall_any &amp; (lsu_commit_r | lsu_pkt_r.dma)) |-&gt; ##1 ((lsu_load_stall_any | lsu_store_stall_any) | ~ld_single_ecc_error_r_ff);</a>
<a name="428"><span class="lineNum">     428 </span>            :    endproperty</a>
<a name="429"><span class="lineNum">     429 </span>            :    assert_fastint_stall_imply_loadstore_stall: assert property (fastint_stall_imply_loadstore_stall) else</a>
<a name="430"><span class="lineNum">     430 </span>            :       $display(&quot;fastint_stall should be followed by lsu_load/store_stall_any&quot;);</a>
<a name="431"><span class="lineNum">     431 </span>            : </a>
<a name="432"><span class="lineNum">     432 </span>            :    // Single ECC error implies rfnpc flush</a>
<a name="433"><span class="lineNum">     433 </span>            :    property single_ecc_error_rfnpc_flush;</a>
<a name="434"><span class="lineNum">     434 </span>            :       @(posedge clk) disable iff(~rst_l) (lsu_error_pkt_r.single_ecc_error &amp; lsu_pkt_r.load) |=&gt; ~lsu_commit_r;</a>
<a name="435"><span class="lineNum">     435 </span>            :    endproperty</a>
<a name="436"><span class="lineNum">     436 </span>            :    assert_single_ecc_error_rfnpc_flush: assert property (single_ecc_error_rfnpc_flush) else</a>
<a name="437"><span class="lineNum">     437 </span>            :      $display(&quot;LSU commit next cycle after single ecc error&quot;);</a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span>            : `endif</a>
<a name="440"><span class="lineNum">     440 </span>            : </a>
<a name="441"><span class="lineNum">     441 </span>            : endmodule // el2_lsu</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
