{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@271:281@HdlIdDef", "reg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = CYCLIC ? 1'b1 : 1'b0;\nwire up_dma_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\nwire [ID_WIDTH-1:0] dest_request_id;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@268:278", "reg [3:0] up_transfer_done_bitmap = 4'b0;\nreg       up_axis_xlast = 1'b1;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = CYCLIC ? 1'b1 : 1'b0;\nwire up_dma_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@267:277", "reg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\nreg       up_axis_xlast = 1'b1;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = CYCLIC ? 1'b1 : 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@273:283", "reg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = CYCLIC ? 1'b1 : 1'b0;\nwire up_dma_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_id;\nwire [ID_WIDTH-1:0] dest_address_id;\n"], ["hdl/library/axi_dmac/axi_dmac.v@269:279", "reg       up_axis_xlast = 1'b1;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = CYCLIC ? 1'b1 : 1'b0;\nwire up_dma_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n"], ["hdl/library/axi_dmac/axi_dmac.v@272:282", "reg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = CYCLIC ? 1'b1 : 1'b0;\nwire up_dma_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_id;\n"], ["hdl/library/axi_dmac/axi_dmac.v@266:276", "reg [1:0] up_transfer_id = 2'b0;\nreg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\nreg       up_axis_xlast = 1'b1;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\n"], ["hdl/library/axi_dmac/axi_dmac.v@270:280", "\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = CYCLIC ? 1'b1 : 1'b0;\nwire up_dma_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\n"]], "Diff Content": {"Delete": [[276, "reg [DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\n"]], "Add": [[276, "wire [DMA_LENGTH_WIDTH-1:0] up_dma_y_length_s;\n"], [276, "wire [DMA_LENGTH_WIDTH-1:0] up_dma_src_stride_s;\n"], [276, "wire [DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride_s;\n"]]}}