5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (nand1.vcd) 2 -o (nand1.cdd) 2 -v (nand1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 nand1.v 8 28 1 
2 1 13 13 13 100010 2 1 100c 0 0 1 1 c
2 2 13 13 13 b000b 1 1 1004 0 0 1 1 b
2 3 13 13 13 b0010 2 a 1188 1 2 1 18 0 1 1 1 0 0
2 4 13 13 13 70007 0 1 1410 0 0 1 1 a
2 5 13 13 13 70010 2 35 a 3 4
1 a 1 10 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 11 70005 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 11 70008 1 0 0 0 1 17 0 1 0 1 0 0
4 5 f 5 5 5
3 1 main.u$0 "main.u$0" 0 nand1.v 15 26 1 
