
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.138413                       # Number of seconds simulated
sim_ticks                                138412518000                       # Number of ticks simulated
final_tick                               138412518000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128259                       # Simulator instruction rate (inst/s)
host_op_rate                                   128263                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43552664                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653220                       # Number of bytes of host memory used
host_seconds                                  3178.05                       # Real time elapsed on the host
sim_insts                                   407614917                       # Number of instructions simulated
sim_ops                                     407626374                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           25408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              43328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 677                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             183567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              85541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         43927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                313035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        183567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           183567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            183567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             85541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        43927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               313035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         677                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       677                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  43328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   43328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  138412423500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   677                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    297.718519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.474490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.221394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           51     37.78%     37.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           33     24.44%     62.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           16     11.85%     74.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      4.44%     78.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      4.44%     82.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      2.22%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.96%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.48%     89.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14     10.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          135                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     28524007                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                41217757                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3385000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42132.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60882.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      531                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  204449665.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   578340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   284625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2977380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         9219600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              6173670                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               555840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        21550560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        11530560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      33199067760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            33251938335                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.237940                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         138397432507                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1093000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3924000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 138320244750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     30027250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       9994743                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     47234257                       # Time in different power states
system.mem_ctrls_1.actEnergy                   464100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   227700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1856400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         21512400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              6958560                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1461600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        43032150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        31779360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      33177992640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            33285284910                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.478861                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         138393402250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3079000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       9166000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 138216325000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     82759250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       6808000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     94380750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                35876992                       # Number of BP lookups
system.cpu.branchPred.condPredicted          35663459                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3946748                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             30899332                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                30887266                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.960951                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   54051                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             579                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                380                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              199                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.cpu.branchPred.allExpertsWrong         1342516                       # Number of times all experts voted incorrectly.
system.cpu.branchPred.allExpertsRight        15449221                       # Number of times all experts voted correctly.
system.cpu.branchPred.lowWeightExpertsWon       335985                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu.branchPred.oneCorrectExpert        1932568                       # Number of times when there is a single correct expert on a mispredict.
system.cpu.branchPred.twoCorrectExpert         671011                       # Number of times when there are two correct experts on a mispredict.
system.cpu.branchPred.threeCorrectExpert            0                       # Number of times when there are three correct experts on a mispredict.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    138412518000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        276825037                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3954388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      559078495                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    35876992                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           30941697                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     268884251                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 7896866                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          455                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 152893506                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   242                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          276787556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.020078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.021872                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7996082      2.89%      2.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                117802763     42.56%     45.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 11636470      4.20%     49.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                139352241     50.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            276787556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.129602                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.019610                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  9951845                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10256164                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 248618589                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4012716                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3948242                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             28814514                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   194                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              533759935                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              17065506                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                3948242                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21960575                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9810502                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11422                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 240605179                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                451636                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              517531074                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               8833287                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                312223                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                   6687                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              608                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           541796481                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             637096167                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        538965594                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             7847                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             425877343                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                115919138                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                456                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            328                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    662404                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            165651995                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            39704957                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          38594917                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                4                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  506819290                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 329                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 478821971                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            983421                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        99193244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     65694660                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            101                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     276787556                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.729926                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.007139                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            43978401     15.89%     15.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            54768489     19.79%     35.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           111212675     40.18%     75.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            65683929     23.73%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1143965      0.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  97      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       276787556                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                11361788     14.93%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      4      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    102      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     14.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               59553735     78.26%     93.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5181889      6.81%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               203      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             283641584     59.24%     59.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               151518      0.03%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  511      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  908      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  812      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 707      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            159039220     33.21%     92.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            35986506      7.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              478821971                       # Type of FU issued
system.cpu.iq.rate                           1.729692                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    76097518                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.158927                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1311498645                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         606007505                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    464592865                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              554911737                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         56341185                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     32514931                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       788740                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2175                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      7649498                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          108                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3948242                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 9756031                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    23                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           506820144                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             165651995                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             39704957                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                328                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    23                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2175                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2800384                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1156828                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3957212                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             469658899                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             153413951                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9163072                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           525                       # number of nop insts executed
system.cpu.iew.exec_refs                    188725670                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 27107190                       # Number of branches executed
system.cpu.iew.exec_stores                   35311719                       # Number of stores executed
system.cpu.iew.exec_rate                     1.696591                       # Inst execution rate
system.cpu.iew.wb_sent                      466925419                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     464598019                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 399740201                       # num instructions producing a value
system.cpu.iew.wb_consumers                 453639970                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.678309                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.881184                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        92040204                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3946557                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    263083283                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.549421                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.222588                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    131746092     50.08%     50.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     59862687     22.75%     72.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5320199      2.02%     74.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6572420      2.50%     77.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     23820007      9.05%     86.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      8034889      3.05%     89.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     16167930      6.15%     95.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      7528196      2.86%     98.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4030863      1.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    263083283                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            407615217                       # Number of instructions committed
system.cpu.commit.committedOps              407626674                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      165192523                       # Number of memory references committed
system.cpu.commit.loads                     133137064                       # Number of loads committed
system.cpu.commit.membars                         216                       # Number of memory barriers committed
system.cpu.commit.branches                   25363647                       # Number of branches committed
system.cpu.commit.vec_insts                      5148                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 382368511                       # Number of committed integer instructions.
system.cpu.commit.function_calls                51392                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        242280510     59.44%     59.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          150503      0.04%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             511      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             908      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            707      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       133137064     32.66%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       32055459      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         407626674                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4030863                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    758719155                       # The number of ROB reads
system.cpu.rob.rob_writes                  1013038050                       # The number of ROB writes
system.cpu.timesIdled                             306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           37481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   407614917                       # Number of Instructions Simulated
system.cpu.committedOps                     407626374                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.679134                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.679134                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.472464                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.472464                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                480101060                       # number of integer regfile reads
system.cpu.int_regfile_writes               404559051                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6576                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3444                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  80750763                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 83069523                       # number of cc regfile writes
system.cpu.misc_regfile_reads               413235123                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 2                       # number of replacements
system.cpu.dcache.tags.tagsinuse           228.782608                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           129127709                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               253                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          510386.201581                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   228.782608                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.223421                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.223421                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.245117                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         258257041                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        258257041                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     97072572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        97072572                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     32054707                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       32054707                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          215                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          215                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     129127279                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        129127279                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    129127279                       # number of overall hits
system.cpu.dcache.overall_hits::total       129127279                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           142                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          541                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          541                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          683                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            683                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          683                       # number of overall misses
system.cpu.dcache.overall_misses::total           683                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     11637500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11637500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     33992469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33992469                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       182500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       182500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     45629969                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45629969                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     45629969                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45629969                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     97072714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     97072714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     32055248                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     32055248                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    129127962                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    129127962                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    129127962                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    129127962                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81954.225352                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81954.225352                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62832.659889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62832.659889                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        91250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        91250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 66808.153734                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66808.153734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 66808.153734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66808.153734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1783                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              36                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    49.527778                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          392                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          392                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          431                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          431                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          252                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9327500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9327500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     11453469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11453469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     20780969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20780969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     20780969                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20780969                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.004608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 90558.252427                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90558.252427                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76868.919463                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76868.919463                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       103000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       103000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82464.162698                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82464.162698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82464.162698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82464.162698                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                75                       # number of replacements
system.cpu.icache.tags.tagsinuse           300.107182                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           152892998                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               408                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          374737.740196                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   300.107182                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.586147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.586147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         305787420                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        305787420                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    152892998                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       152892998                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     152892998                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        152892998                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    152892998                       # number of overall hits
system.cpu.icache.overall_hits::total       152892998                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          508                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           508                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          508                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            508                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          508                       # number of overall misses
system.cpu.icache.overall_misses::total           508                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     40197487                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40197487                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     40197487                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40197487                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     40197487                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40197487                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    152893506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    152893506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    152893506                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    152893506                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    152893506                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    152893506                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79128.911417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79128.911417                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79128.911417                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79128.911417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79128.911417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79128.911417                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13762                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               118                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   116.627119                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           75                       # number of writebacks
system.cpu.icache.writebacks::total                75                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           99                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          409                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          409                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          409                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          409                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     33610989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33610989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     33610989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33610989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     33610989                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33610989                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 82178.457213                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82178.457213                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 82178.457213                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82178.457213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 82178.457213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82178.457213                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              489                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 507                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    29                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    54.934644                       # Cycle average of tags in use
system.l2.tags.total_refs                           9                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        91                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.098901                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       35.786005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    19.148639                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001676                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000854                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.001923                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6057                       # Number of tag accesses
system.l2.tags.data_accesses                     6057                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           74                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               74                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    59                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 4                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    63                       # number of demand (read+write) hits
system.l2.demand_hits::total                       74                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   11                       # number of overall hits
system.l2.overall_hits::cpu.data                   63                       # number of overall hits
system.l2.overall_hits::total                      74                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               90                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  90                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              398                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             100                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 398                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 190                       # number of demand (read+write) misses
system.l2.demand_misses::total                    588                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                398                       # number of overall misses
system.l2.overall_misses::cpu.data                190                       # number of overall misses
system.l2.overall_misses::total                   588                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     10821000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10821000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     33120500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33120500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      9245500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9245500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      33120500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      20066500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         53187000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     33120500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     20066500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        53187000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           74                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           74                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               409                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               253                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  662                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              409                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              253                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 662                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.604027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.604027                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.973105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973105                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.961538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.961538                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.973105                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.750988                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.888218                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.973105                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.750988                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.888218                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 120233.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 120233.333333                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83217.336683                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83217.336683                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data        92455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        92455                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83217.336683                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 105613.157895                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90454.081633                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83217.336683                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 105613.157895                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90454.081633                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          116                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            116                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           89                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             89                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          398                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           96                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               583                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              699                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     16508611                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     16508611                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     10271500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10271500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     30738500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30738500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      8329000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8329000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     30738500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     18600500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     49339000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     30738500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     18600500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     16508611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     65847611                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.597315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.597315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.973105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.923077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.973105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.731225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.880665                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.973105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.731225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.055891                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 142315.612069                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 142315.612069                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 115410.112360                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115410.112360                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77232.412060                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77232.412060                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 86760.416667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86760.416667                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77232.412060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 100543.243243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84629.502573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77232.412060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 100543.243243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 142315.612069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94202.590844                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           677                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                588                       # Transaction distribution
system.membus.trans_dist::ReadExReq                89                       # Transaction distribution
system.membus.trans_dist::ReadExResp               89                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           588                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        43328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   43328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               677                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     677    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 677                       # Request fanout histogram
system.membus.reqLayer0.occupancy              847160                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3579007                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          739                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           89                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 138412518000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               512                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           77                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           409                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          104                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        30912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        16320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  47232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             156                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              818                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.044010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.205242                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    782     95.60%     95.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      4.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                818                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             446500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            612000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            379999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
