INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.srcs/sources_1/new/decode_components.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.srcs/sources_1/new/execute_components.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.srcs/sources_1/new/fetch_components.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.srcs/sources_1/new/memory_components.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.srcs/sources_1/new/riscv_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.srcs/sim_1/new/tb_riscv_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
