#BLIF generated by VPR  from post-place-and-route implementation
.model accumulator
.inputs clk reset subtract_i A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7] A[8] A[9] A[10] A[11] A[12] A[13] A[14] A[15] A[16] A[17] A[18] A[19] 
.outputs P[0] P[1] P[2] P[3] P[4] P[5] P[6] P[7] P[8] P[9] P[10] P[11] P[12] P[13] P[14] P[15] P[16] P[17] P[18] P[19] P[20] P[21] P[22] P[23] P[24] P[25] P[26] P[27] P[28] P[29] P[30] P[31] P[32] P[33] P[34] P[35] P[36] P[37] 

#IO assignments
.names P[0]_input_0_0 P[0]
1 1
.names P[1]_input_0_0 P[1]
1 1
.names P[2]_input_0_0 P[2]
1 1
.names P[3]_input_0_0 P[3]
1 1
.names P[4]_input_0_0 P[4]
1 1
.names P[5]_input_0_0 P[5]
1 1
.names P[6]_input_0_0 P[6]
1 1
.names P[7]_input_0_0 P[7]
1 1
.names P[8]_input_0_0 P[8]
1 1
.names P[9]_input_0_0 P[9]
1 1
.names P[10]_input_0_0 P[10]
1 1
.names P[11]_input_0_0 P[11]
1 1
.names P[12]_input_0_0 P[12]
1 1
.names P[13]_input_0_0 P[13]
1 1
.names P[14]_input_0_0 P[14]
1 1
.names P[15]_input_0_0 P[15]
1 1
.names P[16]_input_0_0 P[16]
1 1
.names P[17]_input_0_0 P[17]
1 1
.names P[18]_input_0_0 P[18]
1 1
.names P[19]_input_0_0 P[19]
1 1
.names P[20]_input_0_0 P[20]
1 1
.names P[21]_input_0_0 P[21]
1 1
.names P[22]_input_0_0 P[22]
1 1
.names P[23]_input_0_0 P[23]
1 1
.names P[24]_input_0_0 P[24]
1 1
.names P[25]_input_0_0 P[25]
1 1
.names P[26]_input_0_0 P[26]
1 1
.names P[27]_input_0_0 P[27]
1 1
.names P[28]_input_0_0 P[28]
1 1
.names P[29]_input_0_0 P[29]
1 1
.names P[30]_input_0_0 P[30]
1 1
.names P[31]_input_0_0 P[31]
1 1
.names P[32]_input_0_0 P[32]
1 1
.names P[33]_input_0_0 P[33]
1 1
.names P[34]_input_0_0 P[34]
1 1
.names P[35]_input_0_0 P[35]
1 1
.names P[36]_input_0_0 P[36]
1 1
.names P[37]_input_0_0 P[37]
1 1
.names clk clk_output_0_0
1 1
.names reset reset_output_0_0
1 1
.names subtract_i subtract_i_output_0_0
1 1
.names A[0] A[0]_output_0_0
1 1
.names A[1] A[1]_output_0_0
1 1
.names A[2] A[2]_output_0_0
1 1
.names A[3] A[3]_output_0_0
1 1
.names A[4] A[4]_output_0_0
1 1
.names A[5] A[5]_output_0_0
1 1
.names A[6] A[6]_output_0_0
1 1
.names A[7] A[7]_output_0_0
1 1
.names A[8] A[8]_output_0_0
1 1
.names A[9] A[9]_output_0_0
1 1
.names A[10] A[10]_output_0_0
1 1
.names A[11] A[11]_output_0_0
1 1
.names A[12] A[12]_output_0_0
1 1
.names A[13] A[13]_output_0_0
1 1
.names A[14] A[14]_output_0_0
1 1
.names A[15] A[15]_output_0_0
1 1
.names A[16] A[16]_output_0_0
1 1
.names A[17] A[17]_output_0_0
1 1
.names A[18] A[18]_output_0_0
1 1
.names A[19] A[19]_output_0_0
1 1

#Interconnect
.names clk_output_0_0 dffre_P[34]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[35]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[32]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[33]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[37]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[36]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_i1[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_P[11]_clock_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li34_li34_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li35_li35_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li32_li32_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li33_li33_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li37_li37_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li38_li38_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li39_li39_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li41_li41_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li40_li40_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li03_li03_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li42_li42_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li36_li36_input_0_1
1 1
.names reset_output_0_0 lut_$abc$3053$li31_li31_input_0_1
1 1
.names reset_output_0_0 lut_$abc$3053$li44_li44_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li45_li45_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li46_li46_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li47_li47_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li09_li09_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li30_li30_input_0_1
1 1
.names reset_output_0_0 lut_$abc$3053$li28_li28_input_0_1
1 1
.names reset_output_0_0 lut_$abc$3053$li25_li25_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li23_li23_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li26_li26_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li29_li29_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li27_li27_input_0_3
1 1
.names reset_output_0_0 lut_$abc$3053$li24_li24_input_0_3
1 1
.names reset_output_0_0 lut_$abc$3053$li48_li48_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li49_li49_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li13_li13_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li50_li50_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li22_li22_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li53_li53_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li54_li54_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li55_li55_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li51_li51_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li52_li52_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li14_li14_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li21_li21_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li15_li15_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li16_li16_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li17_li17_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li18_li18_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li19_li19_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li20_li20_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li57_li57_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li00_li00_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li01_li01_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li43_li43_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li56_li56_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li02_li02_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li04_li04_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li06_li06_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li05_li05_input_0_2
1 1
.names reset_output_0_0 lut_$abc$3053$li12_li12_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li07_li07_input_0_0
1 1
.names reset_output_0_0 lut_$abc$3053$li08_li08_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li10_li10_input_0_4
1 1
.names reset_output_0_0 lut_$abc$3053$li11_li11_input_0_4
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_1
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_4
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_4
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_3
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_1
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_3
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_2
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_0
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_2
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_4
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_2
1 1
.names subtract_i_output_0_0 lut_$abc$5285$new_new_n233___input_0_5
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_1
1 1
.names subtract_i_output_0_0 lut_$abc$5285$new_new_n218___input_0_4
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_0
1 1
.names subtract_i_output_0_0 lut_$abc$5285$new_new_n228___input_0_0
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_5
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_4
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_4
1 1
.names subtract_i_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_0
1 1
.names A[0]_output_0_0 lut_$abc$3053$li38_li38_input_0_4
1 1
.names A[1]_output_0_0 lut_$abc$3053$li39_li39_input_0_1
1 1
.names A[2]_output_0_0 lut_$abc$3053$li40_li40_input_0_4
1 1
.names A[3]_output_0_0 lut_$abc$3053$li41_li41_input_0_0
1 1
.names A[4]_output_0_0 lut_$abc$3053$li42_li42_input_0_2
1 1
.names A[5]_output_0_0 lut_$abc$3053$li43_li43_input_0_4
1 1
.names A[6]_output_0_0 lut_$abc$3053$li44_li44_input_0_0
1 1
.names A[7]_output_0_0 lut_$abc$3053$li45_li45_input_0_4
1 1
.names A[8]_output_0_0 lut_$abc$3053$li46_li46_input_0_2
1 1
.names A[9]_output_0_0 lut_$abc$3053$li47_li47_input_0_2
1 1
.names A[10]_output_0_0 lut_$abc$3053$li48_li48_input_0_1
1 1
.names A[11]_output_0_0 lut_$abc$3053$li49_li49_input_0_0
1 1
.names A[12]_output_0_0 lut_$abc$3053$li50_li50_input_0_3
1 1
.names A[13]_output_0_0 lut_$abc$3053$li51_li51_input_0_0
1 1
.names A[14]_output_0_0 lut_$abc$3053$li52_li52_input_0_0
1 1
.names A[15]_output_0_0 lut_$abc$3053$li53_li53_input_0_3
1 1
.names A[16]_output_0_0 lut_$abc$3053$li54_li54_input_0_1
1 1
.names A[17]_output_0_0 lut_$abc$3053$li55_li55_input_0_2
1 1
.names A[18]_output_0_0 lut_$abc$3053$li56_li56_input_0_0
1 1
.names A[19]_output_0_0 lut_$abc$3053$li57_li57_input_0_3
1 1
.names dffre_P[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_input_0_2
1 1
.names dffre_P[0]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_1_0
1 1
.names dffre_P[0]_output_0_0 P[0]_input_0_0
1 1
.names dffre_P[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_3
1 1
.names dffre_P[1]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_1_0
1 1
.names dffre_P[1]_output_0_0 P[1]_input_0_0
1 1
.names dffre_P[2]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_1
1 1
.names dffre_P[2]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_1_0
1 1
.names dffre_P[2]_output_0_0 P[2]_input_0_0
1 1
.names dffre_P[3]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_1_0
1 1
.names dffre_P[3]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_5
1 1
.names dffre_P[3]_output_0_0 P[3]_input_0_0
1 1
.names dffre_P[4]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_1
1 1
.names dffre_P[4]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_1_0
1 1
.names dffre_P[4]_output_0_0 P[4]_input_0_0
1 1
.names dffre_P[5]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_3
1 1
.names dffre_P[5]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_1_0
1 1
.names dffre_P[5]_output_0_0 P[5]_input_0_0
1 1
.names dffre_P[6]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_0
1 1
.names dffre_P[6]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_1_0
1 1
.names dffre_P[6]_output_0_0 P[6]_input_0_0
1 1
.names dffre_P[7]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_0
1 1
.names dffre_P[7]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_1_0
1 1
.names dffre_P[7]_output_0_0 P[7]_input_0_0
1 1
.names dffre_P[8]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_3
1 1
.names dffre_P[8]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_1_0
1 1
.names dffre_P[8]_output_0_0 P[8]_input_0_0
1 1
.names dffre_P[9]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_1_0
1 1
.names dffre_P[9]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_4
1 1
.names dffre_P[9]_output_0_0 P[9]_input_0_0
1 1
.names dffre_P[10]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_4
1 1
.names dffre_P[10]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_1_0
1 1
.names dffre_P[10]_output_0_0 P[10]_input_0_0
1 1
.names dffre_P[11]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_3
1 1
.names dffre_P[11]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_1_0
1 1
.names dffre_P[11]_output_0_0 P[11]_input_0_0
1 1
.names dffre_P[12]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_1_0
1 1
.names dffre_P[12]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_3
1 1
.names dffre_P[12]_output_0_0 P[12]_input_0_0
1 1
.names dffre_P[13]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_1_0
1 1
.names dffre_P[13]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_5
1 1
.names dffre_P[13]_output_0_0 P[13]_input_0_0
1 1
.names dffre_P[14]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_1_0
1 1
.names dffre_P[14]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_3
1 1
.names dffre_P[14]_output_0_0 P[14]_input_0_0
1 1
.names dffre_P[15]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_0
1 1
.names dffre_P[15]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_1_0
1 1
.names dffre_P[15]_output_0_0 P[15]_input_0_0
1 1
.names dffre_P[16]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_4
1 1
.names dffre_P[16]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_1_0
1 1
.names dffre_P[16]_output_0_0 P[16]_input_0_0
1 1
.names dffre_P[17]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_4
1 1
.names dffre_P[17]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_1_0
1 1
.names dffre_P[17]_output_0_0 P[17]_input_0_0
1 1
.names dffre_P[18]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_1_0
1 1
.names dffre_P[18]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_1
1 1
.names dffre_P[18]_output_0_0 P[18]_input_0_0
1 1
.names dffre_P[19]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_1
1 1
.names dffre_P[19]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_1_0
1 1
.names dffre_P[19]_output_0_0 P[19]_input_0_0
1 1
.names dffre_P[20]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_input_0_4
1 1
.names dffre_P[20]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_1_0
1 1
.names dffre_P[20]_output_0_0 P[20]_input_0_0
1 1
.names dffre_P[21]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_input_0_4
1 1
.names dffre_P[21]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_1_0
1 1
.names dffre_P[21]_output_0_0 P[21]_input_0_0
1 1
.names dffre_P[22]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_input_0_0
1 1
.names dffre_P[22]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_1_0
1 1
.names dffre_P[22]_output_0_0 P[22]_input_0_0
1 1
.names dffre_P[23]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_input_0_2
1 1
.names dffre_P[23]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_1_0
1 1
.names dffre_P[23]_output_0_0 P[23]_input_0_0
1 1
.names dffre_P[24]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_input_0_1
1 1
.names dffre_P[24]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_1_0
1 1
.names dffre_P[24]_output_0_0 P[24]_input_0_0
1 1
.names dffre_P[25]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_input_0_0
1 1
.names dffre_P[25]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_1_0
1 1
.names dffre_P[25]_output_0_0 P[25]_input_0_0
1 1
.names dffre_P[26]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_input_0_4
1 1
.names dffre_P[26]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_1_0
1 1
.names dffre_P[26]_output_0_0 P[26]_input_0_0
1 1
.names dffre_P[27]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_input_0_3
1 1
.names dffre_P[27]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_1_0
1 1
.names dffre_P[27]_output_0_0 P[27]_input_0_0
1 1
.names dffre_P[28]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_input_0_0
1 1
.names dffre_P[28]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_1_0
1 1
.names dffre_P[28]_output_0_0 P[28]_input_0_0
1 1
.names dffre_P[29]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_input_0_3
1 1
.names dffre_P[29]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_1_0
1 1
.names dffre_P[29]_output_0_0 P[29]_input_0_0
1 1
.names dffre_P[30]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_input_0_0
1 1
.names dffre_P[30]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_1_0
1 1
.names dffre_P[30]_output_0_0 P[30]_input_0_0
1 1
.names dffre_P[31]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_input_0_3
1 1
.names dffre_P[31]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_1_0
1 1
.names dffre_P[31]_output_0_0 P[31]_input_0_0
1 1
.names dffre_P[32]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_input_0_3
1 1
.names dffre_P[32]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_1_0
1 1
.names dffre_P[32]_output_0_0 P[32]_input_0_0
1 1
.names dffre_P[33]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_input_0_3
1 1
.names dffre_P[33]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_1_0
1 1
.names dffre_P[33]_output_0_0 P[33]_input_0_0
1 1
.names dffre_P[34]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_input_0_4
1 1
.names dffre_P[34]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_1_0
1 1
.names dffre_P[34]_output_0_0 P[34]_input_0_0
1 1
.names dffre_P[35]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_input_0_4
1 1
.names dffre_P[35]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_1_0
1 1
.names dffre_P[35]_output_0_0 P[35]_input_0_0
1 1
.names dffre_P[36]_output_0_0 lut_$abc$3053$li37_li37_input_0_1
1 1
.names dffre_P[36]_output_0_0 lut_$abc$3053$li36_li36_input_0_0
1 1
.names dffre_P[36]_output_0_0 P[36]_input_0_0
1 1
.names dffre_P[37]_output_0_0 lut_$abc$3053$li37_li37_input_0_0
1 1
.names dffre_P[37]_output_0_0 P[37]_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_1_0
1 1
.names lut_$true_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[34]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[35]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[32]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[33]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[37]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[36]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_i1[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_i1[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_P[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_P[11]_input_2_0
1 1
.names lut_$abc$3053$li00_li00_output_0_0 dffre_P[0]_input_0_0
1 1
.names lut_$abc$3053$li01_li01_output_0_0 dffre_P[1]_input_0_0
1 1
.names lut_$abc$3053$li02_li02_output_0_0 dffre_P[2]_input_0_0
1 1
.names lut_$abc$3053$li03_li03_output_0_0 dffre_P[3]_input_0_0
1 1
.names lut_$abc$3053$li04_li04_output_0_0 dffre_P[4]_input_0_0
1 1
.names lut_$abc$3053$li05_li05_output_0_0 dffre_P[5]_input_0_0
1 1
.names lut_$abc$3053$li06_li06_output_0_0 dffre_P[6]_input_0_0
1 1
.names lut_$abc$3053$li07_li07_output_0_0 dffre_P[7]_input_0_0
1 1
.names lut_$abc$3053$li08_li08_output_0_0 dffre_P[8]_input_0_0
1 1
.names lut_$abc$3053$li09_li09_output_0_0 dffre_P[9]_input_0_0
1 1
.names lut_$abc$3053$li10_li10_output_0_0 dffre_P[10]_input_0_0
1 1
.names lut_$abc$3053$li11_li11_output_0_0 dffre_P[11]_input_0_0
1 1
.names lut_$abc$3053$li12_li12_output_0_0 dffre_P[12]_input_0_0
1 1
.names lut_$abc$3053$li13_li13_output_0_0 dffre_P[13]_input_0_0
1 1
.names lut_$abc$3053$li14_li14_output_0_0 dffre_P[14]_input_0_0
1 1
.names lut_$abc$3053$li15_li15_output_0_0 dffre_P[15]_input_0_0
1 1
.names lut_$abc$3053$li16_li16_output_0_0 dffre_P[16]_input_0_0
1 1
.names lut_$abc$3053$li17_li17_output_0_0 dffre_P[17]_input_0_0
1 1
.names lut_$abc$3053$li18_li18_output_0_0 dffre_P[18]_input_0_0
1 1
.names lut_$abc$3053$li19_li19_output_0_0 dffre_P[19]_input_0_0
1 1
.names lut_$abc$3053$li20_li20_output_0_0 dffre_P[20]_input_0_0
1 1
.names lut_$abc$3053$li21_li21_output_0_0 dffre_P[21]_input_0_0
1 1
.names lut_$abc$3053$li22_li22_output_0_0 dffre_P[22]_input_0_0
1 1
.names lut_$abc$3053$li23_li23_output_0_0 dffre_P[23]_input_0_0
1 1
.names lut_$abc$3053$li24_li24_output_0_0 dffre_P[24]_input_0_0
1 1
.names lut_$abc$3053$li25_li25_output_0_0 dffre_P[25]_input_0_0
1 1
.names lut_$abc$3053$li26_li26_output_0_0 dffre_P[26]_input_0_0
1 1
.names lut_$abc$3053$li27_li27_output_0_0 dffre_P[27]_input_0_0
1 1
.names lut_$abc$3053$li28_li28_output_0_0 dffre_P[28]_input_0_0
1 1
.names lut_$abc$3053$li29_li29_output_0_0 dffre_P[29]_input_0_0
1 1
.names lut_$abc$3053$li30_li30_output_0_0 dffre_P[30]_input_0_0
1 1
.names lut_$abc$3053$li31_li31_output_0_0 dffre_P[31]_input_0_0
1 1
.names lut_$abc$3053$li32_li32_output_0_0 dffre_P[32]_input_0_0
1 1
.names lut_$abc$3053$li33_li33_output_0_0 dffre_P[33]_input_0_0
1 1
.names lut_$abc$3053$li34_li34_output_0_0 dffre_P[34]_input_0_0
1 1
.names lut_$abc$3053$li35_li35_output_0_0 dffre_P[35]_input_0_0
1 1
.names lut_$abc$3053$li36_li36_output_0_0 dffre_P[36]_input_0_0
1 1
.names lut_$abc$3053$li37_li37_output_0_0 dffre_P[37]_input_0_0
1 1
.names lut_$abc$3053$li38_li38_output_0_0 dffre_i1[0]_input_0_0
1 1
.names dffre_i1[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_input_0_0
1 1
.names dffre_i1[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_4
1 1
.names dffre_i1[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_2
1 1
.names dffre_i1[0]_output_0_0 lut_$abc$5285$new_new_n216___input_0_0
1 1
.names dffre_i1[0]_output_0_0 lut_$abc$5285$new_new_n215___input_0_0
1 1
.names dffre_i1[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_0
1 1
.names lut_$abc$3053$li39_li39_output_0_0 dffre_i1[1]_input_0_0
1 1
.names dffre_i1[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_1
1 1
.names dffre_i1[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_3
1 1
.names dffre_i1[1]_output_0_0 lut_$abc$5285$new_new_n216___input_0_2
1 1
.names dffre_i1[1]_output_0_0 lut_$abc$5285$new_new_n215___input_0_2
1 1
.names dffre_i1[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_2
1 1
.names lut_$abc$3053$li40_li40_output_0_0 dffre_i1[2]_input_0_0
1 1
.names dffre_i1[2]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_4
1 1
.names dffre_i1[2]_output_0_0 lut_$abc$5285$new_new_n216___input_0_4
1 1
.names dffre_i1[2]_output_0_0 lut_$abc$5285$new_new_n215___input_0_4
1 1
.names dffre_i1[2]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_4
1 1
.names lut_$abc$3053$li41_li41_output_0_0 dffre_i1[3]_input_0_0
1 1
.names dffre_i1[3]_output_0_0 lut_$abc$5285$new_new_n216___input_0_3
1 1
.names dffre_i1[3]_output_0_0 lut_$abc$5285$new_new_n215___input_0_3
1 1
.names dffre_i1[3]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_3
1 1
.names lut_$abc$3053$li42_li42_output_0_0 dffre_i1[4]_input_0_0
1 1
.names dffre_i1[4]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_3
1 1
.names dffre_i1[4]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_1
1 1
.names dffre_i1[4]_output_0_0 lut_$abc$5285$new_new_n216___input_0_5
1 1
.names lut_$abc$3053$li43_li43_output_0_0 dffre_i1[5]_input_0_0
1 1
.names dffre_i1[5]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_2
1 1
.names dffre_i1[5]_output_0_0 lut_$abc$5285$new_new_n216___input_0_1
1 1
.names lut_$abc$3053$li44_li44_output_0_0 dffre_i1[6]_input_0_0
1 1
.names dffre_i1[6]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_3
1 1
.names dffre_i1[6]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_1
1 1
.names dffre_i1[6]_output_0_0 lut_$abc$5285$new_new_n214___input_0_1
1 1
.names lut_$abc$3053$li45_li45_output_0_0 dffre_i1[7]_input_0_0
1 1
.names dffre_i1[7]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_4
1 1
.names dffre_i1[7]_output_0_0 lut_$abc$5285$new_new_n214___input_0_2
1 1
.names lut_$abc$3053$li46_li46_output_0_0 dffre_i1[8]_input_0_0
1 1
.names dffre_i1[8]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_2
1 1
.names dffre_i1[8]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_2
1 1
.names dffre_i1[8]_output_0_0 lut_$abc$5285$new_new_n228___input_0_2
1 1
.names dffre_i1[8]_output_0_0 lut_$abc$5285$new_new_n253___input_0_2
1 1
.names dffre_i1[8]_output_0_0 lut_$abc$5285$new_new_n217___input_0_5
1 1
.names lut_$abc$3053$li47_li47_output_0_0 dffre_i1[9]_input_0_0
1 1
.names dffre_i1[9]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_3
1 1
.names dffre_i1[9]_output_0_0 lut_$abc$5285$new_new_n228___input_0_4
1 1
.names dffre_i1[9]_output_0_0 lut_$abc$5285$new_new_n253___input_0_0
1 1
.names dffre_i1[9]_output_0_0 lut_$abc$5285$new_new_n217___input_0_0
1 1
.names lut_$abc$3053$li48_li48_output_0_0 dffre_i1[10]_input_0_0
1 1
.names dffre_i1[10]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_2
1 1
.names dffre_i1[10]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_2
1 1
.names dffre_i1[10]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_1
1 1
.names dffre_i1[10]_output_0_0 lut_$abc$5285$new_new_n253___input_0_3
1 1
.names dffre_i1[10]_output_0_0 lut_$abc$5285$new_new_n217___input_0_2
1 1
.names lut_$abc$3053$li49_li49_output_0_0 dffre_i1[11]_input_0_0
1 1
.names dffre_i1[11]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_1
1 1
.names dffre_i1[11]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_2
1 1
.names dffre_i1[11]_output_0_0 lut_$abc$5285$new_new_n253___input_0_4
1 1
.names dffre_i1[11]_output_0_0 lut_$abc$5285$new_new_n217___input_0_3
1 1
.names lut_$abc$3053$li50_li50_output_0_0 dffre_i1[12]_input_0_0
1 1
.names dffre_i1[12]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_0
1 1
.names dffre_i1[12]_output_0_0 lut_$abc$5285$new_new_n253___input_0_1
1 1
.names dffre_i1[12]_output_0_0 lut_$abc$5285$new_new_n217___input_0_1
1 1
.names lut_$abc$3053$li51_li51_output_0_0 dffre_i1[13]_input_0_0
1 1
.names dffre_i1[13]_output_0_0 lut_$abc$5285$new_new_n218___input_0_3
1 1
.names dffre_i1[13]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_0
1 1
.names dffre_i1[13]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_2
1 1
.names dffre_i1[13]_output_0_0 lut_$abc$5285$new_new_n213___input_0_2
1 1
.names lut_$abc$3053$li52_li52_output_0_0 dffre_i1[14]_input_0_0
1 1
.names dffre_i1[14]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_4
1 1
.names dffre_i1[14]_output_0_0 lut_$abc$5285$new_new_n217___input_0_4
1 1
.names lut_$abc$3053$li53_li53_output_0_0 dffre_i1[15]_input_0_0
1 1
.names dffre_i1[15]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_2
1 1
.names dffre_i1[15]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_2
1 1
.names dffre_i1[15]_output_0_0 lut_$abc$5285$new_new_n226___input_0_2
1 1
.names dffre_i1[15]_output_0_0 lut_$abc$5285$new_new_n213___input_0_0
1 1
.names lut_$abc$3053$li54_li54_output_0_0 dffre_i1[16]_input_0_0
1 1
.names dffre_i1[16]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_0
1 1
.names dffre_i1[16]_output_0_0 lut_$abc$5285$new_new_n226___input_0_1
1 1
.names dffre_i1[16]_output_0_0 lut_$abc$5285$new_new_n213___input_0_1
1 1
.names lut_$abc$3053$li55_li55_output_0_0 dffre_i1[17]_input_0_0
1 1
.names dffre_i1[17]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_3
1 1
.names dffre_i1[17]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_2
1 1
.names dffre_i1[17]_output_0_0 lut_$abc$5285$new_new_n213___input_0_4
1 1
.names lut_$abc$3053$li56_li56_output_0_0 dffre_i1[18]_input_0_0
1 1
.names dffre_i1[18]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_3
1 1
.names dffre_i1[18]_output_0_0 lut_$abc$5285$new_new_n213___input_0_3
1 1
.names lut_$abc$3053$li57_li57_output_0_0 dffre_i1[19]_input_0_0
1 1
.names dffre_i1[19]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_2
1 1
.names dffre_i1[19]_output_0_0 lut_$abc$5285$new_new_n233___input_0_3
1 1
.names lut_$abc$5285$new_new_n213___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_4
1 1
.names lut_$abc$5285$new_new_n213___output_0_0 lut_$abc$5285$new_new_n233___input_0_0
1 1
.names lut_$abc$5285$new_new_n214___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_1
1 1
.names lut_$abc$5285$new_new_n214___output_0_0 lut_$abc$5285$new_new_n233___input_0_4
1 1
.names lut_$abc$5285$new_new_n214___output_0_0 lut_$abc$5285$new_new_n218___input_0_1
1 1
.names lut_$abc$5285$new_new_n214___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_1
1 1
.names lut_$abc$5285$new_new_n214___output_0_0 lut_$abc$5285$new_new_n228___input_0_1
1 1
.names lut_$abc$5285$new_new_n214___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_1
1 1
.names lut_$abc$5285$new_new_n215___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_0
1 1
.names lut_$abc$5285$new_new_n215___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_0
1 1
.names lut_$abc$5285$new_new_n216___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_2
1 1
.names lut_$abc$5285$new_new_n216___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_0
1 1
.names lut_$abc$5285$new_new_n216___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_3
1 1
.names lut_$abc$5285$new_new_n216___output_0_0 lut_$abc$5285$new_new_n233___input_0_2
1 1
.names lut_$abc$5285$new_new_n216___output_0_0 lut_$abc$5285$new_new_n218___input_0_0
1 1
.names lut_$abc$5285$new_new_n216___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_5
1 1
.names lut_$abc$5285$new_new_n216___output_0_0 lut_$abc$5285$new_new_n228___input_0_3
1 1
.names lut_$abc$5285$new_new_n216___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_2
1 1
.names lut_$abc$5285$new_new_n217___output_0_0 lut_$abc$5285$new_new_n233___input_0_1
1 1
.names lut_$abc$5285$new_new_n217___output_0_0 lut_$abc$5285$new_new_n218___input_0_2
1 1
.names lut_$abc$5285$new_new_n218___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_1
1 1
.names lut_$abc$5285$new_new_n218___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_1
1 1
.names lut_$abc$5285$new_new_n218___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_2
1 1
.names lut_$abc$5285$new_new_n218___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_0
1 1
.names lut_$abc$5285$new_new_n218___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_5
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_0_0
1 1
.names lut_$abc$5285$new_new_n226___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_0
1 1
.names lut_$abc$5285$new_new_n226___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_0_0
1 1
.names lut_$abc$5285$new_new_n228___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_0
1 1
.names lut_$abc$5285$new_new_n228___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_0
1 1
.names lut_$abc$5285$new_new_n228___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_4
1 1
.names lut_$abc$5285$new_new_n228___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_0_0
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_input_0_2
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_input_0_0
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_input_0_4
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_input_0_1
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_input_0_2
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_input_0_1
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_input_0_2
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_input_0_2
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_input_0_1
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_input_0_2
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_input_0_1
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_input_0_0
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_input_0_2
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_input_0_2
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_input_0_2
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_input_0_0
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$abc$3053$li37_li37_input_0_3
1 1
.names lut_$abc$5285$new_new_n233___output_0_0 lut_$abc$3053$li36_li36_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_0_0
1 1
.names lut_$abc$5285$new_new_n253___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_3
1 1
.names lut_$abc$5285$new_new_n253___output_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_5
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_0_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_output_0_0 lut_$abc$3053$li24_li24_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_output_0_0 lut_$abc$3053$li27_li27_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_output_0_0 lut_$abc$3053$li30_li30_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_output_0_0 lut_$abc$3053$li33_li33_input_0_1
1 1
.names adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_output_0_0 lut_$abc$3053$li37_li37_input_0_4
1 1
.names adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_output_0_0 lut_$abc$3053$li36_li36_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_output_0_0 lut_$abc$3053$li35_li35_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_output_0_0 lut_$abc$3053$li32_li32_input_0_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_output_0_0 lut_$abc$3053$li29_li29_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_output_0_0 lut_$abc$3053$li26_li26_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_output_0_0 lut_$abc$3053$li23_li23_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_output_0_0 lut_$abc$3053$li20_li20_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_output_0_0 lut_$abc$3053$li21_li21_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_output_0_0 lut_$abc$3053$li22_li22_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_output_0_0 lut_$abc$3053$li25_li25_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_output_0_0 lut_$abc$3053$li28_li28_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_output_0_0 lut_$abc$3053$li31_li31_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_output_0_0 lut_$abc$3053$li34_li34_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_output_0_0 lut_$abc$3053$li19_li19_input_0_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_output_0_0 lut_$abc$3053$li18_li18_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_output_0_0 lut_$abc$3053$li17_li17_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_output_0_0 lut_$abc$3053$li16_li16_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_output_0_0 lut_$abc$3053$li15_li15_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_output_0_0 lut_$abc$3053$li14_li14_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_output_0_0 lut_$abc$3053$li13_li13_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_output_0_0 lut_$abc$3053$li12_li12_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_output_0_0 lut_$abc$3053$li11_li11_input_0_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_output_0_0 lut_$abc$3053$li10_li10_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_output_0_0 lut_$abc$3053$li09_li09_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_output_0_0 lut_$abc$3053$li08_li08_input_0_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_output_0_0 lut_$abc$3053$li07_li07_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_output_0_0 lut_$abc$3053$li06_li06_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_output_0_0 lut_$abc$3053$li05_li05_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_output_0_0 lut_$abc$3053$li04_li04_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_output_0_0 lut_$abc$3053$li03_li03_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_output_0_0 lut_$abc$3053$li02_li02_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_output_0_0 lut_$abc$3053$li01_li01_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_output_0_0 lut_$abc$3053$li00_li00_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_output_1_0 adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_2_0
1 1

#Cell instances
.names lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[7]_output_0_0 
00000 0
11000 0
10100 0
11100 0
00010 0
11010 0
00110 0
11110 0
10001 0
01001 0
00101 0
01101 0
10011 0
01011 0
10111 0
01111 0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[8]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[8]_output_0_0 
00000 0
10000 0
01000 0
11100 0
11010 0
00110 0
10110 0
01110 0
00101 0
10101 0
01101 0
11101 0
00011 0
10011 0
01011 0
11011 0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[9]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[10]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_0 __vpr__unconn0 lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_2 __vpr__unconn1 lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[10]_output_0_0 
00000 1
10100 1
10001 1
00101 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[11]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[11]_output_0_0 
10000 0
01000 0
00100 0
10100 0
00010 0
11010 0
01110 0
11110 0
10001 0
01001 0
10101 0
01101 0
00011 0
11011 0
00111 0
11111 0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[12]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[13]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[14]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[15]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_input_0_2 __vpr__unconn2 __vpr__unconn3 lut_$auto$alumacc.cc:485:replace_alu$27.S[15]_output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[16]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[16]_output_0_0 
10000 0
01000 0
00100 0
01100 0
10010 0
01010 0
10110 0
01110 0
00001 0
11001 0
10101 0
11101 0
00011 0
11011 0
00111 0
11111 0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[17]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[17]_output_0_0 
00000 0
00100 0
10100 0
01100 0
11100 0
10010 0
01010 0
11010 0
10001 0
01001 0
11001 0
00011 0
00111 0
10111 0
01111 0
11111 0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[18]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[19]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[19]_output_0_0 
01000 1
11000 1
00100 1
10100 1
00010 1
01110 1
00001 1
11001 1
10101 1
01101 1
00011 1
01111 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[20]_output_0_0

.names __vpr__unconn4 __vpr__unconn5 lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_input_0_2 __vpr__unconn6 lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[20]_output_0_0 
00100 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[21]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_input_0_0 __vpr__unconn7 __vpr__unconn8 __vpr__unconn9 lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[21]_output_0_0 
10000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[22]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_input_0_0 __vpr__unconn10 __vpr__unconn11 __vpr__unconn12 lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[22]_output_0_0 
10000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[23]_output_0_0

.names __vpr__unconn13 lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_input_0_2 __vpr__unconn14 __vpr__unconn15 lut_$auto$alumacc.cc:485:replace_alu$27.S[23]_output_0_0 
01000 1
00100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[24]_output_0_0

.names __vpr__unconn16 lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_input_0_2 __vpr__unconn17 __vpr__unconn18 lut_$auto$alumacc.cc:485:replace_alu$27.S[24]_output_0_0 
01000 1
00100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[25]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_input_0_1 __vpr__unconn19 __vpr__unconn20 __vpr__unconn21 lut_$auto$alumacc.cc:485:replace_alu$27.S[25]_output_0_0 
10000 1
01000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[26]_output_0_0

.names __vpr__unconn22 __vpr__unconn23 lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_input_0_2 __vpr__unconn24 lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[26]_output_0_0 
00100 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[27]_output_0_0

.names __vpr__unconn25 __vpr__unconn26 lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_input_0_3 __vpr__unconn27 lut_$auto$alumacc.cc:485:replace_alu$27.S[27]_output_0_0 
00100 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[28]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_input_0_1 __vpr__unconn28 __vpr__unconn29 __vpr__unconn30 lut_$auto$alumacc.cc:485:replace_alu$27.S[28]_output_0_0 
10000 1
01000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[29]_output_0_0

.names __vpr__unconn31 __vpr__unconn32 lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_input_0_3 __vpr__unconn33 lut_$auto$alumacc.cc:485:replace_alu$27.S[29]_output_0_0 
00100 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[30]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_input_0_1 __vpr__unconn34 __vpr__unconn35 __vpr__unconn36 lut_$auto$alumacc.cc:485:replace_alu$27.S[30]_output_0_0 
10000 1
01000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[31]_output_0_0

.subckt adder_carry \
    cin=__vpr__unconn37 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[0]_output_1_0 \
    sumout=__vpr__unconn38

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_input_0_0 __vpr__unconn39 lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_input_0_2 __vpr__unconn40 __vpr__unconn41 lut_$auto$alumacc.cc:485:replace_alu$27.S[0]_output_0_0 
00000 1
10100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[1]_output_0_0

.names __vpr__unconn42 lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[1]_output_0_0 
00000 1
00100 1
01010 1
01110 1
01001 1
00101 1
00011 1
01111 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[2]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[2]_output_0_0 
01000 0
11000 0
00100 0
11100 0
00010 0
11010 0
00110 0
11110 0
00001 0
10001 0
10101 0
01101 0
10011 0
01011 0
10111 0
01111 0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[3]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[4]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_input_0_3 __vpr__unconn43 lut_$auto$alumacc.cc:485:replace_alu$27.S[4]_output_0_0 
10000 1
01000 1
00100 1
10100 1
00010 1
11010 1
01110 1
11110 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[5]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[5]_output_0_0 
00000 0
01000 0
11000 0
10100 0
10010 0
00110 0
01110 0
11110 0
00101 0
10101 0
01101 0
11101 0
00011 0
10011 0
01011 0
11011 0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[6]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_input_0_3 __vpr__unconn44 lut_$auto$alumacc.cc:485:replace_alu$27.S[6]_output_0_0 
10000 1
01000 1
00100 1
11100 1
00010 1
11010 1
00110 1
11110 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[7]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_input_0_0 __vpr__unconn45 __vpr__unconn46 lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_input_0_3 __vpr__unconn47 lut_$auto$alumacc.cc:485:replace_alu$27.S[31]_output_0_0 
10000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[32]_output_0_0

.names __vpr__unconn48 __vpr__unconn49 lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_input_0_3 __vpr__unconn50 lut_$auto$alumacc.cc:485:replace_alu$27.S[32]_output_0_0 
00100 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[33]_output_0_0

.names __vpr__unconn51 __vpr__unconn52 lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_input_0_3 __vpr__unconn53 lut_$auto$alumacc.cc:485:replace_alu$27.S[33]_output_0_0 
00100 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[34]_output_0_0

.names __vpr__unconn54 __vpr__unconn55 lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_input_0_2 __vpr__unconn56 lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[34]_output_0_0 
00100 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[35]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_input_0_0 __vpr__unconn57 __vpr__unconn58 __vpr__unconn59 lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[35]_output_0_0 
10000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$27.C[36]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_2_0 \
    g=adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_1_0 \
    p=adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_input_0_0 \
    cout=__vpr__unconn60 \
    sumout=adder_carry_$abc$2218$auto$alumacc.cc:485:replace_alu$27.co_output_0_0

.names __vpr__unconn61 __vpr__unconn62 lut_$abc$3053$li34_li34_input_0_2 __vpr__unconn63 lut_$abc$3053$li34_li34_input_0_4 lut_$abc$3053$li34_li34_output_0_0 
00100 1

.subckt dffre \
    C=dffre_P[34]_clock_0_0 \
    D=dffre_P[34]_input_0_0 \
    E=dffre_P[34]_input_2_0 \
    R=dffre_P[34]_input_1_0 \
    Q=dffre_P[34]_output_0_0

.names __vpr__unconn64 __vpr__unconn65 __vpr__unconn66 lut_$abc$3053$li35_li35_input_0_3 lut_$abc$3053$li35_li35_input_0_4 lut_$abc$3053$li35_li35_output_0_0 
00010 1

.subckt dffre \
    C=dffre_P[35]_clock_0_0 \
    D=dffre_P[35]_input_0_0 \
    E=dffre_P[35]_input_2_0 \
    R=dffre_P[35]_input_1_0 \
    Q=dffre_P[35]_output_0_0

.names lut_$abc$3053$li32_li32_input_0_0 __vpr__unconn67 lut_$abc$3053$li32_li32_input_0_2 __vpr__unconn68 __vpr__unconn69 lut_$abc$3053$li32_li32_output_0_0 
10000 1

.subckt dffre \
    C=dffre_P[32]_clock_0_0 \
    D=dffre_P[32]_input_0_0 \
    E=dffre_P[32]_input_2_0 \
    R=dffre_P[32]_input_1_0 \
    Q=dffre_P[32]_output_0_0

.names __vpr__unconn70 lut_$abc$3053$li33_li33_input_0_1 lut_$abc$3053$li33_li33_input_0_2 __vpr__unconn71 __vpr__unconn72 lut_$abc$3053$li33_li33_output_0_0 
01000 1

.subckt dffre \
    C=dffre_P[33]_clock_0_0 \
    D=dffre_P[33]_input_0_0 \
    E=dffre_P[33]_input_2_0 \
    R=dffre_P[33]_input_1_0 \
    Q=dffre_P[33]_output_0_0

.names lut_$abc$3053$li37_li37_input_0_0 lut_$abc$3053$li37_li37_input_0_1 lut_$abc$3053$li37_li37_input_0_2 lut_$abc$3053$li37_li37_input_0_3 lut_$abc$3053$li37_li37_input_0_4 lut_$abc$3053$li37_li37_output_0_0 
10000 1
11000 1
00010 1
11010 1
10001 1
01001 1
10011 1
11011 1

.subckt dffre \
    C=dffre_P[37]_clock_0_0 \
    D=dffre_P[37]_input_0_0 \
    E=dffre_P[37]_input_2_0 \
    R=dffre_P[37]_input_1_0 \
    Q=dffre_P[37]_output_0_0

.names lut_$abc$5285$new_new_n233___input_0_0 lut_$abc$5285$new_new_n233___input_0_1 lut_$abc$5285$new_new_n233___input_0_2 lut_$abc$5285$new_new_n233___input_0_3 lut_$abc$5285$new_new_n233___input_0_4 lut_$abc$5285$new_new_n233___input_0_5 lut_$abc$5285$new_new_n233___output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$5285$new_new_n216___input_0_0 lut_$abc$5285$new_new_n216___input_0_1 lut_$abc$5285$new_new_n216___input_0_2 lut_$abc$5285$new_new_n216___input_0_3 lut_$abc$5285$new_new_n216___input_0_4 lut_$abc$5285$new_new_n216___input_0_5 lut_$abc$5285$new_new_n216___output_0_0 
000000 1

.names __vpr__unconn73 __vpr__unconn74 lut_$abc$3053$li38_li38_input_0_2 __vpr__unconn75 lut_$abc$3053$li38_li38_input_0_4 lut_$abc$3053$li38_li38_output_0_0 
00001 1

.subckt dffre \
    C=dffre_i1[0]_clock_0_0 \
    D=dffre_i1[0]_input_0_0 \
    E=dffre_i1[0]_input_2_0 \
    R=dffre_i1[0]_input_1_0 \
    Q=dffre_i1[0]_output_0_0

.names __vpr__unconn76 lut_$abc$3053$li39_li39_input_0_1 lut_$abc$3053$li39_li39_input_0_2 __vpr__unconn77 __vpr__unconn78 lut_$abc$3053$li39_li39_output_0_0 
01000 1

.subckt dffre \
    C=dffre_i1[1]_clock_0_0 \
    D=dffre_i1[1]_input_0_0 \
    E=dffre_i1[1]_input_2_0 \
    R=dffre_i1[1]_input_1_0 \
    Q=dffre_i1[1]_output_0_0

.names lut_$abc$5285$new_new_n215___input_0_0 __vpr__unconn79 lut_$abc$5285$new_new_n215___input_0_2 lut_$abc$5285$new_new_n215___input_0_3 lut_$abc$5285$new_new_n215___input_0_4 lut_$abc$5285$new_new_n215___output_0_0 
00000 1

.names lut_$abc$3053$li41_li41_input_0_0 __vpr__unconn80 lut_$abc$3053$li41_li41_input_0_2 __vpr__unconn81 __vpr__unconn82 lut_$abc$3053$li41_li41_output_0_0 
10000 1

.subckt dffre \
    C=dffre_i1[3]_clock_0_0 \
    D=dffre_i1[3]_input_0_0 \
    E=dffre_i1[3]_input_2_0 \
    R=dffre_i1[3]_input_1_0 \
    Q=dffre_i1[3]_output_0_0

.names __vpr__unconn83 __vpr__unconn84 lut_$abc$3053$li40_li40_input_0_2 __vpr__unconn85 lut_$abc$3053$li40_li40_input_0_4 lut_$abc$3053$li40_li40_output_0_0 
00001 1

.subckt dffre \
    C=dffre_i1[2]_clock_0_0 \
    D=dffre_i1[2]_input_0_0 \
    E=dffre_i1[2]_input_2_0 \
    R=dffre_i1[2]_input_1_0 \
    Q=dffre_i1[2]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_input_0_5 lut_$auto$alumacc.cc:485:replace_alu$27.S[3]_output_0_0 
100000 0
001000 0
101000 0
000100 0
010100 0
110100 0
011100 0
111100 0
000010 0
100010 0
001010 0
101010 0
010110 0
110110 0
011110 0
111110 0
000001 0
010001 0
110001 0
011001 0
111001 0
100101 0
001101 0
101101 0
010011 0
110011 0
011011 0
111011 0
000111 0
100111 0
001111 0
101111 0

.names lut_$abc$3053$li03_li03_input_0_0 __vpr__unconn86 __vpr__unconn87 lut_$abc$3053$li03_li03_input_0_3 __vpr__unconn88 lut_$abc$3053$li03_li03_output_0_0 
00010 1

.subckt dffre \
    C=dffre_P[3]_clock_0_0 \
    D=dffre_P[3]_input_0_0 \
    E=dffre_P[3]_input_2_0 \
    R=dffre_P[3]_input_1_0 \
    Q=dffre_P[3]_output_0_0

.names lut_$abc$3053$li42_li42_input_0_0 __vpr__unconn89 lut_$abc$3053$li42_li42_input_0_2 __vpr__unconn90 __vpr__unconn91 lut_$abc$3053$li42_li42_output_0_0 
00100 1

.subckt dffre \
    C=dffre_i1[4]_clock_0_0 \
    D=dffre_i1[4]_input_0_0 \
    E=dffre_i1[4]_input_2_0 \
    R=dffre_i1[4]_input_1_0 \
    Q=dffre_i1[4]_output_0_0

.names lut_$abc$3053$li36_li36_input_0_0 lut_$abc$3053$li36_li36_input_0_1 __vpr__unconn92 lut_$abc$3053$li36_li36_input_0_3 lut_$abc$3053$li36_li36_input_0_4 lut_$abc$3053$li36_li36_output_0_0 
10000 1
00010 1
00001 1
10011 1

.subckt dffre \
    C=dffre_P[36]_clock_0_0 \
    D=dffre_P[36]_input_0_0 \
    E=dffre_P[36]_input_2_0 \
    R=dffre_P[36]_input_1_0 \
    Q=dffre_P[36]_output_0_0

.names __vpr__unconn93 lut_$abc$3053$li31_li31_input_0_1 lut_$abc$3053$li31_li31_input_0_2 __vpr__unconn94 __vpr__unconn95 lut_$abc$3053$li31_li31_output_0_0 
00100 1

.subckt dffre \
    C=dffre_P[31]_clock_0_0 \
    D=dffre_P[31]_input_0_0 \
    E=dffre_P[31]_input_2_0 \
    R=dffre_P[31]_input_1_0 \
    Q=dffre_P[31]_output_0_0

.names __vpr__unconn96 __vpr__unconn97 __vpr__unconn98 __vpr__unconn99 __vpr__unconn100 lut_$false_output_0_0 
----- 0

.names lut_$abc$5285$new_new_n218___input_0_0 lut_$abc$5285$new_new_n218___input_0_1 lut_$abc$5285$new_new_n218___input_0_2 lut_$abc$5285$new_new_n218___input_0_3 lut_$abc$5285$new_new_n218___input_0_4 lut_$abc$5285$new_new_n218___output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
10100 1
01100 1
00010 1
10010 1
01010 1
11010 1
00110 1
10110 1
01110 1
11110 1

.names __vpr__unconn101 lut_$abc$5285$new_new_n214___input_0_1 lut_$abc$5285$new_new_n214___input_0_2 __vpr__unconn102 __vpr__unconn103 lut_$abc$5285$new_new_n214___output_0_0 
00000 1

.names lut_$abc$3053$li44_li44_input_0_0 __vpr__unconn104 __vpr__unconn105 __vpr__unconn106 lut_$abc$3053$li44_li44_input_0_4 lut_$abc$3053$li44_li44_output_0_0 
10000 1

.subckt dffre \
    C=dffre_i1[6]_clock_0_0 \
    D=dffre_i1[6]_input_0_0 \
    E=dffre_i1[6]_input_2_0 \
    R=dffre_i1[6]_input_1_0 \
    Q=dffre_i1[6]_output_0_0

.names lut_$abc$3053$li45_li45_input_0_0 __vpr__unconn107 __vpr__unconn108 __vpr__unconn109 lut_$abc$3053$li45_li45_input_0_4 lut_$abc$3053$li45_li45_output_0_0 
00001 1

.subckt dffre \
    C=dffre_i1[7]_clock_0_0 \
    D=dffre_i1[7]_input_0_0 \
    E=dffre_i1[7]_input_2_0 \
    R=dffre_i1[7]_input_1_0 \
    Q=dffre_i1[7]_output_0_0

.names lut_$abc$3053$li46_li46_input_0_0 __vpr__unconn110 lut_$abc$3053$li46_li46_input_0_2 __vpr__unconn111 __vpr__unconn112 lut_$abc$3053$li46_li46_output_0_0 
00100 1

.subckt dffre \
    C=dffre_i1[8]_clock_0_0 \
    D=dffre_i1[8]_input_0_0 \
    E=dffre_i1[8]_input_2_0 \
    R=dffre_i1[8]_input_1_0 \
    Q=dffre_i1[8]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_input_0_5 lut_$auto$alumacc.cc:485:replace_alu$27.S[9]_output_0_0 
000000 0
010000 0
001000 0
011000 0
100100 0
110100 0
101100 0
111100 0
100010 0
110010 0
101010 0
111010 0
000110 0
010110 0
001110 0
011110 0
000001 0
001001 0
011001 0
100101 0
010101 0
110101 0
101101 0
111101 0
100011 0
010011 0
110011 0
101011 0
111011 0
000111 0
001111 0
011111 0

.names lut_$abc$5285$new_new_n228___input_0_0 lut_$abc$5285$new_new_n228___input_0_1 lut_$abc$5285$new_new_n228___input_0_2 lut_$abc$5285$new_new_n228___input_0_3 lut_$abc$5285$new_new_n228___input_0_4 lut_$abc$5285$new_new_n228___output_0_0 
00000 1
01000 1
00100 1
01100 1
00010 1
00110 1
01110 1
00001 1
01001 1
00101 1
01101 1
00011 1
01011 1
00111 1
01111 1

.names __vpr__unconn113 __vpr__unconn114 lut_$abc$3053$li47_li47_input_0_2 __vpr__unconn115 lut_$abc$3053$li47_li47_input_0_4 lut_$abc$3053$li47_li47_output_0_0 
00100 1

.subckt dffre \
    C=dffre_i1[9]_clock_0_0 \
    D=dffre_i1[9]_input_0_0 \
    E=dffre_i1[9]_input_2_0 \
    R=dffre_i1[9]_input_1_0 \
    Q=dffre_i1[9]_output_0_0

.names __vpr__unconn116 lut_$abc$3053$li09_li09_input_0_1 __vpr__unconn117 __vpr__unconn118 lut_$abc$3053$li09_li09_input_0_4 lut_$abc$3053$li09_li09_output_0_0 
01000 1

.subckt dffre \
    C=dffre_P[9]_clock_0_0 \
    D=dffre_P[9]_input_0_0 \
    E=dffre_P[9]_input_2_0 \
    R=dffre_P[9]_input_1_0 \
    Q=dffre_P[9]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_input_0_5 lut_$auto$alumacc.cc:485:replace_alu$27.S[12]_output_0_0 
100000 0
010000 0
001000 0
011000 0
000100 0
110100 0
101100 0
111100 0
000010 0
010010 0
001010 0
011010 0
100110 0
110110 0
101110 0
111110 0
100001 0
110001 0
101001 0
111001 0
000101 0
010101 0
001101 0
011101 0
000011 0
010011 0
001011 0
011011 0
100111 0
110111 0
101111 0
111111 0

.names __vpr__unconn119 lut_$abc$3053$li30_li30_input_0_1 lut_$abc$3053$li30_li30_input_0_2 __vpr__unconn120 __vpr__unconn121 lut_$abc$3053$li30_li30_output_0_0 
00100 1

.subckt dffre \
    C=dffre_P[30]_clock_0_0 \
    D=dffre_P[30]_input_0_0 \
    E=dffre_P[30]_input_2_0 \
    R=dffre_P[30]_input_1_0 \
    Q=dffre_P[30]_output_0_0

.names __vpr__unconn122 lut_$abc$3053$li28_li28_input_0_1 __vpr__unconn123 __vpr__unconn124 lut_$abc$3053$li28_li28_input_0_4 lut_$abc$3053$li28_li28_output_0_0 
00001 1

.subckt dffre \
    C=dffre_P[28]_clock_0_0 \
    D=dffre_P[28]_input_0_0 \
    E=dffre_P[28]_input_2_0 \
    R=dffre_P[28]_input_1_0 \
    Q=dffre_P[28]_output_0_0

.names lut_$abc$3053$li25_li25_input_0_0 __vpr__unconn125 __vpr__unconn126 lut_$abc$3053$li25_li25_input_0_3 __vpr__unconn127 lut_$abc$3053$li25_li25_output_0_0 
00010 1

.subckt dffre \
    C=dffre_P[25]_clock_0_0 \
    D=dffre_P[25]_input_0_0 \
    E=dffre_P[25]_input_2_0 \
    R=dffre_P[25]_input_1_0 \
    Q=dffre_P[25]_output_0_0

.names lut_$abc$3053$li23_li23_input_0_0 __vpr__unconn128 __vpr__unconn129 __vpr__unconn130 lut_$abc$3053$li23_li23_input_0_4 lut_$abc$3053$li23_li23_output_0_0 
00001 1

.subckt dffre \
    C=dffre_P[23]_clock_0_0 \
    D=dffre_P[23]_input_0_0 \
    E=dffre_P[23]_input_2_0 \
    R=dffre_P[23]_input_1_0 \
    Q=dffre_P[23]_output_0_0

.names lut_$abc$3053$li26_li26_input_0_0 __vpr__unconn131 lut_$abc$3053$li26_li26_input_0_2 __vpr__unconn132 __vpr__unconn133 lut_$abc$3053$li26_li26_output_0_0 
00100 1

.subckt dffre \
    C=dffre_P[26]_clock_0_0 \
    D=dffre_P[26]_input_0_0 \
    E=dffre_P[26]_input_2_0 \
    R=dffre_P[26]_input_1_0 \
    Q=dffre_P[26]_output_0_0

.names lut_$abc$3053$li29_li29_input_0_0 lut_$abc$3053$li29_li29_input_0_1 __vpr__unconn134 __vpr__unconn135 __vpr__unconn136 lut_$abc$3053$li29_li29_output_0_0 
01000 1

.subckt dffre \
    C=dffre_P[29]_clock_0_0 \
    D=dffre_P[29]_input_0_0 \
    E=dffre_P[29]_input_2_0 \
    R=dffre_P[29]_input_1_0 \
    Q=dffre_P[29]_output_0_0

.names __vpr__unconn137 lut_$abc$3053$li27_li27_input_0_1 __vpr__unconn138 lut_$abc$3053$li27_li27_input_0_3 __vpr__unconn139 lut_$abc$3053$li27_li27_output_0_0 
01000 1

.subckt dffre \
    C=dffre_P[27]_clock_0_0 \
    D=dffre_P[27]_input_0_0 \
    E=dffre_P[27]_input_2_0 \
    R=dffre_P[27]_input_1_0 \
    Q=dffre_P[27]_output_0_0

.names __vpr__unconn140 __vpr__unconn141 __vpr__unconn142 lut_$abc$3053$li24_li24_input_0_3 lut_$abc$3053$li24_li24_input_0_4 lut_$abc$3053$li24_li24_output_0_0 
00001 1

.subckt dffre \
    C=dffre_P[24]_clock_0_0 \
    D=dffre_P[24]_input_0_0 \
    E=dffre_P[24]_input_2_0 \
    R=dffre_P[24]_input_1_0 \
    Q=dffre_P[24]_output_0_0

.names lut_$abc$5285$new_new_n253___input_0_0 lut_$abc$5285$new_new_n253___input_0_1 lut_$abc$5285$new_new_n253___input_0_2 lut_$abc$5285$new_new_n253___input_0_3 lut_$abc$5285$new_new_n253___input_0_4 lut_$abc$5285$new_new_n253___output_0_0 
00000 1

.names __vpr__unconn143 lut_$abc$3053$li48_li48_input_0_1 __vpr__unconn144 __vpr__unconn145 lut_$abc$3053$li48_li48_input_0_4 lut_$abc$3053$li48_li48_output_0_0 
01000 1

.subckt dffre \
    C=dffre_i1[10]_clock_0_0 \
    D=dffre_i1[10]_input_0_0 \
    E=dffre_i1[10]_input_2_0 \
    R=dffre_i1[10]_input_1_0 \
    Q=dffre_i1[10]_output_0_0

.names lut_$abc$3053$li49_li49_input_0_0 __vpr__unconn146 __vpr__unconn147 __vpr__unconn148 lut_$abc$3053$li49_li49_input_0_4 lut_$abc$3053$li49_li49_output_0_0 
10000 1

.subckt dffre \
    C=dffre_i1[11]_clock_0_0 \
    D=dffre_i1[11]_input_0_0 \
    E=dffre_i1[11]_input_2_0 \
    R=dffre_i1[11]_input_1_0 \
    Q=dffre_i1[11]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_input_0_5 lut_$auto$alumacc.cc:485:replace_alu$27.S[13]_output_0_0 
000000 0
010000 0
001000 0
011000 0
000100 0
010100 0
001100 0
111100 0
100010 0
110010 0
101010 0
111010 0
100110 0
110110 0
101110 0
111110 0
100001 0
110001 0
101001 0
111001 0
100101 0
110101 0
101101 0
011101 0
000011 0
010011 0
001011 0
011011 0
000111 0
010111 0
001111 0
011111 0

.names lut_$abc$3053$li13_li13_input_0_0 __vpr__unconn149 __vpr__unconn150 __vpr__unconn151 lut_$abc$3053$li13_li13_input_0_4 lut_$abc$3053$li13_li13_output_0_0 
00001 1

.subckt dffre \
    C=dffre_P[13]_clock_0_0 \
    D=dffre_P[13]_input_0_0 \
    E=dffre_P[13]_input_2_0 \
    R=dffre_P[13]_input_1_0 \
    Q=dffre_P[13]_output_0_0

.names lut_$abc$3053$li50_li50_input_0_0 __vpr__unconn152 __vpr__unconn153 lut_$abc$3053$li50_li50_input_0_3 __vpr__unconn154 lut_$abc$3053$li50_li50_output_0_0 
00010 1

.subckt dffre \
    C=dffre_i1[12]_clock_0_0 \
    D=dffre_i1[12]_input_0_0 \
    E=dffre_i1[12]_input_2_0 \
    R=dffre_i1[12]_input_1_0 \
    Q=dffre_i1[12]_output_0_0

.names lut_$abc$3053$li22_li22_input_0_0 __vpr__unconn155 __vpr__unconn156 __vpr__unconn157 lut_$abc$3053$li22_li22_input_0_4 lut_$abc$3053$li22_li22_output_0_0 
00001 1

.subckt dffre \
    C=dffre_P[22]_clock_0_0 \
    D=dffre_P[22]_input_0_0 \
    E=dffre_P[22]_input_2_0 \
    R=dffre_P[22]_input_1_0 \
    Q=dffre_P[22]_output_0_0

.names __vpr__unconn158 lut_$abc$5285$new_new_n226___input_0_1 lut_$abc$5285$new_new_n226___input_0_2 __vpr__unconn159 __vpr__unconn160 lut_$abc$5285$new_new_n226___output_0_0 
00000 1

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_input_0_5 lut_$auto$alumacc.cc:485:replace_alu$27.S[18]_output_0_0 
000000 0
110000 0
001000 0
101000 0
100100 0
010100 0
011100 0
111100 0
010010 0
110010 0
011010 0
111010 0
000110 0
100110 0
001110 0
101110 0
000001 0
100001 0
001001 0
101001 0
010101 0
110101 0
011101 0
111101 0
000011 0
100011 0
001011 0
101011 0
010111 0
110111 0
011111 0
111111 0

.names __vpr__unconn161 __vpr__unconn162 lut_$abc$3053$li53_li53_input_0_2 lut_$abc$3053$li53_li53_input_0_3 __vpr__unconn163 lut_$abc$3053$li53_li53_output_0_0 
00010 1

.subckt dffre \
    C=dffre_i1[15]_clock_0_0 \
    D=dffre_i1[15]_input_0_0 \
    E=dffre_i1[15]_input_2_0 \
    R=dffre_i1[15]_input_1_0 \
    Q=dffre_i1[15]_output_0_0

.names __vpr__unconn164 lut_$abc$3053$li54_li54_input_0_1 lut_$abc$3053$li54_li54_input_0_2 __vpr__unconn165 __vpr__unconn166 lut_$abc$3053$li54_li54_output_0_0 
01000 1

.subckt dffre \
    C=dffre_i1[16]_clock_0_0 \
    D=dffre_i1[16]_input_0_0 \
    E=dffre_i1[16]_input_2_0 \
    R=dffre_i1[16]_input_1_0 \
    Q=dffre_i1[16]_output_0_0

.names __vpr__unconn167 __vpr__unconn168 lut_$abc$3053$li55_li55_input_0_2 __vpr__unconn169 lut_$abc$3053$li55_li55_input_0_4 lut_$abc$3053$li55_li55_output_0_0 
00100 1

.subckt dffre \
    C=dffre_i1[17]_clock_0_0 \
    D=dffre_i1[17]_input_0_0 \
    E=dffre_i1[17]_input_2_0 \
    R=dffre_i1[17]_input_1_0 \
    Q=dffre_i1[17]_output_0_0

.names lut_$abc$3053$li51_li51_input_0_0 __vpr__unconn170 __vpr__unconn171 __vpr__unconn172 lut_$abc$3053$li51_li51_input_0_4 lut_$abc$3053$li51_li51_output_0_0 
10000 1

.subckt dffre \
    C=dffre_i1[13]_clock_0_0 \
    D=dffre_i1[13]_input_0_0 \
    E=dffre_i1[13]_input_2_0 \
    R=dffre_i1[13]_input_1_0 \
    Q=dffre_i1[13]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_input_0_5 lut_$auto$alumacc.cc:485:replace_alu$27.S[14]_output_0_0 
100000 1
101000 1
000100 1
010100 1
001100 1
011100 1
000010 1
010010 1
001010 1
011010 1
100110 1
101110 1
000001 1
100001 1
101001 1
010101 1
001101 1
011101 1
010011 1
001011 1
011011 1
000111 1
100111 1
101111 1

.names lut_$abc$5285$new_new_n213___input_0_0 lut_$abc$5285$new_new_n213___input_0_1 lut_$abc$5285$new_new_n213___input_0_2 lut_$abc$5285$new_new_n213___input_0_3 lut_$abc$5285$new_new_n213___input_0_4 lut_$abc$5285$new_new_n213___output_0_0 
00000 1

.names lut_$abc$3053$li52_li52_input_0_0 __vpr__unconn173 __vpr__unconn174 __vpr__unconn175 lut_$abc$3053$li52_li52_input_0_4 lut_$abc$3053$li52_li52_output_0_0 
10000 1

.subckt dffre \
    C=dffre_i1[14]_clock_0_0 \
    D=dffre_i1[14]_input_0_0 \
    E=dffre_i1[14]_input_2_0 \
    R=dffre_i1[14]_input_1_0 \
    Q=dffre_i1[14]_output_0_0

.names __vpr__unconn176 __vpr__unconn177 __vpr__unconn178 lut_$abc$3053$li14_li14_input_0_3 lut_$abc$3053$li14_li14_input_0_4 lut_$abc$3053$li14_li14_output_0_0 
00010 1

.subckt dffre \
    C=dffre_P[14]_clock_0_0 \
    D=dffre_P[14]_input_0_0 \
    E=dffre_P[14]_input_2_0 \
    R=dffre_P[14]_input_1_0 \
    Q=dffre_P[14]_output_0_0

.names lut_$abc$5285$new_new_n217___input_0_0 lut_$abc$5285$new_new_n217___input_0_1 lut_$abc$5285$new_new_n217___input_0_2 lut_$abc$5285$new_new_n217___input_0_3 lut_$abc$5285$new_new_n217___input_0_4 lut_$abc$5285$new_new_n217___input_0_5 lut_$abc$5285$new_new_n217___output_0_0 
000000 1

.names __vpr__unconn179 lut_$abc$3053$li21_li21_input_0_1 lut_$abc$3053$li21_li21_input_0_2 __vpr__unconn180 __vpr__unconn181 lut_$abc$3053$li21_li21_output_0_0 
01000 1

.subckt dffre \
    C=dffre_P[21]_clock_0_0 \
    D=dffre_P[21]_input_0_0 \
    E=dffre_P[21]_input_2_0 \
    R=dffre_P[21]_input_1_0 \
    Q=dffre_P[21]_output_0_0

.names __vpr__unconn182 __vpr__unconn183 lut_$abc$3053$li15_li15_input_0_2 __vpr__unconn184 lut_$abc$3053$li15_li15_input_0_4 lut_$abc$3053$li15_li15_output_0_0 
00001 1

.subckt dffre \
    C=dffre_P[15]_clock_0_0 \
    D=dffre_P[15]_input_0_0 \
    E=dffre_P[15]_input_2_0 \
    R=dffre_P[15]_input_1_0 \
    Q=dffre_P[15]_output_0_0

.names __vpr__unconn185 __vpr__unconn186 lut_$abc$3053$li16_li16_input_0_2 lut_$abc$3053$li16_li16_input_0_3 __vpr__unconn187 lut_$abc$3053$li16_li16_output_0_0 
00010 1

.subckt dffre \
    C=dffre_P[16]_clock_0_0 \
    D=dffre_P[16]_input_0_0 \
    E=dffre_P[16]_input_2_0 \
    R=dffre_P[16]_input_1_0 \
    Q=dffre_P[16]_output_0_0

.names __vpr__unconn188 __vpr__unconn189 lut_$abc$3053$li17_li17_input_0_2 __vpr__unconn190 lut_$abc$3053$li17_li17_input_0_4 lut_$abc$3053$li17_li17_output_0_0 
00001 1

.subckt dffre \
    C=dffre_P[17]_clock_0_0 \
    D=dffre_P[17]_input_0_0 \
    E=dffre_P[17]_input_2_0 \
    R=dffre_P[17]_input_1_0 \
    Q=dffre_P[17]_output_0_0

.names __vpr__unconn191 __vpr__unconn192 lut_$abc$3053$li18_li18_input_0_2 lut_$abc$3053$li18_li18_input_0_3 __vpr__unconn193 lut_$abc$3053$li18_li18_output_0_0 
00010 1

.subckt dffre \
    C=dffre_P[18]_clock_0_0 \
    D=dffre_P[18]_input_0_0 \
    E=dffre_P[18]_input_2_0 \
    R=dffre_P[18]_input_1_0 \
    Q=dffre_P[18]_output_0_0

.names lut_$abc$3053$li19_li19_input_0_0 __vpr__unconn194 lut_$abc$3053$li19_li19_input_0_2 __vpr__unconn195 __vpr__unconn196 lut_$abc$3053$li19_li19_output_0_0 
10000 1

.subckt dffre \
    C=dffre_P[19]_clock_0_0 \
    D=dffre_P[19]_input_0_0 \
    E=dffre_P[19]_input_2_0 \
    R=dffre_P[19]_input_1_0 \
    Q=dffre_P[19]_output_0_0

.names __vpr__unconn197 __vpr__unconn198 lut_$abc$3053$li20_li20_input_0_2 __vpr__unconn199 lut_$abc$3053$li20_li20_input_0_4 lut_$abc$3053$li20_li20_output_0_0 
00100 1

.subckt dffre \
    C=dffre_P[20]_clock_0_0 \
    D=dffre_P[20]_input_0_0 \
    E=dffre_P[20]_input_2_0 \
    R=dffre_P[20]_input_1_0 \
    Q=dffre_P[20]_output_0_0

.names __vpr__unconn200 __vpr__unconn201 __vpr__unconn202 lut_$abc$3053$li57_li57_input_0_3 lut_$abc$3053$li57_li57_input_0_4 lut_$abc$3053$li57_li57_output_0_0 
00010 1

.subckt dffre \
    C=dffre_i1[19]_clock_0_0 \
    D=dffre_i1[19]_input_0_0 \
    E=dffre_i1[19]_input_2_0 \
    R=dffre_i1[19]_input_1_0 \
    Q=dffre_i1[19]_output_0_0

.names lut_$abc$3053$li00_li00_input_0_0 __vpr__unconn203 lut_$abc$3053$li00_li00_input_0_2 __vpr__unconn204 __vpr__unconn205 lut_$abc$3053$li00_li00_output_0_0 
00100 1

.subckt dffre \
    C=dffre_P[0]_clock_0_0 \
    D=dffre_P[0]_input_0_0 \
    E=dffre_P[0]_input_2_0 \
    R=dffre_P[0]_input_1_0 \
    Q=dffre_P[0]_output_0_0

.names lut_$abc$3053$li01_li01_input_0_0 lut_$abc$3053$li01_li01_input_0_1 __vpr__unconn206 __vpr__unconn207 __vpr__unconn208 lut_$abc$3053$li01_li01_output_0_0 
01000 1

.subckt dffre \
    C=dffre_P[1]_clock_0_0 \
    D=dffre_P[1]_input_0_0 \
    E=dffre_P[1]_input_2_0 \
    R=dffre_P[1]_input_1_0 \
    Q=dffre_P[1]_output_0_0

.names __vpr__unconn209 __vpr__unconn210 lut_$abc$3053$li43_li43_input_0_2 __vpr__unconn211 lut_$abc$3053$li43_li43_input_0_4 lut_$abc$3053$li43_li43_output_0_0 
00001 1

.subckt dffre \
    C=dffre_i1[5]_clock_0_0 \
    D=dffre_i1[5]_input_0_0 \
    E=dffre_i1[5]_input_2_0 \
    R=dffre_i1[5]_input_1_0 \
    Q=dffre_i1[5]_output_0_0

.names lut_$abc$3053$li56_li56_input_0_0 __vpr__unconn212 lut_$abc$3053$li56_li56_input_0_2 __vpr__unconn213 __vpr__unconn214 lut_$abc$3053$li56_li56_output_0_0 
10000 1

.subckt dffre \
    C=dffre_i1[18]_clock_0_0 \
    D=dffre_i1[18]_input_0_0 \
    E=dffre_i1[18]_input_2_0 \
    R=dffre_i1[18]_input_1_0 \
    Q=dffre_i1[18]_output_0_0

.names lut_$abc$3053$li02_li02_input_0_0 __vpr__unconn215 lut_$abc$3053$li02_li02_input_0_2 __vpr__unconn216 __vpr__unconn217 lut_$abc$3053$li02_li02_output_0_0 
00100 1

.subckt dffre \
    C=dffre_P[2]_clock_0_0 \
    D=dffre_P[2]_input_0_0 \
    E=dffre_P[2]_input_2_0 \
    R=dffre_P[2]_input_1_0 \
    Q=dffre_P[2]_output_0_0

.names lut_$abc$3053$li04_li04_input_0_0 __vpr__unconn218 __vpr__unconn219 __vpr__unconn220 lut_$abc$3053$li04_li04_input_0_4 lut_$abc$3053$li04_li04_output_0_0 
00001 1

.subckt dffre \
    C=dffre_P[4]_clock_0_0 \
    D=dffre_P[4]_input_0_0 \
    E=dffre_P[4]_input_2_0 \
    R=dffre_P[4]_input_1_0 \
    Q=dffre_P[4]_output_0_0

.names __vpr__unconn221 __vpr__unconn222 lut_$abc$3053$li06_li06_input_0_2 lut_$abc$3053$li06_li06_input_0_3 __vpr__unconn223 lut_$abc$3053$li06_li06_output_0_0 
00010 1

.subckt dffre \
    C=dffre_P[6]_clock_0_0 \
    D=dffre_P[6]_input_0_0 \
    E=dffre_P[6]_input_2_0 \
    R=dffre_P[6]_input_1_0 \
    Q=dffre_P[6]_output_0_0

.names __vpr__unconn224 __vpr__unconn225 lut_$abc$3053$li05_li05_input_0_2 __vpr__unconn226 lut_$abc$3053$li05_li05_input_0_4 lut_$abc$3053$li05_li05_output_0_0 
00001 1

.subckt dffre \
    C=dffre_P[5]_clock_0_0 \
    D=dffre_P[5]_input_0_0 \
    E=dffre_P[5]_input_2_0 \
    R=dffre_P[5]_input_1_0 \
    Q=dffre_P[5]_output_0_0

.names lut_$abc$3053$li12_li12_input_0_0 __vpr__unconn227 __vpr__unconn228 __vpr__unconn229 lut_$abc$3053$li12_li12_input_0_4 lut_$abc$3053$li12_li12_output_0_0 
00001 1

.subckt dffre \
    C=dffre_P[12]_clock_0_0 \
    D=dffre_P[12]_input_0_0 \
    E=dffre_P[12]_input_2_0 \
    R=dffre_P[12]_input_1_0 \
    Q=dffre_P[12]_output_0_0

.names lut_$abc$3053$li07_li07_input_0_0 lut_$abc$3053$li07_li07_input_0_1 __vpr__unconn230 __vpr__unconn231 __vpr__unconn232 lut_$abc$3053$li07_li07_output_0_0 
01000 1

.subckt dffre \
    C=dffre_P[7]_clock_0_0 \
    D=dffre_P[7]_input_0_0 \
    E=dffre_P[7]_input_2_0 \
    R=dffre_P[7]_input_1_0 \
    Q=dffre_P[7]_output_0_0

.names lut_$abc$3053$li08_li08_input_0_0 __vpr__unconn233 __vpr__unconn234 __vpr__unconn235 lut_$abc$3053$li08_li08_input_0_4 lut_$abc$3053$li08_li08_output_0_0 
10000 1

.subckt dffre \
    C=dffre_P[8]_clock_0_0 \
    D=dffre_P[8]_input_0_0 \
    E=dffre_P[8]_input_2_0 \
    R=dffre_P[8]_input_1_0 \
    Q=dffre_P[8]_output_0_0

.names __vpr__unconn236 lut_$abc$3053$li10_li10_input_0_1 __vpr__unconn237 __vpr__unconn238 lut_$abc$3053$li10_li10_input_0_4 lut_$abc$3053$li10_li10_output_0_0 
01000 1

.subckt dffre \
    C=dffre_P[10]_clock_0_0 \
    D=dffre_P[10]_input_0_0 \
    E=dffre_P[10]_input_2_0 \
    R=dffre_P[10]_input_1_0 \
    Q=dffre_P[10]_output_0_0

.names lut_$abc$3053$li11_li11_input_0_0 __vpr__unconn239 __vpr__unconn240 __vpr__unconn241 lut_$abc$3053$li11_li11_input_0_4 lut_$abc$3053$li11_li11_output_0_0 
10000 1

.subckt dffre \
    C=dffre_P[11]_clock_0_0 \
    D=dffre_P[11]_input_0_0 \
    E=dffre_P[11]_input_2_0 \
    R=dffre_P[11]_input_1_0 \
    Q=dffre_P[11]_output_0_0

.names __vpr__unconn242 __vpr__unconn243 __vpr__unconn244 __vpr__unconn245 __vpr__unconn246 lut_$true_output_0_0 
00000 1


.end
