

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Sun Oct 19 17:35:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      794|      794|  7.940 us|  7.940 us|  795|  795|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                  Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_28_1_fu_72  |FIR_HLS_Pipeline_VITIS_LOOP_28_1  |      397|      397|  3.970 us|  3.970 us|  393|  393|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_HLS_Pipeline_VITIS_LOOP_32_2_fu_81  |FIR_HLS_Pipeline_VITIS_LOOP_32_2  |      393|      393|  3.930 us|  3.930 us|  392|  392|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     1|     136|     222|    -|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|     104|    -|
|Register         |        -|     -|      38|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     1|     174|     330|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_28_1_fu_72  |FIR_HLS_Pipeline_VITIS_LOOP_28_1  |        1|   1|  115|  136|    0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_32_2_fu_81  |FIR_HLS_Pipeline_VITIS_LOOP_32_2  |        0|   0|   21|   86|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                  |        1|   1|  136|  222|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |H_filter_FIR_U  |H_filter_FIR_RAM_AUTO_1R1W  |        1|  0|   0|    0|   392|   16|     1|         6272|
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                            |        1|  0|   0|    0|   392|   16|     1|         6272|
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |H_filter_FIR_we0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5   |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|   4|           2|           2|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |H_filter_FIR_address0  |  14|          3|    9|         27|
    |H_filter_FIR_ce0       |  14|          3|    1|          3|
    |H_filter_FIR_ce1       |   9|          2|    1|          2|
    |H_filter_FIR_d0        |   9|          2|   16|         32|
    |H_filter_FIR_we0       |   9|          2|    1|          2|
    |ap_NS_fsm              |  31|          6|    1|          6|
    |input_r_TDATA_blk_n    |   9|          2|    1|          2|
    |output_r_TDATA_blk_n   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 104|         22|   31|         76|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |FIR_accu32_loc_fu_48                                     |  31|   0|   31|          0|
    |ap_CS_fsm                                                |   5|   0|    5|          0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_28_1_fu_72_ap_start_reg  |   1|   0|    1|          0|
    |grp_FIR_HLS_Pipeline_VITIS_LOOP_32_2_fu_81_ap_start_reg  |   1|   0|    1|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  38|   0|   38|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|input_r_TDATA    |   in|   16|          axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|       input_r|       pointer|
|output_r_TDATA   |  out|   16|          axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|      output_r|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

