INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.srcs/sources_1/new/Immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.srcs/sources_1/new/pdu_1cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_1cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.srcs/sources_1/new/shiftleft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftleft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/za/cod/lab4/cpu_one/cpu_one.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
