--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Nov 26 14:28:29 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     piano
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets \U2/mn_former_derived_1]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets tone2_3__N_199]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets switch_c]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             music_num_63  (from switch_c +)
   Destination:    FD1S3AX    D              music_num_63  (to switch_c -)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path music_num_63 to music_num_63 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.364ns

 Path Details: music_num_63 to music_num_63

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              music_num_63 (from switch_c)
Route         8   e 1.598                                  music_num
LUT4        ---     0.493              A to Z              \U2/music_num_I_0_1_lut
Route         1   e 0.941                                  music_num_N_58
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.

Report: 3.636 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets mode_c]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.330ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             mode_num_62  (from mode_c +)
   Destination:    FD1S3AX    D              mode_num_62  (to mode_c -)

   Delay:                   3.510ns  (26.7% logic, 73.3% route), 2 logic levels.

 Constraint Details:

      3.510ns data_path mode_num_62 to mode_num_62 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.330ns

 Path Details: mode_num_62 to mode_num_62

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              mode_num_62 (from mode_c)
Route         9   e 1.632                                  mode_num
LUT4        ---     0.493              A to Z              mode_num_I_0_1_lut_rep_23
Route         1   e 0.941                                  n1204
                  --------
                    3.510  (26.7% logic, 73.3% route), 2 logic levels.

Report: 3.670 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_c]
            574 items scored, 574 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 10.092ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt40_230__i28  (from clk_c +)
   Destination:    FD1P3IX    CD             tone1_i0_i1  (to clk_c +)

   Delay:                  14.932ns  (29.4% logic, 70.6% route), 9 logic levels.

 Constraint Details:

     14.932ns data_path \U1/cnt40_230__i28 to tone1_i0_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 10.092ns

 Path Details: \U1/cnt40_230__i28 to tone1_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt40_230__i28 (from clk_c)
Route         2   e 1.198                                  \U1/cnt40[28]
LUT4        ---     0.493              C to Z              \U1/i16_4_lut
Route         1   e 0.941                                  \U1/n40
LUT4        ---     0.493              B to Z              \U1/i20_4_lut
Route         1   e 0.941                                  \U1/n44
LUT4        ---     0.493              B to Z              \U1/i22_4_lut_adj_9
Route         1   e 0.941                                  \U1/n46
LUT4        ---     0.493              C to Z              \U1/i1_4_lut
Route         1   e 0.941                                  \U1/n10
LUT4        ---     0.493              D to Z              \U1/i835_4_lut
Route        34   e 2.043                                  n560
LUT4        ---     0.493              B to Z              i3_4_lut_4_lut
Route         1   e 0.941                                  n8
LUT4        ---     0.493              B to Z              i864_4_lut
Route         6   e 1.457                                  clk_c_enable_14
LUT4        ---     0.493              A to Z              i857_2_lut
Route         2   e 1.141                                  n683
                  --------
                   14.932  (29.4% logic, 70.6% route), 9 logic levels.


Error:  The following path violates requirements by 10.092ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt40_230__i28  (from clk_c +)
   Destination:    FD1P3IX    CD             tone1_i0_i0  (to clk_c +)

   Delay:                  14.932ns  (29.4% logic, 70.6% route), 9 logic levels.

 Constraint Details:

     14.932ns data_path \U1/cnt40_230__i28 to tone1_i0_i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 10.092ns

 Path Details: \U1/cnt40_230__i28 to tone1_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt40_230__i28 (from clk_c)
Route         2   e 1.198                                  \U1/cnt40[28]
LUT4        ---     0.493              C to Z              \U1/i16_4_lut
Route         1   e 0.941                                  \U1/n40
LUT4        ---     0.493              B to Z              \U1/i20_4_lut
Route         1   e 0.941                                  \U1/n44
LUT4        ---     0.493              B to Z              \U1/i22_4_lut_adj_9
Route         1   e 0.941                                  \U1/n46
LUT4        ---     0.493              C to Z              \U1/i1_4_lut
Route         1   e 0.941                                  \U1/n10
LUT4        ---     0.493              D to Z              \U1/i835_4_lut
Route        34   e 2.043                                  n560
LUT4        ---     0.493              B to Z              i3_4_lut_4_lut
Route         1   e 0.941                                  n8
LUT4        ---     0.493              B to Z              i864_4_lut
Route         6   e 1.457                                  clk_c_enable_14
LUT4        ---     0.493              A to Z              i857_2_lut
Route         2   e 1.141                                  n683
                  --------
                   14.932  (29.4% logic, 70.6% route), 9 logic levels.


Error:  The following path violates requirements by 10.092ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt40_230__i26  (from clk_c +)
   Destination:    FD1P3IX    CD             tone1_i0_i1  (to clk_c +)

   Delay:                  14.932ns  (29.4% logic, 70.6% route), 9 logic levels.

 Constraint Details:

     14.932ns data_path \U1/cnt40_230__i26 to tone1_i0_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 10.092ns

 Path Details: \U1/cnt40_230__i26 to tone1_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt40_230__i26 (from clk_c)
Route         2   e 1.198                                  \U1/cnt40[26]
LUT4        ---     0.493              A to Z              \U1/i16_4_lut
Route         1   e 0.941                                  \U1/n40
LUT4        ---     0.493              B to Z              \U1/i20_4_lut
Route         1   e 0.941                                  \U1/n44
LUT4        ---     0.493              B to Z              \U1/i22_4_lut_adj_9
Route         1   e 0.941                                  \U1/n46
LUT4        ---     0.493              C to Z              \U1/i1_4_lut
Route         1   e 0.941                                  \U1/n10
LUT4        ---     0.493              D to Z              \U1/i835_4_lut
Route        34   e 2.043                                  n560
LUT4        ---     0.493              B to Z              i3_4_lut_4_lut
Route         1   e 0.941                                  n8
LUT4        ---     0.493              B to Z              i864_4_lut
Route         6   e 1.457                                  clk_c_enable_14
LUT4        ---     0.493              A to Z              i857_2_lut
Route         2   e 1.141                                  n683
                  --------
                   14.932  (29.4% logic, 70.6% route), 9 logic levels.

Warning: 15.092 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk40hz]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1A     CK             tmp_I_0_72  (from clk40hz +)
   Destination:    FD1S1A     D              tmp_I_0_72  (to clk40hz +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path tmp_I_0_72 to tmp_I_0_72 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.647ns

 Path Details: tmp_I_0_72 to tmp_I_0_72

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              tmp_I_0_72 (from clk40hz)
Route         3   e 1.315                                  tmp
LUT4        ---     0.493              A to Z              tmp_I_0_1_lut
Route         1   e 0.941                                  tmp_N_62
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.

Report: 3.353 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets \U2/mn_former_derived_1] |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets tone2_3__N_199]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets switch_c]                |     5.000 ns|     3.636 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets mode_c]                  |     5.000 ns|     3.670 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |     5.000 ns|    15.092 ns|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk40hz]                 |     5.000 ns|     3.353 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\U1/n999                                |       1|     424|     73.87%
                                        |        |        |
n565                                    |      35|     424|     73.87%
                                        |        |        |
\U1/n44_adj_248                         |       1|     400|     69.69%
                                        |        |        |
clk_c_enable_20                         |      17|     344|     59.93%
                                        |        |        |
\U1/n42                                 |       1|     208|     36.24%
                                        |        |        |
\U2/n562                                |       8|     184|     32.06%
                                        |        |        |
\U1/n1062                               |       1|     144|     25.09%
                                        |        |        |
\U1/n10                                 |       1|     136|     23.69%
                                        |        |        |
clk_c_enable_14                         |       6|     136|     23.69%
                                        |        |        |
n8                                      |       1|     136|     23.69%
                                        |        |        |
n560                                    |      34|     136|     23.69%
                                        |        |        |
\U1/n38                                 |       1|     128|     22.30%
                                        |        |        |
\U1/n1058                               |       1|     128|     22.30%
                                        |        |        |
\U1/n46                                 |       1|     112|     19.51%
                                        |        |        |
n564                                    |       8|      80|     13.94%
                                        |        |        |
\U1/n28                                 |       1|      64|     11.15%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 574  Score: 4523784

Constraints cover  6844 paths, 345 nets, and 758 connections (84.9% coverage)


Peak memory: 82886656 bytes, TRCE: 524288 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
