Project Information   c:\pt5220\blackburst\pgadesign\bb_pga1\test_bb1_main.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 08/20/99 12:00:47

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

test_bb1_main
      EPF6016AQC208-3      21       16       0   101         7  %

User Pins:                 21       16       0  



Project Information   c:\pt5220\blackburst\pgadesign\bb_pga1\test_bb1_main.rpt

** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPF6016AQC208-3 are preliminary


Project Information   c:\pt5220\blackburst\pgadesign\bb_pga1\test_bb1_main.rpt

** FILE HIERARCHY **



|bb1_make_load_h_count:4|
|bb1_make_h_latch:25|
|bb1_make_h_count:52|
|bb1_make_h_count:52|lpm_add_sub:140|
|bb1_make_h_count:52|lpm_add_sub:140|addcore:adder|
|bb1_make_h_count:52|lpm_add_sub:140|altshift:result_ext_latency_ffs|
|bb1_make_h_count:52|lpm_add_sub:140|altshift:carry_ext_latency_ffs|
|bb1_make_h_count:52|lpm_add_sub:140|altshift:oflow_ext_latency_ffs|
|bb1_make_st_burst:55|
|bb1_make_st_pon_poff:57|
|bb1_make_st_sync_up_down:58|
|bb1_make_st_timecode:59|
|bb1_make_linetypes:71|
|bb1_make_st_video:72|


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\test_bb1_main.rpt
test_bb1_main

***** Logic for device 'test_bb1_main' compiled without errors.




Device: EPF6016AQC208-3

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF
    MultiVolt I/O                              = OFF

                                                                                                                                   
                                                                                                                                   
                                                                                                                            P      
                          P P P P                                                                                         P G P    
                          G G G G                                                                                         G A G    
                          A A A A                                                                                         A 1 A    
                          1 1 1 1                                                                                         1 _ 1    
                          _ _ _ _                                                                                         _ B _ P  
                          B B B B                                                                                         B B B G  
                          B B B B                                                                                         B 1 B A  
                          1 1 1 1                                                                                         1 _ 1 1  
                          _ _ _ _                                                                                         _ H _ _  
                          H H H H R R R R     R R R R R R R R R R R R R R         R R R R R R R R R R R R R R     R R R R H C H B  
                          C C C C E E E E     E E E E E E E E E E E E E E         E E E E E E E E E E E E E E     E E E E C O C B  
                          O O O O S S S S     S S S S S S S S S S S S S S       ^ S S S S S S S S S S S S S S     S S S S O A O 1  
                          A A A A E E E E V   E E E E E E E E E E E E E E ^ V   D E E E E E E E E E E E E E E V   E E E E A R A _  
                          R R R R R R R R C   R R R R R R R R R R R R R R D C   A R R R R R R R R R R R R R R C   R R R R R S R F  
                          S S S S V V V V C G V V V V V V V V V V V V V V C C G T V V V V V V V V V V V V V V C G V V V V S E S H  
                          E E E E E E E E I N E E E E E E E E E E E E E E L I N A E E E E E E E E E E E E E E I N E E E E E 1 E _  
                          6 8 7 5 D D D D O D D D D D D D D D D D D D D D K O D 0 D D D D D D D D D D D D D D O D D D D D 1 0 4 M  
                        ----------------------------------------------------------------------------------------------------------_ 
                       / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
                      /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
   PGA1_BB1_HCOARSE9 |  1                                                                                                         156 | PGA1_BB1_HCOARSE0 
   PGA1_BB1_HCOARSE3 |  2                                                                                                         155 | PGA1_BB1_FH_G 
   PGA1_BB1_HCOARSE2 |  3                                                                                                         154 | RESERVED 
            RESERVED |  4                                                                                                         153 | RESERVED 
            RESERVED |  5                                                                                                         152 | RESERVED 
                ^nCE |  6                                                                                                         151 | RESERVED 
                 GND |  7                                                                                                         150 | ^CONF_DONE 
              VCCINT |  8                                                                                                         149 | VCCIO 
               VCCIO |  9                                                                                                         148 | VCCINT 
            RESERVED | 10                                                                                                         147 | GND 
            RESERVED | 11                                                                                                         146 | RESERVED 
            RESERVED | 12                                                                                                         145 | RESERVED 
            RESERVED | 13                                                                                                         144 | RESERVED 
            RESERVED | 14                                                                                                         143 | RESERVED 
            RESERVED | 15                                                                                                         142 | RESERVED 
       PGA1_BB1_POFF | 16                                                                                                         141 | RESERVED 
  PGA1_BB1_TC_ON_OFF | 17                                                                                                         140 | PGA1_BB1LINE_TYPE2 
PGA1_BB1_START_PDOWN | 18                                                                                                         139 | PGA1_BB1LINE_TYPE0 
&PGA1_BB1_START_LIN7 | 19                                                                                                         138 | p1test 
              p2test | 20                                                                                                         137 | xvtest 
   PGA1_BB1_START_TC | 21                                                                                                         136 | xutest 
 PGA1_BB1_START_DOWN | 22                                                                                                         135 | p4test 
            RESERVED | 23                                                                                                         134 | p3test 
                 CLK | 24                                                                                                         133 | RESERVED 
                 GND | 25                                                                                                         132 | PGA1_BB1_G_M 
              VCCINT | 26                                                                                                         131 | VCCIO 
               VCCIO | 27                                             EPF6016AQC208-3                                             130 | VCCINT 
  PGA1_BB1LINE_TYPE1 | 28                                                                                                         129 | GND 
  PGA1_BB1_START_PUP | 29                                                                                                         128 | PGA1_BB1LINE_TYPE3 
              vxtest | 30                                                                                                         127 | uxtest 
              sxtest | 31                                                                                                         126 | RESERVED 
PGA1_BB1_START_BURST | 32                                                                                                         125 | RESERVED 
   PGA1_BB1_START_UP | 33                                                                                                         124 | RESERVED 
            RESERVED | 34                                                                                                         123 | RESERVED 
            RESERVED | 35                                                                                                         122 | RESERVED 
            RESERVED | 36                                                                                                         121 | RESERVED 
            RESERVED | 37                                                                                                         120 | RESERVED 
            RESERVED | 38                                                                                                         119 | RESERVED 
            RESERVED | 39                                                                                                         118 | RESERVED 
            RESERVED | 40                                                                                                         117 | RESERVED 
            RESERVED | 41                                                                                                         116 | RESERVED 
            RESERVED | 42                                                                                                         115 | RESERVED 
                 GND | 43                                                                                                         114 | RESERVED 
              VCCINT | 44                                                                                                         113 | RESERVED 
               VCCIO | 45                                                                                                         112 | VCCIO 
               ^MSEL | 46                                                                                                         111 | VCCINT 
            RESERVED | 47                                                                                                         110 | GND 
            RESERVED | 48                                                                                                         109 | RESERVED 
            RESERVED | 49                                                                                                         108 | RESERVED 
            RESERVED | 50                                                                                                         107 | RESERVED 
            RESERVED | 51                                                                                                         106 | RESERVED 
            RESERVED | 52                                                                                                         105 | RESERVED 
                     |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
                      \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
                       \----------------------------------------------------------------------------------------------------------- 
                          R R R R R R R R R G V R R R R R R R R R R R R R ^ G V ^ R R R R R R R R R R R R R R G V R R R R R R R R  
                          E E E E E E E E E N C E E E E E E E E E E E E E n N C n E E E E E E E E E E E E E E N C E E E E E E E E  
                          S S S S S S S S S D C S S S S S S S S S S S S S C D C S S S S S S S S S S S S S S S D C S S S S S S S S  
                          E E E E E E E E E   I E E E E E E E E E E E E E O   I T E E E E E E E E E E E E E E   I E E E E E E E E  
                          R R R R R R R R R   O R R R R R R R R R R R R R N   O A R R R R R R R R R R R R R R   O R R R R R R R R  
                          V V V V V V V V V     V V V V V V V V V V V V V F     T V V V V V V V V V V V V V V     V V V V V V V V  
                          E E E E E E E E E     E E E E E E E E E E E E E I     U E E E E E E E E E E E E E E     E E E E E E E E  
                          D D D D D D D D D     D D D D D D D D D D D D D G     S D D D D D D D D D D D D D D     D D D D D D D D  
                                                                                                                                   
                                                                                                                                   
                                                                                                                                   
                                                                                                                                   
                                                                                                                                   
                                                                                                                                   
                                                                                                                                   
                                                                                                                                   
                                                                                                                                   
                                                                                                                                   
                                                                                                                                   
                                                                                                                                   


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\test_bb1_main.rpt
test_bb1_main

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A3       8/10( 80%)   5/10( 50%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    4/22( 18%)      0/4
A5       8/10( 80%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    8/22( 36%)      0/4
A7      10/10(100%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    4/22( 18%)      0/4
A9       8/10( 80%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
A15      2/10( 20%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    3/22( 13%)      0/4
C1       9/10( 90%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)   12/22( 54%)      0/4
C4       8/10( 80%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      7/22( 31%)    8/22( 36%)      0/4
C6       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
C8       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
C10      3/10( 30%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    6/22( 27%)      0/4
C12      4/10( 40%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
C14      1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
C16      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
D2      10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)   10/22( 45%)      0/4
D4       8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1     10/22( 45%)   11/22( 50%)      0/4
D6      10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    7/22( 31%)      0/4
D8       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
D10      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
D11      4/10( 40%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      4/22( 18%)    2/22(  9%)      0/4
D13      3/10( 30%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            33/167    ( 19%)
Total logic cells used:                        101/1320   (  7%)
Average fan-in:                                 3.22/4    ( 80%)
Total fan-in:                                 326/5280    (  6%)

Total input pins required:                      21
Total output pins required:                     16
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    101
Total flipflops required:                       30
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                        50/1320   (  3%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:      0   0   8   0   8   0  10   0   8   0   0   0   0   0   2   0   0   0   0   0   0   0     36
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 C:      9   0   0   8   0   1   0   1   0   3   0   4   0   1   0   1   0   0   0   0   0   0     28
 D:      0  10   0   8   0  10   0   1   0   1   4   0   3   0   0   0   0   0   0   0   0   0     37
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0

Total:   9  10   8  16   8  11  10   2   8   4   4   4   3   1   2   1   0   0   0   0   0   0    101



Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\test_bb1_main.rpt
test_bb1_main

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  24      -    -    --      INPUT  G            0    0    0    0  CLK
 155      -    A    --      INPUT               0    0    0    1  PGA1_BB1_FH_G
 157      -    A    --      INPUT               0    0    0    1  PGA1_BB1_FH_M
 132      -    -    --      INPUT               0    0    0    8  PGA1_BB1_G_M
 156      -    A    --      INPUT               0    0    0    2  PGA1_BB1_HCOARSE0
 160      -    A    --      INPUT               0    0    0    2  PGA1_BB1_HCOARSE1
   3      -    A    --      INPUT               0    0    0    2  PGA1_BB1_HCOARSE2
   2      -    A    --      INPUT               0    0    0    2  PGA1_BB1_HCOARSE3
 158      -    A    --      INPUT               0    0    0    2  PGA1_BB1_HCOARSE4
 205      -    A    --      INPUT               0    0    0    2  PGA1_BB1_HCOARSE5
 208      -    A    --      INPUT               0    0    0    2  PGA1_BB1_HCOARSE6
 206      -    A    --      INPUT               0    0    0    2  PGA1_BB1_HCOARSE7
 207      -    A    --      INPUT               0    0    0    2  PGA1_BB1_HCOARSE8
   1      -    A    --      INPUT               0    0    0    2  PGA1_BB1_HCOARSE9
 159      -    A    --      INPUT               0    0    0    2  PGA1_BB1_HCOARSE10
  16      -    C    --      INPUT               0    0    0    2  PGA1_BB1_POFF
  17      -    C    --      INPUT               0    0    0    1  PGA1_BB1_TC_ON_OFF
 139      -    C    --      INPUT               0    0    0    6  PGA1_BB1LINE_TYPE0
  28      -    -    --      INPUT               0    0    0    4  PGA1_BB1LINE_TYPE1
 140      -    C    --      INPUT               0    0    0    6  PGA1_BB1LINE_TYPE2
 128      -    -    --      INPUT               0    0    0   10  PGA1_BB1LINE_TYPE3


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\test_bb1_main.rpt
test_bb1_main

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  32      -    D    --     OUTPUT               0    1    0    0  PGA1_BB1_START_BURST
  22      -    C    --     OUTPUT               0    1    0    0  PGA1_BB1_START_DOWN
  19      -    C    --     OUTPUT           $   0    1    0    0  PGA1_BB1_START_LIN7
  18      -    C    --     OUTPUT               0    1    0    0  PGA1_BB1_START_PDOWN
  29      -    D    --     OUTPUT               0    1    0    0  PGA1_BB1_START_PUP
  21      -    C    --     OUTPUT           $   0    1    0    0  PGA1_BB1_START_TC
  33      -    D    --     OUTPUT               0    1    0    0  PGA1_BB1_START_UP
 138      -    C    --     OUTPUT               0    1    0    0  p1test
  20      -    C    --     OUTPUT               0    1    0    0  p2test
 134      -    C    --     OUTPUT               0    1    0    0  p3test
 135      -    C    --     OUTPUT               0    1    0    0  p4test
  31      -    D    --     OUTPUT               0    1    0    0  sxtest
 127      -    D    --     OUTPUT               0    1    0    0  uxtest
  30      -    D    --     OUTPUT               0    1    0    0  vxtest
 136      -    C    --     OUTPUT               0    1    0    0  xutest
 137      -    C    --     OUTPUT               0    1    0    0  xvtest


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\test_bb1_main.rpt
test_bb1_main

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      2    A    03       AND2              0    2    0    1  |BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:87
   -      8    A    03       AND2              0    3    0    3  |BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:91
   -      9    A    03       AND2              0    2    0    5  |BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:95
   -      3    A    07       AND2              0    2    0    1  |BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:99
   -      9    A    07       AND2              0    3    0    1  |BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:103
   -      4    A    07       AND2              0    4    0    2  |BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:107
   -      5    A    07       AND2              0    2    0    2  |BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:111
   -      1    A    09       AND2              0    2    0    2  |BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:115
   -      8    A    09       AND2              0    2    0    1  |BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:119
   -      7    A    09        DFF   +          0    4    0    6  |BB1_MAKE_H_COUNT:52|H_count10 (|BB1_MAKE_H_COUNT:52|:27)
   -      4    A    09        DFF   +          0    4    0   10  |BB1_MAKE_H_COUNT:52|H_count9 (|BB1_MAKE_H_COUNT:52|:28)
   -      6    A    09        DFF   +          0    4    0   14  |BB1_MAKE_H_COUNT:52|H_count8 (|BB1_MAKE_H_COUNT:52|:29)
   -      7    A    07        DFF   +          0    4    0    7  |BB1_MAKE_H_COUNT:52|H_count7 (|BB1_MAKE_H_COUNT:52|:30)
   -      6    A    07        DFF   +          0    4    0   13  |BB1_MAKE_H_COUNT:52|H_count6 (|BB1_MAKE_H_COUNT:52|:31)
   -      1    A    07        DFF   +          0    4    0   14  |BB1_MAKE_H_COUNT:52|H_count5 (|BB1_MAKE_H_COUNT:52|:32)
   -      7    A    05        DFF   +          0    4    0   14  |BB1_MAKE_H_COUNT:52|H_count4 (|BB1_MAKE_H_COUNT:52|:33)
   -      7    A    03        DFF   +          0    4    0   12  |BB1_MAKE_H_COUNT:52|H_count3 (|BB1_MAKE_H_COUNT:52|:34)
   -      4    A    03        DFF   +          0    4    0   11  |BB1_MAKE_H_COUNT:52|H_count2 (|BB1_MAKE_H_COUNT:52|:35)
   -      6    A    03        DFF   +          0    4    0   13  |BB1_MAKE_H_COUNT:52|H_count1 (|BB1_MAKE_H_COUNT:52|:36)
   -      3    A    05        DFF   +          1    3    0    9  |BB1_MAKE_H_COUNT:52|H_count0 (|BB1_MAKE_H_COUNT:52|:37)
   -     10    A    05       AND2              0    2    0   10  |BB1_MAKE_H_COUNT:52|:89
   -      2    A    09       AND2              1    1    0    1  |BB1_MAKE_H_COUNT:52|:263
   -      9    A    09       AND2              1    1    0    1  |BB1_MAKE_H_COUNT:52|:275
   -      3    A    09       AND2              1    1    0    1  |BB1_MAKE_H_COUNT:52|:287
   -     10    A    07       AND2              1    1    0    1  |BB1_MAKE_H_COUNT:52|:299
   -      2    A    07       AND2              1    1    0    1  |BB1_MAKE_H_COUNT:52|:311
   -      8    A    07       AND2              1    1    0    1  |BB1_MAKE_H_COUNT:52|:323
   -      1    A    05       AND2              1    1    0    1  |BB1_MAKE_H_COUNT:52|:335
   -      1    A    03       AND2              1    1    0    1  |BB1_MAKE_H_COUNT:52|:347
   -     10    A    03       AND2              1    1    0    1  |BB1_MAKE_H_COUNT:52|:359
   -      1    A    15       AND2              1    1    0    1  |BB1_MAKE_H_COUNT:52|:371
   -      6    A    05        DFF   +          3    1    0    2  |BB1_MAKE_H_LATCH:25|:16
   -      2    A    05        OR2    s         3    0    0    1  |BB1_MAKE_H_LATCH:25|~140~1
   -      8    A    05       AND2    s         3    1    0    1  |BB1_MAKE_H_LATCH:25|~140~2
   -      4    A    05       AND2    s         3    1    0    1  |BB1_MAKE_H_LATCH:25|~140~3
   -      2    D    13        DFF   +          2    0    1    3  |BB1_MAKE_LINETYPES:71|:6
   -      1    D    13        DFF   +          2    0    1    2  |BB1_MAKE_LINETYPES:71|:8
   -      3    D    13        DFF   +          1    0    1    2  |BB1_MAKE_LINETYPES:71|:10
   -      2    C    14        DFF   +          3    0    1    3  |BB1_MAKE_LINETYPES:71|:12
   -      1    C    12        DFF   +          2    0    1    2  |BB1_MAKE_LINETYPES:71|:14
   -      3    C    12        DFF   +          2    0    1    1  |BB1_MAKE_LINETYPES:71|:16
   -      8    C    12        DFF   +          3    0    1    1  |BB1_MAKE_LINETYPES:71|:18
   -      2    C    12        DFF   +          3    0    1    1  |BB1_MAKE_LINETYPES:71|:20
   -      2    C    16        DFF   +          2    0    1    1  |BB1_MAKE_LINETYPES:71|:22
   -     10    C    01        DFF   +          4    0    0    1  |BB1_MAKE_LINETYPES:71|:24
   -      9    A    15        DFF   +          3    0    0   12  |BB1_MAKE_LOAD_H_COUNT:4|:5
   -      1    D    02        DFF   +          0    4    1    0  |BB1_MAKE_ST_BURST:55|:18
   -      6    D    02       AND2    s         2    1    0    1  |BB1_MAKE_ST_BURST:55|~183~1
   -      7    D    02        OR2    s         1    3    0    1  |BB1_MAKE_ST_BURST:55|~183~2
   -      1    D    11       AND2    s         0    2    0    5  |BB1_MAKE_ST_BURST:55|~183~3
   -      4    D    02       AND2    s         0    3    0    2  |BB1_MAKE_ST_BURST:55|~183~4
   -      8    D    06        DFF   +          0    4    1    0  |BB1_MAKE_ST_PON_POFF:57|:19
   -      1    C    10        DFF   +          0    4    1    0  |BB1_MAKE_ST_PON_POFF:57|:21
   -      9    D    06       AND2    s         0    4    0    1  |BB1_MAKE_ST_PON_POFF:57|~148~1
   -     10    D    06       AND2    s         0    4    0    1  |BB1_MAKE_ST_PON_POFF:57|~180~1
   -      6    C    10       AND2    s         2    1    0    2  |BB1_MAKE_ST_PON_POFF:57|~181~1
   -      2    C    10       AND2    s         0    4    0    1  |BB1_MAKE_ST_PON_POFF:57|~181~2
   -      5    D    06       AND2    s         0    2    0    2  |BB1_MAKE_ST_PON_POFF:57|~181~3
   -      8    C    04       AND2    s         0    4    0    1  |BB1_MAKE_ST_PON_POFF:57|~229~1
   -      4    C    04       AND2    s         0    2    0    1  |BB1_MAKE_ST_PON_POFF:57|~261~1
   -      7    C    04       AND2    s         0    4    0    1  |BB1_MAKE_ST_PON_POFF:57|~261~2
   -      3    C    04       AND2    s         0    3    0    1  |BB1_MAKE_ST_PON_POFF:57|~261~3
   -      2    C    04        OR2    s         0    4    0    1  |BB1_MAKE_ST_PON_POFF:57|~262~1
   -      4    D    04        DFF   +          0    4    1    0  |BB1_MAKE_ST_SYNC_UP_DOWN:58|:19
   -      4    C    08        DFF   +          0    4    1    0  |BB1_MAKE_ST_SYNC_UP_DOWN:58|:21
   -      8    D    02       AND2    s         0    3    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~465~1
   -      8    D    11       AND2    s         0    2    0    3  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~495~1
   -      5    D    11       AND2    s         0    3    0    2  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~495~2
   -      3    D    08       AND2    s         0    4    0    2  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~1
   -      2    D    02        OR2    s         1    3    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~2
   -      9    D    02       AND2    s         0    2    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~3
   -      3    D    02        OR2    s         0    4    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~4
   -     10    D    02        OR2    s         0    4    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~5
   -      5    D    02        OR2    s         0    4    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~6
   -      7    D    06       AND2    s         0    3    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~540~1
   -     10    D    11       AND2    s         0    3    0    2  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~652~1
   -      5    D    10       AND2    s         0    2    0    3  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~1
   -      7    D    04       AND2    s         0    4    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~2
   -      2    D    04       AND2    s         0    4    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~3
   -      1    D    06       AND2    s         0    3    0    2  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~711~1
   -      6    D    06       AND2    s         0    4    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~711~2
   -      6    D    04        OR2    s         0    4    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~1
   -      1    D    04       AND2    s         0    4    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~2
   -      2    D    06        OR2    s         0    4    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~3
   -      8    D    04       AND2    s         0    4    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~4
   -      3    D    04        OR2    s         0    4    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~5
   -      4    D    06        OR2    s         0    4    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~6
   -      3    D    06        OR2    s         0    4    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~7
   -      9    D    04        OR2    s         1    3    0    1  |BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~8
   -      6    C    01        DFF   +          0    4    1    0  |BB1_MAKE_ST_TIMECODE:59|:15
   -      7    C    01       AND2    s         0    3    0    2  |BB1_MAKE_ST_TIMECODE:59|~117~1
   -      9    C    01       AND2    s         1    3    0    1  |BB1_MAKE_ST_TIMECODE:59|~117~2
   -      5    C    01        OR2    s         1    3    0    1  |BB1_MAKE_ST_TIMECODE:59|~117~3
   -      1    C    01        DFF   +          0    4    1    2  |BB1_MAKE_ST_VIDEO:72|:17
   -      3    C    01       AND2    s         2    2    0    1  |BB1_MAKE_ST_VIDEO:72|~97~1
   -      2    C    01       AND2    s         0    4    0    1  |BB1_MAKE_ST_VIDEO:72|~97~2
   -      3    C    06        OR2    s   !     0    2    0    4  |BB1_MAKE_ST_VIDEO:72|~97~3
   -      4    C    01       AND2    s         0    4    0    1  |BB1_MAKE_ST_VIDEO:72|~97~4
   -      1    C    04        OR2    s         0    4    0    1  |BB1_MAKE_ST_VIDEO:72|~123~1
   -      6    C    04        OR2    s         0    4    0    2  |BB1_MAKE_ST_VIDEO:72|~123~2
   -      5    C    04        OR2        !     0    4    0    1  |BB1_MAKE_ST_VIDEO:72|:123


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\test_bb1_main.rpt
test_bb1_main

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       6/ 96(  6%)    12/ 48( 25%)     2/ 48(  4%)   13/20( 65%)      0/20(  0%)     0/20(  0%)
B:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
C:       3/ 96(  3%)    24/ 48( 50%)     4/ 48(  8%)    4/20( 20%)     10/20( 50%)     0/20(  0%)
D:       5/ 96(  5%)    27/ 48( 56%)     0/ 48(  0%)    0/20(  0%)      6/20( 30%)     0/20(  0%)
E:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
F:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      5/20( 25%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\test_bb1_main.rpt
test_bb1_main

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       30         CLK


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\test_bb1_main.rpt
test_bb1_main

** EQUATIONS **

CLK      : INPUT;
PGA1_BB1_FH_G : INPUT;
PGA1_BB1_FH_M : INPUT;
PGA1_BB1_G_M : INPUT;
PGA1_BB1_HCOARSE0 : INPUT;
PGA1_BB1_HCOARSE1 : INPUT;
PGA1_BB1_HCOARSE2 : INPUT;
PGA1_BB1_HCOARSE3 : INPUT;
PGA1_BB1_HCOARSE4 : INPUT;
PGA1_BB1_HCOARSE5 : INPUT;
PGA1_BB1_HCOARSE6 : INPUT;
PGA1_BB1_HCOARSE7 : INPUT;
PGA1_BB1_HCOARSE8 : INPUT;
PGA1_BB1_HCOARSE9 : INPUT;
PGA1_BB1_HCOARSE10 : INPUT;
PGA1_BB1_POFF : INPUT;
PGA1_BB1_TC_ON_OFF : INPUT;
PGA1_BB1LINE_TYPE0 : INPUT;
PGA1_BB1LINE_TYPE1 : INPUT;
PGA1_BB1LINE_TYPE2 : INPUT;
PGA1_BB1LINE_TYPE3 : INPUT;

-- Node name is 'PGA1_BB1_START_BURST' 
-- Equation name is 'PGA1_BB1_START_BURST', type is output 
PGA1_BB1_START_BURST =  _LC1_D2;

-- Node name is 'PGA1_BB1_START_DOWN' 
-- Equation name is 'PGA1_BB1_START_DOWN', type is output 
PGA1_BB1_START_DOWN =  _LC4_C8;

-- Node name is 'PGA1_BB1_START_LIN7' 
-- Equation name is 'PGA1_BB1_START_LIN7', type is output 
PGA1_BB1_START_LIN7 =  _LC1_C1;

-- Node name is 'PGA1_BB1_START_PDOWN' 
-- Equation name is 'PGA1_BB1_START_PDOWN', type is output 
PGA1_BB1_START_PDOWN =  _LC1_C10;

-- Node name is 'PGA1_BB1_START_PUP' 
-- Equation name is 'PGA1_BB1_START_PUP', type is output 
PGA1_BB1_START_PUP =  _LC8_D6;

-- Node name is 'PGA1_BB1_START_TC' 
-- Equation name is 'PGA1_BB1_START_TC', type is output 
PGA1_BB1_START_TC =  _LC6_C1;

-- Node name is 'PGA1_BB1_START_UP' 
-- Equation name is 'PGA1_BB1_START_UP', type is output 
PGA1_BB1_START_UP =  _LC4_D4;

-- Node name is 'p1test' 
-- Equation name is 'p1test', type is output 
p1test   =  _LC3_C12;

-- Node name is 'p2test' 
-- Equation name is 'p2test', type is output 
p2test   =  _LC8_C12;

-- Node name is 'p3test' 
-- Equation name is 'p3test', type is output 
p3test   =  _LC2_C12;

-- Node name is 'p4test' 
-- Equation name is 'p4test', type is output 
p4test   =  _LC2_C16;

-- Node name is 'sxtest' 
-- Equation name is 'sxtest', type is output 
sxtest   =  _LC3_D13;

-- Node name is 'uxtest' 
-- Equation name is 'uxtest', type is output 
uxtest   =  _LC1_D13;

-- Node name is 'vxtest' 
-- Equation name is 'vxtest', type is output 
vxtest   =  _LC2_D13;

-- Node name is 'xutest' 
-- Equation name is 'xutest', type is output 
xutest   =  _LC1_C12;

-- Node name is 'xvtest' 
-- Equation name is 'xvtest', type is output 
xvtest   =  _LC2_C14;

-- Node name is '|BB1_MAKE_H_COUNT:52|:37' = '|BB1_MAKE_H_COUNT:52|H_count0' 
-- Equation name is '_LC3_A5', type is buried 
_LC3_A5  = DFF( _EQ001, GLOBAL( CLK),  VCC,  VCC);
  _EQ001 =  _LC9_A15 &  PGA1_BB1_HCOARSE0
         # !_LC3_A5 & !_LC6_A5 & !_LC9_A15;

-- Node name is '|BB1_MAKE_H_COUNT:52|:36' = '|BB1_MAKE_H_COUNT:52|H_count1' 
-- Equation name is '_LC6_A3', type is buried 
_LC6_A3  = DFF( _EQ002, GLOBAL( CLK),  VCC,  VCC);
  _EQ002 =  _LC3_A5 & !_LC6_A3 &  _LC10_A5
         # !_LC3_A5 &  _LC6_A3 &  _LC10_A5
         #  _LC1_A15;

-- Node name is '|BB1_MAKE_H_COUNT:52|:35' = '|BB1_MAKE_H_COUNT:52|H_count2' 
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = DFF( _EQ003, GLOBAL( CLK),  VCC,  VCC);
  _EQ003 = !_LC2_A3 &  _LC4_A3 &  _LC10_A5
         #  _LC2_A3 & !_LC4_A3 &  _LC10_A5
         #  _LC10_A3;

-- Node name is '|BB1_MAKE_H_COUNT:52|:34' = '|BB1_MAKE_H_COUNT:52|H_count3' 
-- Equation name is '_LC7_A3', type is buried 
_LC7_A3  = DFF( _EQ004, GLOBAL( CLK),  VCC,  VCC);
  _EQ004 =  _LC7_A3 & !_LC8_A3 &  _LC10_A5
         # !_LC7_A3 &  _LC8_A3 &  _LC10_A5
         #  _LC1_A3;

-- Node name is '|BB1_MAKE_H_COUNT:52|:33' = '|BB1_MAKE_H_COUNT:52|H_count4' 
-- Equation name is '_LC7_A5', type is buried 
_LC7_A5  = DFF( _EQ005, GLOBAL( CLK),  VCC,  VCC);
  _EQ005 =  _LC7_A5 & !_LC9_A3 &  _LC10_A5
         # !_LC7_A5 &  _LC9_A3 &  _LC10_A5
         #  _LC1_A5;

-- Node name is '|BB1_MAKE_H_COUNT:52|:32' = '|BB1_MAKE_H_COUNT:52|H_count5' 
-- Equation name is '_LC1_A7', type is buried 
_LC1_A7  = DFF( _EQ006, GLOBAL( CLK),  VCC,  VCC);
  _EQ006 =  _LC1_A7 & !_LC3_A7 &  _LC10_A5
         # !_LC1_A7 &  _LC3_A7 &  _LC10_A5
         #  _LC8_A7;

-- Node name is '|BB1_MAKE_H_COUNT:52|:31' = '|BB1_MAKE_H_COUNT:52|H_count6' 
-- Equation name is '_LC6_A7', type is buried 
_LC6_A7  = DFF( _EQ007, GLOBAL( CLK),  VCC,  VCC);
  _EQ007 =  _LC6_A7 & !_LC9_A7 &  _LC10_A5
         # !_LC6_A7 &  _LC9_A7 &  _LC10_A5
         #  _LC2_A7;

-- Node name is '|BB1_MAKE_H_COUNT:52|:30' = '|BB1_MAKE_H_COUNT:52|H_count7' 
-- Equation name is '_LC7_A7', type is buried 
_LC7_A7  = DFF( _EQ008, GLOBAL( CLK),  VCC,  VCC);
  _EQ008 = !_LC4_A7 &  _LC7_A7 &  _LC10_A5
         #  _LC4_A7 & !_LC7_A7 &  _LC10_A5
         #  _LC10_A7;

-- Node name is '|BB1_MAKE_H_COUNT:52|:29' = '|BB1_MAKE_H_COUNT:52|H_count8' 
-- Equation name is '_LC6_A9', type is buried 
_LC6_A9  = DFF( _EQ009, GLOBAL( CLK),  VCC,  VCC);
  _EQ009 = !_LC5_A7 &  _LC6_A9 &  _LC10_A5
         #  _LC5_A7 & !_LC6_A9 &  _LC10_A5
         #  _LC3_A9;

-- Node name is '|BB1_MAKE_H_COUNT:52|:28' = '|BB1_MAKE_H_COUNT:52|H_count9' 
-- Equation name is '_LC4_A9', type is buried 
_LC4_A9  = DFF( _EQ010, GLOBAL( CLK),  VCC,  VCC);
  _EQ010 = !_LC1_A9 &  _LC4_A9 &  _LC10_A5
         #  _LC1_A9 & !_LC4_A9 &  _LC10_A5
         #  _LC9_A9;

-- Node name is '|BB1_MAKE_H_COUNT:52|:27' = '|BB1_MAKE_H_COUNT:52|H_count10' 
-- Equation name is '_LC7_A9', type is buried 
_LC7_A9  = DFF( _EQ011, GLOBAL( CLK),  VCC,  VCC);
  _EQ011 =  _LC2_A9
         #  _LC7_A9 & !_LC8_A9 &  _LC10_A5
         # !_LC7_A9 &  _LC8_A9 &  _LC10_A5;

-- Node name is '|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = LCELL( _EQ012);
  _EQ012 =  _LC3_A5 &  _LC6_A3;

-- Node name is '|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_A3', type is buried 
_LC8_A3  = LCELL( _EQ013);
  _EQ013 =  _LC3_A5 &  _LC4_A3 &  _LC6_A3;

-- Node name is '|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:95' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC9_A3', type is buried 
_LC9_A3  = LCELL( _EQ014);
  _EQ014 =  _LC7_A3 &  _LC8_A3;

-- Node name is '|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:99' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_A7', type is buried 
_LC3_A7  = LCELL( _EQ015);
  _EQ015 =  _LC7_A5 &  _LC9_A3;

-- Node name is '|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:103' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC9_A7', type is buried 
_LC9_A7  = LCELL( _EQ016);
  _EQ016 =  _LC1_A7 &  _LC7_A5 &  _LC9_A3;

-- Node name is '|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:107' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_A7', type is buried 
_LC4_A7  = LCELL( _EQ017);
  _EQ017 =  _LC1_A7 &  _LC6_A7 &  _LC7_A5 &  _LC9_A3;

-- Node name is '|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:111' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_A7', type is buried 
_LC5_A7  = LCELL( _EQ018);
  _EQ018 =  _LC4_A7 &  _LC7_A7;

-- Node name is '|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:115' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_A9', type is buried 
_LC1_A9  = LCELL( _EQ019);
  _EQ019 =  _LC5_A7 &  _LC6_A9;

-- Node name is '|BB1_MAKE_H_COUNT:52|LPM_ADD_SUB:140|addcore:adder|:119' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_A9', type is buried 
_LC8_A9  = LCELL( _EQ020);
  _EQ020 =  _LC1_A9 &  _LC4_A9;

-- Node name is '|BB1_MAKE_H_COUNT:52|:89' 
-- Equation name is '_LC10_A5', type is buried 
_LC10_A5 = LCELL( _EQ021);
  _EQ021 = !_LC6_A5 & !_LC9_A15;

-- Node name is '|BB1_MAKE_H_COUNT:52|:263' 
-- Equation name is '_LC2_A9', type is buried 
_LC2_A9  = LCELL( _EQ022);
  _EQ022 =  _LC9_A15 &  PGA1_BB1_HCOARSE10;

-- Node name is '|BB1_MAKE_H_COUNT:52|:275' 
-- Equation name is '_LC9_A9', type is buried 
_LC9_A9  = LCELL( _EQ023);
  _EQ023 =  _LC9_A15 &  PGA1_BB1_HCOARSE9;

-- Node name is '|BB1_MAKE_H_COUNT:52|:287' 
-- Equation name is '_LC3_A9', type is buried 
_LC3_A9  = LCELL( _EQ024);
  _EQ024 =  _LC9_A15 &  PGA1_BB1_HCOARSE8;

-- Node name is '|BB1_MAKE_H_COUNT:52|:299' 
-- Equation name is '_LC10_A7', type is buried 
_LC10_A7 = LCELL( _EQ025);
  _EQ025 =  _LC9_A15 &  PGA1_BB1_HCOARSE7;

-- Node name is '|BB1_MAKE_H_COUNT:52|:311' 
-- Equation name is '_LC2_A7', type is buried 
_LC2_A7  = LCELL( _EQ026);
  _EQ026 =  _LC9_A15 &  PGA1_BB1_HCOARSE6;

-- Node name is '|BB1_MAKE_H_COUNT:52|:323' 
-- Equation name is '_LC8_A7', type is buried 
_LC8_A7  = LCELL( _EQ027);
  _EQ027 =  _LC9_A15 &  PGA1_BB1_HCOARSE5;

-- Node name is '|BB1_MAKE_H_COUNT:52|:335' 
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = LCELL( _EQ028);
  _EQ028 =  _LC9_A15 &  PGA1_BB1_HCOARSE4;

-- Node name is '|BB1_MAKE_H_COUNT:52|:347' 
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = LCELL( _EQ029);
  _EQ029 =  _LC9_A15 &  PGA1_BB1_HCOARSE3;

-- Node name is '|BB1_MAKE_H_COUNT:52|:359' 
-- Equation name is '_LC10_A3', type is buried 
_LC10_A3 = LCELL( _EQ030);
  _EQ030 =  _LC9_A15 &  PGA1_BB1_HCOARSE2;

-- Node name is '|BB1_MAKE_H_COUNT:52|:371' 
-- Equation name is '_LC1_A15', type is buried 
_LC1_A15 = LCELL( _EQ031);
  _EQ031 =  _LC9_A15 &  PGA1_BB1_HCOARSE1;

-- Node name is '|BB1_MAKE_H_LATCH:25|:16' 
-- Equation name is '_LC6_A5', type is buried 
_LC6_A5  = DFF( _EQ032, GLOBAL( CLK),  VCC,  VCC);
  _EQ032 =  _LC4_A5 & !PGA1_BB1_HCOARSE8 &  PGA1_BB1_HCOARSE9 & 
              PGA1_BB1_HCOARSE10;

-- Node name is '|BB1_MAKE_H_LATCH:25|~140~1' 
-- Equation name is '_LC2_A5', type is buried 
-- synthesized logic cell 
_LC2_A5  = LCELL( _EQ033);
  _EQ033 =  PGA1_BB1_G_M &  PGA1_BB1_HCOARSE2 &  PGA1_BB1_HCOARSE3
         # !PGA1_BB1_G_M & !PGA1_BB1_HCOARSE2 & !PGA1_BB1_HCOARSE3;

-- Node name is '|BB1_MAKE_H_LATCH:25|~140~2' 
-- Equation name is '_LC8_A5', type is buried 
-- synthesized logic cell 
_LC8_A5  = LCELL( _EQ034);
  _EQ034 =  _LC2_A5 &  PGA1_BB1_HCOARSE0 &  PGA1_BB1_HCOARSE1 & 
              PGA1_BB1_HCOARSE5;

-- Node name is '|BB1_MAKE_H_LATCH:25|~140~3' 
-- Equation name is '_LC4_A5', type is buried 
-- synthesized logic cell 
_LC4_A5  = LCELL( _EQ035);
  _EQ035 =  _LC8_A5 &  PGA1_BB1_HCOARSE4 & !PGA1_BB1_HCOARSE6 & 
              PGA1_BB1_HCOARSE7;

-- Node name is '|BB1_MAKE_LINETYPES:71|:6' 
-- Equation name is '_LC2_D13', type is buried 
_LC2_D13 = DFF( _EQ036, GLOBAL( CLK),  VCC,  VCC);
  _EQ036 = !PGA1_BB1LINE_TYPE1 & !PGA1_BB1LINE_TYPE3;

-- Node name is '|BB1_MAKE_LINETYPES:71|:8' 
-- Equation name is '_LC1_D13', type is buried 
_LC1_D13 = DFF( _EQ037, GLOBAL( CLK),  VCC,  VCC);
  _EQ037 =  PGA1_BB1LINE_TYPE1 & !PGA1_BB1LINE_TYPE3;

-- Node name is '|BB1_MAKE_LINETYPES:71|:10' 
-- Equation name is '_LC3_D13', type is buried 
_LC3_D13 = DFF( PGA1_BB1LINE_TYPE3, GLOBAL( CLK),  VCC,  VCC);

-- Node name is '|BB1_MAKE_LINETYPES:71|:12' 
-- Equation name is '_LC2_C14', type is buried 
_LC2_C14 = DFF( _EQ038, GLOBAL( CLK),  VCC,  VCC);
  _EQ038 = !PGA1_BB1LINE_TYPE0 & !PGA1_BB1LINE_TYPE2 & !PGA1_BB1LINE_TYPE3;

-- Node name is '|BB1_MAKE_LINETYPES:71|:14' 
-- Equation name is '_LC1_C12', type is buried 
_LC1_C12 = DFF( _EQ039, GLOBAL( CLK),  VCC,  VCC);
  _EQ039 =  PGA1_BB1LINE_TYPE0 & !PGA1_BB1LINE_TYPE2;

-- Node name is '|BB1_MAKE_LINETYPES:71|:16' 
-- Equation name is '_LC3_C12', type is buried 
_LC3_C12 = DFF( _EQ040, GLOBAL( CLK),  VCC,  VCC);
  _EQ040 =  PGA1_BB1LINE_TYPE0 &  PGA1_BB1LINE_TYPE3;

-- Node name is '|BB1_MAKE_LINETYPES:71|:18' 
-- Equation name is '_LC8_C12', type is buried 
_LC8_C12 = DFF( _EQ041, GLOBAL( CLK),  VCC,  VCC);
  _EQ041 =  PGA1_BB1LINE_TYPE0 & !PGA1_BB1LINE_TYPE2 &  PGA1_BB1LINE_TYPE3;

-- Node name is '|BB1_MAKE_LINETYPES:71|:20' 
-- Equation name is '_LC2_C12', type is buried 
_LC2_C12 = DFF( _EQ042, GLOBAL( CLK),  VCC,  VCC);
  _EQ042 = !PGA1_BB1LINE_TYPE0 &  PGA1_BB1LINE_TYPE2 &  PGA1_BB1LINE_TYPE3;

-- Node name is '|BB1_MAKE_LINETYPES:71|:22' 
-- Equation name is '_LC2_C16', type is buried 
_LC2_C16 = DFF( _EQ043, GLOBAL( CLK),  VCC,  VCC);
  _EQ043 =  PGA1_BB1LINE_TYPE2 &  PGA1_BB1LINE_TYPE3;

-- Node name is '|BB1_MAKE_LINETYPES:71|:24' 
-- Equation name is '_LC10_C1', type is buried 
_LC10_C1 = DFF( _EQ044, GLOBAL( CLK),  VCC,  VCC);
  _EQ044 =  PGA1_BB1LINE_TYPE0 &  PGA1_BB1LINE_TYPE1 &  PGA1_BB1LINE_TYPE2 & 
              PGA1_BB1LINE_TYPE3;

-- Node name is '|BB1_MAKE_LOAD_H_COUNT:4|:5' 
-- Equation name is '_LC9_A15', type is buried 
_LC9_A15 = DFF( _EQ045, GLOBAL( CLK),  VCC,  VCC);
  _EQ045 =  PGA1_BB1_FH_M & !PGA1_BB1_G_M
         #  PGA1_BB1_FH_G &  PGA1_BB1_G_M;

-- Node name is '|BB1_MAKE_ST_BURST:55|:18' 
-- Equation name is '_LC1_D2', type is buried 
_LC1_D2  = DFF( _EQ046, GLOBAL( CLK),  VCC,  VCC);
  _EQ046 =  _LC1_D11 &  _LC4_D2 &  _LC7_D2 &  _LC8_A3;

-- Node name is '|BB1_MAKE_ST_BURST:55|~183~1' 
-- Equation name is '_LC6_D2', type is buried 
-- synthesized logic cell 
_LC6_D2  = LCELL( _EQ047);
  _EQ047 = !_LC6_A9 &  PGA1_BB1LINE_TYPE1 &  PGA1_BB1LINE_TYPE3;

-- Node name is '|BB1_MAKE_ST_BURST:55|~183~2' 
-- Equation name is '_LC7_D2', type is buried 
-- synthesized logic cell 
_LC7_D2  = LCELL( _EQ048);
  _EQ048 =  _LC6_D2 & !_LC7_A3 &  _LC7_A5 &  PGA1_BB1_G_M
         #  _LC6_D2 &  _LC7_A3 & !_LC7_A5 & !PGA1_BB1_G_M;

-- Node name is '|BB1_MAKE_ST_BURST:55|~183~3' 
-- Equation name is '_LC1_D11', type is buried 
-- synthesized logic cell 
_LC1_D11 = LCELL( _EQ049);
  _EQ049 =  _LC7_A7 & !_LC7_A9;

-- Node name is '|BB1_MAKE_ST_BURST:55|~183~4' 
-- Equation name is '_LC4_D2', type is buried 
-- synthesized logic cell 
_LC4_D2  = LCELL( _EQ050);
  _EQ050 = !_LC1_A7 & !_LC4_A9 & !_LC6_A7;

-- Node name is '|BB1_MAKE_ST_PON_POFF:57|:19' 
-- Equation name is '_LC8_D6', type is buried 
_LC8_D6  = DFF( _EQ051, GLOBAL( CLK),  VCC,  VCC);
  _EQ051 =  _LC2_C10 &  _LC5_D6 &  _LC10_D6
         #  _LC2_C10 &  _LC5_D6 &  _LC9_D6;

-- Node name is '|BB1_MAKE_ST_PON_POFF:57|:21' 
-- Equation name is '_LC1_C10', type is buried 
_LC1_C10 = DFF( _EQ052, GLOBAL( CLK),  VCC,  VCC);
  _EQ052 =  _LC2_C4 &  _LC4_A9 & !_LC6_A7 &  _LC6_C10;

-- Node name is '|BB1_MAKE_ST_PON_POFF:57|~148~1' 
-- Equation name is '_LC9_D6', type is buried 
-- synthesized logic cell 
_LC9_D6  = LCELL( _EQ053);
  _EQ053 =  _LC1_D11 &  _LC3_C12 &  _LC5_D10 &  _LC6_A3;

-- Node name is '|BB1_MAKE_ST_PON_POFF:57|~180~1' 
-- Equation name is '_LC10_D6', type is buried 
-- synthesized logic cell 
_LC10_D6 = LCELL( _EQ054);
  _EQ054 =  _LC2_C12 & !_LC4_A3 & !_LC6_A3 &  _LC10_D11;

-- Node name is '|BB1_MAKE_ST_PON_POFF:57|~181~1' 
-- Equation name is '_LC6_C10', type is buried 
-- synthesized logic cell 
_LC6_C10 = LCELL( _EQ055);
  _EQ055 = !_LC3_A5 & !PGA1_BB1_G_M & !PGA1_BB1_POFF;

-- Node name is '|BB1_MAKE_ST_PON_POFF:57|~181~2' 
-- Equation name is '_LC2_C10', type is buried 
-- synthesized logic cell 
_LC2_C10 = LCELL( _EQ056);
  _EQ056 = !_LC4_A9 &  _LC6_C10 &  _LC7_A3 &  _LC7_A5;

-- Node name is '|BB1_MAKE_ST_PON_POFF:57|~181~3' 
-- Equation name is '_LC5_D6', type is buried 
-- synthesized logic cell 
_LC5_D6  = LCELL( _EQ057);
  _EQ057 =  _LC6_A7 & !_LC6_A9;

-- Node name is '|BB1_MAKE_ST_PON_POFF:57|~229~1' 
-- Equation name is '_LC8_C4', type is buried 
-- synthesized logic cell 
_LC8_C4  = LCELL( _EQ058);
  _EQ058 =  _LC6_A9 & !_LC6_C4 &  _LC8_C12 &  _LC8_D11;

-- Node name is '|BB1_MAKE_ST_PON_POFF:57|~261~1' 
-- Equation name is '_LC4_C4', type is buried 
-- synthesized logic cell 
_LC4_C4  = LCELL( _EQ059);
  _EQ059 = !_LC1_A7 &  _LC7_A9;

-- Node name is '|BB1_MAKE_ST_PON_POFF:57|~261~2' 
-- Equation name is '_LC7_C4', type is buried 
-- synthesized logic cell 
_LC7_C4  = LCELL( _EQ060);
  _EQ060 =  _LC2_C16 &  _LC4_A3 &  _LC7_A3 &  _LC7_A7;

-- Node name is '|BB1_MAKE_ST_PON_POFF:57|~261~3' 
-- Equation name is '_LC3_C4', type is buried 
-- synthesized logic cell 
_LC3_C4  = LCELL( _EQ061);
  _EQ061 = !_LC6_A3 & !_LC6_A9 & !_LC7_A5;

-- Node name is '|BB1_MAKE_ST_PON_POFF:57|~262~1' 
-- Equation name is '_LC2_C4', type is buried 
-- synthesized logic cell 
_LC2_C4  = LCELL( _EQ062);
  _EQ062 =  _LC3_C4 &  _LC4_C4 &  _LC7_C4
         #  _LC8_C4;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|:19' 
-- Equation name is '_LC4_D4', type is buried 
_LC4_D4  = DFF( _EQ063, GLOBAL( CLK),  VCC,  VCC);
  _EQ063 =  _LC1_D4 &  _LC3_A5
         #  _LC3_A5 &  _LC4_A9 &  _LC9_D4;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|:21' 
-- Equation name is '_LC4_C8', type is buried 
_LC4_C8  = DFF( _EQ064, GLOBAL( CLK),  VCC,  VCC);
  _EQ064 = !_LC3_A5 &  _LC3_C6 & !_LC4_A3 &  _LC5_D2;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~465~1' 
-- Equation name is '_LC8_D2', type is buried 
-- synthesized logic cell 
_LC8_D2  = LCELL( _EQ065);
  _EQ065 =  _LC1_A7 & !_LC6_A3 & !_LC7_A5;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~495~1' 
-- Equation name is '_LC8_D11', type is buried 
-- synthesized logic cell 
_LC8_D11 = LCELL( _EQ066);
  _EQ066 =  _LC6_A3 &  _LC7_A5;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~495~2' 
-- Equation name is '_LC5_D11', type is buried 
-- synthesized logic cell 
_LC5_D11 = LCELL( _EQ067);
  _EQ067 = !_LC1_A7 &  _LC7_A3 &  _LC8_D11;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~1' 
-- Equation name is '_LC3_D8', type is buried 
-- synthesized logic cell 
_LC3_D8  = LCELL( _EQ068);
  _EQ068 = !_LC6_A3 & !_LC6_A9 & !_LC7_A3 & !_LC7_A5;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~2' 
-- Equation name is '_LC2_D2', type is buried 
-- synthesized logic cell 
_LC2_D2  = LCELL( _EQ069);
  _EQ069 = !_LC7_A3 &  _LC8_D2 &  PGA1_BB1_G_M
         #  _LC5_D11 & !PGA1_BB1_G_M;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~3' 
-- Equation name is '_LC9_D2', type is buried 
-- synthesized logic cell 
_LC9_D2  = LCELL( _EQ070);
  _EQ070 =  _LC6_A7 &  _LC6_A9;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~4' 
-- Equation name is '_LC3_D2', type is buried 
-- synthesized logic cell 
_LC3_D2  = LCELL( _EQ071);
  _EQ071 =  _LC1_C12 &  _LC4_A9 &  _LC9_D2
         #  _LC2_C14 &  _LC4_A9 &  _LC9_D2;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~5' 
-- Equation name is '_LC10_D2', type is buried 
-- synthesized logic cell 
_LC10_D2 = LCELL( _EQ072);
  _EQ072 =  _LC3_D13 &  _LC4_D2
         #  _LC1_D13 &  _LC4_D2
         #  _LC2_D13 &  _LC4_D2;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~496~6' 
-- Equation name is '_LC5_D2', type is buried 
-- synthesized logic cell 
_LC5_D2  = LCELL( _EQ073);
  _EQ073 =  _LC2_D2 &  _LC3_D2
         #  _LC3_D8 &  _LC10_D2;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~540~1' 
-- Equation name is '_LC7_D6', type is buried 
-- synthesized logic cell 
_LC7_D6  = LCELL( _EQ074);
  _EQ074 =  _LC1_A7 &  _LC1_D11 &  _LC2_D13;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~652~1' 
-- Equation name is '_LC10_D11', type is buried 
-- synthesized logic cell 
_LC10_D11 = LCELL( _EQ075);
  _EQ075 = !_LC1_A7 & !_LC7_A7 &  _LC7_A9;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~1' 
-- Equation name is '_LC5_D10', type is buried 
-- synthesized logic cell 
_LC5_D10 = LCELL( _EQ076);
  _EQ076 =  _LC1_A7 &  _LC4_A3;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~2' 
-- Equation name is '_LC7_D4', type is buried 
-- synthesized logic cell 
_LC7_D4  = LCELL( _EQ077);
  _EQ077 =  _LC2_C14 & !_LC7_A3 & !_LC7_A7 &  _LC7_A9;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~682~3' 
-- Equation name is '_LC2_D4', type is buried 
-- synthesized logic cell 
_LC2_D4  = LCELL( _EQ078);
  _EQ078 = !_LC6_A3 & !_LC6_A7 & !_LC6_A9 &  _LC7_D4;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~711~1' 
-- Equation name is '_LC1_D6', type is buried 
-- synthesized logic cell 
_LC1_D6  = LCELL( _EQ079);
  _EQ079 =  _LC1_C12 & !_LC6_A7 &  _LC6_A9;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~711~2' 
-- Equation name is '_LC6_D6', type is buried 
-- synthesized logic cell 
_LC6_D6  = LCELL( _EQ080);
  _EQ080 =  _LC1_D6 &  _LC1_D11 &  _LC4_A3 &  _LC5_D11;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~1' 
-- Equation name is '_LC6_D4', type is buried 
-- synthesized logic cell 
_LC6_D4  = LCELL( _EQ081);
  _EQ081 =  _LC3_D13 &  _LC6_A7 & !_LC6_A9
         #  _LC1_D13 & !_LC6_A7 & !_LC6_A9;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~2' 
-- Equation name is '_LC1_D4', type is buried 
-- synthesized logic cell 
_LC1_D4  = LCELL( _EQ082);
  _EQ082 =  _LC5_D10 &  _LC6_D4 &  _LC7_C1 &  _LC8_D11;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~3' 
-- Equation name is '_LC2_D6', type is buried 
-- synthesized logic cell 
_LC2_D6  = LCELL( _EQ083);
  _EQ083 =  _LC1_D6 & !_LC6_A3
         #  _LC2_D13 &  _LC5_D6 &  _LC6_A3;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~4' 
-- Equation name is '_LC8_D4', type is buried 
-- synthesized logic cell 
_LC8_D4  = LCELL( _EQ084);
  _EQ084 = !_LC1_A7 &  _LC2_D6 & !_LC4_A3 &  _LC7_A3;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~5' 
-- Equation name is '_LC3_D4', type is buried 
-- synthesized logic cell 
_LC3_D4  = LCELL( _EQ085);
  _EQ085 =  _LC1_D11 &  _LC8_D4
         #  _LC2_D4 &  _LC5_D10;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~6' 
-- Equation name is '_LC4_D6', type is buried 
-- synthesized logic cell 
_LC4_D6  = LCELL( _EQ086);
  _EQ086 = !_LC4_A3 &  _LC7_D6
         #  _LC2_C14 & !_LC4_A3 &  _LC10_D11;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~7' 
-- Equation name is '_LC3_D6', type is buried 
-- synthesized logic cell 
_LC3_D6  = LCELL( _EQ087);
  _EQ087 =  _LC3_D8 &  _LC4_D6 &  _LC6_A7
         #  _LC6_D6;

-- Node name is '|BB1_MAKE_ST_SYNC_UP_DOWN:58|~742~8' 
-- Equation name is '_LC9_D4', type is buried 
-- synthesized logic cell 
_LC9_D4  = LCELL( _EQ088);
  _EQ088 =  _LC3_D4 &  _LC7_A5 & !PGA1_BB1_G_M
         #  _LC3_D6 &  PGA1_BB1_G_M;

-- Node name is '|BB1_MAKE_ST_TIMECODE:59|:15' 
-- Equation name is '_LC6_C1', type is buried 
_LC6_C1  = DFF( _EQ089, GLOBAL( CLK),  VCC,  VCC);
  _EQ089 =  _LC5_C1 & !_LC6_A7 &  _LC6_A9 &  _LC7_C1;

-- Node name is '|BB1_MAKE_ST_TIMECODE:59|~117~1' 
-- Equation name is '_LC7_C1', type is buried 
-- synthesized logic cell 
_LC7_C1  = LCELL( _EQ090);
  _EQ090 =  _LC3_C6 & !_LC4_A9 &  _LC7_A3;

-- Node name is '|BB1_MAKE_ST_TIMECODE:59|~117~2' 
-- Equation name is '_LC9_C1', type is buried 
-- synthesized logic cell 
_LC9_C1  = LCELL( _EQ091);
  _EQ091 =  _LC4_A3 &  _LC6_A3 & !_LC7_A5 &  PGA1_BB1_TC_ON_OFF;

-- Node name is '|BB1_MAKE_ST_TIMECODE:59|~117~3' 
-- Equation name is '_LC5_C1', type is buried 
-- synthesized logic cell 
_LC5_C1  = LCELL( _EQ092);
  _EQ092 =  _LC1_A7 &  _LC3_A5 &  _LC9_C1 &  PGA1_BB1_G_M
         # !_LC1_A7 & !_LC3_A5 &  _LC9_C1 & !PGA1_BB1_G_M;

-- Node name is '|BB1_MAKE_ST_VIDEO:72|:17' 
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = DFF( _EQ093, GLOBAL( CLK),  VCC,  VCC);
  _EQ093 =  _LC4_C1 &  _LC9_A3
         #  _LC1_C1 & !_LC5_C4;

-- Node name is '|BB1_MAKE_ST_VIDEO:72|~97~1' 
-- Equation name is '_LC3_C1', type is buried 
-- synthesized logic cell 
_LC3_C1  = LCELL( _EQ094);
  _EQ094 = !_LC1_C1 &  _LC10_C1 &  PGA1_BB1_G_M &  PGA1_BB1_POFF;

-- Node name is '|BB1_MAKE_ST_VIDEO:72|~97~2' 
-- Equation name is '_LC2_C1', type is buried 
-- synthesized logic cell 
_LC2_C1  = LCELL( _EQ095);
  _EQ095 = !_LC1_A7 &  _LC3_C1 & !_LC4_A9 & !_LC7_A5;

-- Node name is '|BB1_MAKE_ST_VIDEO:72|~97~3' 
-- Equation name is '_LC3_C6', type is buried 
-- synthesized logic cell 
!_LC3_C6 = _LC3_C6~NOT;
_LC3_C6~NOT = LCELL( _EQ096);
  _EQ096 =  _LC7_A9
         #  _LC7_A7;

-- Node name is '|BB1_MAKE_ST_VIDEO:72|~97~4' 
-- Equation name is '_LC4_C1', type is buried 
-- synthesized logic cell 
_LC4_C1  = LCELL( _EQ097);
  _EQ097 =  _LC2_C1 &  _LC3_C6 &  _LC6_A7 &  _LC6_A9;

-- Node name is '|BB1_MAKE_ST_VIDEO:72|~123~1' 
-- Equation name is '_LC1_C4', type is buried 
-- synthesized logic cell 
_LC1_C4  = LCELL( _EQ098);
  _EQ098 =  _LC3_A5
         # !_LC4_A9
         #  _LC7_A5
         #  _LC6_A3;

-- Node name is '|BB1_MAKE_ST_VIDEO:72|~123~2' 
-- Equation name is '_LC6_C4', type is buried 
-- synthesized logic cell 
_LC6_C4  = LCELL( _EQ099);
  _EQ099 =  _LC7_A3
         # !_LC1_A7
         # !_LC3_C6
         #  _LC4_A3;

-- Node name is '|BB1_MAKE_ST_VIDEO:72|:123' 
-- Equation name is '_LC5_C4', type is buried 
!_LC5_C4 = _LC5_C4~NOT;
_LC5_C4~NOT = LCELL( _EQ100);
  _EQ100 =  _LC1_C4
         # !_LC6_A9
         #  _LC6_A7
         #  _LC6_C4;



Project Information   c:\pt5220\blackburst\pgadesign\bb_pga1\test_bb1_main.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:02
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:02
   Fitter                                 00:00:32
   Timing SNF Extractor                   00:00:04
   Assembler                              00:00:04
   --------------------------             --------
   Total Time                             00:00:49


Memory Allocated
-----------------

Peak memory allocated during compilation  = 18,682K
