/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 312 208)
	(text "Control_Word_Register" (rect 5 0 141 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "A_Addr_In [9 .. 0]" (rect 0 0 103 19)(font "Intel Clear" (font_size 8)))
		(text "A_Addr_In [9 .. 0]" (rect 21 27 124 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "CLK" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 43 44 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "Type_Reg_In[6 .. 0]" (rect 0 0 115 19)(font "Intel Clear" (font_size 8)))
		(text "Type_Reg_In[6 .. 0]" (rect 21 59 136 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "B_Reg_In[5 .. 0]" (rect 0 0 93 19)(font "Intel Clear" (font_size 8)))
		(text "B_Reg_In[5 .. 0]" (rect 21 75 114 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "Mem_Reg_In[1 .. 0]" (rect 0 0 114 19)(font "Intel Clear" (font_size 8)))
		(text "Mem_Reg_In[1 .. 0]" (rect 21 91 135 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "K_Reg_In" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "K_Reg_In" (rect 21 107 76 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "ALU_SH_In[5 .. 0]" (rect 0 0 105 19)(font "Intel Clear" (font_size 8)))
		(text "ALU_SH_In[5 .. 0]" (rect 21 123 126 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "C_Reg_In[5 .. 0]" (rect 0 0 93 19)(font "Intel Clear" (font_size 8)))
		(text "C_Reg_In[5 .. 0]" (rect 21 139 114 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 296 32)
		(output)
		(text "A_Addr_Out [9 .. 0]" (rect 0 0 114 19)(font "Intel Clear" (font_size 8)))
		(text "A_Addr_Out [9 .. 0]" (rect 161 27 275 46)(font "Intel Clear" (font_size 8)))
		(line (pt 296 32)(pt 280 32)(line_width 3))
	)
	(port
		(pt 296 48)
		(output)
		(text "Type_Reg_Out[6 .. 0]" (rect 0 0 126 19)(font "Intel Clear" (font_size 8)))
		(text "Type_Reg_Out[6 .. 0]" (rect 149 43 275 62)(font "Intel Clear" (font_size 8)))
		(line (pt 296 48)(pt 280 48)(line_width 3))
	)
	(port
		(pt 296 64)
		(output)
		(text "B_Reg_Out[5 .. 0]" (rect 0 0 103 19)(font "Intel Clear" (font_size 8)))
		(text "B_Reg_Out[5 .. 0]" (rect 172 59 275 78)(font "Intel Clear" (font_size 8)))
		(line (pt 296 64)(pt 280 64)(line_width 3))
	)
	(port
		(pt 296 80)
		(output)
		(text "Mem_Reg_Out[1 .. 0]" (rect 0 0 125 19)(font "Intel Clear" (font_size 8)))
		(text "Mem_Reg_Out[1 .. 0]" (rect 150 75 275 94)(font "Intel Clear" (font_size 8)))
		(line (pt 296 80)(pt 280 80)(line_width 3))
	)
	(port
		(pt 296 96)
		(output)
		(text "K_Reg_Out" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "K_Reg_Out" (rect 209 91 275 110)(font "Intel Clear" (font_size 8)))
		(line (pt 296 96)(pt 280 96))
	)
	(port
		(pt 296 112)
		(output)
		(text "ALU_SH_Out[5 .. 0]" (rect 0 0 115 19)(font "Intel Clear" (font_size 8)))
		(text "ALU_SH_Out[5 .. 0]" (rect 160 107 275 126)(font "Intel Clear" (font_size 8)))
		(line (pt 296 112)(pt 280 112)(line_width 3))
	)
	(port
		(pt 296 128)
		(output)
		(text "C_Reg_Out[5 .. 0]" (rect 0 0 103 19)(font "Intel Clear" (font_size 8)))
		(text "C_Reg_Out[5 .. 0]" (rect 172 123 275 142)(font "Intel Clear" (font_size 8)))
		(line (pt 296 128)(pt 280 128)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 280 176))
	)
)
