<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="genera.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PWM_GENERATOR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ssgdemo.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="ssgdemo.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ssgdemo.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ssgdemo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ssgdemo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ssgdemo.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ssgdemo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ssgdemo.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ssgdemo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ssgdemo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ssgdemo.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ssgdemo.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ssgdemo.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ssgdemo.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ssgdemo.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ssgdemo.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ssgdemo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ssgdemo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ssgdemo.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ssgdemo.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ssgdemo.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ssgdemo.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ssgdemo.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ssgdemo.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ssgdemo_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ssgdemo_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ssgdemo_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ssgdemo_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ssgdemo_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ssgdemo_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ssgdemo_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ssgdemo_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ssgdemo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ssgdemo_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ssgdemo_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ssgdemo_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ssgdemo_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ssgdemo_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ssgdemo_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ssgdemo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_PWM_COUNTER_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_PWM_COUNTER_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_PWM_COUNTER_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_PWM_GENERATOR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1594821420" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1594821420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594886889" xil_pn:in_ck="-2228932265288427779" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1594886889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="generador_pulso.vhd"/>
      <outfile xil_pn:name="pwm_counter.vhd"/>
      <outfile xil_pn:name="pwm_generator.vhd"/>
      <outfile xil_pn:name="tb_pwm_counter.vhd"/>
      <outfile xil_pn:name="tb_pwm_generator.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1594886807" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6937780725361947324" xil_pn:start_ts="1594886807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594886807" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2966694123302082110" xil_pn:start_ts="1594886807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594821421" xil_pn:in_ck="-2674789241813858673" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5204495699205704939" xil_pn:start_ts="1594821420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clkmix.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1594886890" xil_pn:in_ck="-2228932265288427779" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1594886889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="generador_pulso.vhd"/>
      <outfile xil_pn:name="pwm_counter.vhd"/>
      <outfile xil_pn:name="pwm_generator.vhd"/>
      <outfile xil_pn:name="tb_pwm_counter.vhd"/>
      <outfile xil_pn:name="tb_pwm_generator.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1594886894" xil_pn:in_ck="-5087119891099299708" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4308788432667064962" xil_pn:start_ts="1594886890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_PWM_COUNTER_beh.prj"/>
      <outfile xil_pn:name="tb_PWM_COUNTER_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1594886989" xil_pn:in_ck="8171737019148841715" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4289236877210809775" xil_pn:start_ts="1594886989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_PWM_COUNTER_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1594883326" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1594883326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594883326" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6042837780905239364" xil_pn:start_ts="1594883326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594883326" xil_pn:in_ck="-2674789241813858673" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5204495699205704939" xil_pn:start_ts="1594883326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clkmix.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1594883326" xil_pn:in_ck="3965675388690428638" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1594883326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594883326" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3118995668271588802" xil_pn:start_ts="1594883326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594883326" xil_pn:in_ck="3965675388690428638" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1594883326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594883326" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="990031477867530805" xil_pn:start_ts="1594883326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594883694" xil_pn:in_ck="-5087119891099299708" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7318754612928051068" xil_pn:start_ts="1594883684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ssgdemo.lso"/>
      <outfile xil_pn:name="ssgdemo.ngc"/>
      <outfile xil_pn:name="ssgdemo.ngr"/>
      <outfile xil_pn:name="ssgdemo.prj"/>
      <outfile xil_pn:name="ssgdemo.stx"/>
      <outfile xil_pn:name="ssgdemo.syr"/>
      <outfile xil_pn:name="ssgdemo.xst"/>
      <outfile xil_pn:name="ssgdemo_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1594883333" xil_pn:in_ck="8444055610140898084" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4374574443718795085" xil_pn:start_ts="1594883333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594883701" xil_pn:in_ck="-3471507666656918343" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8451617911580264790" xil_pn:start_ts="1594883694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ssgdemo.bld"/>
      <outfile xil_pn:name="ssgdemo.ngd"/>
      <outfile xil_pn:name="ssgdemo_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1594883711" xil_pn:in_ck="-3471507666656918342" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1594883701">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ssgdemo.pcf"/>
      <outfile xil_pn:name="ssgdemo_map.map"/>
      <outfile xil_pn:name="ssgdemo_map.mrp"/>
      <outfile xil_pn:name="ssgdemo_map.ncd"/>
      <outfile xil_pn:name="ssgdemo_map.ngm"/>
      <outfile xil_pn:name="ssgdemo_map.xrpt"/>
      <outfile xil_pn:name="ssgdemo_summary.xml"/>
      <outfile xil_pn:name="ssgdemo_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1594883725" xil_pn:in_ck="-7947920928443522861" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1594883711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ssgdemo.ncd"/>
      <outfile xil_pn:name="ssgdemo.pad"/>
      <outfile xil_pn:name="ssgdemo.par"/>
      <outfile xil_pn:name="ssgdemo.ptwx"/>
      <outfile xil_pn:name="ssgdemo.unroutes"/>
      <outfile xil_pn:name="ssgdemo.xpi"/>
      <outfile xil_pn:name="ssgdemo_pad.csv"/>
      <outfile xil_pn:name="ssgdemo_pad.txt"/>
      <outfile xil_pn:name="ssgdemo_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1594883736" xil_pn:in_ck="181618160781048949" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-2715821302113285865" xil_pn:start_ts="1594883725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ssgdemo.bgn"/>
      <outfile xil_pn:name="ssgdemo.bin"/>
      <outfile xil_pn:name="ssgdemo.bit"/>
      <outfile xil_pn:name="ssgdemo.drc"/>
      <outfile xil_pn:name="ssgdemo.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1594883725" xil_pn:in_ck="-3471507666656918474" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1594883719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ssgdemo.twr"/>
      <outfile xil_pn:name="ssgdemo.twx"/>
    </transform>
  </transforms>

</generated_project>
